
STM_Exam.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004648  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080047d8  080047d8  000057d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080048d8  080048d8  00006068  2**0
                  CONTENTS
  4 .ARM          00000008  080048d8  080048d8  000058d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080048e0  080048e0  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080048e0  080048e0  000058e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080048e4  080048e4  000058e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080048e8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006068  2**0
                  CONTENTS
 10 .bss          00000220  20000068  20000068  00006068  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000288  20000288  00006068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d6c3  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ea7  00000000  00000000  0001375b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ce8  00000000  00000000  00015608  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a16  00000000  00000000  000162f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021a93  00000000  00000000  00016d06  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e94c  00000000  00000000  00038799  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cce03  00000000  00000000  000470e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00113ee8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003f88  00000000  00000000  00113f2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000064  00000000  00000000  00117eb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080047c0 	.word	0x080047c0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080047c0 	.word	0x080047c0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000564:	f000 fc16 	bl	8000d94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000568:	f000 f866 	bl	8000638 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800056c:	f000 f94e 	bl	800080c <MX_GPIO_Init>
  MX_TIM4_Init();
 8000570:	f000 f8d4 	bl	800071c <MX_TIM4_Init>
  MX_USART2_UART_Init();
 8000574:	f000 f920 	bl	80007b8 <MX_USART2_UART_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 8000578:	f000 f8bc 	bl	80006f4 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim4);
 800057c:	4827      	ldr	r0, [pc, #156]	@ (800061c <main+0xbc>)
 800057e:	f001 fc97 	bl	8001eb0 <HAL_TIM_Base_Start_IT>
  srand(HAL_GetTick());
 8000582:	f000 fc6d 	bl	8000e60 <HAL_GetTick>
 8000586:	4603      	mov	r3, r0
 8000588:	4618      	mov	r0, r3
 800058a:	f003 f90d 	bl	80037a8 <srand>
  HAL_UART_Receive_IT(&huart2, &rxData, 1); // 초기 ?��?�� ?��?��
 800058e:	2201      	movs	r2, #1
 8000590:	4923      	ldr	r1, [pc, #140]	@ (8000620 <main+0xc0>)
 8000592:	4824      	ldr	r0, [pc, #144]	@ (8000624 <main+0xc4>)
 8000594:	f002 f98d 	bl	80028b2 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  while(flag != 0){
 8000598:	e03a      	b.n	8000610 <main+0xb0>
		  data_buffer[0] = 0xf5;
 800059a:	4b23      	ldr	r3, [pc, #140]	@ (8000628 <main+0xc8>)
 800059c:	22f5      	movs	r2, #245	@ 0xf5
 800059e:	701a      	strb	r2, [r3, #0]
		  data_buffer[1] = (randomNum1 >> 24)& 0xff;
 80005a0:	4b22      	ldr	r3, [pc, #136]	@ (800062c <main+0xcc>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	0e1b      	lsrs	r3, r3, #24
 80005a6:	b2da      	uxtb	r2, r3
 80005a8:	4b1f      	ldr	r3, [pc, #124]	@ (8000628 <main+0xc8>)
 80005aa:	705a      	strb	r2, [r3, #1]
		  data_buffer[2] = (randomNum1 >> 16) & 0xff;
 80005ac:	4b1f      	ldr	r3, [pc, #124]	@ (800062c <main+0xcc>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	0c1b      	lsrs	r3, r3, #16
 80005b2:	b2da      	uxtb	r2, r3
 80005b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000628 <main+0xc8>)
 80005b6:	709a      	strb	r2, [r3, #2]
		  data_buffer[3] = (randomNum1 >> 8) & 0xff;
 80005b8:	4b1c      	ldr	r3, [pc, #112]	@ (800062c <main+0xcc>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	0a1b      	lsrs	r3, r3, #8
 80005be:	b2da      	uxtb	r2, r3
 80005c0:	4b19      	ldr	r3, [pc, #100]	@ (8000628 <main+0xc8>)
 80005c2:	70da      	strb	r2, [r3, #3]
		  data_buffer[4] = randomNum1 & 0xff;
 80005c4:	4b19      	ldr	r3, [pc, #100]	@ (800062c <main+0xcc>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	b2da      	uxtb	r2, r3
 80005ca:	4b17      	ldr	r3, [pc, #92]	@ (8000628 <main+0xc8>)
 80005cc:	711a      	strb	r2, [r3, #4]
		  data_buffer[5] = (randomNum2 >> 24) & 0xff;
 80005ce:	4b18      	ldr	r3, [pc, #96]	@ (8000630 <main+0xd0>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	0e1b      	lsrs	r3, r3, #24
 80005d4:	b2da      	uxtb	r2, r3
 80005d6:	4b14      	ldr	r3, [pc, #80]	@ (8000628 <main+0xc8>)
 80005d8:	715a      	strb	r2, [r3, #5]
		  data_buffer[6] = (randomNum2 >> 16) & 0xff;
 80005da:	4b15      	ldr	r3, [pc, #84]	@ (8000630 <main+0xd0>)
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	0c1b      	lsrs	r3, r3, #16
 80005e0:	b2da      	uxtb	r2, r3
 80005e2:	4b11      	ldr	r3, [pc, #68]	@ (8000628 <main+0xc8>)
 80005e4:	719a      	strb	r2, [r3, #6]
		  data_buffer[7] = (randomNum2 >> 8) & 0xff;
 80005e6:	4b12      	ldr	r3, [pc, #72]	@ (8000630 <main+0xd0>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	0a1b      	lsrs	r3, r3, #8
 80005ec:	b2da      	uxtb	r2, r3
 80005ee:	4b0e      	ldr	r3, [pc, #56]	@ (8000628 <main+0xc8>)
 80005f0:	71da      	strb	r2, [r3, #7]
		  data_buffer[8] = randomNum2 & 0xff;
 80005f2:	4b0f      	ldr	r3, [pc, #60]	@ (8000630 <main+0xd0>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	b2da      	uxtb	r2, r3
 80005f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000628 <main+0xc8>)
 80005fa:	721a      	strb	r2, [r3, #8]

		  HAL_UART_Transmit(&huart2, data_buffer, 9, HAL_MAX_DELAY);
 80005fc:	f04f 33ff 	mov.w	r3, #4294967295
 8000600:	2209      	movs	r2, #9
 8000602:	4909      	ldr	r1, [pc, #36]	@ (8000628 <main+0xc8>)
 8000604:	4807      	ldr	r0, [pc, #28]	@ (8000624 <main+0xc4>)
 8000606:	f002 f8c9 	bl	800279c <HAL_UART_Transmit>
		  flag = 0;
 800060a:	4b0a      	ldr	r3, [pc, #40]	@ (8000634 <main+0xd4>)
 800060c:	2200      	movs	r2, #0
 800060e:	601a      	str	r2, [r3, #0]
	  while(flag != 0){
 8000610:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <main+0xd4>)
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	2b00      	cmp	r3, #0
 8000616:	d1c0      	bne.n	800059a <main+0x3a>
 8000618:	e7fa      	b.n	8000610 <main+0xb0>
 800061a:	bf00      	nop
 800061c:	20000084 	.word	0x20000084
 8000620:	20000114 	.word	0x20000114
 8000624:	200000cc 	.word	0x200000cc
 8000628:	2000011c 	.word	0x2000011c
 800062c:	20000128 	.word	0x20000128
 8000630:	2000012c 	.word	0x2000012c
 8000634:	20000118 	.word	0x20000118

08000638 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b094      	sub	sp, #80	@ 0x50
 800063c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063e:	f107 0320 	add.w	r3, r7, #32
 8000642:	2230      	movs	r2, #48	@ 0x30
 8000644:	2100      	movs	r1, #0
 8000646:	4618      	mov	r0, r3
 8000648:	f003 fa1f 	bl	8003a8a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800064c:	f107 030c 	add.w	r3, r7, #12
 8000650:	2200      	movs	r2, #0
 8000652:	601a      	str	r2, [r3, #0]
 8000654:	605a      	str	r2, [r3, #4]
 8000656:	609a      	str	r2, [r3, #8]
 8000658:	60da      	str	r2, [r3, #12]
 800065a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800065c:	2300      	movs	r3, #0
 800065e:	60bb      	str	r3, [r7, #8]
 8000660:	4b22      	ldr	r3, [pc, #136]	@ (80006ec <SystemClock_Config+0xb4>)
 8000662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000664:	4a21      	ldr	r2, [pc, #132]	@ (80006ec <SystemClock_Config+0xb4>)
 8000666:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800066a:	6413      	str	r3, [r2, #64]	@ 0x40
 800066c:	4b1f      	ldr	r3, [pc, #124]	@ (80006ec <SystemClock_Config+0xb4>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000670:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000674:	60bb      	str	r3, [r7, #8]
 8000676:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000678:	2300      	movs	r3, #0
 800067a:	607b      	str	r3, [r7, #4]
 800067c:	4b1c      	ldr	r3, [pc, #112]	@ (80006f0 <SystemClock_Config+0xb8>)
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	4a1b      	ldr	r2, [pc, #108]	@ (80006f0 <SystemClock_Config+0xb8>)
 8000682:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000686:	6013      	str	r3, [r2, #0]
 8000688:	4b19      	ldr	r3, [pc, #100]	@ (80006f0 <SystemClock_Config+0xb8>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000690:	607b      	str	r3, [r7, #4]
 8000692:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000694:	2302      	movs	r3, #2
 8000696:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000698:	2301      	movs	r3, #1
 800069a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800069c:	2310      	movs	r3, #16
 800069e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006a0:	2300      	movs	r3, #0
 80006a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a4:	f107 0320 	add.w	r3, r7, #32
 80006a8:	4618      	mov	r0, r3
 80006aa:	f000 ff59 	bl	8001560 <HAL_RCC_OscConfig>
 80006ae:	4603      	mov	r3, r0
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	d001      	beq.n	80006b8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80006b4:	f000 f990 	bl	80009d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b8:	230f      	movs	r3, #15
 80006ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006bc:	2300      	movs	r3, #0
 80006be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c0:	2300      	movs	r3, #0
 80006c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c8:	2300      	movs	r3, #0
 80006ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006cc:	f107 030c 	add.w	r3, r7, #12
 80006d0:	2100      	movs	r1, #0
 80006d2:	4618      	mov	r0, r3
 80006d4:	f001 f9bc 	bl	8001a50 <HAL_RCC_ClockConfig>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006de:	f000 f97b 	bl	80009d8 <Error_Handler>
  }
}
 80006e2:	bf00      	nop
 80006e4:	3750      	adds	r7, #80	@ 0x50
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}
 80006ea:	bf00      	nop
 80006ec:	40023800 	.word	0x40023800
 80006f0:	40007000 	.word	0x40007000

080006f4 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* TIM4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80006f8:	2200      	movs	r2, #0
 80006fa:	2100      	movs	r1, #0
 80006fc:	201e      	movs	r0, #30
 80006fe:	f000 fc96 	bl	800102e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8000702:	201e      	movs	r0, #30
 8000704:	f000 fcaf 	bl	8001066 <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000708:	2200      	movs	r2, #0
 800070a:	2100      	movs	r1, #0
 800070c:	2026      	movs	r0, #38	@ 0x26
 800070e:	f000 fc8e 	bl	800102e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000712:	2026      	movs	r0, #38	@ 0x26
 8000714:	f000 fca7 	bl	8001066 <HAL_NVIC_EnableIRQ>
}
 8000718:	bf00      	nop
 800071a:	bd80      	pop	{r7, pc}

0800071c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b086      	sub	sp, #24
 8000720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000722:	f107 0308 	add.w	r3, r7, #8
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	605a      	str	r2, [r3, #4]
 800072c:	609a      	str	r2, [r3, #8]
 800072e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000730:	463b      	mov	r3, r7
 8000732:	2200      	movs	r2, #0
 8000734:	601a      	str	r2, [r3, #0]
 8000736:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000738:	4b1d      	ldr	r3, [pc, #116]	@ (80007b0 <MX_TIM4_Init+0x94>)
 800073a:	4a1e      	ldr	r2, [pc, #120]	@ (80007b4 <MX_TIM4_Init+0x98>)
 800073c:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 16000-1;
 800073e:	4b1c      	ldr	r3, [pc, #112]	@ (80007b0 <MX_TIM4_Init+0x94>)
 8000740:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000744:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000746:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <MX_TIM4_Init+0x94>)
 8000748:	2200      	movs	r2, #0
 800074a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 500-1;
 800074c:	4b18      	ldr	r3, [pc, #96]	@ (80007b0 <MX_TIM4_Init+0x94>)
 800074e:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000752:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000754:	4b16      	ldr	r3, [pc, #88]	@ (80007b0 <MX_TIM4_Init+0x94>)
 8000756:	2200      	movs	r2, #0
 8000758:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800075a:	4b15      	ldr	r3, [pc, #84]	@ (80007b0 <MX_TIM4_Init+0x94>)
 800075c:	2200      	movs	r2, #0
 800075e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000760:	4813      	ldr	r0, [pc, #76]	@ (80007b0 <MX_TIM4_Init+0x94>)
 8000762:	f001 fb55 	bl	8001e10 <HAL_TIM_Base_Init>
 8000766:	4603      	mov	r3, r0
 8000768:	2b00      	cmp	r3, #0
 800076a:	d001      	beq.n	8000770 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 800076c:	f000 f934 	bl	80009d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000770:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000774:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000776:	f107 0308 	add.w	r3, r7, #8
 800077a:	4619      	mov	r1, r3
 800077c:	480c      	ldr	r0, [pc, #48]	@ (80007b0 <MX_TIM4_Init+0x94>)
 800077e:	f001 fcf7 	bl	8002170 <HAL_TIM_ConfigClockSource>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d001      	beq.n	800078c <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8000788:	f000 f926 	bl	80009d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800078c:	2300      	movs	r3, #0
 800078e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000790:	2300      	movs	r3, #0
 8000792:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000794:	463b      	mov	r3, r7
 8000796:	4619      	mov	r1, r3
 8000798:	4805      	ldr	r0, [pc, #20]	@ (80007b0 <MX_TIM4_Init+0x94>)
 800079a:	f001 ff1f 	bl	80025dc <HAL_TIMEx_MasterConfigSynchronization>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80007a4:	f000 f918 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80007a8:	bf00      	nop
 80007aa:	3718      	adds	r7, #24
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	20000084 	.word	0x20000084
 80007b4:	40000800 	.word	0x40000800

080007b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80007bc:	4b11      	ldr	r3, [pc, #68]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007be:	4a12      	ldr	r2, [pc, #72]	@ (8000808 <MX_USART2_UART_Init+0x50>)
 80007c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80007c2:	4b10      	ldr	r3, [pc, #64]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80007c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80007ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007d6:	4b0b      	ldr	r3, [pc, #44]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007d8:	2200      	movs	r2, #0
 80007da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007dc:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007de:	220c      	movs	r2, #12
 80007e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007e2:	4b08      	ldr	r3, [pc, #32]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007e8:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007ea:	2200      	movs	r2, #0
 80007ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007ee:	4805      	ldr	r0, [pc, #20]	@ (8000804 <MX_USART2_UART_Init+0x4c>)
 80007f0:	f001 ff84 	bl	80026fc <HAL_UART_Init>
 80007f4:	4603      	mov	r3, r0
 80007f6:	2b00      	cmp	r3, #0
 80007f8:	d001      	beq.n	80007fe <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007fa:	f000 f8ed 	bl	80009d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007fe:	bf00      	nop
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	200000cc 	.word	0x200000cc
 8000808:	40004400 	.word	0x40004400

0800080c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b088      	sub	sp, #32
 8000810:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000812:	f107 030c 	add.w	r3, r7, #12
 8000816:	2200      	movs	r2, #0
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	605a      	str	r2, [r3, #4]
 800081c:	609a      	str	r2, [r3, #8]
 800081e:	60da      	str	r2, [r3, #12]
 8000820:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000822:	2300      	movs	r3, #0
 8000824:	60bb      	str	r3, [r7, #8]
 8000826:	4b20      	ldr	r3, [pc, #128]	@ (80008a8 <MX_GPIO_Init+0x9c>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	4a1f      	ldr	r2, [pc, #124]	@ (80008a8 <MX_GPIO_Init+0x9c>)
 800082c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000830:	6313      	str	r3, [r2, #48]	@ 0x30
 8000832:	4b1d      	ldr	r3, [pc, #116]	@ (80008a8 <MX_GPIO_Init+0x9c>)
 8000834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800083a:	60bb      	str	r3, [r7, #8]
 800083c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	607b      	str	r3, [r7, #4]
 8000842:	4b19      	ldr	r3, [pc, #100]	@ (80008a8 <MX_GPIO_Init+0x9c>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	4a18      	ldr	r2, [pc, #96]	@ (80008a8 <MX_GPIO_Init+0x9c>)
 8000848:	f043 0301 	orr.w	r3, r3, #1
 800084c:	6313      	str	r3, [r2, #48]	@ 0x30
 800084e:	4b16      	ldr	r3, [pc, #88]	@ (80008a8 <MX_GPIO_Init+0x9c>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000852:	f003 0301 	and.w	r3, r3, #1
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	603b      	str	r3, [r7, #0]
 800085e:	4b12      	ldr	r3, [pc, #72]	@ (80008a8 <MX_GPIO_Init+0x9c>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	4a11      	ldr	r2, [pc, #68]	@ (80008a8 <MX_GPIO_Init+0x9c>)
 8000864:	f043 0308 	orr.w	r3, r3, #8
 8000868:	6313      	str	r3, [r2, #48]	@ 0x30
 800086a:	4b0f      	ldr	r3, [pc, #60]	@ (80008a8 <MX_GPIO_Init+0x9c>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800086e:	f003 0308 	and.w	r3, r3, #8
 8000872:	603b      	str	r3, [r7, #0]
 8000874:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8000876:	2200      	movs	r2, #0
 8000878:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800087c:	480b      	ldr	r0, [pc, #44]	@ (80008ac <MX_GPIO_Init+0xa0>)
 800087e:	f000 fe3b 	bl	80014f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000882:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8000886:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000888:	2301      	movs	r3, #1
 800088a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000890:	2300      	movs	r3, #0
 8000892:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000894:	f107 030c 	add.w	r3, r7, #12
 8000898:	4619      	mov	r1, r3
 800089a:	4804      	ldr	r0, [pc, #16]	@ (80008ac <MX_GPIO_Init+0xa0>)
 800089c:	f000 fc90 	bl	80011c0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80008a0:	bf00      	nop
 80008a2:	3720      	adds	r7, #32
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	40023800 	.word	0x40023800
 80008ac:	40020c00 	.word	0x40020c00

080008b0 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b082      	sub	sp, #8
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
	if (htim == &htim4){
 80008b8:	687b      	ldr	r3, [r7, #4]
 80008ba:	4a17      	ldr	r2, [pc, #92]	@ (8000918 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80008bc:	4293      	cmp	r3, r2
 80008be:	d126      	bne.n	800090e <HAL_TIM_PeriodElapsedCallback+0x5e>
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80008c0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80008c4:	4815      	ldr	r0, [pc, #84]	@ (800091c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80008c6:	f000 fe30 	bl	800152a <HAL_GPIO_TogglePin>
		flag = 1;
 80008ca:	4b15      	ldr	r3, [pc, #84]	@ (8000920 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	601a      	str	r2, [r3, #0]
		randomNum1 = (rand() % 100);
 80008d0:	f002 ff98 	bl	8003804 <rand>
 80008d4:	4603      	mov	r3, r0
 80008d6:	4a13      	ldr	r2, [pc, #76]	@ (8000924 <HAL_TIM_PeriodElapsedCallback+0x74>)
 80008d8:	fb82 1203 	smull	r1, r2, r2, r3
 80008dc:	1151      	asrs	r1, r2, #5
 80008de:	17da      	asrs	r2, r3, #31
 80008e0:	1a8a      	subs	r2, r1, r2
 80008e2:	2164      	movs	r1, #100	@ 0x64
 80008e4:	fb01 f202 	mul.w	r2, r1, r2
 80008e8:	1a9a      	subs	r2, r3, r2
 80008ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000928 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80008ec:	601a      	str	r2, [r3, #0]
		randomNum2 = (rand() % 500);
 80008ee:	f002 ff89 	bl	8003804 <rand>
 80008f2:	4603      	mov	r3, r0
 80008f4:	4a0d      	ldr	r2, [pc, #52]	@ (800092c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80008f6:	fb82 1203 	smull	r1, r2, r2, r3
 80008fa:	1151      	asrs	r1, r2, #5
 80008fc:	17da      	asrs	r2, r3, #31
 80008fe:	1a8a      	subs	r2, r1, r2
 8000900:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000904:	fb01 f202 	mul.w	r2, r1, r2
 8000908:	1a9a      	subs	r2, r3, r2
 800090a:	4b09      	ldr	r3, [pc, #36]	@ (8000930 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800090c:	601a      	str	r2, [r3, #0]
	}
}
 800090e:	bf00      	nop
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	20000084 	.word	0x20000084
 800091c:	40020c00 	.word	0x40020c00
 8000920:	20000118 	.word	0x20000118
 8000924:	51eb851f 	.word	0x51eb851f
 8000928:	20000128 	.word	0x20000128
 800092c:	10624dd3 	.word	0x10624dd3
 8000930:	2000012c 	.word	0x2000012c

08000934 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b084      	sub	sp, #16
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a1e      	ldr	r2, [pc, #120]	@ (80009bc <HAL_UART_RxCpltCallback+0x88>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d136      	bne.n	80009b4 <HAL_UART_RxCpltCallback+0x80>
  {
	randomLED = (rand() % 3);
 8000946:	f002 ff5d 	bl	8003804 <rand>
 800094a:	4602      	mov	r2, r0
 800094c:	4b1c      	ldr	r3, [pc, #112]	@ (80009c0 <HAL_UART_RxCpltCallback+0x8c>)
 800094e:	fb83 3102 	smull	r3, r1, r3, r2
 8000952:	17d3      	asrs	r3, r2, #31
 8000954:	1ac9      	subs	r1, r1, r3
 8000956:	460b      	mov	r3, r1
 8000958:	005b      	lsls	r3, r3, #1
 800095a:	440b      	add	r3, r1
 800095c:	1ad1      	subs	r1, r2, r3
 800095e:	460a      	mov	r2, r1
 8000960:	4b18      	ldr	r3, [pc, #96]	@ (80009c4 <HAL_UART_RxCpltCallback+0x90>)
 8000962:	601a      	str	r2, [r3, #0]
	uint16_t pinMap[3] = {GPIO_PIN_13, GPIO_PIN_14, GPIO_PIN_15};
 8000964:	4a18      	ldr	r2, [pc, #96]	@ (80009c8 <HAL_UART_RxCpltCallback+0x94>)
 8000966:	f107 0308 	add.w	r3, r7, #8
 800096a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800096e:	6018      	str	r0, [r3, #0]
 8000970:	3304      	adds	r3, #4
 8000972:	8019      	strh	r1, [r3, #0]
    if (rxData == '1')
 8000974:	4b15      	ldr	r3, [pc, #84]	@ (80009cc <HAL_UART_RxCpltCallback+0x98>)
 8000976:	781b      	ldrb	r3, [r3, #0]
 8000978:	2b31      	cmp	r3, #49	@ 0x31
 800097a:	d10c      	bne.n	8000996 <HAL_UART_RxCpltCallback+0x62>
    {
      HAL_GPIO_WritePin(GPIOD, pinMap[randomLED], GPIO_PIN_SET);
 800097c:	4b11      	ldr	r3, [pc, #68]	@ (80009c4 <HAL_UART_RxCpltCallback+0x90>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	005b      	lsls	r3, r3, #1
 8000982:	3310      	adds	r3, #16
 8000984:	443b      	add	r3, r7
 8000986:	f833 3c08 	ldrh.w	r3, [r3, #-8]
 800098a:	2201      	movs	r2, #1
 800098c:	4619      	mov	r1, r3
 800098e:	4810      	ldr	r0, [pc, #64]	@ (80009d0 <HAL_UART_RxCpltCallback+0x9c>)
 8000990:	f000 fdb2 	bl	80014f8 <HAL_GPIO_WritePin>
 8000994:	e009      	b.n	80009aa <HAL_UART_RxCpltCallback+0x76>
    }
    else if (rxData == '0')
 8000996:	4b0d      	ldr	r3, [pc, #52]	@ (80009cc <HAL_UART_RxCpltCallback+0x98>)
 8000998:	781b      	ldrb	r3, [r3, #0]
 800099a:	2b30      	cmp	r3, #48	@ 0x30
 800099c:	d105      	bne.n	80009aa <HAL_UART_RxCpltCallback+0x76>
    {
      HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15, GPIO_PIN_RESET);
 800099e:	2200      	movs	r2, #0
 80009a0:	f44f 4160 	mov.w	r1, #57344	@ 0xe000
 80009a4:	480a      	ldr	r0, [pc, #40]	@ (80009d0 <HAL_UART_RxCpltCallback+0x9c>)
 80009a6:	f000 fda7 	bl	80014f8 <HAL_GPIO_WritePin>
    }
    HAL_UART_Receive_IT(&huart2, &rxData, 1);
 80009aa:	2201      	movs	r2, #1
 80009ac:	4907      	ldr	r1, [pc, #28]	@ (80009cc <HAL_UART_RxCpltCallback+0x98>)
 80009ae:	4809      	ldr	r0, [pc, #36]	@ (80009d4 <HAL_UART_RxCpltCallback+0xa0>)
 80009b0:	f001 ff7f 	bl	80028b2 <HAL_UART_Receive_IT>
  }
}
 80009b4:	bf00      	nop
 80009b6:	3710      	adds	r7, #16
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40004400 	.word	0x40004400
 80009c0:	55555556 	.word	0x55555556
 80009c4:	20000130 	.word	0x20000130
 80009c8:	080047d8 	.word	0x080047d8
 80009cc:	20000114 	.word	0x20000114
 80009d0:	40020c00 	.word	0x40020c00
 80009d4:	200000cc 	.word	0x200000cc

080009d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009dc:	b672      	cpsid	i
}
 80009de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e0:	bf00      	nop
 80009e2:	e7fd      	b.n	80009e0 <Error_Handler+0x8>

080009e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009ea:	2300      	movs	r3, #0
 80009ec:	607b      	str	r3, [r7, #4]
 80009ee:	4b10      	ldr	r3, [pc, #64]	@ (8000a30 <HAL_MspInit+0x4c>)
 80009f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009f2:	4a0f      	ldr	r2, [pc, #60]	@ (8000a30 <HAL_MspInit+0x4c>)
 80009f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80009f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80009fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000a30 <HAL_MspInit+0x4c>)
 80009fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80009fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a02:	607b      	str	r3, [r7, #4]
 8000a04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	603b      	str	r3, [r7, #0]
 8000a0a:	4b09      	ldr	r3, [pc, #36]	@ (8000a30 <HAL_MspInit+0x4c>)
 8000a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a0e:	4a08      	ldr	r2, [pc, #32]	@ (8000a30 <HAL_MspInit+0x4c>)
 8000a10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a14:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a16:	4b06      	ldr	r3, [pc, #24]	@ (8000a30 <HAL_MspInit+0x4c>)
 8000a18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a1e:	603b      	str	r3, [r7, #0]
 8000a20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a22:	bf00      	nop
 8000a24:	370c      	adds	r7, #12
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr
 8000a2e:	bf00      	nop
 8000a30:	40023800 	.word	0x40023800

08000a34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b085      	sub	sp, #20
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a0b      	ldr	r2, [pc, #44]	@ (8000a70 <HAL_TIM_Base_MspInit+0x3c>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d10d      	bne.n	8000a62 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	60fb      	str	r3, [r7, #12]
 8000a4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000a74 <HAL_TIM_Base_MspInit+0x40>)
 8000a4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a4e:	4a09      	ldr	r2, [pc, #36]	@ (8000a74 <HAL_TIM_Base_MspInit+0x40>)
 8000a50:	f043 0304 	orr.w	r3, r3, #4
 8000a54:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a56:	4b07      	ldr	r3, [pc, #28]	@ (8000a74 <HAL_TIM_Base_MspInit+0x40>)
 8000a58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a5a:	f003 0304 	and.w	r3, r3, #4
 8000a5e:	60fb      	str	r3, [r7, #12]
 8000a60:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM4_MspInit 1 */

  }

}
 8000a62:	bf00      	nop
 8000a64:	3714      	adds	r7, #20
 8000a66:	46bd      	mov	sp, r7
 8000a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6c:	4770      	bx	lr
 8000a6e:	bf00      	nop
 8000a70:	40000800 	.word	0x40000800
 8000a74:	40023800 	.word	0x40023800

08000a78 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08a      	sub	sp, #40	@ 0x28
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a80:	f107 0314 	add.w	r3, r7, #20
 8000a84:	2200      	movs	r2, #0
 8000a86:	601a      	str	r2, [r3, #0]
 8000a88:	605a      	str	r2, [r3, #4]
 8000a8a:	609a      	str	r2, [r3, #8]
 8000a8c:	60da      	str	r2, [r3, #12]
 8000a8e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	4a19      	ldr	r2, [pc, #100]	@ (8000afc <HAL_UART_MspInit+0x84>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d12b      	bne.n	8000af2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	613b      	str	r3, [r7, #16]
 8000a9e:	4b18      	ldr	r3, [pc, #96]	@ (8000b00 <HAL_UART_MspInit+0x88>)
 8000aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aa2:	4a17      	ldr	r2, [pc, #92]	@ (8000b00 <HAL_UART_MspInit+0x88>)
 8000aa4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000aa8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aaa:	4b15      	ldr	r3, [pc, #84]	@ (8000b00 <HAL_UART_MspInit+0x88>)
 8000aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ab2:	613b      	str	r3, [r7, #16]
 8000ab4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	60fb      	str	r3, [r7, #12]
 8000aba:	4b11      	ldr	r3, [pc, #68]	@ (8000b00 <HAL_UART_MspInit+0x88>)
 8000abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000abe:	4a10      	ldr	r2, [pc, #64]	@ (8000b00 <HAL_UART_MspInit+0x88>)
 8000ac0:	f043 0301 	orr.w	r3, r3, #1
 8000ac4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b00 <HAL_UART_MspInit+0x88>)
 8000ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aca:	f003 0301 	and.w	r3, r3, #1
 8000ace:	60fb      	str	r3, [r7, #12]
 8000ad0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000ad2:	230c      	movs	r3, #12
 8000ad4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ade:	2303      	movs	r3, #3
 8000ae0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ae2:	2307      	movs	r3, #7
 8000ae4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae6:	f107 0314 	add.w	r3, r7, #20
 8000aea:	4619      	mov	r1, r3
 8000aec:	4805      	ldr	r0, [pc, #20]	@ (8000b04 <HAL_UART_MspInit+0x8c>)
 8000aee:	f000 fb67 	bl	80011c0 <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000af2:	bf00      	nop
 8000af4:	3728      	adds	r7, #40	@ 0x28
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40004400 	.word	0x40004400
 8000b00:	40023800 	.word	0x40023800
 8000b04:	40020000 	.word	0x40020000

08000b08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b0c:	bf00      	nop
 8000b0e:	e7fd      	b.n	8000b0c <NMI_Handler+0x4>

08000b10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b10:	b480      	push	{r7}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b14:	bf00      	nop
 8000b16:	e7fd      	b.n	8000b14 <HardFault_Handler+0x4>

08000b18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b1c:	bf00      	nop
 8000b1e:	e7fd      	b.n	8000b1c <MemManage_Handler+0x4>

08000b20 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b24:	bf00      	nop
 8000b26:	e7fd      	b.n	8000b24 <BusFault_Handler+0x4>

08000b28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b2c:	bf00      	nop
 8000b2e:	e7fd      	b.n	8000b2c <UsageFault_Handler+0x4>

08000b30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b34:	bf00      	nop
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr

08000b3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b42:	bf00      	nop
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr

08000b4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b50:	bf00      	nop
 8000b52:	46bd      	mov	sp, r7
 8000b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b58:	4770      	bx	lr

08000b5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b5a:	b580      	push	{r7, lr}
 8000b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b5e:	f000 f96b 	bl	8000e38 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b62:	bf00      	nop
 8000b64:	bd80      	pop	{r7, pc}
	...

08000b68 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8000b6c:	4802      	ldr	r0, [pc, #8]	@ (8000b78 <TIM4_IRQHandler+0x10>)
 8000b6e:	f001 fa0f 	bl	8001f90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20000084 	.word	0x20000084

08000b7c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000b80:	4802      	ldr	r0, [pc, #8]	@ (8000b8c <USART2_IRQHandler+0x10>)
 8000b82:	f001 febb 	bl	80028fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000b86:	bf00      	nop
 8000b88:	bd80      	pop	{r7, pc}
 8000b8a:	bf00      	nop
 8000b8c:	200000cc 	.word	0x200000cc

08000b90 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000b90:	b480      	push	{r7}
 8000b92:	af00      	add	r7, sp, #0
  return 1;
 8000b94:	2301      	movs	r3, #1
}
 8000b96:	4618      	mov	r0, r3
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <_kill>:

int _kill(int pid, int sig)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b082      	sub	sp, #8
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
 8000ba8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000baa:	f002 ffbd 	bl	8003b28 <__errno>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2216      	movs	r2, #22
 8000bb2:	601a      	str	r2, [r3, #0]
  return -1;
 8000bb4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3708      	adds	r7, #8
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}

08000bc0 <_exit>:

void _exit (int status)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000bc8:	f04f 31ff 	mov.w	r1, #4294967295
 8000bcc:	6878      	ldr	r0, [r7, #4]
 8000bce:	f7ff ffe7 	bl	8000ba0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000bd2:	bf00      	nop
 8000bd4:	e7fd      	b.n	8000bd2 <_exit+0x12>

08000bd6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b086      	sub	sp, #24
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	60f8      	str	r0, [r7, #12]
 8000bde:	60b9      	str	r1, [r7, #8]
 8000be0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be2:	2300      	movs	r3, #0
 8000be4:	617b      	str	r3, [r7, #20]
 8000be6:	e00a      	b.n	8000bfe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000be8:	f3af 8000 	nop.w
 8000bec:	4601      	mov	r1, r0
 8000bee:	68bb      	ldr	r3, [r7, #8]
 8000bf0:	1c5a      	adds	r2, r3, #1
 8000bf2:	60ba      	str	r2, [r7, #8]
 8000bf4:	b2ca      	uxtb	r2, r1
 8000bf6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	3301      	adds	r3, #1
 8000bfc:	617b      	str	r3, [r7, #20]
 8000bfe:	697a      	ldr	r2, [r7, #20]
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	429a      	cmp	r2, r3
 8000c04:	dbf0      	blt.n	8000be8 <_read+0x12>
  }

  return len;
 8000c06:	687b      	ldr	r3, [r7, #4]
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3718      	adds	r7, #24
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b086      	sub	sp, #24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	60f8      	str	r0, [r7, #12]
 8000c18:	60b9      	str	r1, [r7, #8]
 8000c1a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	617b      	str	r3, [r7, #20]
 8000c20:	e009      	b.n	8000c36 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c22:	68bb      	ldr	r3, [r7, #8]
 8000c24:	1c5a      	adds	r2, r3, #1
 8000c26:	60ba      	str	r2, [r7, #8]
 8000c28:	781b      	ldrb	r3, [r3, #0]
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c30:	697b      	ldr	r3, [r7, #20]
 8000c32:	3301      	adds	r3, #1
 8000c34:	617b      	str	r3, [r7, #20]
 8000c36:	697a      	ldr	r2, [r7, #20]
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	429a      	cmp	r2, r3
 8000c3c:	dbf1      	blt.n	8000c22 <_write+0x12>
  }
  return len;
 8000c3e:	687b      	ldr	r3, [r7, #4]
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	3718      	adds	r7, #24
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}

08000c48 <_close>:

int _close(int file)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b083      	sub	sp, #12
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	370c      	adds	r7, #12
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5e:	4770      	bx	lr

08000c60 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b083      	sub	sp, #12
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
 8000c68:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c70:	605a      	str	r2, [r3, #4]
  return 0;
 8000c72:	2300      	movs	r3, #0
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c7e:	4770      	bx	lr

08000c80 <_isatty>:

int _isatty(int file)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b083      	sub	sp, #12
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c88:	2301      	movs	r3, #1
}
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	370c      	adds	r7, #12
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c94:	4770      	bx	lr

08000c96 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c96:	b480      	push	{r7}
 8000c98:	b085      	sub	sp, #20
 8000c9a:	af00      	add	r7, sp, #0
 8000c9c:	60f8      	str	r0, [r7, #12]
 8000c9e:	60b9      	str	r1, [r7, #8]
 8000ca0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ca2:	2300      	movs	r3, #0
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3714      	adds	r7, #20
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr

08000cb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b086      	sub	sp, #24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cb8:	4a14      	ldr	r2, [pc, #80]	@ (8000d0c <_sbrk+0x5c>)
 8000cba:	4b15      	ldr	r3, [pc, #84]	@ (8000d10 <_sbrk+0x60>)
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cc4:	4b13      	ldr	r3, [pc, #76]	@ (8000d14 <_sbrk+0x64>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d102      	bne.n	8000cd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ccc:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <_sbrk+0x64>)
 8000cce:	4a12      	ldr	r2, [pc, #72]	@ (8000d18 <_sbrk+0x68>)
 8000cd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cd2:	4b10      	ldr	r3, [pc, #64]	@ (8000d14 <_sbrk+0x64>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	4413      	add	r3, r2
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	d207      	bcs.n	8000cf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ce0:	f002 ff22 	bl	8003b28 <__errno>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	220c      	movs	r2, #12
 8000ce8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cea:	f04f 33ff 	mov.w	r3, #4294967295
 8000cee:	e009      	b.n	8000d04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cf0:	4b08      	ldr	r3, [pc, #32]	@ (8000d14 <_sbrk+0x64>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cf6:	4b07      	ldr	r3, [pc, #28]	@ (8000d14 <_sbrk+0x64>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	4413      	add	r3, r2
 8000cfe:	4a05      	ldr	r2, [pc, #20]	@ (8000d14 <_sbrk+0x64>)
 8000d00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d02:	68fb      	ldr	r3, [r7, #12]
}
 8000d04:	4618      	mov	r0, r3
 8000d06:	3718      	adds	r7, #24
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20020000 	.word	0x20020000
 8000d10:	00000400 	.word	0x00000400
 8000d14:	20000134 	.word	0x20000134
 8000d18:	20000288 	.word	0x20000288

08000d1c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d20:	4b06      	ldr	r3, [pc, #24]	@ (8000d3c <SystemInit+0x20>)
 8000d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d26:	4a05      	ldr	r2, [pc, #20]	@ (8000d3c <SystemInit+0x20>)
 8000d28:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d2c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d30:	bf00      	nop
 8000d32:	46bd      	mov	sp, r7
 8000d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000d40:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d78 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d44:	f7ff ffea 	bl	8000d1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d48:	480c      	ldr	r0, [pc, #48]	@ (8000d7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d4a:	490d      	ldr	r1, [pc, #52]	@ (8000d80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d4c:	4a0d      	ldr	r2, [pc, #52]	@ (8000d84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d50:	e002      	b.n	8000d58 <LoopCopyDataInit>

08000d52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d56:	3304      	adds	r3, #4

08000d58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d5c:	d3f9      	bcc.n	8000d52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d5e:	4a0a      	ldr	r2, [pc, #40]	@ (8000d88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d60:	4c0a      	ldr	r4, [pc, #40]	@ (8000d8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d64:	e001      	b.n	8000d6a <LoopFillZerobss>

08000d66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d68:	3204      	adds	r2, #4

08000d6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d6c:	d3fb      	bcc.n	8000d66 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d6e:	f002 fee1 	bl	8003b34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d72:	f7ff fbf5 	bl	8000560 <main>
  bx  lr    
 8000d76:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000d78:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d80:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d84:	080048e8 	.word	0x080048e8
  ldr r2, =_sbss
 8000d88:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d8c:	20000288 	.word	0x20000288

08000d90 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d90:	e7fe      	b.n	8000d90 <ADC_IRQHandler>
	...

08000d94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d98:	4b0e      	ldr	r3, [pc, #56]	@ (8000dd4 <HAL_Init+0x40>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000dd4 <HAL_Init+0x40>)
 8000d9e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000da2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000da4:	4b0b      	ldr	r3, [pc, #44]	@ (8000dd4 <HAL_Init+0x40>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd4 <HAL_Init+0x40>)
 8000daa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000dae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000db0:	4b08      	ldr	r3, [pc, #32]	@ (8000dd4 <HAL_Init+0x40>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	4a07      	ldr	r2, [pc, #28]	@ (8000dd4 <HAL_Init+0x40>)
 8000db6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000dba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dbc:	2003      	movs	r0, #3
 8000dbe:	f000 f92b 	bl	8001018 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dc2:	200f      	movs	r0, #15
 8000dc4:	f000 f808 	bl	8000dd8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000dc8:	f7ff fe0c 	bl	80009e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dcc:	2300      	movs	r3, #0
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40023c00 	.word	0x40023c00

08000dd8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000de0:	4b12      	ldr	r3, [pc, #72]	@ (8000e2c <HAL_InitTick+0x54>)
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	4b12      	ldr	r3, [pc, #72]	@ (8000e30 <HAL_InitTick+0x58>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	4619      	mov	r1, r3
 8000dea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000dee:	fbb3 f3f1 	udiv	r3, r3, r1
 8000df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000df6:	4618      	mov	r0, r3
 8000df8:	f000 f943 	bl	8001082 <HAL_SYSTICK_Config>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e02:	2301      	movs	r3, #1
 8000e04:	e00e      	b.n	8000e24 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	2b0f      	cmp	r3, #15
 8000e0a:	d80a      	bhi.n	8000e22 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	6879      	ldr	r1, [r7, #4]
 8000e10:	f04f 30ff 	mov.w	r0, #4294967295
 8000e14:	f000 f90b 	bl	800102e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e18:	4a06      	ldr	r2, [pc, #24]	@ (8000e34 <HAL_InitTick+0x5c>)
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	e000      	b.n	8000e24 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e22:	2301      	movs	r3, #1
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3708      	adds	r7, #8
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	20000000 	.word	0x20000000
 8000e30:	20000008 	.word	0x20000008
 8000e34:	20000004 	.word	0x20000004

08000e38 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e3c:	4b06      	ldr	r3, [pc, #24]	@ (8000e58 <HAL_IncTick+0x20>)
 8000e3e:	781b      	ldrb	r3, [r3, #0]
 8000e40:	461a      	mov	r2, r3
 8000e42:	4b06      	ldr	r3, [pc, #24]	@ (8000e5c <HAL_IncTick+0x24>)
 8000e44:	681b      	ldr	r3, [r3, #0]
 8000e46:	4413      	add	r3, r2
 8000e48:	4a04      	ldr	r2, [pc, #16]	@ (8000e5c <HAL_IncTick+0x24>)
 8000e4a:	6013      	str	r3, [r2, #0]
}
 8000e4c:	bf00      	nop
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	20000008 	.word	0x20000008
 8000e5c:	20000138 	.word	0x20000138

08000e60 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  return uwTick;
 8000e64:	4b03      	ldr	r3, [pc, #12]	@ (8000e74 <HAL_GetTick+0x14>)
 8000e66:	681b      	ldr	r3, [r3, #0]
}
 8000e68:	4618      	mov	r0, r3
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	20000138 	.word	0x20000138

08000e78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b085      	sub	sp, #20
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	f003 0307 	and.w	r3, r3, #7
 8000e86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e88:	4b0c      	ldr	r3, [pc, #48]	@ (8000ebc <__NVIC_SetPriorityGrouping+0x44>)
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e8e:	68ba      	ldr	r2, [r7, #8]
 8000e90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e94:	4013      	ands	r3, r2
 8000e96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e98:	68fb      	ldr	r3, [r7, #12]
 8000e9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e9c:	68bb      	ldr	r3, [r7, #8]
 8000e9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ea0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ea4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ea8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eaa:	4a04      	ldr	r2, [pc, #16]	@ (8000ebc <__NVIC_SetPriorityGrouping+0x44>)
 8000eac:	68bb      	ldr	r3, [r7, #8]
 8000eae:	60d3      	str	r3, [r2, #12]
}
 8000eb0:	bf00      	nop
 8000eb2:	3714      	adds	r7, #20
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	e000ed00 	.word	0xe000ed00

08000ec0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ec4:	4b04      	ldr	r3, [pc, #16]	@ (8000ed8 <__NVIC_GetPriorityGrouping+0x18>)
 8000ec6:	68db      	ldr	r3, [r3, #12]
 8000ec8:	0a1b      	lsrs	r3, r3, #8
 8000eca:	f003 0307 	and.w	r3, r3, #7
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	e000ed00 	.word	0xe000ed00

08000edc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	db0b      	blt.n	8000f06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	f003 021f 	and.w	r2, r3, #31
 8000ef4:	4907      	ldr	r1, [pc, #28]	@ (8000f14 <__NVIC_EnableIRQ+0x38>)
 8000ef6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000efa:	095b      	lsrs	r3, r3, #5
 8000efc:	2001      	movs	r0, #1
 8000efe:	fa00 f202 	lsl.w	r2, r0, r2
 8000f02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f06:	bf00      	nop
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	e000e100 	.word	0xe000e100

08000f18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b083      	sub	sp, #12
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	6039      	str	r1, [r7, #0]
 8000f22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	db0a      	blt.n	8000f42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	b2da      	uxtb	r2, r3
 8000f30:	490c      	ldr	r1, [pc, #48]	@ (8000f64 <__NVIC_SetPriority+0x4c>)
 8000f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f36:	0112      	lsls	r2, r2, #4
 8000f38:	b2d2      	uxtb	r2, r2
 8000f3a:	440b      	add	r3, r1
 8000f3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f40:	e00a      	b.n	8000f58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	b2da      	uxtb	r2, r3
 8000f46:	4908      	ldr	r1, [pc, #32]	@ (8000f68 <__NVIC_SetPriority+0x50>)
 8000f48:	79fb      	ldrb	r3, [r7, #7]
 8000f4a:	f003 030f 	and.w	r3, r3, #15
 8000f4e:	3b04      	subs	r3, #4
 8000f50:	0112      	lsls	r2, r2, #4
 8000f52:	b2d2      	uxtb	r2, r2
 8000f54:	440b      	add	r3, r1
 8000f56:	761a      	strb	r2, [r3, #24]
}
 8000f58:	bf00      	nop
 8000f5a:	370c      	adds	r7, #12
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f62:	4770      	bx	lr
 8000f64:	e000e100 	.word	0xe000e100
 8000f68:	e000ed00 	.word	0xe000ed00

08000f6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b089      	sub	sp, #36	@ 0x24
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	60f8      	str	r0, [r7, #12]
 8000f74:	60b9      	str	r1, [r7, #8]
 8000f76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f78:	68fb      	ldr	r3, [r7, #12]
 8000f7a:	f003 0307 	and.w	r3, r3, #7
 8000f7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	f1c3 0307 	rsb	r3, r3, #7
 8000f86:	2b04      	cmp	r3, #4
 8000f88:	bf28      	it	cs
 8000f8a:	2304      	movcs	r3, #4
 8000f8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	3304      	adds	r3, #4
 8000f92:	2b06      	cmp	r3, #6
 8000f94:	d902      	bls.n	8000f9c <NVIC_EncodePriority+0x30>
 8000f96:	69fb      	ldr	r3, [r7, #28]
 8000f98:	3b03      	subs	r3, #3
 8000f9a:	e000      	b.n	8000f9e <NVIC_EncodePriority+0x32>
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fa0:	f04f 32ff 	mov.w	r2, #4294967295
 8000fa4:	69bb      	ldr	r3, [r7, #24]
 8000fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8000faa:	43da      	mvns	r2, r3
 8000fac:	68bb      	ldr	r3, [r7, #8]
 8000fae:	401a      	ands	r2, r3
 8000fb0:	697b      	ldr	r3, [r7, #20]
 8000fb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fb4:	f04f 31ff 	mov.w	r1, #4294967295
 8000fb8:	697b      	ldr	r3, [r7, #20]
 8000fba:	fa01 f303 	lsl.w	r3, r1, r3
 8000fbe:	43d9      	mvns	r1, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fc4:	4313      	orrs	r3, r2
         );
}
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	3724      	adds	r7, #36	@ 0x24
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
	...

08000fd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000fe4:	d301      	bcc.n	8000fea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	e00f      	b.n	800100a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fea:	4a0a      	ldr	r2, [pc, #40]	@ (8001014 <SysTick_Config+0x40>)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	3b01      	subs	r3, #1
 8000ff0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ff2:	210f      	movs	r1, #15
 8000ff4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ff8:	f7ff ff8e 	bl	8000f18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ffc:	4b05      	ldr	r3, [pc, #20]	@ (8001014 <SysTick_Config+0x40>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001002:	4b04      	ldr	r3, [pc, #16]	@ (8001014 <SysTick_Config+0x40>)
 8001004:	2207      	movs	r2, #7
 8001006:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001008:	2300      	movs	r3, #0
}
 800100a:	4618      	mov	r0, r3
 800100c:	3708      	adds	r7, #8
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	e000e010 	.word	0xe000e010

08001018 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001020:	6878      	ldr	r0, [r7, #4]
 8001022:	f7ff ff29 	bl	8000e78 <__NVIC_SetPriorityGrouping>
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800102e:	b580      	push	{r7, lr}
 8001030:	b086      	sub	sp, #24
 8001032:	af00      	add	r7, sp, #0
 8001034:	4603      	mov	r3, r0
 8001036:	60b9      	str	r1, [r7, #8]
 8001038:	607a      	str	r2, [r7, #4]
 800103a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800103c:	2300      	movs	r3, #0
 800103e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001040:	f7ff ff3e 	bl	8000ec0 <__NVIC_GetPriorityGrouping>
 8001044:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001046:	687a      	ldr	r2, [r7, #4]
 8001048:	68b9      	ldr	r1, [r7, #8]
 800104a:	6978      	ldr	r0, [r7, #20]
 800104c:	f7ff ff8e 	bl	8000f6c <NVIC_EncodePriority>
 8001050:	4602      	mov	r2, r0
 8001052:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001056:	4611      	mov	r1, r2
 8001058:	4618      	mov	r0, r3
 800105a:	f7ff ff5d 	bl	8000f18 <__NVIC_SetPriority>
}
 800105e:	bf00      	nop
 8001060:	3718      	adds	r7, #24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b082      	sub	sp, #8
 800106a:	af00      	add	r7, sp, #0
 800106c:	4603      	mov	r3, r0
 800106e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001070:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff ff31 	bl	8000edc <__NVIC_EnableIRQ>
}
 800107a:	bf00      	nop
 800107c:	3708      	adds	r7, #8
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001082:	b580      	push	{r7, lr}
 8001084:	b082      	sub	sp, #8
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800108a:	6878      	ldr	r0, [r7, #4]
 800108c:	f7ff ffa2 	bl	8000fd4 <SysTick_Config>
 8001090:	4603      	mov	r3, r0
}
 8001092:	4618      	mov	r0, r3
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b084      	sub	sp, #16
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010a6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80010a8:	f7ff feda 	bl	8000e60 <HAL_GetTick>
 80010ac:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80010b4:	b2db      	uxtb	r3, r3
 80010b6:	2b02      	cmp	r3, #2
 80010b8:	d008      	beq.n	80010cc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2280      	movs	r2, #128	@ 0x80
 80010be:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80010c8:	2301      	movs	r3, #1
 80010ca:	e052      	b.n	8001172 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f022 0216 	bic.w	r2, r2, #22
 80010da:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	695a      	ldr	r2, [r3, #20]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80010ea:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d103      	bne.n	80010fc <HAL_DMA_Abort+0x62>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d007      	beq.n	800110c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	681a      	ldr	r2, [r3, #0]
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f022 0208 	bic.w	r2, r2, #8
 800110a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f022 0201 	bic.w	r2, r2, #1
 800111a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800111c:	e013      	b.n	8001146 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800111e:	f7ff fe9f 	bl	8000e60 <HAL_GetTick>
 8001122:	4602      	mov	r2, r0
 8001124:	68bb      	ldr	r3, [r7, #8]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	2b05      	cmp	r3, #5
 800112a:	d90c      	bls.n	8001146 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2220      	movs	r2, #32
 8001130:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	2203      	movs	r2, #3
 8001136:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	2200      	movs	r2, #0
 800113e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001142:	2303      	movs	r3, #3
 8001144:	e015      	b.n	8001172 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 0301 	and.w	r3, r3, #1
 8001150:	2b00      	cmp	r3, #0
 8001152:	d1e4      	bne.n	800111e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001158:	223f      	movs	r2, #63	@ 0x3f
 800115a:	409a      	lsls	r2, r3
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	2201      	movs	r2, #1
 8001164:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	2200      	movs	r2, #0
 800116c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001170:	2300      	movs	r3, #0
}
 8001172:	4618      	mov	r0, r3
 8001174:	3710      	adds	r7, #16
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}

0800117a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800117a:	b480      	push	{r7}
 800117c:	b083      	sub	sp, #12
 800117e:	af00      	add	r7, sp, #0
 8001180:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001188:	b2db      	uxtb	r3, r3
 800118a:	2b02      	cmp	r3, #2
 800118c:	d004      	beq.n	8001198 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2280      	movs	r2, #128	@ 0x80
 8001192:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001194:	2301      	movs	r3, #1
 8001196:	e00c      	b.n	80011b2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	2205      	movs	r2, #5
 800119c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f022 0201 	bic.w	r2, r2, #1
 80011ae:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80011b0:	2300      	movs	r3, #0
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	370c      	adds	r7, #12
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
	...

080011c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b089      	sub	sp, #36	@ 0x24
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011ca:	2300      	movs	r3, #0
 80011cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011ce:	2300      	movs	r3, #0
 80011d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011d2:	2300      	movs	r3, #0
 80011d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011d6:	2300      	movs	r3, #0
 80011d8:	61fb      	str	r3, [r7, #28]
 80011da:	e16b      	b.n	80014b4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011dc:	2201      	movs	r2, #1
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	697a      	ldr	r2, [r7, #20]
 80011ec:	4013      	ands	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011f0:	693a      	ldr	r2, [r7, #16]
 80011f2:	697b      	ldr	r3, [r7, #20]
 80011f4:	429a      	cmp	r2, r3
 80011f6:	f040 815a 	bne.w	80014ae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f003 0303 	and.w	r3, r3, #3
 8001202:	2b01      	cmp	r3, #1
 8001204:	d005      	beq.n	8001212 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800120e:	2b02      	cmp	r3, #2
 8001210:	d130      	bne.n	8001274 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	2203      	movs	r2, #3
 800121e:	fa02 f303 	lsl.w	r3, r2, r3
 8001222:	43db      	mvns	r3, r3
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	4013      	ands	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	68da      	ldr	r2, [r3, #12]
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	fa02 f303 	lsl.w	r3, r2, r3
 8001236:	69ba      	ldr	r2, [r7, #24]
 8001238:	4313      	orrs	r3, r2
 800123a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	69ba      	ldr	r2, [r7, #24]
 8001240:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001248:	2201      	movs	r2, #1
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	43db      	mvns	r3, r3
 8001252:	69ba      	ldr	r2, [r7, #24]
 8001254:	4013      	ands	r3, r2
 8001256:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	091b      	lsrs	r3, r3, #4
 800125e:	f003 0201 	and.w	r2, r3, #1
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	69ba      	ldr	r2, [r7, #24]
 800126a:	4313      	orrs	r3, r2
 800126c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	f003 0303 	and.w	r3, r3, #3
 800127c:	2b03      	cmp	r3, #3
 800127e:	d017      	beq.n	80012b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	68db      	ldr	r3, [r3, #12]
 8001284:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	2203      	movs	r2, #3
 800128c:	fa02 f303 	lsl.w	r3, r2, r3
 8001290:	43db      	mvns	r3, r3
 8001292:	69ba      	ldr	r2, [r7, #24]
 8001294:	4013      	ands	r3, r2
 8001296:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	689a      	ldr	r2, [r3, #8]
 800129c:	69fb      	ldr	r3, [r7, #28]
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012b0:	683b      	ldr	r3, [r7, #0]
 80012b2:	685b      	ldr	r3, [r3, #4]
 80012b4:	f003 0303 	and.w	r3, r3, #3
 80012b8:	2b02      	cmp	r3, #2
 80012ba:	d123      	bne.n	8001304 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012bc:	69fb      	ldr	r3, [r7, #28]
 80012be:	08da      	lsrs	r2, r3, #3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	3208      	adds	r2, #8
 80012c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012ca:	69fb      	ldr	r3, [r7, #28]
 80012cc:	f003 0307 	and.w	r3, r3, #7
 80012d0:	009b      	lsls	r3, r3, #2
 80012d2:	220f      	movs	r2, #15
 80012d4:	fa02 f303 	lsl.w	r3, r2, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	69ba      	ldr	r2, [r7, #24]
 80012dc:	4013      	ands	r3, r2
 80012de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012e0:	683b      	ldr	r3, [r7, #0]
 80012e2:	691a      	ldr	r2, [r3, #16]
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	f003 0307 	and.w	r3, r3, #7
 80012ea:	009b      	lsls	r3, r3, #2
 80012ec:	fa02 f303 	lsl.w	r3, r2, r3
 80012f0:	69ba      	ldr	r2, [r7, #24]
 80012f2:	4313      	orrs	r3, r2
 80012f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012f6:	69fb      	ldr	r3, [r7, #28]
 80012f8:	08da      	lsrs	r2, r3, #3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	3208      	adds	r2, #8
 80012fe:	69b9      	ldr	r1, [r7, #24]
 8001300:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800130a:	69fb      	ldr	r3, [r7, #28]
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	2203      	movs	r2, #3
 8001310:	fa02 f303 	lsl.w	r3, r2, r3
 8001314:	43db      	mvns	r3, r3
 8001316:	69ba      	ldr	r2, [r7, #24]
 8001318:	4013      	ands	r3, r2
 800131a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800131c:	683b      	ldr	r3, [r7, #0]
 800131e:	685b      	ldr	r3, [r3, #4]
 8001320:	f003 0203 	and.w	r2, r3, #3
 8001324:	69fb      	ldr	r3, [r7, #28]
 8001326:	005b      	lsls	r3, r3, #1
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	69ba      	ldr	r2, [r7, #24]
 800132e:	4313      	orrs	r3, r2
 8001330:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	69ba      	ldr	r2, [r7, #24]
 8001336:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001340:	2b00      	cmp	r3, #0
 8001342:	f000 80b4 	beq.w	80014ae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001346:	2300      	movs	r3, #0
 8001348:	60fb      	str	r3, [r7, #12]
 800134a:	4b60      	ldr	r3, [pc, #384]	@ (80014cc <HAL_GPIO_Init+0x30c>)
 800134c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800134e:	4a5f      	ldr	r2, [pc, #380]	@ (80014cc <HAL_GPIO_Init+0x30c>)
 8001350:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001354:	6453      	str	r3, [r2, #68]	@ 0x44
 8001356:	4b5d      	ldr	r3, [pc, #372]	@ (80014cc <HAL_GPIO_Init+0x30c>)
 8001358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800135a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800135e:	60fb      	str	r3, [r7, #12]
 8001360:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001362:	4a5b      	ldr	r2, [pc, #364]	@ (80014d0 <HAL_GPIO_Init+0x310>)
 8001364:	69fb      	ldr	r3, [r7, #28]
 8001366:	089b      	lsrs	r3, r3, #2
 8001368:	3302      	adds	r3, #2
 800136a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800136e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	f003 0303 	and.w	r3, r3, #3
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	220f      	movs	r2, #15
 800137a:	fa02 f303 	lsl.w	r3, r2, r3
 800137e:	43db      	mvns	r3, r3
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	4013      	ands	r3, r2
 8001384:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4a52      	ldr	r2, [pc, #328]	@ (80014d4 <HAL_GPIO_Init+0x314>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d02b      	beq.n	80013e6 <HAL_GPIO_Init+0x226>
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	4a51      	ldr	r2, [pc, #324]	@ (80014d8 <HAL_GPIO_Init+0x318>)
 8001392:	4293      	cmp	r3, r2
 8001394:	d025      	beq.n	80013e2 <HAL_GPIO_Init+0x222>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	4a50      	ldr	r2, [pc, #320]	@ (80014dc <HAL_GPIO_Init+0x31c>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d01f      	beq.n	80013de <HAL_GPIO_Init+0x21e>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4a4f      	ldr	r2, [pc, #316]	@ (80014e0 <HAL_GPIO_Init+0x320>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d019      	beq.n	80013da <HAL_GPIO_Init+0x21a>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4a4e      	ldr	r2, [pc, #312]	@ (80014e4 <HAL_GPIO_Init+0x324>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d013      	beq.n	80013d6 <HAL_GPIO_Init+0x216>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	4a4d      	ldr	r2, [pc, #308]	@ (80014e8 <HAL_GPIO_Init+0x328>)
 80013b2:	4293      	cmp	r3, r2
 80013b4:	d00d      	beq.n	80013d2 <HAL_GPIO_Init+0x212>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	4a4c      	ldr	r2, [pc, #304]	@ (80014ec <HAL_GPIO_Init+0x32c>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d007      	beq.n	80013ce <HAL_GPIO_Init+0x20e>
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	4a4b      	ldr	r2, [pc, #300]	@ (80014f0 <HAL_GPIO_Init+0x330>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d101      	bne.n	80013ca <HAL_GPIO_Init+0x20a>
 80013c6:	2307      	movs	r3, #7
 80013c8:	e00e      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013ca:	2308      	movs	r3, #8
 80013cc:	e00c      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013ce:	2306      	movs	r3, #6
 80013d0:	e00a      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013d2:	2305      	movs	r3, #5
 80013d4:	e008      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013d6:	2304      	movs	r3, #4
 80013d8:	e006      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013da:	2303      	movs	r3, #3
 80013dc:	e004      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013de:	2302      	movs	r3, #2
 80013e0:	e002      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013e2:	2301      	movs	r3, #1
 80013e4:	e000      	b.n	80013e8 <HAL_GPIO_Init+0x228>
 80013e6:	2300      	movs	r3, #0
 80013e8:	69fa      	ldr	r2, [r7, #28]
 80013ea:	f002 0203 	and.w	r2, r2, #3
 80013ee:	0092      	lsls	r2, r2, #2
 80013f0:	4093      	lsls	r3, r2
 80013f2:	69ba      	ldr	r2, [r7, #24]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013f8:	4935      	ldr	r1, [pc, #212]	@ (80014d0 <HAL_GPIO_Init+0x310>)
 80013fa:	69fb      	ldr	r3, [r7, #28]
 80013fc:	089b      	lsrs	r3, r3, #2
 80013fe:	3302      	adds	r3, #2
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001406:	4b3b      	ldr	r3, [pc, #236]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	43db      	mvns	r3, r3
 8001410:	69ba      	ldr	r2, [r7, #24]
 8001412:	4013      	ands	r3, r2
 8001414:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800141e:	2b00      	cmp	r3, #0
 8001420:	d003      	beq.n	800142a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001422:	69ba      	ldr	r2, [r7, #24]
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	4313      	orrs	r3, r2
 8001428:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800142a:	4a32      	ldr	r2, [pc, #200]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 800142c:	69bb      	ldr	r3, [r7, #24]
 800142e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001430:	4b30      	ldr	r3, [pc, #192]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	43db      	mvns	r3, r3
 800143a:	69ba      	ldr	r2, [r7, #24]
 800143c:	4013      	ands	r3, r2
 800143e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001448:	2b00      	cmp	r3, #0
 800144a:	d003      	beq.n	8001454 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800144c:	69ba      	ldr	r2, [r7, #24]
 800144e:	693b      	ldr	r3, [r7, #16]
 8001450:	4313      	orrs	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001454:	4a27      	ldr	r2, [pc, #156]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 8001456:	69bb      	ldr	r3, [r7, #24]
 8001458:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800145a:	4b26      	ldr	r3, [pc, #152]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001460:	693b      	ldr	r3, [r7, #16]
 8001462:	43db      	mvns	r3, r3
 8001464:	69ba      	ldr	r2, [r7, #24]
 8001466:	4013      	ands	r3, r2
 8001468:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800146a:	683b      	ldr	r3, [r7, #0]
 800146c:	685b      	ldr	r3, [r3, #4]
 800146e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001472:	2b00      	cmp	r3, #0
 8001474:	d003      	beq.n	800147e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001476:	69ba      	ldr	r2, [r7, #24]
 8001478:	693b      	ldr	r3, [r7, #16]
 800147a:	4313      	orrs	r3, r2
 800147c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800147e:	4a1d      	ldr	r2, [pc, #116]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 8001480:	69bb      	ldr	r3, [r7, #24]
 8001482:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001484:	4b1b      	ldr	r3, [pc, #108]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800148a:	693b      	ldr	r3, [r7, #16]
 800148c:	43db      	mvns	r3, r3
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	4013      	ands	r3, r2
 8001492:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001494:	683b      	ldr	r3, [r7, #0]
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d003      	beq.n	80014a8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80014a0:	69ba      	ldr	r2, [r7, #24]
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	4313      	orrs	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014a8:	4a12      	ldr	r2, [pc, #72]	@ (80014f4 <HAL_GPIO_Init+0x334>)
 80014aa:	69bb      	ldr	r3, [r7, #24]
 80014ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ae:	69fb      	ldr	r3, [r7, #28]
 80014b0:	3301      	adds	r3, #1
 80014b2:	61fb      	str	r3, [r7, #28]
 80014b4:	69fb      	ldr	r3, [r7, #28]
 80014b6:	2b0f      	cmp	r3, #15
 80014b8:	f67f ae90 	bls.w	80011dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014bc:	bf00      	nop
 80014be:	bf00      	nop
 80014c0:	3724      	adds	r7, #36	@ 0x24
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr
 80014ca:	bf00      	nop
 80014cc:	40023800 	.word	0x40023800
 80014d0:	40013800 	.word	0x40013800
 80014d4:	40020000 	.word	0x40020000
 80014d8:	40020400 	.word	0x40020400
 80014dc:	40020800 	.word	0x40020800
 80014e0:	40020c00 	.word	0x40020c00
 80014e4:	40021000 	.word	0x40021000
 80014e8:	40021400 	.word	0x40021400
 80014ec:	40021800 	.word	0x40021800
 80014f0:	40021c00 	.word	0x40021c00
 80014f4:	40013c00 	.word	0x40013c00

080014f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b083      	sub	sp, #12
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
 8001500:	460b      	mov	r3, r1
 8001502:	807b      	strh	r3, [r7, #2]
 8001504:	4613      	mov	r3, r2
 8001506:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001508:	787b      	ldrb	r3, [r7, #1]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d003      	beq.n	8001516 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800150e:	887a      	ldrh	r2, [r7, #2]
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001514:	e003      	b.n	800151e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001516:	887b      	ldrh	r3, [r7, #2]
 8001518:	041a      	lsls	r2, r3, #16
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	619a      	str	r2, [r3, #24]
}
 800151e:	bf00      	nop
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr

0800152a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800152a:	b480      	push	{r7}
 800152c:	b085      	sub	sp, #20
 800152e:	af00      	add	r7, sp, #0
 8001530:	6078      	str	r0, [r7, #4]
 8001532:	460b      	mov	r3, r1
 8001534:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	695b      	ldr	r3, [r3, #20]
 800153a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800153c:	887a      	ldrh	r2, [r7, #2]
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	4013      	ands	r3, r2
 8001542:	041a      	lsls	r2, r3, #16
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	43d9      	mvns	r1, r3
 8001548:	887b      	ldrh	r3, [r7, #2]
 800154a:	400b      	ands	r3, r1
 800154c:	431a      	orrs	r2, r3
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	619a      	str	r2, [r3, #24]
}
 8001552:	bf00      	nop
 8001554:	3714      	adds	r7, #20
 8001556:	46bd      	mov	sp, r7
 8001558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155c:	4770      	bx	lr
	...

08001560 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b086      	sub	sp, #24
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d101      	bne.n	8001572 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800156e:	2301      	movs	r3, #1
 8001570:	e267      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 0301 	and.w	r3, r3, #1
 800157a:	2b00      	cmp	r3, #0
 800157c:	d075      	beq.n	800166a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800157e:	4b88      	ldr	r3, [pc, #544]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001580:	689b      	ldr	r3, [r3, #8]
 8001582:	f003 030c 	and.w	r3, r3, #12
 8001586:	2b04      	cmp	r3, #4
 8001588:	d00c      	beq.n	80015a4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800158a:	4b85      	ldr	r3, [pc, #532]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 800158c:	689b      	ldr	r3, [r3, #8]
 800158e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001592:	2b08      	cmp	r3, #8
 8001594:	d112      	bne.n	80015bc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001596:	4b82      	ldr	r3, [pc, #520]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001598:	685b      	ldr	r3, [r3, #4]
 800159a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800159e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80015a2:	d10b      	bne.n	80015bc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015a4:	4b7e      	ldr	r3, [pc, #504]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d05b      	beq.n	8001668 <HAL_RCC_OscConfig+0x108>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d157      	bne.n	8001668 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80015b8:	2301      	movs	r3, #1
 80015ba:	e242      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80015c4:	d106      	bne.n	80015d4 <HAL_RCC_OscConfig+0x74>
 80015c6:	4b76      	ldr	r3, [pc, #472]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	4a75      	ldr	r2, [pc, #468]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015d0:	6013      	str	r3, [r2, #0]
 80015d2:	e01d      	b.n	8001610 <HAL_RCC_OscConfig+0xb0>
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80015dc:	d10c      	bne.n	80015f8 <HAL_RCC_OscConfig+0x98>
 80015de:	4b70      	ldr	r3, [pc, #448]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	4a6f      	ldr	r2, [pc, #444]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015e8:	6013      	str	r3, [r2, #0]
 80015ea:	4b6d      	ldr	r3, [pc, #436]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4a6c      	ldr	r2, [pc, #432]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80015f4:	6013      	str	r3, [r2, #0]
 80015f6:	e00b      	b.n	8001610 <HAL_RCC_OscConfig+0xb0>
 80015f8:	4b69      	ldr	r3, [pc, #420]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	4a68      	ldr	r2, [pc, #416]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80015fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001602:	6013      	str	r3, [r2, #0]
 8001604:	4b66      	ldr	r3, [pc, #408]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	4a65      	ldr	r2, [pc, #404]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 800160a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800160e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	685b      	ldr	r3, [r3, #4]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d013      	beq.n	8001640 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001618:	f7ff fc22 	bl	8000e60 <HAL_GetTick>
 800161c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800161e:	e008      	b.n	8001632 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001620:	f7ff fc1e 	bl	8000e60 <HAL_GetTick>
 8001624:	4602      	mov	r2, r0
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	2b64      	cmp	r3, #100	@ 0x64
 800162c:	d901      	bls.n	8001632 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800162e:	2303      	movs	r3, #3
 8001630:	e207      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001632:	4b5b      	ldr	r3, [pc, #364]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800163a:	2b00      	cmp	r3, #0
 800163c:	d0f0      	beq.n	8001620 <HAL_RCC_OscConfig+0xc0>
 800163e:	e014      	b.n	800166a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001640:	f7ff fc0e 	bl	8000e60 <HAL_GetTick>
 8001644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001646:	e008      	b.n	800165a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001648:	f7ff fc0a 	bl	8000e60 <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	2b64      	cmp	r3, #100	@ 0x64
 8001654:	d901      	bls.n	800165a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e1f3      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800165a:	4b51      	ldr	r3, [pc, #324]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1f0      	bne.n	8001648 <HAL_RCC_OscConfig+0xe8>
 8001666:	e000      	b.n	800166a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001668:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f003 0302 	and.w	r3, r3, #2
 8001672:	2b00      	cmp	r3, #0
 8001674:	d063      	beq.n	800173e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001676:	4b4a      	ldr	r3, [pc, #296]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f003 030c 	and.w	r3, r3, #12
 800167e:	2b00      	cmp	r3, #0
 8001680:	d00b      	beq.n	800169a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001682:	4b47      	ldr	r3, [pc, #284]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800168a:	2b08      	cmp	r3, #8
 800168c:	d11c      	bne.n	80016c8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800168e:	4b44      	ldr	r3, [pc, #272]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d116      	bne.n	80016c8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800169a:	4b41      	ldr	r3, [pc, #260]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d005      	beq.n	80016b2 <HAL_RCC_OscConfig+0x152>
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d001      	beq.n	80016b2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80016ae:	2301      	movs	r3, #1
 80016b0:	e1c7      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016b2:	4b3b      	ldr	r3, [pc, #236]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	691b      	ldr	r3, [r3, #16]
 80016be:	00db      	lsls	r3, r3, #3
 80016c0:	4937      	ldr	r1, [pc, #220]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80016c2:	4313      	orrs	r3, r2
 80016c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016c6:	e03a      	b.n	800173e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d020      	beq.n	8001712 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80016d0:	4b34      	ldr	r3, [pc, #208]	@ (80017a4 <HAL_RCC_OscConfig+0x244>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016d6:	f7ff fbc3 	bl	8000e60 <HAL_GetTick>
 80016da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016dc:	e008      	b.n	80016f0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016de:	f7ff fbbf 	bl	8000e60 <HAL_GetTick>
 80016e2:	4602      	mov	r2, r0
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	1ad3      	subs	r3, r2, r3
 80016e8:	2b02      	cmp	r3, #2
 80016ea:	d901      	bls.n	80016f0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80016ec:	2303      	movs	r3, #3
 80016ee:	e1a8      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016f0:	4b2b      	ldr	r3, [pc, #172]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f003 0302 	and.w	r3, r3, #2
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d0f0      	beq.n	80016de <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016fc:	4b28      	ldr	r3, [pc, #160]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	691b      	ldr	r3, [r3, #16]
 8001708:	00db      	lsls	r3, r3, #3
 800170a:	4925      	ldr	r1, [pc, #148]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 800170c:	4313      	orrs	r3, r2
 800170e:	600b      	str	r3, [r1, #0]
 8001710:	e015      	b.n	800173e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001712:	4b24      	ldr	r3, [pc, #144]	@ (80017a4 <HAL_RCC_OscConfig+0x244>)
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001718:	f7ff fba2 	bl	8000e60 <HAL_GetTick>
 800171c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800171e:	e008      	b.n	8001732 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001720:	f7ff fb9e 	bl	8000e60 <HAL_GetTick>
 8001724:	4602      	mov	r2, r0
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e187      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001732:	4b1b      	ldr	r3, [pc, #108]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0302 	and.w	r3, r3, #2
 800173a:	2b00      	cmp	r3, #0
 800173c:	d1f0      	bne.n	8001720 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	f003 0308 	and.w	r3, r3, #8
 8001746:	2b00      	cmp	r3, #0
 8001748:	d036      	beq.n	80017b8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	695b      	ldr	r3, [r3, #20]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d016      	beq.n	8001780 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001752:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <HAL_RCC_OscConfig+0x248>)
 8001754:	2201      	movs	r2, #1
 8001756:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001758:	f7ff fb82 	bl	8000e60 <HAL_GetTick>
 800175c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800175e:	e008      	b.n	8001772 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001760:	f7ff fb7e 	bl	8000e60 <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	2b02      	cmp	r3, #2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e167      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001772:	4b0b      	ldr	r3, [pc, #44]	@ (80017a0 <HAL_RCC_OscConfig+0x240>)
 8001774:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	2b00      	cmp	r3, #0
 800177c:	d0f0      	beq.n	8001760 <HAL_RCC_OscConfig+0x200>
 800177e:	e01b      	b.n	80017b8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001780:	4b09      	ldr	r3, [pc, #36]	@ (80017a8 <HAL_RCC_OscConfig+0x248>)
 8001782:	2200      	movs	r2, #0
 8001784:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001786:	f7ff fb6b 	bl	8000e60 <HAL_GetTick>
 800178a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800178c:	e00e      	b.n	80017ac <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800178e:	f7ff fb67 	bl	8000e60 <HAL_GetTick>
 8001792:	4602      	mov	r2, r0
 8001794:	693b      	ldr	r3, [r7, #16]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	2b02      	cmp	r3, #2
 800179a:	d907      	bls.n	80017ac <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e150      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
 80017a0:	40023800 	.word	0x40023800
 80017a4:	42470000 	.word	0x42470000
 80017a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017ac:	4b88      	ldr	r3, [pc, #544]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80017ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80017b0:	f003 0302 	and.w	r3, r3, #2
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d1ea      	bne.n	800178e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f003 0304 	and.w	r3, r3, #4
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	f000 8097 	beq.w	80018f4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80017c6:	2300      	movs	r3, #0
 80017c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80017ca:	4b81      	ldr	r3, [pc, #516]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80017cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d10f      	bne.n	80017f6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	60bb      	str	r3, [r7, #8]
 80017da:	4b7d      	ldr	r3, [pc, #500]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80017dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017de:	4a7c      	ldr	r2, [pc, #496]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80017e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80017e6:	4b7a      	ldr	r3, [pc, #488]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80017e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ee:	60bb      	str	r3, [r7, #8]
 80017f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80017f2:	2301      	movs	r3, #1
 80017f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017f6:	4b77      	ldr	r3, [pc, #476]	@ (80019d4 <HAL_RCC_OscConfig+0x474>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d118      	bne.n	8001834 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001802:	4b74      	ldr	r3, [pc, #464]	@ (80019d4 <HAL_RCC_OscConfig+0x474>)
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	4a73      	ldr	r2, [pc, #460]	@ (80019d4 <HAL_RCC_OscConfig+0x474>)
 8001808:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800180c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800180e:	f7ff fb27 	bl	8000e60 <HAL_GetTick>
 8001812:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001814:	e008      	b.n	8001828 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001816:	f7ff fb23 	bl	8000e60 <HAL_GetTick>
 800181a:	4602      	mov	r2, r0
 800181c:	693b      	ldr	r3, [r7, #16]
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	2b02      	cmp	r3, #2
 8001822:	d901      	bls.n	8001828 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001824:	2303      	movs	r3, #3
 8001826:	e10c      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001828:	4b6a      	ldr	r3, [pc, #424]	@ (80019d4 <HAL_RCC_OscConfig+0x474>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001830:	2b00      	cmp	r3, #0
 8001832:	d0f0      	beq.n	8001816 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	2b01      	cmp	r3, #1
 800183a:	d106      	bne.n	800184a <HAL_RCC_OscConfig+0x2ea>
 800183c:	4b64      	ldr	r3, [pc, #400]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 800183e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001840:	4a63      	ldr	r2, [pc, #396]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001842:	f043 0301 	orr.w	r3, r3, #1
 8001846:	6713      	str	r3, [r2, #112]	@ 0x70
 8001848:	e01c      	b.n	8001884 <HAL_RCC_OscConfig+0x324>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	2b05      	cmp	r3, #5
 8001850:	d10c      	bne.n	800186c <HAL_RCC_OscConfig+0x30c>
 8001852:	4b5f      	ldr	r3, [pc, #380]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001854:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001856:	4a5e      	ldr	r2, [pc, #376]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001858:	f043 0304 	orr.w	r3, r3, #4
 800185c:	6713      	str	r3, [r2, #112]	@ 0x70
 800185e:	4b5c      	ldr	r3, [pc, #368]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001860:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001862:	4a5b      	ldr	r2, [pc, #364]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001864:	f043 0301 	orr.w	r3, r3, #1
 8001868:	6713      	str	r3, [r2, #112]	@ 0x70
 800186a:	e00b      	b.n	8001884 <HAL_RCC_OscConfig+0x324>
 800186c:	4b58      	ldr	r3, [pc, #352]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 800186e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001870:	4a57      	ldr	r2, [pc, #348]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001872:	f023 0301 	bic.w	r3, r3, #1
 8001876:	6713      	str	r3, [r2, #112]	@ 0x70
 8001878:	4b55      	ldr	r3, [pc, #340]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 800187a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800187c:	4a54      	ldr	r2, [pc, #336]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 800187e:	f023 0304 	bic.w	r3, r3, #4
 8001882:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d015      	beq.n	80018b8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800188c:	f7ff fae8 	bl	8000e60 <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001892:	e00a      	b.n	80018aa <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001894:	f7ff fae4 	bl	8000e60 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e0cb      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018aa:	4b49      	ldr	r3, [pc, #292]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80018ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018ae:	f003 0302 	and.w	r3, r3, #2
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d0ee      	beq.n	8001894 <HAL_RCC_OscConfig+0x334>
 80018b6:	e014      	b.n	80018e2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018b8:	f7ff fad2 	bl	8000e60 <HAL_GetTick>
 80018bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018be:	e00a      	b.n	80018d6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018c0:	f7ff face 	bl	8000e60 <HAL_GetTick>
 80018c4:	4602      	mov	r2, r0
 80018c6:	693b      	ldr	r3, [r7, #16]
 80018c8:	1ad3      	subs	r3, r2, r3
 80018ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d901      	bls.n	80018d6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80018d2:	2303      	movs	r3, #3
 80018d4:	e0b5      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80018d6:	4b3e      	ldr	r3, [pc, #248]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80018d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d1ee      	bne.n	80018c0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80018e2:	7dfb      	ldrb	r3, [r7, #23]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d105      	bne.n	80018f4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80018e8:	4b39      	ldr	r3, [pc, #228]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80018ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ec:	4a38      	ldr	r2, [pc, #224]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80018ee:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80018f2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	f000 80a1 	beq.w	8001a40 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80018fe:	4b34      	ldr	r3, [pc, #208]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	f003 030c 	and.w	r3, r3, #12
 8001906:	2b08      	cmp	r3, #8
 8001908:	d05c      	beq.n	80019c4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	699b      	ldr	r3, [r3, #24]
 800190e:	2b02      	cmp	r3, #2
 8001910:	d141      	bne.n	8001996 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001912:	4b31      	ldr	r3, [pc, #196]	@ (80019d8 <HAL_RCC_OscConfig+0x478>)
 8001914:	2200      	movs	r2, #0
 8001916:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001918:	f7ff faa2 	bl	8000e60 <HAL_GetTick>
 800191c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800191e:	e008      	b.n	8001932 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001920:	f7ff fa9e 	bl	8000e60 <HAL_GetTick>
 8001924:	4602      	mov	r2, r0
 8001926:	693b      	ldr	r3, [r7, #16]
 8001928:	1ad3      	subs	r3, r2, r3
 800192a:	2b02      	cmp	r3, #2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e087      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001932:	4b27      	ldr	r3, [pc, #156]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1f0      	bne.n	8001920 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	69da      	ldr	r2, [r3, #28]
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6a1b      	ldr	r3, [r3, #32]
 8001946:	431a      	orrs	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800194c:	019b      	lsls	r3, r3, #6
 800194e:	431a      	orrs	r2, r3
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001954:	085b      	lsrs	r3, r3, #1
 8001956:	3b01      	subs	r3, #1
 8001958:	041b      	lsls	r3, r3, #16
 800195a:	431a      	orrs	r2, r3
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001960:	061b      	lsls	r3, r3, #24
 8001962:	491b      	ldr	r1, [pc, #108]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 8001964:	4313      	orrs	r3, r2
 8001966:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001968:	4b1b      	ldr	r3, [pc, #108]	@ (80019d8 <HAL_RCC_OscConfig+0x478>)
 800196a:	2201      	movs	r2, #1
 800196c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800196e:	f7ff fa77 	bl	8000e60 <HAL_GetTick>
 8001972:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001974:	e008      	b.n	8001988 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001976:	f7ff fa73 	bl	8000e60 <HAL_GetTick>
 800197a:	4602      	mov	r2, r0
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	2b02      	cmp	r3, #2
 8001982:	d901      	bls.n	8001988 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	e05c      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001988:	4b11      	ldr	r3, [pc, #68]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001990:	2b00      	cmp	r3, #0
 8001992:	d0f0      	beq.n	8001976 <HAL_RCC_OscConfig+0x416>
 8001994:	e054      	b.n	8001a40 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001996:	4b10      	ldr	r3, [pc, #64]	@ (80019d8 <HAL_RCC_OscConfig+0x478>)
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800199c:	f7ff fa60 	bl	8000e60 <HAL_GetTick>
 80019a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019a2:	e008      	b.n	80019b6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a4:	f7ff fa5c 	bl	8000e60 <HAL_GetTick>
 80019a8:	4602      	mov	r2, r0
 80019aa:	693b      	ldr	r3, [r7, #16]
 80019ac:	1ad3      	subs	r3, r2, r3
 80019ae:	2b02      	cmp	r3, #2
 80019b0:	d901      	bls.n	80019b6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80019b2:	2303      	movs	r3, #3
 80019b4:	e045      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019b6:	4b06      	ldr	r3, [pc, #24]	@ (80019d0 <HAL_RCC_OscConfig+0x470>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1f0      	bne.n	80019a4 <HAL_RCC_OscConfig+0x444>
 80019c2:	e03d      	b.n	8001a40 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	699b      	ldr	r3, [r3, #24]
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d107      	bne.n	80019dc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
 80019ce:	e038      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
 80019d0:	40023800 	.word	0x40023800
 80019d4:	40007000 	.word	0x40007000
 80019d8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80019dc:	4b1b      	ldr	r3, [pc, #108]	@ (8001a4c <HAL_RCC_OscConfig+0x4ec>)
 80019de:	685b      	ldr	r3, [r3, #4]
 80019e0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	699b      	ldr	r3, [r3, #24]
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d028      	beq.n	8001a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80019f4:	429a      	cmp	r2, r3
 80019f6:	d121      	bne.n	8001a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80019f8:	68fb      	ldr	r3, [r7, #12]
 80019fa:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a02:	429a      	cmp	r2, r3
 8001a04:	d11a      	bne.n	8001a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001a12:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d111      	bne.n	8001a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a22:	085b      	lsrs	r3, r3, #1
 8001a24:	3b01      	subs	r3, #1
 8001a26:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d107      	bne.n	8001a3c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a36:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d001      	beq.n	8001a40 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e000      	b.n	8001a42 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001a40:	2300      	movs	r3, #0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3718      	adds	r7, #24
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40023800 	.word	0x40023800

08001a50 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b084      	sub	sp, #16
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d101      	bne.n	8001a64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001a60:	2301      	movs	r3, #1
 8001a62:	e0cc      	b.n	8001bfe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a64:	4b68      	ldr	r3, [pc, #416]	@ (8001c08 <HAL_RCC_ClockConfig+0x1b8>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 0307 	and.w	r3, r3, #7
 8001a6c:	683a      	ldr	r2, [r7, #0]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d90c      	bls.n	8001a8c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a72:	4b65      	ldr	r3, [pc, #404]	@ (8001c08 <HAL_RCC_ClockConfig+0x1b8>)
 8001a74:	683a      	ldr	r2, [r7, #0]
 8001a76:	b2d2      	uxtb	r2, r2
 8001a78:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a7a:	4b63      	ldr	r3, [pc, #396]	@ (8001c08 <HAL_RCC_ClockConfig+0x1b8>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	683a      	ldr	r2, [r7, #0]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d001      	beq.n	8001a8c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e0b8      	b.n	8001bfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f003 0302 	and.w	r3, r3, #2
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d020      	beq.n	8001ada <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0304 	and.w	r3, r3, #4
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d005      	beq.n	8001ab0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001aa4:	4b59      	ldr	r3, [pc, #356]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	4a58      	ldr	r2, [pc, #352]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001aaa:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001aae:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f003 0308 	and.w	r3, r3, #8
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d005      	beq.n	8001ac8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001abc:	4b53      	ldr	r3, [pc, #332]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001abe:	689b      	ldr	r3, [r3, #8]
 8001ac0:	4a52      	ldr	r2, [pc, #328]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001ac2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001ac6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ac8:	4b50      	ldr	r3, [pc, #320]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	689b      	ldr	r3, [r3, #8]
 8001ad4:	494d      	ldr	r1, [pc, #308]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001ad6:	4313      	orrs	r3, r2
 8001ad8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0301 	and.w	r3, r3, #1
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d044      	beq.n	8001b70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	2b01      	cmp	r3, #1
 8001aec:	d107      	bne.n	8001afe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aee:	4b47      	ldr	r3, [pc, #284]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d119      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001afa:	2301      	movs	r3, #1
 8001afc:	e07f      	b.n	8001bfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d003      	beq.n	8001b0e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b0a:	2b03      	cmp	r3, #3
 8001b0c:	d107      	bne.n	8001b1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b0e:	4b3f      	ldr	r3, [pc, #252]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d109      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	e06f      	b.n	8001bfe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b1e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d101      	bne.n	8001b2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e067      	b.n	8001bfe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b2e:	4b37      	ldr	r3, [pc, #220]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	f023 0203 	bic.w	r2, r3, #3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	4934      	ldr	r1, [pc, #208]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b40:	f7ff f98e 	bl	8000e60 <HAL_GetTick>
 8001b44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b46:	e00a      	b.n	8001b5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b48:	f7ff f98a 	bl	8000e60 <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d901      	bls.n	8001b5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001b5a:	2303      	movs	r3, #3
 8001b5c:	e04f      	b.n	8001bfe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b5e:	4b2b      	ldr	r3, [pc, #172]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001b60:	689b      	ldr	r3, [r3, #8]
 8001b62:	f003 020c 	and.w	r2, r3, #12
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	009b      	lsls	r3, r3, #2
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d1eb      	bne.n	8001b48 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b70:	4b25      	ldr	r3, [pc, #148]	@ (8001c08 <HAL_RCC_ClockConfig+0x1b8>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f003 0307 	and.w	r3, r3, #7
 8001b78:	683a      	ldr	r2, [r7, #0]
 8001b7a:	429a      	cmp	r2, r3
 8001b7c:	d20c      	bcs.n	8001b98 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b7e:	4b22      	ldr	r3, [pc, #136]	@ (8001c08 <HAL_RCC_ClockConfig+0x1b8>)
 8001b80:	683a      	ldr	r2, [r7, #0]
 8001b82:	b2d2      	uxtb	r2, r2
 8001b84:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b86:	4b20      	ldr	r3, [pc, #128]	@ (8001c08 <HAL_RCC_ClockConfig+0x1b8>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	683a      	ldr	r2, [r7, #0]
 8001b90:	429a      	cmp	r2, r3
 8001b92:	d001      	beq.n	8001b98 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b94:	2301      	movs	r3, #1
 8001b96:	e032      	b.n	8001bfe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f003 0304 	and.w	r3, r3, #4
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d008      	beq.n	8001bb6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ba4:	4b19      	ldr	r3, [pc, #100]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001ba6:	689b      	ldr	r3, [r3, #8]
 8001ba8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	4916      	ldr	r1, [pc, #88]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	f003 0308 	and.w	r3, r3, #8
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d009      	beq.n	8001bd6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bc2:	4b12      	ldr	r3, [pc, #72]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001bc4:	689b      	ldr	r3, [r3, #8]
 8001bc6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	691b      	ldr	r3, [r3, #16]
 8001bce:	00db      	lsls	r3, r3, #3
 8001bd0:	490e      	ldr	r1, [pc, #56]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001bd2:	4313      	orrs	r3, r2
 8001bd4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001bd6:	f000 f821 	bl	8001c1c <HAL_RCC_GetSysClockFreq>
 8001bda:	4602      	mov	r2, r0
 8001bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8001c0c <HAL_RCC_ClockConfig+0x1bc>)
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	091b      	lsrs	r3, r3, #4
 8001be2:	f003 030f 	and.w	r3, r3, #15
 8001be6:	490a      	ldr	r1, [pc, #40]	@ (8001c10 <HAL_RCC_ClockConfig+0x1c0>)
 8001be8:	5ccb      	ldrb	r3, [r1, r3]
 8001bea:	fa22 f303 	lsr.w	r3, r2, r3
 8001bee:	4a09      	ldr	r2, [pc, #36]	@ (8001c14 <HAL_RCC_ClockConfig+0x1c4>)
 8001bf0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001bf2:	4b09      	ldr	r3, [pc, #36]	@ (8001c18 <HAL_RCC_ClockConfig+0x1c8>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff f8ee 	bl	8000dd8 <HAL_InitTick>

  return HAL_OK;
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3710      	adds	r7, #16
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	40023c00 	.word	0x40023c00
 8001c0c:	40023800 	.word	0x40023800
 8001c10:	080047e0 	.word	0x080047e0
 8001c14:	20000000 	.word	0x20000000
 8001c18:	20000004 	.word	0x20000004

08001c1c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c1c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c20:	b090      	sub	sp, #64	@ 0x40
 8001c22:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001c24:	2300      	movs	r3, #0
 8001c26:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c28:	2300      	movs	r3, #0
 8001c2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001c30:	2300      	movs	r3, #0
 8001c32:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c34:	4b59      	ldr	r3, [pc, #356]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	f003 030c 	and.w	r3, r3, #12
 8001c3c:	2b08      	cmp	r3, #8
 8001c3e:	d00d      	beq.n	8001c5c <HAL_RCC_GetSysClockFreq+0x40>
 8001c40:	2b08      	cmp	r3, #8
 8001c42:	f200 80a1 	bhi.w	8001d88 <HAL_RCC_GetSysClockFreq+0x16c>
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d002      	beq.n	8001c50 <HAL_RCC_GetSysClockFreq+0x34>
 8001c4a:	2b04      	cmp	r3, #4
 8001c4c:	d003      	beq.n	8001c56 <HAL_RCC_GetSysClockFreq+0x3a>
 8001c4e:	e09b      	b.n	8001d88 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001c50:	4b53      	ldr	r3, [pc, #332]	@ (8001da0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001c52:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 8001c54:	e09b      	b.n	8001d8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001c56:	4b53      	ldr	r3, [pc, #332]	@ (8001da4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c58:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001c5a:	e098      	b.n	8001d8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c5c:	4b4f      	ldr	r3, [pc, #316]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001c64:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c66:	4b4d      	ldr	r3, [pc, #308]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c68:	685b      	ldr	r3, [r3, #4]
 8001c6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d028      	beq.n	8001cc4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c72:	4b4a      	ldr	r3, [pc, #296]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	099b      	lsrs	r3, r3, #6
 8001c78:	2200      	movs	r2, #0
 8001c7a:	623b      	str	r3, [r7, #32]
 8001c7c:	627a      	str	r2, [r7, #36]	@ 0x24
 8001c7e:	6a3b      	ldr	r3, [r7, #32]
 8001c80:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001c84:	2100      	movs	r1, #0
 8001c86:	4b47      	ldr	r3, [pc, #284]	@ (8001da4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c88:	fb03 f201 	mul.w	r2, r3, r1
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	fb00 f303 	mul.w	r3, r0, r3
 8001c92:	4413      	add	r3, r2
 8001c94:	4a43      	ldr	r2, [pc, #268]	@ (8001da4 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c96:	fba0 1202 	umull	r1, r2, r0, r2
 8001c9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c9c:	460a      	mov	r2, r1
 8001c9e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001ca0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ca2:	4413      	add	r3, r2
 8001ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001ca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ca8:	2200      	movs	r2, #0
 8001caa:	61bb      	str	r3, [r7, #24]
 8001cac:	61fa      	str	r2, [r7, #28]
 8001cae:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001cb2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001cb6:	f7fe fadb 	bl	8000270 <__aeabi_uldivmod>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	4613      	mov	r3, r2
 8001cc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001cc2:	e053      	b.n	8001d6c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cc4:	4b35      	ldr	r3, [pc, #212]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	099b      	lsrs	r3, r3, #6
 8001cca:	2200      	movs	r2, #0
 8001ccc:	613b      	str	r3, [r7, #16]
 8001cce:	617a      	str	r2, [r7, #20]
 8001cd0:	693b      	ldr	r3, [r7, #16]
 8001cd2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001cd6:	f04f 0b00 	mov.w	fp, #0
 8001cda:	4652      	mov	r2, sl
 8001cdc:	465b      	mov	r3, fp
 8001cde:	f04f 0000 	mov.w	r0, #0
 8001ce2:	f04f 0100 	mov.w	r1, #0
 8001ce6:	0159      	lsls	r1, r3, #5
 8001ce8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cec:	0150      	lsls	r0, r2, #5
 8001cee:	4602      	mov	r2, r0
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	ebb2 080a 	subs.w	r8, r2, sl
 8001cf6:	eb63 090b 	sbc.w	r9, r3, fp
 8001cfa:	f04f 0200 	mov.w	r2, #0
 8001cfe:	f04f 0300 	mov.w	r3, #0
 8001d02:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001d06:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001d0a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001d0e:	ebb2 0408 	subs.w	r4, r2, r8
 8001d12:	eb63 0509 	sbc.w	r5, r3, r9
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	f04f 0300 	mov.w	r3, #0
 8001d1e:	00eb      	lsls	r3, r5, #3
 8001d20:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d24:	00e2      	lsls	r2, r4, #3
 8001d26:	4614      	mov	r4, r2
 8001d28:	461d      	mov	r5, r3
 8001d2a:	eb14 030a 	adds.w	r3, r4, sl
 8001d2e:	603b      	str	r3, [r7, #0]
 8001d30:	eb45 030b 	adc.w	r3, r5, fp
 8001d34:	607b      	str	r3, [r7, #4]
 8001d36:	f04f 0200 	mov.w	r2, #0
 8001d3a:	f04f 0300 	mov.w	r3, #0
 8001d3e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d42:	4629      	mov	r1, r5
 8001d44:	028b      	lsls	r3, r1, #10
 8001d46:	4621      	mov	r1, r4
 8001d48:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001d4c:	4621      	mov	r1, r4
 8001d4e:	028a      	lsls	r2, r1, #10
 8001d50:	4610      	mov	r0, r2
 8001d52:	4619      	mov	r1, r3
 8001d54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d56:	2200      	movs	r2, #0
 8001d58:	60bb      	str	r3, [r7, #8]
 8001d5a:	60fa      	str	r2, [r7, #12]
 8001d5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001d60:	f7fe fa86 	bl	8000270 <__aeabi_uldivmod>
 8001d64:	4602      	mov	r2, r0
 8001d66:	460b      	mov	r3, r1
 8001d68:	4613      	mov	r3, r2
 8001d6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d9c <HAL_RCC_GetSysClockFreq+0x180>)
 8001d6e:	685b      	ldr	r3, [r3, #4]
 8001d70:	0c1b      	lsrs	r3, r3, #16
 8001d72:	f003 0303 	and.w	r3, r3, #3
 8001d76:	3301      	adds	r3, #1
 8001d78:	005b      	lsls	r3, r3, #1
 8001d7a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8001d7c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d84:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d86:	e002      	b.n	8001d8e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d88:	4b05      	ldr	r3, [pc, #20]	@ (8001da0 <HAL_RCC_GetSysClockFreq+0x184>)
 8001d8a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d8c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3740      	adds	r7, #64	@ 0x40
 8001d94:	46bd      	mov	sp, r7
 8001d96:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d9a:	bf00      	nop
 8001d9c:	40023800 	.word	0x40023800
 8001da0:	00f42400 	.word	0x00f42400
 8001da4:	017d7840 	.word	0x017d7840

08001da8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dac:	4b03      	ldr	r3, [pc, #12]	@ (8001dbc <HAL_RCC_GetHCLKFreq+0x14>)
 8001dae:	681b      	ldr	r3, [r3, #0]
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	46bd      	mov	sp, r7
 8001db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	20000000 	.word	0x20000000

08001dc0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001dc4:	f7ff fff0 	bl	8001da8 <HAL_RCC_GetHCLKFreq>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	4b05      	ldr	r3, [pc, #20]	@ (8001de0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	0a9b      	lsrs	r3, r3, #10
 8001dd0:	f003 0307 	and.w	r3, r3, #7
 8001dd4:	4903      	ldr	r1, [pc, #12]	@ (8001de4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001dd6:	5ccb      	ldrb	r3, [r1, r3]
 8001dd8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ddc:	4618      	mov	r0, r3
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	40023800 	.word	0x40023800
 8001de4:	080047f0 	.word	0x080047f0

08001de8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001dec:	f7ff ffdc 	bl	8001da8 <HAL_RCC_GetHCLKFreq>
 8001df0:	4602      	mov	r2, r0
 8001df2:	4b05      	ldr	r3, [pc, #20]	@ (8001e08 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	0b5b      	lsrs	r3, r3, #13
 8001df8:	f003 0307 	and.w	r3, r3, #7
 8001dfc:	4903      	ldr	r1, [pc, #12]	@ (8001e0c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001dfe:	5ccb      	ldrb	r3, [r1, r3]
 8001e00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e04:	4618      	mov	r0, r3
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40023800 	.word	0x40023800
 8001e0c:	080047f0 	.word	0x080047f0

08001e10 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b082      	sub	sp, #8
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d101      	bne.n	8001e22 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e1e:	2301      	movs	r3, #1
 8001e20:	e041      	b.n	8001ea6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d106      	bne.n	8001e3c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2200      	movs	r2, #0
 8001e32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e36:	6878      	ldr	r0, [r7, #4]
 8001e38:	f7fe fdfc 	bl	8000a34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2202      	movs	r2, #2
 8001e40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	3304      	adds	r3, #4
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4610      	mov	r0, r2
 8001e50:	f000 fa7e 	bl	8002350 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	2201      	movs	r2, #1
 8001e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	2201      	movs	r2, #1
 8001e68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	2201      	movs	r2, #1
 8001e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2201      	movs	r2, #1
 8001e80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2201      	movs	r2, #1
 8001e88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2201      	movs	r2, #1
 8001e98:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001ea4:	2300      	movs	r3, #0
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3708      	adds	r7, #8
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b085      	sub	sp, #20
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ebe:	b2db      	uxtb	r3, r3
 8001ec0:	2b01      	cmp	r3, #1
 8001ec2:	d001      	beq.n	8001ec8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	e04e      	b.n	8001f66 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2202      	movs	r2, #2
 8001ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	68da      	ldr	r2, [r3, #12]
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f042 0201 	orr.w	r2, r2, #1
 8001ede:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	4a23      	ldr	r2, [pc, #140]	@ (8001f74 <HAL_TIM_Base_Start_IT+0xc4>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d022      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ef2:	d01d      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a1f      	ldr	r2, [pc, #124]	@ (8001f78 <HAL_TIM_Base_Start_IT+0xc8>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d018      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	4a1e      	ldr	r2, [pc, #120]	@ (8001f7c <HAL_TIM_Base_Start_IT+0xcc>)
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d013      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a1c      	ldr	r2, [pc, #112]	@ (8001f80 <HAL_TIM_Base_Start_IT+0xd0>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d00e      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a1b      	ldr	r2, [pc, #108]	@ (8001f84 <HAL_TIM_Base_Start_IT+0xd4>)
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d009      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a19      	ldr	r2, [pc, #100]	@ (8001f88 <HAL_TIM_Base_Start_IT+0xd8>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d004      	beq.n	8001f30 <HAL_TIM_Base_Start_IT+0x80>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a18      	ldr	r2, [pc, #96]	@ (8001f8c <HAL_TIM_Base_Start_IT+0xdc>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d111      	bne.n	8001f54 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	f003 0307 	and.w	r3, r3, #7
 8001f3a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2b06      	cmp	r3, #6
 8001f40:	d010      	beq.n	8001f64 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f042 0201 	orr.w	r2, r2, #1
 8001f50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f52:	e007      	b.n	8001f64 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f042 0201 	orr.w	r2, r2, #1
 8001f62:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f64:	2300      	movs	r3, #0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3714      	adds	r7, #20
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	40010000 	.word	0x40010000
 8001f78:	40000400 	.word	0x40000400
 8001f7c:	40000800 	.word	0x40000800
 8001f80:	40000c00 	.word	0x40000c00
 8001f84:	40010400 	.word	0x40010400
 8001f88:	40014000 	.word	0x40014000
 8001f8c:	40001800 	.word	0x40001800

08001f90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b084      	sub	sp, #16
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	68db      	ldr	r3, [r3, #12]
 8001f9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	f003 0302 	and.w	r3, r3, #2
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d020      	beq.n	8001ff4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d01b      	beq.n	8001ff4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f06f 0202 	mvn.w	r2, #2
 8001fc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	2201      	movs	r2, #1
 8001fca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	699b      	ldr	r3, [r3, #24]
 8001fd2:	f003 0303 	and.w	r3, r3, #3
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d003      	beq.n	8001fe2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001fda:	6878      	ldr	r0, [r7, #4]
 8001fdc:	f000 f999 	bl	8002312 <HAL_TIM_IC_CaptureCallback>
 8001fe0:	e005      	b.n	8001fee <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f000 f98b 	bl	80022fe <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f000 f99c 	bl	8002326 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	f003 0304 	and.w	r3, r3, #4
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d020      	beq.n	8002040 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f003 0304 	and.w	r3, r3, #4
 8002004:	2b00      	cmp	r3, #0
 8002006:	d01b      	beq.n	8002040 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f06f 0204 	mvn.w	r2, #4
 8002010:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2202      	movs	r2, #2
 8002016:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	699b      	ldr	r3, [r3, #24]
 800201e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002022:	2b00      	cmp	r3, #0
 8002024:	d003      	beq.n	800202e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f000 f973 	bl	8002312 <HAL_TIM_IC_CaptureCallback>
 800202c:	e005      	b.n	800203a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f000 f965 	bl	80022fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002034:	6878      	ldr	r0, [r7, #4]
 8002036:	f000 f976 	bl	8002326 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2200      	movs	r2, #0
 800203e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	f003 0308 	and.w	r3, r3, #8
 8002046:	2b00      	cmp	r3, #0
 8002048:	d020      	beq.n	800208c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	f003 0308 	and.w	r3, r3, #8
 8002050:	2b00      	cmp	r3, #0
 8002052:	d01b      	beq.n	800208c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f06f 0208 	mvn.w	r2, #8
 800205c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2204      	movs	r2, #4
 8002062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	69db      	ldr	r3, [r3, #28]
 800206a:	f003 0303 	and.w	r3, r3, #3
 800206e:	2b00      	cmp	r3, #0
 8002070:	d003      	beq.n	800207a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002072:	6878      	ldr	r0, [r7, #4]
 8002074:	f000 f94d 	bl	8002312 <HAL_TIM_IC_CaptureCallback>
 8002078:	e005      	b.n	8002086 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f000 f93f 	bl	80022fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002080:	6878      	ldr	r0, [r7, #4]
 8002082:	f000 f950 	bl	8002326 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2200      	movs	r2, #0
 800208a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800208c:	68bb      	ldr	r3, [r7, #8]
 800208e:	f003 0310 	and.w	r3, r3, #16
 8002092:	2b00      	cmp	r3, #0
 8002094:	d020      	beq.n	80020d8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	f003 0310 	and.w	r3, r3, #16
 800209c:	2b00      	cmp	r3, #0
 800209e:	d01b      	beq.n	80020d8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f06f 0210 	mvn.w	r2, #16
 80020a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2208      	movs	r2, #8
 80020ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f000 f927 	bl	8002312 <HAL_TIM_IC_CaptureCallback>
 80020c4:	e005      	b.n	80020d2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f000 f919 	bl	80022fe <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f000 f92a 	bl	8002326 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	f003 0301 	and.w	r3, r3, #1
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d00c      	beq.n	80020fc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f003 0301 	and.w	r3, r3, #1
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d007      	beq.n	80020fc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f06f 0201 	mvn.w	r2, #1
 80020f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7fe fbda 	bl	80008b0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002102:	2b00      	cmp	r3, #0
 8002104:	d00c      	beq.n	8002120 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800210c:	2b00      	cmp	r3, #0
 800210e:	d007      	beq.n	8002120 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002118:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 fae4 	bl	80026e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002126:	2b00      	cmp	r3, #0
 8002128:	d00c      	beq.n	8002144 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002130:	2b00      	cmp	r3, #0
 8002132:	d007      	beq.n	8002144 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800213c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f8fb 	bl	800233a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	f003 0320 	and.w	r3, r3, #32
 800214a:	2b00      	cmp	r3, #0
 800214c:	d00c      	beq.n	8002168 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	f003 0320 	and.w	r3, r3, #32
 8002154:	2b00      	cmp	r3, #0
 8002156:	d007      	beq.n	8002168 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f06f 0220 	mvn.w	r2, #32
 8002160:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 fab6 	bl	80026d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002168:	bf00      	nop
 800216a:	3710      	adds	r7, #16
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
 8002178:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800217a:	2300      	movs	r3, #0
 800217c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002184:	2b01      	cmp	r3, #1
 8002186:	d101      	bne.n	800218c <HAL_TIM_ConfigClockSource+0x1c>
 8002188:	2302      	movs	r3, #2
 800218a:	e0b4      	b.n	80022f6 <HAL_TIM_ConfigClockSource+0x186>
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2201      	movs	r2, #1
 8002190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2202      	movs	r2, #2
 8002198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80021a4:	68bb      	ldr	r3, [r7, #8]
 80021a6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80021aa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80021ac:	68bb      	ldr	r3, [r7, #8]
 80021ae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80021b2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68ba      	ldr	r2, [r7, #8]
 80021ba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021c4:	d03e      	beq.n	8002244 <HAL_TIM_ConfigClockSource+0xd4>
 80021c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80021ca:	f200 8087 	bhi.w	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 80021ce:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021d2:	f000 8086 	beq.w	80022e2 <HAL_TIM_ConfigClockSource+0x172>
 80021d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80021da:	d87f      	bhi.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 80021dc:	2b70      	cmp	r3, #112	@ 0x70
 80021de:	d01a      	beq.n	8002216 <HAL_TIM_ConfigClockSource+0xa6>
 80021e0:	2b70      	cmp	r3, #112	@ 0x70
 80021e2:	d87b      	bhi.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 80021e4:	2b60      	cmp	r3, #96	@ 0x60
 80021e6:	d050      	beq.n	800228a <HAL_TIM_ConfigClockSource+0x11a>
 80021e8:	2b60      	cmp	r3, #96	@ 0x60
 80021ea:	d877      	bhi.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 80021ec:	2b50      	cmp	r3, #80	@ 0x50
 80021ee:	d03c      	beq.n	800226a <HAL_TIM_ConfigClockSource+0xfa>
 80021f0:	2b50      	cmp	r3, #80	@ 0x50
 80021f2:	d873      	bhi.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 80021f4:	2b40      	cmp	r3, #64	@ 0x40
 80021f6:	d058      	beq.n	80022aa <HAL_TIM_ConfigClockSource+0x13a>
 80021f8:	2b40      	cmp	r3, #64	@ 0x40
 80021fa:	d86f      	bhi.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 80021fc:	2b30      	cmp	r3, #48	@ 0x30
 80021fe:	d064      	beq.n	80022ca <HAL_TIM_ConfigClockSource+0x15a>
 8002200:	2b30      	cmp	r3, #48	@ 0x30
 8002202:	d86b      	bhi.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 8002204:	2b20      	cmp	r3, #32
 8002206:	d060      	beq.n	80022ca <HAL_TIM_ConfigClockSource+0x15a>
 8002208:	2b20      	cmp	r3, #32
 800220a:	d867      	bhi.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
 800220c:	2b00      	cmp	r3, #0
 800220e:	d05c      	beq.n	80022ca <HAL_TIM_ConfigClockSource+0x15a>
 8002210:	2b10      	cmp	r3, #16
 8002212:	d05a      	beq.n	80022ca <HAL_TIM_ConfigClockSource+0x15a>
 8002214:	e062      	b.n	80022dc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002226:	f000 f9b9 	bl	800259c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002238:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	68ba      	ldr	r2, [r7, #8]
 8002240:	609a      	str	r2, [r3, #8]
      break;
 8002242:	e04f      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002254:	f000 f9a2 	bl	800259c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	689a      	ldr	r2, [r3, #8]
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002266:	609a      	str	r2, [r3, #8]
      break;
 8002268:	e03c      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002276:	461a      	mov	r2, r3
 8002278:	f000 f916 	bl	80024a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2150      	movs	r1, #80	@ 0x50
 8002282:	4618      	mov	r0, r3
 8002284:	f000 f96f 	bl	8002566 <TIM_ITRx_SetConfig>
      break;
 8002288:	e02c      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002296:	461a      	mov	r2, r3
 8002298:	f000 f935 	bl	8002506 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2160      	movs	r1, #96	@ 0x60
 80022a2:	4618      	mov	r0, r3
 80022a4:	f000 f95f 	bl	8002566 <TIM_ITRx_SetConfig>
      break;
 80022a8:	e01c      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022b6:	461a      	mov	r2, r3
 80022b8:	f000 f8f6 	bl	80024a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2140      	movs	r1, #64	@ 0x40
 80022c2:	4618      	mov	r0, r3
 80022c4:	f000 f94f 	bl	8002566 <TIM_ITRx_SetConfig>
      break;
 80022c8:	e00c      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681a      	ldr	r2, [r3, #0]
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4619      	mov	r1, r3
 80022d4:	4610      	mov	r0, r2
 80022d6:	f000 f946 	bl	8002566 <TIM_ITRx_SetConfig>
      break;
 80022da:	e003      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	73fb      	strb	r3, [r7, #15]
      break;
 80022e0:	e000      	b.n	80022e4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80022e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2200      	movs	r2, #0
 80022f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}

080022fe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022fe:	b480      	push	{r7}
 8002300:	b083      	sub	sp, #12
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002306:	bf00      	nop
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr

08002312 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002312:	b480      	push	{r7}
 8002314:	b083      	sub	sp, #12
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr

08002326 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002326:	b480      	push	{r7}
 8002328:	b083      	sub	sp, #12
 800232a:	af00      	add	r7, sp, #0
 800232c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800232e:	bf00      	nop
 8002330:	370c      	adds	r7, #12
 8002332:	46bd      	mov	sp, r7
 8002334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002338:	4770      	bx	lr

0800233a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800233a:	b480      	push	{r7}
 800233c:	b083      	sub	sp, #12
 800233e:	af00      	add	r7, sp, #0
 8002340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002342:	bf00      	nop
 8002344:	370c      	adds	r7, #12
 8002346:	46bd      	mov	sp, r7
 8002348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234c:	4770      	bx	lr
	...

08002350 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002350:	b480      	push	{r7}
 8002352:	b085      	sub	sp, #20
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	4a46      	ldr	r2, [pc, #280]	@ (800247c <TIM_Base_SetConfig+0x12c>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d013      	beq.n	8002390 <TIM_Base_SetConfig+0x40>
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800236e:	d00f      	beq.n	8002390 <TIM_Base_SetConfig+0x40>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	4a43      	ldr	r2, [pc, #268]	@ (8002480 <TIM_Base_SetConfig+0x130>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d00b      	beq.n	8002390 <TIM_Base_SetConfig+0x40>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	4a42      	ldr	r2, [pc, #264]	@ (8002484 <TIM_Base_SetConfig+0x134>)
 800237c:	4293      	cmp	r3, r2
 800237e:	d007      	beq.n	8002390 <TIM_Base_SetConfig+0x40>
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	4a41      	ldr	r2, [pc, #260]	@ (8002488 <TIM_Base_SetConfig+0x138>)
 8002384:	4293      	cmp	r3, r2
 8002386:	d003      	beq.n	8002390 <TIM_Base_SetConfig+0x40>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	4a40      	ldr	r2, [pc, #256]	@ (800248c <TIM_Base_SetConfig+0x13c>)
 800238c:	4293      	cmp	r3, r2
 800238e:	d108      	bne.n	80023a2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002396:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	68fa      	ldr	r2, [r7, #12]
 800239e:	4313      	orrs	r3, r2
 80023a0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a35      	ldr	r2, [pc, #212]	@ (800247c <TIM_Base_SetConfig+0x12c>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d02b      	beq.n	8002402 <TIM_Base_SetConfig+0xb2>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023b0:	d027      	beq.n	8002402 <TIM_Base_SetConfig+0xb2>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a32      	ldr	r2, [pc, #200]	@ (8002480 <TIM_Base_SetConfig+0x130>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d023      	beq.n	8002402 <TIM_Base_SetConfig+0xb2>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a31      	ldr	r2, [pc, #196]	@ (8002484 <TIM_Base_SetConfig+0x134>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d01f      	beq.n	8002402 <TIM_Base_SetConfig+0xb2>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a30      	ldr	r2, [pc, #192]	@ (8002488 <TIM_Base_SetConfig+0x138>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d01b      	beq.n	8002402 <TIM_Base_SetConfig+0xb2>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a2f      	ldr	r2, [pc, #188]	@ (800248c <TIM_Base_SetConfig+0x13c>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d017      	beq.n	8002402 <TIM_Base_SetConfig+0xb2>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a2e      	ldr	r2, [pc, #184]	@ (8002490 <TIM_Base_SetConfig+0x140>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d013      	beq.n	8002402 <TIM_Base_SetConfig+0xb2>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a2d      	ldr	r2, [pc, #180]	@ (8002494 <TIM_Base_SetConfig+0x144>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d00f      	beq.n	8002402 <TIM_Base_SetConfig+0xb2>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a2c      	ldr	r2, [pc, #176]	@ (8002498 <TIM_Base_SetConfig+0x148>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d00b      	beq.n	8002402 <TIM_Base_SetConfig+0xb2>
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	4a2b      	ldr	r2, [pc, #172]	@ (800249c <TIM_Base_SetConfig+0x14c>)
 80023ee:	4293      	cmp	r3, r2
 80023f0:	d007      	beq.n	8002402 <TIM_Base_SetConfig+0xb2>
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	4a2a      	ldr	r2, [pc, #168]	@ (80024a0 <TIM_Base_SetConfig+0x150>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d003      	beq.n	8002402 <TIM_Base_SetConfig+0xb2>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a29      	ldr	r2, [pc, #164]	@ (80024a4 <TIM_Base_SetConfig+0x154>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d108      	bne.n	8002414 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002408:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	68db      	ldr	r3, [r3, #12]
 800240e:	68fa      	ldr	r2, [r7, #12]
 8002410:	4313      	orrs	r3, r2
 8002412:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	695b      	ldr	r3, [r3, #20]
 800241e:	4313      	orrs	r3, r2
 8002420:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	68fa      	ldr	r2, [r7, #12]
 8002426:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	689a      	ldr	r2, [r3, #8]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	681a      	ldr	r2, [r3, #0]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	4a10      	ldr	r2, [pc, #64]	@ (800247c <TIM_Base_SetConfig+0x12c>)
 800243c:	4293      	cmp	r3, r2
 800243e:	d003      	beq.n	8002448 <TIM_Base_SetConfig+0xf8>
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4a12      	ldr	r2, [pc, #72]	@ (800248c <TIM_Base_SetConfig+0x13c>)
 8002444:	4293      	cmp	r3, r2
 8002446:	d103      	bne.n	8002450 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	691a      	ldr	r2, [r3, #16]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	2b01      	cmp	r3, #1
 8002460:	d105      	bne.n	800246e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	691b      	ldr	r3, [r3, #16]
 8002466:	f023 0201 	bic.w	r2, r3, #1
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	611a      	str	r2, [r3, #16]
  }
}
 800246e:	bf00      	nop
 8002470:	3714      	adds	r7, #20
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	40010000 	.word	0x40010000
 8002480:	40000400 	.word	0x40000400
 8002484:	40000800 	.word	0x40000800
 8002488:	40000c00 	.word	0x40000c00
 800248c:	40010400 	.word	0x40010400
 8002490:	40014000 	.word	0x40014000
 8002494:	40014400 	.word	0x40014400
 8002498:	40014800 	.word	0x40014800
 800249c:	40001800 	.word	0x40001800
 80024a0:	40001c00 	.word	0x40001c00
 80024a4:	40002000 	.word	0x40002000

080024a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b087      	sub	sp, #28
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	6a1b      	ldr	r3, [r3, #32]
 80024b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	6a1b      	ldr	r3, [r3, #32]
 80024be:	f023 0201 	bic.w	r2, r3, #1
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	699b      	ldr	r3, [r3, #24]
 80024ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80024d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	011b      	lsls	r3, r3, #4
 80024d8:	693a      	ldr	r2, [r7, #16]
 80024da:	4313      	orrs	r3, r2
 80024dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	f023 030a 	bic.w	r3, r3, #10
 80024e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024e6:	697a      	ldr	r2, [r7, #20]
 80024e8:	68bb      	ldr	r3, [r7, #8]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	697a      	ldr	r2, [r7, #20]
 80024f8:	621a      	str	r2, [r3, #32]
}
 80024fa:	bf00      	nop
 80024fc:	371c      	adds	r7, #28
 80024fe:	46bd      	mov	sp, r7
 8002500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002504:	4770      	bx	lr

08002506 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002506:	b480      	push	{r7}
 8002508:	b087      	sub	sp, #28
 800250a:	af00      	add	r7, sp, #0
 800250c:	60f8      	str	r0, [r7, #12]
 800250e:	60b9      	str	r1, [r7, #8]
 8002510:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	6a1b      	ldr	r3, [r3, #32]
 8002516:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6a1b      	ldr	r3, [r3, #32]
 800251c:	f023 0210 	bic.w	r2, r3, #16
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	699b      	ldr	r3, [r3, #24]
 8002528:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002530:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	031b      	lsls	r3, r3, #12
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	4313      	orrs	r3, r2
 800253a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002542:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	011b      	lsls	r3, r3, #4
 8002548:	697a      	ldr	r2, [r7, #20]
 800254a:	4313      	orrs	r3, r2
 800254c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	693a      	ldr	r2, [r7, #16]
 8002552:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	697a      	ldr	r2, [r7, #20]
 8002558:	621a      	str	r2, [r3, #32]
}
 800255a:	bf00      	nop
 800255c:	371c      	adds	r7, #28
 800255e:	46bd      	mov	sp, r7
 8002560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002564:	4770      	bx	lr

08002566 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002566:	b480      	push	{r7}
 8002568:	b085      	sub	sp, #20
 800256a:	af00      	add	r7, sp, #0
 800256c:	6078      	str	r0, [r7, #4]
 800256e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	689b      	ldr	r3, [r3, #8]
 8002574:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800257c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800257e:	683a      	ldr	r2, [r7, #0]
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	4313      	orrs	r3, r2
 8002584:	f043 0307 	orr.w	r3, r3, #7
 8002588:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	68fa      	ldr	r2, [r7, #12]
 800258e:	609a      	str	r2, [r3, #8]
}
 8002590:	bf00      	nop
 8002592:	3714      	adds	r7, #20
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr

0800259c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800259c:	b480      	push	{r7}
 800259e:	b087      	sub	sp, #28
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	60b9      	str	r1, [r7, #8]
 80025a6:	607a      	str	r2, [r7, #4]
 80025a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	689b      	ldr	r3, [r3, #8]
 80025ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80025b0:	697b      	ldr	r3, [r7, #20]
 80025b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80025b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	021a      	lsls	r2, r3, #8
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	431a      	orrs	r2, r3
 80025c0:	68bb      	ldr	r3, [r7, #8]
 80025c2:	4313      	orrs	r3, r2
 80025c4:	697a      	ldr	r2, [r7, #20]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	697a      	ldr	r2, [r7, #20]
 80025ce:	609a      	str	r2, [r3, #8]
}
 80025d0:	bf00      	nop
 80025d2:	371c      	adds	r7, #28
 80025d4:	46bd      	mov	sp, r7
 80025d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025da:	4770      	bx	lr

080025dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
 80025e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d101      	bne.n	80025f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025f0:	2302      	movs	r3, #2
 80025f2:	e05a      	b.n	80026aa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2202      	movs	r2, #2
 8002600:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800261a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	68fa      	ldr	r2, [r7, #12]
 8002622:	4313      	orrs	r3, r2
 8002624:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a21      	ldr	r2, [pc, #132]	@ (80026b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d022      	beq.n	800267e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002640:	d01d      	beq.n	800267e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a1d      	ldr	r2, [pc, #116]	@ (80026bc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d018      	beq.n	800267e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a1b      	ldr	r2, [pc, #108]	@ (80026c0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d013      	beq.n	800267e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4a1a      	ldr	r2, [pc, #104]	@ (80026c4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800265c:	4293      	cmp	r3, r2
 800265e:	d00e      	beq.n	800267e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	4a18      	ldr	r2, [pc, #96]	@ (80026c8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d009      	beq.n	800267e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	4a17      	ldr	r2, [pc, #92]	@ (80026cc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002670:	4293      	cmp	r3, r2
 8002672:	d004      	beq.n	800267e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a15      	ldr	r2, [pc, #84]	@ (80026d0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d10c      	bne.n	8002698 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002684:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	685b      	ldr	r3, [r3, #4]
 800268a:	68ba      	ldr	r2, [r7, #8]
 800268c:	4313      	orrs	r3, r2
 800268e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	68ba      	ldr	r2, [r7, #8]
 8002696:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2201      	movs	r2, #1
 800269c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80026a8:	2300      	movs	r3, #0
}
 80026aa:	4618      	mov	r0, r3
 80026ac:	3714      	adds	r7, #20
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	40010000 	.word	0x40010000
 80026bc:	40000400 	.word	0x40000400
 80026c0:	40000800 	.word	0x40000800
 80026c4:	40000c00 	.word	0x40000c00
 80026c8:	40010400 	.word	0x40010400
 80026cc:	40014000 	.word	0x40014000
 80026d0:	40001800 	.word	0x40001800

080026d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80026e8:	b480      	push	{r7}
 80026ea:	b083      	sub	sp, #12
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80026f0:	bf00      	nop
 80026f2:	370c      	adds	r7, #12
 80026f4:	46bd      	mov	sp, r7
 80026f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fa:	4770      	bx	lr

080026fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b082      	sub	sp, #8
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d101      	bne.n	800270e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e042      	b.n	8002794 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d106      	bne.n	8002728 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2200      	movs	r2, #0
 800271e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002722:	6878      	ldr	r0, [r7, #4]
 8002724:	f7fe f9a8 	bl	8000a78 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2224      	movs	r2, #36	@ 0x24
 800272c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68da      	ldr	r2, [r3, #12]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800273e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002740:	6878      	ldr	r0, [r7, #4]
 8002742:	f000 fdbd 	bl	80032c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	691a      	ldr	r2, [r3, #16]
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002754:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	695a      	ldr	r2, [r3, #20]
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002764:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	68da      	ldr	r2, [r3, #12]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002774:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	2200      	movs	r2, #0
 800277a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2220      	movs	r2, #32
 8002780:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	2220      	movs	r2, #32
 8002788:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2200      	movs	r2, #0
 8002790:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002792:	2300      	movs	r3, #0
}
 8002794:	4618      	mov	r0, r3
 8002796:	3708      	adds	r7, #8
 8002798:	46bd      	mov	sp, r7
 800279a:	bd80      	pop	{r7, pc}

0800279c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b08a      	sub	sp, #40	@ 0x28
 80027a0:	af02      	add	r7, sp, #8
 80027a2:	60f8      	str	r0, [r7, #12]
 80027a4:	60b9      	str	r1, [r7, #8]
 80027a6:	603b      	str	r3, [r7, #0]
 80027a8:	4613      	mov	r3, r2
 80027aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80027ac:	2300      	movs	r3, #0
 80027ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027b6:	b2db      	uxtb	r3, r3
 80027b8:	2b20      	cmp	r3, #32
 80027ba:	d175      	bne.n	80028a8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80027bc:	68bb      	ldr	r3, [r7, #8]
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d002      	beq.n	80027c8 <HAL_UART_Transmit+0x2c>
 80027c2:	88fb      	ldrh	r3, [r7, #6]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d101      	bne.n	80027cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e06e      	b.n	80028aa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2200      	movs	r2, #0
 80027d0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2221      	movs	r2, #33	@ 0x21
 80027d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80027da:	f7fe fb41 	bl	8000e60 <HAL_GetTick>
 80027de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	88fa      	ldrh	r2, [r7, #6]
 80027e4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	88fa      	ldrh	r2, [r7, #6]
 80027ea:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80027f4:	d108      	bne.n	8002808 <HAL_UART_Transmit+0x6c>
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	691b      	ldr	r3, [r3, #16]
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d104      	bne.n	8002808 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80027fe:	2300      	movs	r3, #0
 8002800:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002802:	68bb      	ldr	r3, [r7, #8]
 8002804:	61bb      	str	r3, [r7, #24]
 8002806:	e003      	b.n	8002810 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800280c:	2300      	movs	r3, #0
 800280e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002810:	e02e      	b.n	8002870 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	2200      	movs	r2, #0
 800281a:	2180      	movs	r1, #128	@ 0x80
 800281c:	68f8      	ldr	r0, [r7, #12]
 800281e:	f000 fb1f 	bl	8002e60 <UART_WaitOnFlagUntilTimeout>
 8002822:	4603      	mov	r3, r0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d005      	beq.n	8002834 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2220      	movs	r2, #32
 800282c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002830:	2303      	movs	r3, #3
 8002832:	e03a      	b.n	80028aa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	2b00      	cmp	r3, #0
 8002838:	d10b      	bne.n	8002852 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800283a:	69bb      	ldr	r3, [r7, #24]
 800283c:	881b      	ldrh	r3, [r3, #0]
 800283e:	461a      	mov	r2, r3
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002848:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800284a:	69bb      	ldr	r3, [r7, #24]
 800284c:	3302      	adds	r3, #2
 800284e:	61bb      	str	r3, [r7, #24]
 8002850:	e007      	b.n	8002862 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002852:	69fb      	ldr	r3, [r7, #28]
 8002854:	781a      	ldrb	r2, [r3, #0]
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	3301      	adds	r3, #1
 8002860:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002866:	b29b      	uxth	r3, r3
 8002868:	3b01      	subs	r3, #1
 800286a:	b29a      	uxth	r2, r3
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002874:	b29b      	uxth	r3, r3
 8002876:	2b00      	cmp	r3, #0
 8002878:	d1cb      	bne.n	8002812 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	9300      	str	r3, [sp, #0]
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	2200      	movs	r2, #0
 8002882:	2140      	movs	r1, #64	@ 0x40
 8002884:	68f8      	ldr	r0, [r7, #12]
 8002886:	f000 faeb 	bl	8002e60 <UART_WaitOnFlagUntilTimeout>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d005      	beq.n	800289c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2220      	movs	r2, #32
 8002894:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002898:	2303      	movs	r3, #3
 800289a:	e006      	b.n	80028aa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2220      	movs	r2, #32
 80028a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80028a4:	2300      	movs	r3, #0
 80028a6:	e000      	b.n	80028aa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80028a8:	2302      	movs	r3, #2
  }
}
 80028aa:	4618      	mov	r0, r3
 80028ac:	3720      	adds	r7, #32
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}

080028b2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80028b2:	b580      	push	{r7, lr}
 80028b4:	b084      	sub	sp, #16
 80028b6:	af00      	add	r7, sp, #0
 80028b8:	60f8      	str	r0, [r7, #12]
 80028ba:	60b9      	str	r1, [r7, #8]
 80028bc:	4613      	mov	r3, r2
 80028be:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80028c6:	b2db      	uxtb	r3, r3
 80028c8:	2b20      	cmp	r3, #32
 80028ca:	d112      	bne.n	80028f2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d002      	beq.n	80028d8 <HAL_UART_Receive_IT+0x26>
 80028d2:	88fb      	ldrh	r3, [r7, #6]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d101      	bne.n	80028dc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80028d8:	2301      	movs	r3, #1
 80028da:	e00b      	b.n	80028f4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2200      	movs	r2, #0
 80028e0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80028e2:	88fb      	ldrh	r3, [r7, #6]
 80028e4:	461a      	mov	r2, r3
 80028e6:	68b9      	ldr	r1, [r7, #8]
 80028e8:	68f8      	ldr	r0, [r7, #12]
 80028ea:	f000 fb12 	bl	8002f12 <UART_Start_Receive_IT>
 80028ee:	4603      	mov	r3, r0
 80028f0:	e000      	b.n	80028f4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80028f2:	2302      	movs	r3, #2
  }
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3710      	adds	r7, #16
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd80      	pop	{r7, pc}

080028fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b0ba      	sub	sp, #232	@ 0xe8
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	695b      	ldr	r3, [r3, #20]
 800291e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002922:	2300      	movs	r3, #0
 8002924:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002928:	2300      	movs	r3, #0
 800292a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800292e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002932:	f003 030f 	and.w	r3, r3, #15
 8002936:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800293a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800293e:	2b00      	cmp	r3, #0
 8002940:	d10f      	bne.n	8002962 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002946:	f003 0320 	and.w	r3, r3, #32
 800294a:	2b00      	cmp	r3, #0
 800294c:	d009      	beq.n	8002962 <HAL_UART_IRQHandler+0x66>
 800294e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002952:	f003 0320 	and.w	r3, r3, #32
 8002956:	2b00      	cmp	r3, #0
 8002958:	d003      	beq.n	8002962 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f000 fbf2 	bl	8003144 <UART_Receive_IT>
      return;
 8002960:	e25b      	b.n	8002e1a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002962:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002966:	2b00      	cmp	r3, #0
 8002968:	f000 80de 	beq.w	8002b28 <HAL_UART_IRQHandler+0x22c>
 800296c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002970:	f003 0301 	and.w	r3, r3, #1
 8002974:	2b00      	cmp	r3, #0
 8002976:	d106      	bne.n	8002986 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800297c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002980:	2b00      	cmp	r3, #0
 8002982:	f000 80d1 	beq.w	8002b28 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b00      	cmp	r3, #0
 8002990:	d00b      	beq.n	80029aa <HAL_UART_IRQHandler+0xae>
 8002992:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002996:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800299a:	2b00      	cmp	r3, #0
 800299c:	d005      	beq.n	80029aa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029a2:	f043 0201 	orr.w	r2, r3, #1
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80029aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029ae:	f003 0304 	and.w	r3, r3, #4
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d00b      	beq.n	80029ce <HAL_UART_IRQHandler+0xd2>
 80029b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80029ba:	f003 0301 	and.w	r3, r3, #1
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d005      	beq.n	80029ce <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c6:	f043 0202 	orr.w	r2, r3, #2
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80029ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d00b      	beq.n	80029f2 <HAL_UART_IRQHandler+0xf6>
 80029da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80029de:	f003 0301 	and.w	r3, r3, #1
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d005      	beq.n	80029f2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ea:	f043 0204 	orr.w	r2, r3, #4
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80029f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d011      	beq.n	8002a22 <HAL_UART_IRQHandler+0x126>
 80029fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a02:	f003 0320 	and.w	r3, r3, #32
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d105      	bne.n	8002a16 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002a0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002a0e:	f003 0301 	and.w	r3, r3, #1
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d005      	beq.n	8002a22 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a1a:	f043 0208 	orr.w	r2, r3, #8
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	f000 81f2 	beq.w	8002e10 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002a2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002a30:	f003 0320 	and.w	r3, r3, #32
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d008      	beq.n	8002a4a <HAL_UART_IRQHandler+0x14e>
 8002a38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002a3c:	f003 0320 	and.w	r3, r3, #32
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d002      	beq.n	8002a4a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	f000 fb7d 	bl	8003144 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	695b      	ldr	r3, [r3, #20]
 8002a50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a54:	2b40      	cmp	r3, #64	@ 0x40
 8002a56:	bf0c      	ite	eq
 8002a58:	2301      	moveq	r3, #1
 8002a5a:	2300      	movne	r3, #0
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a66:	f003 0308 	and.w	r3, r3, #8
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d103      	bne.n	8002a76 <HAL_UART_IRQHandler+0x17a>
 8002a6e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d04f      	beq.n	8002b16 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002a76:	6878      	ldr	r0, [r7, #4]
 8002a78:	f000 fa85 	bl	8002f86 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	695b      	ldr	r3, [r3, #20]
 8002a82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a86:	2b40      	cmp	r3, #64	@ 0x40
 8002a88:	d141      	bne.n	8002b0e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	3314      	adds	r3, #20
 8002a90:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a94:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a98:	e853 3f00 	ldrex	r3, [r3]
 8002a9c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002aa0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002aa4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002aa8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	3314      	adds	r3, #20
 8002ab2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002ab6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002aba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002abe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002ac2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002ac6:	e841 2300 	strex	r3, r2, [r1]
 8002aca:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002ace:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d1d9      	bne.n	8002a8a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d013      	beq.n	8002b06 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ae2:	4a7e      	ldr	r2, [pc, #504]	@ (8002cdc <HAL_UART_IRQHandler+0x3e0>)
 8002ae4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7fe fb45 	bl	800117a <HAL_DMA_Abort_IT>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d016      	beq.n	8002b24 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002afa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002b00:	4610      	mov	r0, r2
 8002b02:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b04:	e00e      	b.n	8002b24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f000 f994 	bl	8002e34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b0c:	e00a      	b.n	8002b24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f000 f990 	bl	8002e34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b14:	e006      	b.n	8002b24 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002b16:	6878      	ldr	r0, [r7, #4]
 8002b18:	f000 f98c 	bl	8002e34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002b22:	e175      	b.n	8002e10 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b24:	bf00      	nop
    return;
 8002b26:	e173      	b.n	8002e10 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	f040 814f 	bne.w	8002dd0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002b32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002b36:	f003 0310 	and.w	r3, r3, #16
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	f000 8148 	beq.w	8002dd0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002b40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002b44:	f003 0310 	and.w	r3, r3, #16
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	f000 8141 	beq.w	8002dd0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002b4e:	2300      	movs	r3, #0
 8002b50:	60bb      	str	r3, [r7, #8]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	60bb      	str	r3, [r7, #8]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	60bb      	str	r3, [r7, #8]
 8002b62:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	695b      	ldr	r3, [r3, #20]
 8002b6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b6e:	2b40      	cmp	r3, #64	@ 0x40
 8002b70:	f040 80b6 	bne.w	8002ce0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002b80:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	f000 8145 	beq.w	8002e14 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002b8e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b92:	429a      	cmp	r2, r3
 8002b94:	f080 813e 	bcs.w	8002e14 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002b9e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ba4:	69db      	ldr	r3, [r3, #28]
 8002ba6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002baa:	f000 8088 	beq.w	8002cbe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	330c      	adds	r3, #12
 8002bb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bb8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002bbc:	e853 3f00 	ldrex	r3, [r3]
 8002bc0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002bc4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002bc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002bcc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	330c      	adds	r3, #12
 8002bd6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002bda:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002bde:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002be2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002be6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002bea:	e841 2300 	strex	r3, r2, [r1]
 8002bee:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002bf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d1d9      	bne.n	8002bae <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	3314      	adds	r3, #20
 8002c00:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002c04:	e853 3f00 	ldrex	r3, [r3]
 8002c08:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002c0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002c0c:	f023 0301 	bic.w	r3, r3, #1
 8002c10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	3314      	adds	r3, #20
 8002c1a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002c1e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002c22:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c24:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002c26:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002c2a:	e841 2300 	strex	r3, r2, [r1]
 8002c2e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002c30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1e1      	bne.n	8002bfa <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	3314      	adds	r3, #20
 8002c3c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c3e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c40:	e853 3f00 	ldrex	r3, [r3]
 8002c44:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002c46:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002c48:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002c4c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	3314      	adds	r3, #20
 8002c56:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002c5a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002c5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c5e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002c60:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002c62:	e841 2300 	strex	r3, r2, [r1]
 8002c66:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8002c68:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d1e3      	bne.n	8002c36 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2220      	movs	r2, #32
 8002c72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	330c      	adds	r3, #12
 8002c82:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c84:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002c86:	e853 3f00 	ldrex	r3, [r3]
 8002c8a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002c8c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002c8e:	f023 0310 	bic.w	r3, r3, #16
 8002c92:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	330c      	adds	r3, #12
 8002c9c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002ca0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002ca2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ca4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002ca6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002ca8:	e841 2300 	strex	r3, r2, [r1]
 8002cac:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002cae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d1e3      	bne.n	8002c7c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7fe f9ee 	bl	800109a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2202      	movs	r2, #2
 8002cc2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ccc:	b29b      	uxth	r3, r3
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	4619      	mov	r1, r3
 8002cd4:	6878      	ldr	r0, [r7, #4]
 8002cd6:	f000 f8b7 	bl	8002e48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002cda:	e09b      	b.n	8002e14 <HAL_UART_IRQHandler+0x518>
 8002cdc:	0800304d 	.word	0x0800304d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	1ad3      	subs	r3, r2, r3
 8002cec:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002cf4:	b29b      	uxth	r3, r3
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f000 808e 	beq.w	8002e18 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002cfc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	f000 8089 	beq.w	8002e18 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	330c      	adds	r3, #12
 8002d0c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d10:	e853 3f00 	ldrex	r3, [r3]
 8002d14:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d1c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	330c      	adds	r3, #12
 8002d26:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002d2a:	647a      	str	r2, [r7, #68]	@ 0x44
 8002d2c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d2e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002d30:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002d32:	e841 2300 	strex	r3, r2, [r1]
 8002d36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002d38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1e3      	bne.n	8002d06 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	3314      	adds	r3, #20
 8002d44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d48:	e853 3f00 	ldrex	r3, [r3]
 8002d4c:	623b      	str	r3, [r7, #32]
   return(result);
 8002d4e:	6a3b      	ldr	r3, [r7, #32]
 8002d50:	f023 0301 	bic.w	r3, r3, #1
 8002d54:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	3314      	adds	r3, #20
 8002d5e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8002d62:	633a      	str	r2, [r7, #48]	@ 0x30
 8002d64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002d68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d6a:	e841 2300 	strex	r3, r2, [r1]
 8002d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d1e3      	bne.n	8002d3e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2220      	movs	r2, #32
 8002d7a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	330c      	adds	r3, #12
 8002d8a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	e853 3f00 	ldrex	r3, [r3]
 8002d92:	60fb      	str	r3, [r7, #12]
   return(result);
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f023 0310 	bic.w	r3, r3, #16
 8002d9a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	330c      	adds	r3, #12
 8002da4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002da8:	61fa      	str	r2, [r7, #28]
 8002daa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dac:	69b9      	ldr	r1, [r7, #24]
 8002dae:	69fa      	ldr	r2, [r7, #28]
 8002db0:	e841 2300 	strex	r3, r2, [r1]
 8002db4:	617b      	str	r3, [r7, #20]
   return(result);
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d1e3      	bne.n	8002d84 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2202      	movs	r2, #2
 8002dc0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002dc2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002dc6:	4619      	mov	r1, r3
 8002dc8:	6878      	ldr	r0, [r7, #4]
 8002dca:	f000 f83d 	bl	8002e48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002dce:	e023      	b.n	8002e18 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002dd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d009      	beq.n	8002df0 <HAL_UART_IRQHandler+0x4f4>
 8002ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002de0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d003      	beq.n	8002df0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002de8:	6878      	ldr	r0, [r7, #4]
 8002dea:	f000 f943 	bl	8003074 <UART_Transmit_IT>
    return;
 8002dee:	e014      	b.n	8002e1a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002df0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002df4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d00e      	beq.n	8002e1a <HAL_UART_IRQHandler+0x51e>
 8002dfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d008      	beq.n	8002e1a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f000 f983 	bl	8003114 <UART_EndTransmit_IT>
    return;
 8002e0e:	e004      	b.n	8002e1a <HAL_UART_IRQHandler+0x51e>
    return;
 8002e10:	bf00      	nop
 8002e12:	e002      	b.n	8002e1a <HAL_UART_IRQHandler+0x51e>
      return;
 8002e14:	bf00      	nop
 8002e16:	e000      	b.n	8002e1a <HAL_UART_IRQHandler+0x51e>
      return;
 8002e18:	bf00      	nop
  }
}
 8002e1a:	37e8      	adds	r7, #232	@ 0xe8
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}

08002e20 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002e20:	b480      	push	{r7}
 8002e22:	b083      	sub	sp, #12
 8002e24:	af00      	add	r7, sp, #0
 8002e26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002e28:	bf00      	nop
 8002e2a:	370c      	adds	r7, #12
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e32:	4770      	bx	lr

08002e34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002e3c:	bf00      	nop
 8002e3e:	370c      	adds	r7, #12
 8002e40:	46bd      	mov	sp, r7
 8002e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e46:	4770      	bx	lr

08002e48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
 8002e50:	460b      	mov	r3, r1
 8002e52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002e54:	bf00      	nop
 8002e56:	370c      	adds	r7, #12
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5e:	4770      	bx	lr

08002e60 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b086      	sub	sp, #24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	60f8      	str	r0, [r7, #12]
 8002e68:	60b9      	str	r1, [r7, #8]
 8002e6a:	603b      	str	r3, [r7, #0]
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e70:	e03b      	b.n	8002eea <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e72:	6a3b      	ldr	r3, [r7, #32]
 8002e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e78:	d037      	beq.n	8002eea <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e7a:	f7fd fff1 	bl	8000e60 <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	6a3a      	ldr	r2, [r7, #32]
 8002e86:	429a      	cmp	r2, r3
 8002e88:	d302      	bcc.n	8002e90 <UART_WaitOnFlagUntilTimeout+0x30>
 8002e8a:	6a3b      	ldr	r3, [r7, #32]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d101      	bne.n	8002e94 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002e90:	2303      	movs	r3, #3
 8002e92:	e03a      	b.n	8002f0a <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	68db      	ldr	r3, [r3, #12]
 8002e9a:	f003 0304 	and.w	r3, r3, #4
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d023      	beq.n	8002eea <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ea2:	68bb      	ldr	r3, [r7, #8]
 8002ea4:	2b80      	cmp	r3, #128	@ 0x80
 8002ea6:	d020      	beq.n	8002eea <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	2b40      	cmp	r3, #64	@ 0x40
 8002eac:	d01d      	beq.n	8002eea <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f003 0308 	and.w	r3, r3, #8
 8002eb8:	2b08      	cmp	r3, #8
 8002eba:	d116      	bne.n	8002eea <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	617b      	str	r3, [r7, #20]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	617b      	str	r3, [r7, #20]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	617b      	str	r3, [r7, #20]
 8002ed0:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002ed2:	68f8      	ldr	r0, [r7, #12]
 8002ed4:	f000 f857 	bl	8002f86 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2208      	movs	r2, #8
 8002edc:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e00f      	b.n	8002f0a <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681a      	ldr	r2, [r3, #0]
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	68ba      	ldr	r2, [r7, #8]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	bf0c      	ite	eq
 8002efa:	2301      	moveq	r3, #1
 8002efc:	2300      	movne	r3, #0
 8002efe:	b2db      	uxtb	r3, r3
 8002f00:	461a      	mov	r2, r3
 8002f02:	79fb      	ldrb	r3, [r7, #7]
 8002f04:	429a      	cmp	r2, r3
 8002f06:	d0b4      	beq.n	8002e72 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3718      	adds	r7, #24
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}

08002f12 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002f12:	b480      	push	{r7}
 8002f14:	b085      	sub	sp, #20
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	60f8      	str	r0, [r7, #12]
 8002f1a:	60b9      	str	r1, [r7, #8]
 8002f1c:	4613      	mov	r3, r2
 8002f1e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	68ba      	ldr	r2, [r7, #8]
 8002f24:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	88fa      	ldrh	r2, [r7, #6]
 8002f2a:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	88fa      	ldrh	r2, [r7, #6]
 8002f30:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2200      	movs	r2, #0
 8002f36:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	2222      	movs	r2, #34	@ 0x22
 8002f3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	691b      	ldr	r3, [r3, #16]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d007      	beq.n	8002f58 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	68da      	ldr	r2, [r3, #12]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f56:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	695a      	ldr	r2, [r3, #20]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f042 0201 	orr.w	r2, r2, #1
 8002f66:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	68da      	ldr	r2, [r3, #12]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f042 0220 	orr.w	r2, r2, #32
 8002f76:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002f78:	2300      	movs	r3, #0
}
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	3714      	adds	r7, #20
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr

08002f86 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f86:	b480      	push	{r7}
 8002f88:	b095      	sub	sp, #84	@ 0x54
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	330c      	adds	r3, #12
 8002f94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f98:	e853 3f00 	ldrex	r3, [r3]
 8002f9c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fa0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002fa4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	330c      	adds	r3, #12
 8002fac:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002fae:	643a      	str	r2, [r7, #64]	@ 0x40
 8002fb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fb2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002fb4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002fb6:	e841 2300 	strex	r3, r2, [r1]
 8002fba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002fbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d1e5      	bne.n	8002f8e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	3314      	adds	r3, #20
 8002fc8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fca:	6a3b      	ldr	r3, [r7, #32]
 8002fcc:	e853 3f00 	ldrex	r3, [r3]
 8002fd0:	61fb      	str	r3, [r7, #28]
   return(result);
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	f023 0301 	bic.w	r3, r3, #1
 8002fd8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	3314      	adds	r3, #20
 8002fe0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002fe2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002fe4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fe6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fe8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fea:	e841 2300 	strex	r3, r2, [r1]
 8002fee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d1e5      	bne.n	8002fc2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d119      	bne.n	8003032 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	330c      	adds	r3, #12
 8003004:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	e853 3f00 	ldrex	r3, [r3]
 800300c:	60bb      	str	r3, [r7, #8]
   return(result);
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	f023 0310 	bic.w	r3, r3, #16
 8003014:	647b      	str	r3, [r7, #68]	@ 0x44
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	330c      	adds	r3, #12
 800301c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800301e:	61ba      	str	r2, [r7, #24]
 8003020:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003022:	6979      	ldr	r1, [r7, #20]
 8003024:	69ba      	ldr	r2, [r7, #24]
 8003026:	e841 2300 	strex	r3, r2, [r1]
 800302a:	613b      	str	r3, [r7, #16]
   return(result);
 800302c:	693b      	ldr	r3, [r7, #16]
 800302e:	2b00      	cmp	r3, #0
 8003030:	d1e5      	bne.n	8002ffe <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2220      	movs	r2, #32
 8003036:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2200      	movs	r2, #0
 800303e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003040:	bf00      	nop
 8003042:	3754      	adds	r7, #84	@ 0x54
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr

0800304c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003058:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	2200      	movs	r2, #0
 800305e:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	2200      	movs	r2, #0
 8003064:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003066:	68f8      	ldr	r0, [r7, #12]
 8003068:	f7ff fee4 	bl	8002e34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800306c:	bf00      	nop
 800306e:	3710      	adds	r7, #16
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}

08003074 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003082:	b2db      	uxtb	r3, r3
 8003084:	2b21      	cmp	r3, #33	@ 0x21
 8003086:	d13e      	bne.n	8003106 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	689b      	ldr	r3, [r3, #8]
 800308c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003090:	d114      	bne.n	80030bc <UART_Transmit_IT+0x48>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	691b      	ldr	r3, [r3, #16]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d110      	bne.n	80030bc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a1b      	ldr	r3, [r3, #32]
 800309e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	881b      	ldrh	r3, [r3, #0]
 80030a4:	461a      	mov	r2, r3
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030ae:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a1b      	ldr	r3, [r3, #32]
 80030b4:	1c9a      	adds	r2, r3, #2
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	621a      	str	r2, [r3, #32]
 80030ba:	e008      	b.n	80030ce <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6a1b      	ldr	r3, [r3, #32]
 80030c0:	1c59      	adds	r1, r3, #1
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	6211      	str	r1, [r2, #32]
 80030c6:	781a      	ldrb	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	3b01      	subs	r3, #1
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	687a      	ldr	r2, [r7, #4]
 80030da:	4619      	mov	r1, r3
 80030dc:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10f      	bne.n	8003102 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	68da      	ldr	r2, [r3, #12]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030f0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	68da      	ldr	r2, [r3, #12]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003100:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003102:	2300      	movs	r3, #0
 8003104:	e000      	b.n	8003108 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003106:	2302      	movs	r3, #2
  }
}
 8003108:	4618      	mov	r0, r3
 800310a:	3714      	adds	r7, #20
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	68da      	ldr	r2, [r3, #12]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800312a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2220      	movs	r2, #32
 8003130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f7ff fe73 	bl	8002e20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800313a:	2300      	movs	r3, #0
}
 800313c:	4618      	mov	r0, r3
 800313e:	3708      	adds	r7, #8
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b08c      	sub	sp, #48	@ 0x30
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003152:	b2db      	uxtb	r3, r3
 8003154:	2b22      	cmp	r3, #34	@ 0x22
 8003156:	f040 80ae 	bne.w	80032b6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003162:	d117      	bne.n	8003194 <UART_Receive_IT+0x50>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	691b      	ldr	r3, [r3, #16]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d113      	bne.n	8003194 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800316c:	2300      	movs	r3, #0
 800316e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003174:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	b29b      	uxth	r3, r3
 800317e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003182:	b29a      	uxth	r2, r3
 8003184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003186:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800318c:	1c9a      	adds	r2, r3, #2
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	629a      	str	r2, [r3, #40]	@ 0x28
 8003192:	e026      	b.n	80031e2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003198:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800319a:	2300      	movs	r3, #0
 800319c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	689b      	ldr	r3, [r3, #8]
 80031a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80031a6:	d007      	beq.n	80031b8 <UART_Receive_IT+0x74>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d10a      	bne.n	80031c6 <UART_Receive_IT+0x82>
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	691b      	ldr	r3, [r3, #16]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d106      	bne.n	80031c6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	685b      	ldr	r3, [r3, #4]
 80031be:	b2da      	uxtb	r2, r3
 80031c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031c2:	701a      	strb	r2, [r3, #0]
 80031c4:	e008      	b.n	80031d8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80031d2:	b2da      	uxtb	r2, r3
 80031d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80031d6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031dc:	1c5a      	adds	r2, r3, #1
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80031e6:	b29b      	uxth	r3, r3
 80031e8:	3b01      	subs	r3, #1
 80031ea:	b29b      	uxth	r3, r3
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	4619      	mov	r1, r3
 80031f0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d15d      	bne.n	80032b2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68da      	ldr	r2, [r3, #12]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f022 0220 	bic.w	r2, r2, #32
 8003204:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	68da      	ldr	r2, [r3, #12]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003214:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	695a      	ldr	r2, [r3, #20]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f022 0201 	bic.w	r2, r2, #1
 8003224:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	2220      	movs	r2, #32
 800322a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2200      	movs	r2, #0
 8003232:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003238:	2b01      	cmp	r3, #1
 800323a:	d135      	bne.n	80032a8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2200      	movs	r2, #0
 8003240:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	330c      	adds	r3, #12
 8003248:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	e853 3f00 	ldrex	r3, [r3]
 8003250:	613b      	str	r3, [r7, #16]
   return(result);
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	f023 0310 	bic.w	r3, r3, #16
 8003258:	627b      	str	r3, [r7, #36]	@ 0x24
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	330c      	adds	r3, #12
 8003260:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003262:	623a      	str	r2, [r7, #32]
 8003264:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003266:	69f9      	ldr	r1, [r7, #28]
 8003268:	6a3a      	ldr	r2, [r7, #32]
 800326a:	e841 2300 	strex	r3, r2, [r1]
 800326e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d1e5      	bne.n	8003242 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 0310 	and.w	r3, r3, #16
 8003280:	2b10      	cmp	r3, #16
 8003282:	d10a      	bne.n	800329a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003284:	2300      	movs	r3, #0
 8003286:	60fb      	str	r3, [r7, #12]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	60fb      	str	r3, [r7, #12]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	60fb      	str	r3, [r7, #12]
 8003298:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800329e:	4619      	mov	r1, r3
 80032a0:	6878      	ldr	r0, [r7, #4]
 80032a2:	f7ff fdd1 	bl	8002e48 <HAL_UARTEx_RxEventCallback>
 80032a6:	e002      	b.n	80032ae <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f7fd fb43 	bl	8000934 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80032ae:	2300      	movs	r3, #0
 80032b0:	e002      	b.n	80032b8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80032b2:	2300      	movs	r3, #0
 80032b4:	e000      	b.n	80032b8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80032b6:	2302      	movs	r3, #2
  }
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3730      	adds	r7, #48	@ 0x30
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}

080032c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032c4:	b0c0      	sub	sp, #256	@ 0x100
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80032d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032dc:	68d9      	ldr	r1, [r3, #12]
 80032de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	ea40 0301 	orr.w	r3, r0, r1
 80032e8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80032ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032ee:	689a      	ldr	r2, [r3, #8]
 80032f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f4:	691b      	ldr	r3, [r3, #16]
 80032f6:	431a      	orrs	r2, r3
 80032f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032fc:	695b      	ldr	r3, [r3, #20]
 80032fe:	431a      	orrs	r2, r3
 8003300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003304:	69db      	ldr	r3, [r3, #28]
 8003306:	4313      	orrs	r3, r2
 8003308:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800330c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	68db      	ldr	r3, [r3, #12]
 8003314:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003318:	f021 010c 	bic.w	r1, r1, #12
 800331c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003326:	430b      	orrs	r3, r1
 8003328:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800332a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	695b      	ldr	r3, [r3, #20]
 8003332:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003336:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800333a:	6999      	ldr	r1, [r3, #24]
 800333c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	ea40 0301 	orr.w	r3, r0, r1
 8003346:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	4b8f      	ldr	r3, [pc, #572]	@ (800358c <UART_SetConfig+0x2cc>)
 8003350:	429a      	cmp	r2, r3
 8003352:	d005      	beq.n	8003360 <UART_SetConfig+0xa0>
 8003354:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	4b8d      	ldr	r3, [pc, #564]	@ (8003590 <UART_SetConfig+0x2d0>)
 800335c:	429a      	cmp	r2, r3
 800335e:	d104      	bne.n	800336a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003360:	f7fe fd42 	bl	8001de8 <HAL_RCC_GetPCLK2Freq>
 8003364:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003368:	e003      	b.n	8003372 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800336a:	f7fe fd29 	bl	8001dc0 <HAL_RCC_GetPCLK1Freq>
 800336e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003372:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003376:	69db      	ldr	r3, [r3, #28]
 8003378:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800337c:	f040 810c 	bne.w	8003598 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003380:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003384:	2200      	movs	r2, #0
 8003386:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800338a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800338e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003392:	4622      	mov	r2, r4
 8003394:	462b      	mov	r3, r5
 8003396:	1891      	adds	r1, r2, r2
 8003398:	65b9      	str	r1, [r7, #88]	@ 0x58
 800339a:	415b      	adcs	r3, r3
 800339c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800339e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80033a2:	4621      	mov	r1, r4
 80033a4:	eb12 0801 	adds.w	r8, r2, r1
 80033a8:	4629      	mov	r1, r5
 80033aa:	eb43 0901 	adc.w	r9, r3, r1
 80033ae:	f04f 0200 	mov.w	r2, #0
 80033b2:	f04f 0300 	mov.w	r3, #0
 80033b6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033ba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033be:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033c2:	4690      	mov	r8, r2
 80033c4:	4699      	mov	r9, r3
 80033c6:	4623      	mov	r3, r4
 80033c8:	eb18 0303 	adds.w	r3, r8, r3
 80033cc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80033d0:	462b      	mov	r3, r5
 80033d2:	eb49 0303 	adc.w	r3, r9, r3
 80033d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80033da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033de:	685b      	ldr	r3, [r3, #4]
 80033e0:	2200      	movs	r2, #0
 80033e2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80033e6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80033ea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80033ee:	460b      	mov	r3, r1
 80033f0:	18db      	adds	r3, r3, r3
 80033f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80033f4:	4613      	mov	r3, r2
 80033f6:	eb42 0303 	adc.w	r3, r2, r3
 80033fa:	657b      	str	r3, [r7, #84]	@ 0x54
 80033fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003400:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003404:	f7fc ff34 	bl	8000270 <__aeabi_uldivmod>
 8003408:	4602      	mov	r2, r0
 800340a:	460b      	mov	r3, r1
 800340c:	4b61      	ldr	r3, [pc, #388]	@ (8003594 <UART_SetConfig+0x2d4>)
 800340e:	fba3 2302 	umull	r2, r3, r3, r2
 8003412:	095b      	lsrs	r3, r3, #5
 8003414:	011c      	lsls	r4, r3, #4
 8003416:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800341a:	2200      	movs	r2, #0
 800341c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003420:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003424:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003428:	4642      	mov	r2, r8
 800342a:	464b      	mov	r3, r9
 800342c:	1891      	adds	r1, r2, r2
 800342e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003430:	415b      	adcs	r3, r3
 8003432:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003434:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003438:	4641      	mov	r1, r8
 800343a:	eb12 0a01 	adds.w	sl, r2, r1
 800343e:	4649      	mov	r1, r9
 8003440:	eb43 0b01 	adc.w	fp, r3, r1
 8003444:	f04f 0200 	mov.w	r2, #0
 8003448:	f04f 0300 	mov.w	r3, #0
 800344c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003450:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003454:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003458:	4692      	mov	sl, r2
 800345a:	469b      	mov	fp, r3
 800345c:	4643      	mov	r3, r8
 800345e:	eb1a 0303 	adds.w	r3, sl, r3
 8003462:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003466:	464b      	mov	r3, r9
 8003468:	eb4b 0303 	adc.w	r3, fp, r3
 800346c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003474:	685b      	ldr	r3, [r3, #4]
 8003476:	2200      	movs	r2, #0
 8003478:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800347c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003480:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003484:	460b      	mov	r3, r1
 8003486:	18db      	adds	r3, r3, r3
 8003488:	643b      	str	r3, [r7, #64]	@ 0x40
 800348a:	4613      	mov	r3, r2
 800348c:	eb42 0303 	adc.w	r3, r2, r3
 8003490:	647b      	str	r3, [r7, #68]	@ 0x44
 8003492:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003496:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800349a:	f7fc fee9 	bl	8000270 <__aeabi_uldivmod>
 800349e:	4602      	mov	r2, r0
 80034a0:	460b      	mov	r3, r1
 80034a2:	4611      	mov	r1, r2
 80034a4:	4b3b      	ldr	r3, [pc, #236]	@ (8003594 <UART_SetConfig+0x2d4>)
 80034a6:	fba3 2301 	umull	r2, r3, r3, r1
 80034aa:	095b      	lsrs	r3, r3, #5
 80034ac:	2264      	movs	r2, #100	@ 0x64
 80034ae:	fb02 f303 	mul.w	r3, r2, r3
 80034b2:	1acb      	subs	r3, r1, r3
 80034b4:	00db      	lsls	r3, r3, #3
 80034b6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80034ba:	4b36      	ldr	r3, [pc, #216]	@ (8003594 <UART_SetConfig+0x2d4>)
 80034bc:	fba3 2302 	umull	r2, r3, r3, r2
 80034c0:	095b      	lsrs	r3, r3, #5
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80034c8:	441c      	add	r4, r3
 80034ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034ce:	2200      	movs	r2, #0
 80034d0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80034d4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80034d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80034dc:	4642      	mov	r2, r8
 80034de:	464b      	mov	r3, r9
 80034e0:	1891      	adds	r1, r2, r2
 80034e2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80034e4:	415b      	adcs	r3, r3
 80034e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80034e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80034ec:	4641      	mov	r1, r8
 80034ee:	1851      	adds	r1, r2, r1
 80034f0:	6339      	str	r1, [r7, #48]	@ 0x30
 80034f2:	4649      	mov	r1, r9
 80034f4:	414b      	adcs	r3, r1
 80034f6:	637b      	str	r3, [r7, #52]	@ 0x34
 80034f8:	f04f 0200 	mov.w	r2, #0
 80034fc:	f04f 0300 	mov.w	r3, #0
 8003500:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003504:	4659      	mov	r1, fp
 8003506:	00cb      	lsls	r3, r1, #3
 8003508:	4651      	mov	r1, sl
 800350a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800350e:	4651      	mov	r1, sl
 8003510:	00ca      	lsls	r2, r1, #3
 8003512:	4610      	mov	r0, r2
 8003514:	4619      	mov	r1, r3
 8003516:	4603      	mov	r3, r0
 8003518:	4642      	mov	r2, r8
 800351a:	189b      	adds	r3, r3, r2
 800351c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003520:	464b      	mov	r3, r9
 8003522:	460a      	mov	r2, r1
 8003524:	eb42 0303 	adc.w	r3, r2, r3
 8003528:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800352c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003538:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800353c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003540:	460b      	mov	r3, r1
 8003542:	18db      	adds	r3, r3, r3
 8003544:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003546:	4613      	mov	r3, r2
 8003548:	eb42 0303 	adc.w	r3, r2, r3
 800354c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800354e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003552:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003556:	f7fc fe8b 	bl	8000270 <__aeabi_uldivmod>
 800355a:	4602      	mov	r2, r0
 800355c:	460b      	mov	r3, r1
 800355e:	4b0d      	ldr	r3, [pc, #52]	@ (8003594 <UART_SetConfig+0x2d4>)
 8003560:	fba3 1302 	umull	r1, r3, r3, r2
 8003564:	095b      	lsrs	r3, r3, #5
 8003566:	2164      	movs	r1, #100	@ 0x64
 8003568:	fb01 f303 	mul.w	r3, r1, r3
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	00db      	lsls	r3, r3, #3
 8003570:	3332      	adds	r3, #50	@ 0x32
 8003572:	4a08      	ldr	r2, [pc, #32]	@ (8003594 <UART_SetConfig+0x2d4>)
 8003574:	fba2 2303 	umull	r2, r3, r2, r3
 8003578:	095b      	lsrs	r3, r3, #5
 800357a:	f003 0207 	and.w	r2, r3, #7
 800357e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4422      	add	r2, r4
 8003586:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003588:	e106      	b.n	8003798 <UART_SetConfig+0x4d8>
 800358a:	bf00      	nop
 800358c:	40011000 	.word	0x40011000
 8003590:	40011400 	.word	0x40011400
 8003594:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003598:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800359c:	2200      	movs	r2, #0
 800359e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80035a2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80035a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80035aa:	4642      	mov	r2, r8
 80035ac:	464b      	mov	r3, r9
 80035ae:	1891      	adds	r1, r2, r2
 80035b0:	6239      	str	r1, [r7, #32]
 80035b2:	415b      	adcs	r3, r3
 80035b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80035b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80035ba:	4641      	mov	r1, r8
 80035bc:	1854      	adds	r4, r2, r1
 80035be:	4649      	mov	r1, r9
 80035c0:	eb43 0501 	adc.w	r5, r3, r1
 80035c4:	f04f 0200 	mov.w	r2, #0
 80035c8:	f04f 0300 	mov.w	r3, #0
 80035cc:	00eb      	lsls	r3, r5, #3
 80035ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80035d2:	00e2      	lsls	r2, r4, #3
 80035d4:	4614      	mov	r4, r2
 80035d6:	461d      	mov	r5, r3
 80035d8:	4643      	mov	r3, r8
 80035da:	18e3      	adds	r3, r4, r3
 80035dc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80035e0:	464b      	mov	r3, r9
 80035e2:	eb45 0303 	adc.w	r3, r5, r3
 80035e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80035ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80035f6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80035fa:	f04f 0200 	mov.w	r2, #0
 80035fe:	f04f 0300 	mov.w	r3, #0
 8003602:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003606:	4629      	mov	r1, r5
 8003608:	008b      	lsls	r3, r1, #2
 800360a:	4621      	mov	r1, r4
 800360c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003610:	4621      	mov	r1, r4
 8003612:	008a      	lsls	r2, r1, #2
 8003614:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003618:	f7fc fe2a 	bl	8000270 <__aeabi_uldivmod>
 800361c:	4602      	mov	r2, r0
 800361e:	460b      	mov	r3, r1
 8003620:	4b60      	ldr	r3, [pc, #384]	@ (80037a4 <UART_SetConfig+0x4e4>)
 8003622:	fba3 2302 	umull	r2, r3, r3, r2
 8003626:	095b      	lsrs	r3, r3, #5
 8003628:	011c      	lsls	r4, r3, #4
 800362a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800362e:	2200      	movs	r2, #0
 8003630:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003634:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003638:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800363c:	4642      	mov	r2, r8
 800363e:	464b      	mov	r3, r9
 8003640:	1891      	adds	r1, r2, r2
 8003642:	61b9      	str	r1, [r7, #24]
 8003644:	415b      	adcs	r3, r3
 8003646:	61fb      	str	r3, [r7, #28]
 8003648:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800364c:	4641      	mov	r1, r8
 800364e:	1851      	adds	r1, r2, r1
 8003650:	6139      	str	r1, [r7, #16]
 8003652:	4649      	mov	r1, r9
 8003654:	414b      	adcs	r3, r1
 8003656:	617b      	str	r3, [r7, #20]
 8003658:	f04f 0200 	mov.w	r2, #0
 800365c:	f04f 0300 	mov.w	r3, #0
 8003660:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003664:	4659      	mov	r1, fp
 8003666:	00cb      	lsls	r3, r1, #3
 8003668:	4651      	mov	r1, sl
 800366a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800366e:	4651      	mov	r1, sl
 8003670:	00ca      	lsls	r2, r1, #3
 8003672:	4610      	mov	r0, r2
 8003674:	4619      	mov	r1, r3
 8003676:	4603      	mov	r3, r0
 8003678:	4642      	mov	r2, r8
 800367a:	189b      	adds	r3, r3, r2
 800367c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003680:	464b      	mov	r3, r9
 8003682:	460a      	mov	r2, r1
 8003684:	eb42 0303 	adc.w	r3, r2, r3
 8003688:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800368c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003690:	685b      	ldr	r3, [r3, #4]
 8003692:	2200      	movs	r2, #0
 8003694:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003696:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003698:	f04f 0200 	mov.w	r2, #0
 800369c:	f04f 0300 	mov.w	r3, #0
 80036a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80036a4:	4649      	mov	r1, r9
 80036a6:	008b      	lsls	r3, r1, #2
 80036a8:	4641      	mov	r1, r8
 80036aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80036ae:	4641      	mov	r1, r8
 80036b0:	008a      	lsls	r2, r1, #2
 80036b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80036b6:	f7fc fddb 	bl	8000270 <__aeabi_uldivmod>
 80036ba:	4602      	mov	r2, r0
 80036bc:	460b      	mov	r3, r1
 80036be:	4611      	mov	r1, r2
 80036c0:	4b38      	ldr	r3, [pc, #224]	@ (80037a4 <UART_SetConfig+0x4e4>)
 80036c2:	fba3 2301 	umull	r2, r3, r3, r1
 80036c6:	095b      	lsrs	r3, r3, #5
 80036c8:	2264      	movs	r2, #100	@ 0x64
 80036ca:	fb02 f303 	mul.w	r3, r2, r3
 80036ce:	1acb      	subs	r3, r1, r3
 80036d0:	011b      	lsls	r3, r3, #4
 80036d2:	3332      	adds	r3, #50	@ 0x32
 80036d4:	4a33      	ldr	r2, [pc, #204]	@ (80037a4 <UART_SetConfig+0x4e4>)
 80036d6:	fba2 2303 	umull	r2, r3, r2, r3
 80036da:	095b      	lsrs	r3, r3, #5
 80036dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80036e0:	441c      	add	r4, r3
 80036e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036e6:	2200      	movs	r2, #0
 80036e8:	673b      	str	r3, [r7, #112]	@ 0x70
 80036ea:	677a      	str	r2, [r7, #116]	@ 0x74
 80036ec:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80036f0:	4642      	mov	r2, r8
 80036f2:	464b      	mov	r3, r9
 80036f4:	1891      	adds	r1, r2, r2
 80036f6:	60b9      	str	r1, [r7, #8]
 80036f8:	415b      	adcs	r3, r3
 80036fa:	60fb      	str	r3, [r7, #12]
 80036fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003700:	4641      	mov	r1, r8
 8003702:	1851      	adds	r1, r2, r1
 8003704:	6039      	str	r1, [r7, #0]
 8003706:	4649      	mov	r1, r9
 8003708:	414b      	adcs	r3, r1
 800370a:	607b      	str	r3, [r7, #4]
 800370c:	f04f 0200 	mov.w	r2, #0
 8003710:	f04f 0300 	mov.w	r3, #0
 8003714:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003718:	4659      	mov	r1, fp
 800371a:	00cb      	lsls	r3, r1, #3
 800371c:	4651      	mov	r1, sl
 800371e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003722:	4651      	mov	r1, sl
 8003724:	00ca      	lsls	r2, r1, #3
 8003726:	4610      	mov	r0, r2
 8003728:	4619      	mov	r1, r3
 800372a:	4603      	mov	r3, r0
 800372c:	4642      	mov	r2, r8
 800372e:	189b      	adds	r3, r3, r2
 8003730:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003732:	464b      	mov	r3, r9
 8003734:	460a      	mov	r2, r1
 8003736:	eb42 0303 	adc.w	r3, r2, r3
 800373a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800373c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	2200      	movs	r2, #0
 8003744:	663b      	str	r3, [r7, #96]	@ 0x60
 8003746:	667a      	str	r2, [r7, #100]	@ 0x64
 8003748:	f04f 0200 	mov.w	r2, #0
 800374c:	f04f 0300 	mov.w	r3, #0
 8003750:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003754:	4649      	mov	r1, r9
 8003756:	008b      	lsls	r3, r1, #2
 8003758:	4641      	mov	r1, r8
 800375a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800375e:	4641      	mov	r1, r8
 8003760:	008a      	lsls	r2, r1, #2
 8003762:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003766:	f7fc fd83 	bl	8000270 <__aeabi_uldivmod>
 800376a:	4602      	mov	r2, r0
 800376c:	460b      	mov	r3, r1
 800376e:	4b0d      	ldr	r3, [pc, #52]	@ (80037a4 <UART_SetConfig+0x4e4>)
 8003770:	fba3 1302 	umull	r1, r3, r3, r2
 8003774:	095b      	lsrs	r3, r3, #5
 8003776:	2164      	movs	r1, #100	@ 0x64
 8003778:	fb01 f303 	mul.w	r3, r1, r3
 800377c:	1ad3      	subs	r3, r2, r3
 800377e:	011b      	lsls	r3, r3, #4
 8003780:	3332      	adds	r3, #50	@ 0x32
 8003782:	4a08      	ldr	r2, [pc, #32]	@ (80037a4 <UART_SetConfig+0x4e4>)
 8003784:	fba2 2303 	umull	r2, r3, r2, r3
 8003788:	095b      	lsrs	r3, r3, #5
 800378a:	f003 020f 	and.w	r2, r3, #15
 800378e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4422      	add	r2, r4
 8003796:	609a      	str	r2, [r3, #8]
}
 8003798:	bf00      	nop
 800379a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800379e:	46bd      	mov	sp, r7
 80037a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037a4:	51eb851f 	.word	0x51eb851f

080037a8 <srand>:
 80037a8:	b538      	push	{r3, r4, r5, lr}
 80037aa:	4b10      	ldr	r3, [pc, #64]	@ (80037ec <srand+0x44>)
 80037ac:	681d      	ldr	r5, [r3, #0]
 80037ae:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80037b0:	4604      	mov	r4, r0
 80037b2:	b9b3      	cbnz	r3, 80037e2 <srand+0x3a>
 80037b4:	2018      	movs	r0, #24
 80037b6:	f000 fa4d 	bl	8003c54 <malloc>
 80037ba:	4602      	mov	r2, r0
 80037bc:	6328      	str	r0, [r5, #48]	@ 0x30
 80037be:	b920      	cbnz	r0, 80037ca <srand+0x22>
 80037c0:	4b0b      	ldr	r3, [pc, #44]	@ (80037f0 <srand+0x48>)
 80037c2:	480c      	ldr	r0, [pc, #48]	@ (80037f4 <srand+0x4c>)
 80037c4:	2146      	movs	r1, #70	@ 0x46
 80037c6:	f000 f9dd 	bl	8003b84 <__assert_func>
 80037ca:	490b      	ldr	r1, [pc, #44]	@ (80037f8 <srand+0x50>)
 80037cc:	4b0b      	ldr	r3, [pc, #44]	@ (80037fc <srand+0x54>)
 80037ce:	e9c0 1300 	strd	r1, r3, [r0]
 80037d2:	4b0b      	ldr	r3, [pc, #44]	@ (8003800 <srand+0x58>)
 80037d4:	6083      	str	r3, [r0, #8]
 80037d6:	230b      	movs	r3, #11
 80037d8:	8183      	strh	r3, [r0, #12]
 80037da:	2100      	movs	r1, #0
 80037dc:	2001      	movs	r0, #1
 80037de:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80037e2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80037e4:	2200      	movs	r2, #0
 80037e6:	611c      	str	r4, [r3, #16]
 80037e8:	615a      	str	r2, [r3, #20]
 80037ea:	bd38      	pop	{r3, r4, r5, pc}
 80037ec:	20000018 	.word	0x20000018
 80037f0:	080047f8 	.word	0x080047f8
 80037f4:	0800480f 	.word	0x0800480f
 80037f8:	abcd330e 	.word	0xabcd330e
 80037fc:	e66d1234 	.word	0xe66d1234
 8003800:	0005deec 	.word	0x0005deec

08003804 <rand>:
 8003804:	4b16      	ldr	r3, [pc, #88]	@ (8003860 <rand+0x5c>)
 8003806:	b510      	push	{r4, lr}
 8003808:	681c      	ldr	r4, [r3, #0]
 800380a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800380c:	b9b3      	cbnz	r3, 800383c <rand+0x38>
 800380e:	2018      	movs	r0, #24
 8003810:	f000 fa20 	bl	8003c54 <malloc>
 8003814:	4602      	mov	r2, r0
 8003816:	6320      	str	r0, [r4, #48]	@ 0x30
 8003818:	b920      	cbnz	r0, 8003824 <rand+0x20>
 800381a:	4b12      	ldr	r3, [pc, #72]	@ (8003864 <rand+0x60>)
 800381c:	4812      	ldr	r0, [pc, #72]	@ (8003868 <rand+0x64>)
 800381e:	2152      	movs	r1, #82	@ 0x52
 8003820:	f000 f9b0 	bl	8003b84 <__assert_func>
 8003824:	4911      	ldr	r1, [pc, #68]	@ (800386c <rand+0x68>)
 8003826:	4b12      	ldr	r3, [pc, #72]	@ (8003870 <rand+0x6c>)
 8003828:	e9c0 1300 	strd	r1, r3, [r0]
 800382c:	4b11      	ldr	r3, [pc, #68]	@ (8003874 <rand+0x70>)
 800382e:	6083      	str	r3, [r0, #8]
 8003830:	230b      	movs	r3, #11
 8003832:	8183      	strh	r3, [r0, #12]
 8003834:	2100      	movs	r1, #0
 8003836:	2001      	movs	r0, #1
 8003838:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800383c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800383e:	480e      	ldr	r0, [pc, #56]	@ (8003878 <rand+0x74>)
 8003840:	690b      	ldr	r3, [r1, #16]
 8003842:	694c      	ldr	r4, [r1, #20]
 8003844:	4a0d      	ldr	r2, [pc, #52]	@ (800387c <rand+0x78>)
 8003846:	4358      	muls	r0, r3
 8003848:	fb02 0004 	mla	r0, r2, r4, r0
 800384c:	fba3 3202 	umull	r3, r2, r3, r2
 8003850:	3301      	adds	r3, #1
 8003852:	eb40 0002 	adc.w	r0, r0, r2
 8003856:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800385a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800385e:	bd10      	pop	{r4, pc}
 8003860:	20000018 	.word	0x20000018
 8003864:	080047f8 	.word	0x080047f8
 8003868:	0800480f 	.word	0x0800480f
 800386c:	abcd330e 	.word	0xabcd330e
 8003870:	e66d1234 	.word	0xe66d1234
 8003874:	0005deec 	.word	0x0005deec
 8003878:	5851f42d 	.word	0x5851f42d
 800387c:	4c957f2d 	.word	0x4c957f2d

08003880 <std>:
 8003880:	2300      	movs	r3, #0
 8003882:	b510      	push	{r4, lr}
 8003884:	4604      	mov	r4, r0
 8003886:	e9c0 3300 	strd	r3, r3, [r0]
 800388a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800388e:	6083      	str	r3, [r0, #8]
 8003890:	8181      	strh	r1, [r0, #12]
 8003892:	6643      	str	r3, [r0, #100]	@ 0x64
 8003894:	81c2      	strh	r2, [r0, #14]
 8003896:	6183      	str	r3, [r0, #24]
 8003898:	4619      	mov	r1, r3
 800389a:	2208      	movs	r2, #8
 800389c:	305c      	adds	r0, #92	@ 0x5c
 800389e:	f000 f8f4 	bl	8003a8a <memset>
 80038a2:	4b0d      	ldr	r3, [pc, #52]	@ (80038d8 <std+0x58>)
 80038a4:	6263      	str	r3, [r4, #36]	@ 0x24
 80038a6:	4b0d      	ldr	r3, [pc, #52]	@ (80038dc <std+0x5c>)
 80038a8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80038aa:	4b0d      	ldr	r3, [pc, #52]	@ (80038e0 <std+0x60>)
 80038ac:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80038ae:	4b0d      	ldr	r3, [pc, #52]	@ (80038e4 <std+0x64>)
 80038b0:	6323      	str	r3, [r4, #48]	@ 0x30
 80038b2:	4b0d      	ldr	r3, [pc, #52]	@ (80038e8 <std+0x68>)
 80038b4:	6224      	str	r4, [r4, #32]
 80038b6:	429c      	cmp	r4, r3
 80038b8:	d006      	beq.n	80038c8 <std+0x48>
 80038ba:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80038be:	4294      	cmp	r4, r2
 80038c0:	d002      	beq.n	80038c8 <std+0x48>
 80038c2:	33d0      	adds	r3, #208	@ 0xd0
 80038c4:	429c      	cmp	r4, r3
 80038c6:	d105      	bne.n	80038d4 <std+0x54>
 80038c8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80038cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038d0:	f000 b954 	b.w	8003b7c <__retarget_lock_init_recursive>
 80038d4:	bd10      	pop	{r4, pc}
 80038d6:	bf00      	nop
 80038d8:	08003a05 	.word	0x08003a05
 80038dc:	08003a27 	.word	0x08003a27
 80038e0:	08003a5f 	.word	0x08003a5f
 80038e4:	08003a83 	.word	0x08003a83
 80038e8:	2000013c 	.word	0x2000013c

080038ec <stdio_exit_handler>:
 80038ec:	4a02      	ldr	r2, [pc, #8]	@ (80038f8 <stdio_exit_handler+0xc>)
 80038ee:	4903      	ldr	r1, [pc, #12]	@ (80038fc <stdio_exit_handler+0x10>)
 80038f0:	4803      	ldr	r0, [pc, #12]	@ (8003900 <stdio_exit_handler+0x14>)
 80038f2:	f000 b869 	b.w	80039c8 <_fwalk_sglue>
 80038f6:	bf00      	nop
 80038f8:	2000000c 	.word	0x2000000c
 80038fc:	08003ec9 	.word	0x08003ec9
 8003900:	2000001c 	.word	0x2000001c

08003904 <cleanup_stdio>:
 8003904:	6841      	ldr	r1, [r0, #4]
 8003906:	4b0c      	ldr	r3, [pc, #48]	@ (8003938 <cleanup_stdio+0x34>)
 8003908:	4299      	cmp	r1, r3
 800390a:	b510      	push	{r4, lr}
 800390c:	4604      	mov	r4, r0
 800390e:	d001      	beq.n	8003914 <cleanup_stdio+0x10>
 8003910:	f000 fada 	bl	8003ec8 <_fflush_r>
 8003914:	68a1      	ldr	r1, [r4, #8]
 8003916:	4b09      	ldr	r3, [pc, #36]	@ (800393c <cleanup_stdio+0x38>)
 8003918:	4299      	cmp	r1, r3
 800391a:	d002      	beq.n	8003922 <cleanup_stdio+0x1e>
 800391c:	4620      	mov	r0, r4
 800391e:	f000 fad3 	bl	8003ec8 <_fflush_r>
 8003922:	68e1      	ldr	r1, [r4, #12]
 8003924:	4b06      	ldr	r3, [pc, #24]	@ (8003940 <cleanup_stdio+0x3c>)
 8003926:	4299      	cmp	r1, r3
 8003928:	d004      	beq.n	8003934 <cleanup_stdio+0x30>
 800392a:	4620      	mov	r0, r4
 800392c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003930:	f000 baca 	b.w	8003ec8 <_fflush_r>
 8003934:	bd10      	pop	{r4, pc}
 8003936:	bf00      	nop
 8003938:	2000013c 	.word	0x2000013c
 800393c:	200001a4 	.word	0x200001a4
 8003940:	2000020c 	.word	0x2000020c

08003944 <global_stdio_init.part.0>:
 8003944:	b510      	push	{r4, lr}
 8003946:	4b0b      	ldr	r3, [pc, #44]	@ (8003974 <global_stdio_init.part.0+0x30>)
 8003948:	4c0b      	ldr	r4, [pc, #44]	@ (8003978 <global_stdio_init.part.0+0x34>)
 800394a:	4a0c      	ldr	r2, [pc, #48]	@ (800397c <global_stdio_init.part.0+0x38>)
 800394c:	601a      	str	r2, [r3, #0]
 800394e:	4620      	mov	r0, r4
 8003950:	2200      	movs	r2, #0
 8003952:	2104      	movs	r1, #4
 8003954:	f7ff ff94 	bl	8003880 <std>
 8003958:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800395c:	2201      	movs	r2, #1
 800395e:	2109      	movs	r1, #9
 8003960:	f7ff ff8e 	bl	8003880 <std>
 8003964:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003968:	2202      	movs	r2, #2
 800396a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800396e:	2112      	movs	r1, #18
 8003970:	f7ff bf86 	b.w	8003880 <std>
 8003974:	20000274 	.word	0x20000274
 8003978:	2000013c 	.word	0x2000013c
 800397c:	080038ed 	.word	0x080038ed

08003980 <__sfp_lock_acquire>:
 8003980:	4801      	ldr	r0, [pc, #4]	@ (8003988 <__sfp_lock_acquire+0x8>)
 8003982:	f000 b8fc 	b.w	8003b7e <__retarget_lock_acquire_recursive>
 8003986:	bf00      	nop
 8003988:	2000027d 	.word	0x2000027d

0800398c <__sfp_lock_release>:
 800398c:	4801      	ldr	r0, [pc, #4]	@ (8003994 <__sfp_lock_release+0x8>)
 800398e:	f000 b8f7 	b.w	8003b80 <__retarget_lock_release_recursive>
 8003992:	bf00      	nop
 8003994:	2000027d 	.word	0x2000027d

08003998 <__sinit>:
 8003998:	b510      	push	{r4, lr}
 800399a:	4604      	mov	r4, r0
 800399c:	f7ff fff0 	bl	8003980 <__sfp_lock_acquire>
 80039a0:	6a23      	ldr	r3, [r4, #32]
 80039a2:	b11b      	cbz	r3, 80039ac <__sinit+0x14>
 80039a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039a8:	f7ff bff0 	b.w	800398c <__sfp_lock_release>
 80039ac:	4b04      	ldr	r3, [pc, #16]	@ (80039c0 <__sinit+0x28>)
 80039ae:	6223      	str	r3, [r4, #32]
 80039b0:	4b04      	ldr	r3, [pc, #16]	@ (80039c4 <__sinit+0x2c>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d1f5      	bne.n	80039a4 <__sinit+0xc>
 80039b8:	f7ff ffc4 	bl	8003944 <global_stdio_init.part.0>
 80039bc:	e7f2      	b.n	80039a4 <__sinit+0xc>
 80039be:	bf00      	nop
 80039c0:	08003905 	.word	0x08003905
 80039c4:	20000274 	.word	0x20000274

080039c8 <_fwalk_sglue>:
 80039c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039cc:	4607      	mov	r7, r0
 80039ce:	4688      	mov	r8, r1
 80039d0:	4614      	mov	r4, r2
 80039d2:	2600      	movs	r6, #0
 80039d4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80039d8:	f1b9 0901 	subs.w	r9, r9, #1
 80039dc:	d505      	bpl.n	80039ea <_fwalk_sglue+0x22>
 80039de:	6824      	ldr	r4, [r4, #0]
 80039e0:	2c00      	cmp	r4, #0
 80039e2:	d1f7      	bne.n	80039d4 <_fwalk_sglue+0xc>
 80039e4:	4630      	mov	r0, r6
 80039e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80039ea:	89ab      	ldrh	r3, [r5, #12]
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d907      	bls.n	8003a00 <_fwalk_sglue+0x38>
 80039f0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80039f4:	3301      	adds	r3, #1
 80039f6:	d003      	beq.n	8003a00 <_fwalk_sglue+0x38>
 80039f8:	4629      	mov	r1, r5
 80039fa:	4638      	mov	r0, r7
 80039fc:	47c0      	blx	r8
 80039fe:	4306      	orrs	r6, r0
 8003a00:	3568      	adds	r5, #104	@ 0x68
 8003a02:	e7e9      	b.n	80039d8 <_fwalk_sglue+0x10>

08003a04 <__sread>:
 8003a04:	b510      	push	{r4, lr}
 8003a06:	460c      	mov	r4, r1
 8003a08:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a0c:	f000 f868 	bl	8003ae0 <_read_r>
 8003a10:	2800      	cmp	r0, #0
 8003a12:	bfab      	itete	ge
 8003a14:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003a16:	89a3      	ldrhlt	r3, [r4, #12]
 8003a18:	181b      	addge	r3, r3, r0
 8003a1a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003a1e:	bfac      	ite	ge
 8003a20:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003a22:	81a3      	strhlt	r3, [r4, #12]
 8003a24:	bd10      	pop	{r4, pc}

08003a26 <__swrite>:
 8003a26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a2a:	461f      	mov	r7, r3
 8003a2c:	898b      	ldrh	r3, [r1, #12]
 8003a2e:	05db      	lsls	r3, r3, #23
 8003a30:	4605      	mov	r5, r0
 8003a32:	460c      	mov	r4, r1
 8003a34:	4616      	mov	r6, r2
 8003a36:	d505      	bpl.n	8003a44 <__swrite+0x1e>
 8003a38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a3c:	2302      	movs	r3, #2
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f000 f83c 	bl	8003abc <_lseek_r>
 8003a44:	89a3      	ldrh	r3, [r4, #12]
 8003a46:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003a4a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003a4e:	81a3      	strh	r3, [r4, #12]
 8003a50:	4632      	mov	r2, r6
 8003a52:	463b      	mov	r3, r7
 8003a54:	4628      	mov	r0, r5
 8003a56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003a5a:	f000 b853 	b.w	8003b04 <_write_r>

08003a5e <__sseek>:
 8003a5e:	b510      	push	{r4, lr}
 8003a60:	460c      	mov	r4, r1
 8003a62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a66:	f000 f829 	bl	8003abc <_lseek_r>
 8003a6a:	1c43      	adds	r3, r0, #1
 8003a6c:	89a3      	ldrh	r3, [r4, #12]
 8003a6e:	bf15      	itete	ne
 8003a70:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003a72:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003a76:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003a7a:	81a3      	strheq	r3, [r4, #12]
 8003a7c:	bf18      	it	ne
 8003a7e:	81a3      	strhne	r3, [r4, #12]
 8003a80:	bd10      	pop	{r4, pc}

08003a82 <__sclose>:
 8003a82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003a86:	f000 b809 	b.w	8003a9c <_close_r>

08003a8a <memset>:
 8003a8a:	4402      	add	r2, r0
 8003a8c:	4603      	mov	r3, r0
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d100      	bne.n	8003a94 <memset+0xa>
 8003a92:	4770      	bx	lr
 8003a94:	f803 1b01 	strb.w	r1, [r3], #1
 8003a98:	e7f9      	b.n	8003a8e <memset+0x4>
	...

08003a9c <_close_r>:
 8003a9c:	b538      	push	{r3, r4, r5, lr}
 8003a9e:	4d06      	ldr	r5, [pc, #24]	@ (8003ab8 <_close_r+0x1c>)
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	4604      	mov	r4, r0
 8003aa4:	4608      	mov	r0, r1
 8003aa6:	602b      	str	r3, [r5, #0]
 8003aa8:	f7fd f8ce 	bl	8000c48 <_close>
 8003aac:	1c43      	adds	r3, r0, #1
 8003aae:	d102      	bne.n	8003ab6 <_close_r+0x1a>
 8003ab0:	682b      	ldr	r3, [r5, #0]
 8003ab2:	b103      	cbz	r3, 8003ab6 <_close_r+0x1a>
 8003ab4:	6023      	str	r3, [r4, #0]
 8003ab6:	bd38      	pop	{r3, r4, r5, pc}
 8003ab8:	20000278 	.word	0x20000278

08003abc <_lseek_r>:
 8003abc:	b538      	push	{r3, r4, r5, lr}
 8003abe:	4d07      	ldr	r5, [pc, #28]	@ (8003adc <_lseek_r+0x20>)
 8003ac0:	4604      	mov	r4, r0
 8003ac2:	4608      	mov	r0, r1
 8003ac4:	4611      	mov	r1, r2
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	602a      	str	r2, [r5, #0]
 8003aca:	461a      	mov	r2, r3
 8003acc:	f7fd f8e3 	bl	8000c96 <_lseek>
 8003ad0:	1c43      	adds	r3, r0, #1
 8003ad2:	d102      	bne.n	8003ada <_lseek_r+0x1e>
 8003ad4:	682b      	ldr	r3, [r5, #0]
 8003ad6:	b103      	cbz	r3, 8003ada <_lseek_r+0x1e>
 8003ad8:	6023      	str	r3, [r4, #0]
 8003ada:	bd38      	pop	{r3, r4, r5, pc}
 8003adc:	20000278 	.word	0x20000278

08003ae0 <_read_r>:
 8003ae0:	b538      	push	{r3, r4, r5, lr}
 8003ae2:	4d07      	ldr	r5, [pc, #28]	@ (8003b00 <_read_r+0x20>)
 8003ae4:	4604      	mov	r4, r0
 8003ae6:	4608      	mov	r0, r1
 8003ae8:	4611      	mov	r1, r2
 8003aea:	2200      	movs	r2, #0
 8003aec:	602a      	str	r2, [r5, #0]
 8003aee:	461a      	mov	r2, r3
 8003af0:	f7fd f871 	bl	8000bd6 <_read>
 8003af4:	1c43      	adds	r3, r0, #1
 8003af6:	d102      	bne.n	8003afe <_read_r+0x1e>
 8003af8:	682b      	ldr	r3, [r5, #0]
 8003afa:	b103      	cbz	r3, 8003afe <_read_r+0x1e>
 8003afc:	6023      	str	r3, [r4, #0]
 8003afe:	bd38      	pop	{r3, r4, r5, pc}
 8003b00:	20000278 	.word	0x20000278

08003b04 <_write_r>:
 8003b04:	b538      	push	{r3, r4, r5, lr}
 8003b06:	4d07      	ldr	r5, [pc, #28]	@ (8003b24 <_write_r+0x20>)
 8003b08:	4604      	mov	r4, r0
 8003b0a:	4608      	mov	r0, r1
 8003b0c:	4611      	mov	r1, r2
 8003b0e:	2200      	movs	r2, #0
 8003b10:	602a      	str	r2, [r5, #0]
 8003b12:	461a      	mov	r2, r3
 8003b14:	f7fd f87c 	bl	8000c10 <_write>
 8003b18:	1c43      	adds	r3, r0, #1
 8003b1a:	d102      	bne.n	8003b22 <_write_r+0x1e>
 8003b1c:	682b      	ldr	r3, [r5, #0]
 8003b1e:	b103      	cbz	r3, 8003b22 <_write_r+0x1e>
 8003b20:	6023      	str	r3, [r4, #0]
 8003b22:	bd38      	pop	{r3, r4, r5, pc}
 8003b24:	20000278 	.word	0x20000278

08003b28 <__errno>:
 8003b28:	4b01      	ldr	r3, [pc, #4]	@ (8003b30 <__errno+0x8>)
 8003b2a:	6818      	ldr	r0, [r3, #0]
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	20000018 	.word	0x20000018

08003b34 <__libc_init_array>:
 8003b34:	b570      	push	{r4, r5, r6, lr}
 8003b36:	4d0d      	ldr	r5, [pc, #52]	@ (8003b6c <__libc_init_array+0x38>)
 8003b38:	4c0d      	ldr	r4, [pc, #52]	@ (8003b70 <__libc_init_array+0x3c>)
 8003b3a:	1b64      	subs	r4, r4, r5
 8003b3c:	10a4      	asrs	r4, r4, #2
 8003b3e:	2600      	movs	r6, #0
 8003b40:	42a6      	cmp	r6, r4
 8003b42:	d109      	bne.n	8003b58 <__libc_init_array+0x24>
 8003b44:	4d0b      	ldr	r5, [pc, #44]	@ (8003b74 <__libc_init_array+0x40>)
 8003b46:	4c0c      	ldr	r4, [pc, #48]	@ (8003b78 <__libc_init_array+0x44>)
 8003b48:	f000 fe3a 	bl	80047c0 <_init>
 8003b4c:	1b64      	subs	r4, r4, r5
 8003b4e:	10a4      	asrs	r4, r4, #2
 8003b50:	2600      	movs	r6, #0
 8003b52:	42a6      	cmp	r6, r4
 8003b54:	d105      	bne.n	8003b62 <__libc_init_array+0x2e>
 8003b56:	bd70      	pop	{r4, r5, r6, pc}
 8003b58:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b5c:	4798      	blx	r3
 8003b5e:	3601      	adds	r6, #1
 8003b60:	e7ee      	b.n	8003b40 <__libc_init_array+0xc>
 8003b62:	f855 3b04 	ldr.w	r3, [r5], #4
 8003b66:	4798      	blx	r3
 8003b68:	3601      	adds	r6, #1
 8003b6a:	e7f2      	b.n	8003b52 <__libc_init_array+0x1e>
 8003b6c:	080048e0 	.word	0x080048e0
 8003b70:	080048e0 	.word	0x080048e0
 8003b74:	080048e0 	.word	0x080048e0
 8003b78:	080048e4 	.word	0x080048e4

08003b7c <__retarget_lock_init_recursive>:
 8003b7c:	4770      	bx	lr

08003b7e <__retarget_lock_acquire_recursive>:
 8003b7e:	4770      	bx	lr

08003b80 <__retarget_lock_release_recursive>:
 8003b80:	4770      	bx	lr
	...

08003b84 <__assert_func>:
 8003b84:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8003b86:	4614      	mov	r4, r2
 8003b88:	461a      	mov	r2, r3
 8003b8a:	4b09      	ldr	r3, [pc, #36]	@ (8003bb0 <__assert_func+0x2c>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4605      	mov	r5, r0
 8003b90:	68d8      	ldr	r0, [r3, #12]
 8003b92:	b954      	cbnz	r4, 8003baa <__assert_func+0x26>
 8003b94:	4b07      	ldr	r3, [pc, #28]	@ (8003bb4 <__assert_func+0x30>)
 8003b96:	461c      	mov	r4, r3
 8003b98:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8003b9c:	9100      	str	r1, [sp, #0]
 8003b9e:	462b      	mov	r3, r5
 8003ba0:	4905      	ldr	r1, [pc, #20]	@ (8003bb8 <__assert_func+0x34>)
 8003ba2:	f000 f9b9 	bl	8003f18 <fiprintf>
 8003ba6:	f000 f9d9 	bl	8003f5c <abort>
 8003baa:	4b04      	ldr	r3, [pc, #16]	@ (8003bbc <__assert_func+0x38>)
 8003bac:	e7f4      	b.n	8003b98 <__assert_func+0x14>
 8003bae:	bf00      	nop
 8003bb0:	20000018 	.word	0x20000018
 8003bb4:	080048a2 	.word	0x080048a2
 8003bb8:	08004874 	.word	0x08004874
 8003bbc:	08004867 	.word	0x08004867

08003bc0 <_free_r>:
 8003bc0:	b538      	push	{r3, r4, r5, lr}
 8003bc2:	4605      	mov	r5, r0
 8003bc4:	2900      	cmp	r1, #0
 8003bc6:	d041      	beq.n	8003c4c <_free_r+0x8c>
 8003bc8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003bcc:	1f0c      	subs	r4, r1, #4
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	bfb8      	it	lt
 8003bd2:	18e4      	addlt	r4, r4, r3
 8003bd4:	f000 f8e8 	bl	8003da8 <__malloc_lock>
 8003bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8003c50 <_free_r+0x90>)
 8003bda:	6813      	ldr	r3, [r2, #0]
 8003bdc:	b933      	cbnz	r3, 8003bec <_free_r+0x2c>
 8003bde:	6063      	str	r3, [r4, #4]
 8003be0:	6014      	str	r4, [r2, #0]
 8003be2:	4628      	mov	r0, r5
 8003be4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003be8:	f000 b8e4 	b.w	8003db4 <__malloc_unlock>
 8003bec:	42a3      	cmp	r3, r4
 8003bee:	d908      	bls.n	8003c02 <_free_r+0x42>
 8003bf0:	6820      	ldr	r0, [r4, #0]
 8003bf2:	1821      	adds	r1, r4, r0
 8003bf4:	428b      	cmp	r3, r1
 8003bf6:	bf01      	itttt	eq
 8003bf8:	6819      	ldreq	r1, [r3, #0]
 8003bfa:	685b      	ldreq	r3, [r3, #4]
 8003bfc:	1809      	addeq	r1, r1, r0
 8003bfe:	6021      	streq	r1, [r4, #0]
 8003c00:	e7ed      	b.n	8003bde <_free_r+0x1e>
 8003c02:	461a      	mov	r2, r3
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	b10b      	cbz	r3, 8003c0c <_free_r+0x4c>
 8003c08:	42a3      	cmp	r3, r4
 8003c0a:	d9fa      	bls.n	8003c02 <_free_r+0x42>
 8003c0c:	6811      	ldr	r1, [r2, #0]
 8003c0e:	1850      	adds	r0, r2, r1
 8003c10:	42a0      	cmp	r0, r4
 8003c12:	d10b      	bne.n	8003c2c <_free_r+0x6c>
 8003c14:	6820      	ldr	r0, [r4, #0]
 8003c16:	4401      	add	r1, r0
 8003c18:	1850      	adds	r0, r2, r1
 8003c1a:	4283      	cmp	r3, r0
 8003c1c:	6011      	str	r1, [r2, #0]
 8003c1e:	d1e0      	bne.n	8003be2 <_free_r+0x22>
 8003c20:	6818      	ldr	r0, [r3, #0]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	6053      	str	r3, [r2, #4]
 8003c26:	4408      	add	r0, r1
 8003c28:	6010      	str	r0, [r2, #0]
 8003c2a:	e7da      	b.n	8003be2 <_free_r+0x22>
 8003c2c:	d902      	bls.n	8003c34 <_free_r+0x74>
 8003c2e:	230c      	movs	r3, #12
 8003c30:	602b      	str	r3, [r5, #0]
 8003c32:	e7d6      	b.n	8003be2 <_free_r+0x22>
 8003c34:	6820      	ldr	r0, [r4, #0]
 8003c36:	1821      	adds	r1, r4, r0
 8003c38:	428b      	cmp	r3, r1
 8003c3a:	bf04      	itt	eq
 8003c3c:	6819      	ldreq	r1, [r3, #0]
 8003c3e:	685b      	ldreq	r3, [r3, #4]
 8003c40:	6063      	str	r3, [r4, #4]
 8003c42:	bf04      	itt	eq
 8003c44:	1809      	addeq	r1, r1, r0
 8003c46:	6021      	streq	r1, [r4, #0]
 8003c48:	6054      	str	r4, [r2, #4]
 8003c4a:	e7ca      	b.n	8003be2 <_free_r+0x22>
 8003c4c:	bd38      	pop	{r3, r4, r5, pc}
 8003c4e:	bf00      	nop
 8003c50:	20000284 	.word	0x20000284

08003c54 <malloc>:
 8003c54:	4b02      	ldr	r3, [pc, #8]	@ (8003c60 <malloc+0xc>)
 8003c56:	4601      	mov	r1, r0
 8003c58:	6818      	ldr	r0, [r3, #0]
 8003c5a:	f000 b825 	b.w	8003ca8 <_malloc_r>
 8003c5e:	bf00      	nop
 8003c60:	20000018 	.word	0x20000018

08003c64 <sbrk_aligned>:
 8003c64:	b570      	push	{r4, r5, r6, lr}
 8003c66:	4e0f      	ldr	r6, [pc, #60]	@ (8003ca4 <sbrk_aligned+0x40>)
 8003c68:	460c      	mov	r4, r1
 8003c6a:	6831      	ldr	r1, [r6, #0]
 8003c6c:	4605      	mov	r5, r0
 8003c6e:	b911      	cbnz	r1, 8003c76 <sbrk_aligned+0x12>
 8003c70:	f000 f964 	bl	8003f3c <_sbrk_r>
 8003c74:	6030      	str	r0, [r6, #0]
 8003c76:	4621      	mov	r1, r4
 8003c78:	4628      	mov	r0, r5
 8003c7a:	f000 f95f 	bl	8003f3c <_sbrk_r>
 8003c7e:	1c43      	adds	r3, r0, #1
 8003c80:	d103      	bne.n	8003c8a <sbrk_aligned+0x26>
 8003c82:	f04f 34ff 	mov.w	r4, #4294967295
 8003c86:	4620      	mov	r0, r4
 8003c88:	bd70      	pop	{r4, r5, r6, pc}
 8003c8a:	1cc4      	adds	r4, r0, #3
 8003c8c:	f024 0403 	bic.w	r4, r4, #3
 8003c90:	42a0      	cmp	r0, r4
 8003c92:	d0f8      	beq.n	8003c86 <sbrk_aligned+0x22>
 8003c94:	1a21      	subs	r1, r4, r0
 8003c96:	4628      	mov	r0, r5
 8003c98:	f000 f950 	bl	8003f3c <_sbrk_r>
 8003c9c:	3001      	adds	r0, #1
 8003c9e:	d1f2      	bne.n	8003c86 <sbrk_aligned+0x22>
 8003ca0:	e7ef      	b.n	8003c82 <sbrk_aligned+0x1e>
 8003ca2:	bf00      	nop
 8003ca4:	20000280 	.word	0x20000280

08003ca8 <_malloc_r>:
 8003ca8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003cac:	1ccd      	adds	r5, r1, #3
 8003cae:	f025 0503 	bic.w	r5, r5, #3
 8003cb2:	3508      	adds	r5, #8
 8003cb4:	2d0c      	cmp	r5, #12
 8003cb6:	bf38      	it	cc
 8003cb8:	250c      	movcc	r5, #12
 8003cba:	2d00      	cmp	r5, #0
 8003cbc:	4606      	mov	r6, r0
 8003cbe:	db01      	blt.n	8003cc4 <_malloc_r+0x1c>
 8003cc0:	42a9      	cmp	r1, r5
 8003cc2:	d904      	bls.n	8003cce <_malloc_r+0x26>
 8003cc4:	230c      	movs	r3, #12
 8003cc6:	6033      	str	r3, [r6, #0]
 8003cc8:	2000      	movs	r0, #0
 8003cca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003cce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003da4 <_malloc_r+0xfc>
 8003cd2:	f000 f869 	bl	8003da8 <__malloc_lock>
 8003cd6:	f8d8 3000 	ldr.w	r3, [r8]
 8003cda:	461c      	mov	r4, r3
 8003cdc:	bb44      	cbnz	r4, 8003d30 <_malloc_r+0x88>
 8003cde:	4629      	mov	r1, r5
 8003ce0:	4630      	mov	r0, r6
 8003ce2:	f7ff ffbf 	bl	8003c64 <sbrk_aligned>
 8003ce6:	1c43      	adds	r3, r0, #1
 8003ce8:	4604      	mov	r4, r0
 8003cea:	d158      	bne.n	8003d9e <_malloc_r+0xf6>
 8003cec:	f8d8 4000 	ldr.w	r4, [r8]
 8003cf0:	4627      	mov	r7, r4
 8003cf2:	2f00      	cmp	r7, #0
 8003cf4:	d143      	bne.n	8003d7e <_malloc_r+0xd6>
 8003cf6:	2c00      	cmp	r4, #0
 8003cf8:	d04b      	beq.n	8003d92 <_malloc_r+0xea>
 8003cfa:	6823      	ldr	r3, [r4, #0]
 8003cfc:	4639      	mov	r1, r7
 8003cfe:	4630      	mov	r0, r6
 8003d00:	eb04 0903 	add.w	r9, r4, r3
 8003d04:	f000 f91a 	bl	8003f3c <_sbrk_r>
 8003d08:	4581      	cmp	r9, r0
 8003d0a:	d142      	bne.n	8003d92 <_malloc_r+0xea>
 8003d0c:	6821      	ldr	r1, [r4, #0]
 8003d0e:	1a6d      	subs	r5, r5, r1
 8003d10:	4629      	mov	r1, r5
 8003d12:	4630      	mov	r0, r6
 8003d14:	f7ff ffa6 	bl	8003c64 <sbrk_aligned>
 8003d18:	3001      	adds	r0, #1
 8003d1a:	d03a      	beq.n	8003d92 <_malloc_r+0xea>
 8003d1c:	6823      	ldr	r3, [r4, #0]
 8003d1e:	442b      	add	r3, r5
 8003d20:	6023      	str	r3, [r4, #0]
 8003d22:	f8d8 3000 	ldr.w	r3, [r8]
 8003d26:	685a      	ldr	r2, [r3, #4]
 8003d28:	bb62      	cbnz	r2, 8003d84 <_malloc_r+0xdc>
 8003d2a:	f8c8 7000 	str.w	r7, [r8]
 8003d2e:	e00f      	b.n	8003d50 <_malloc_r+0xa8>
 8003d30:	6822      	ldr	r2, [r4, #0]
 8003d32:	1b52      	subs	r2, r2, r5
 8003d34:	d420      	bmi.n	8003d78 <_malloc_r+0xd0>
 8003d36:	2a0b      	cmp	r2, #11
 8003d38:	d917      	bls.n	8003d6a <_malloc_r+0xc2>
 8003d3a:	1961      	adds	r1, r4, r5
 8003d3c:	42a3      	cmp	r3, r4
 8003d3e:	6025      	str	r5, [r4, #0]
 8003d40:	bf18      	it	ne
 8003d42:	6059      	strne	r1, [r3, #4]
 8003d44:	6863      	ldr	r3, [r4, #4]
 8003d46:	bf08      	it	eq
 8003d48:	f8c8 1000 	streq.w	r1, [r8]
 8003d4c:	5162      	str	r2, [r4, r5]
 8003d4e:	604b      	str	r3, [r1, #4]
 8003d50:	4630      	mov	r0, r6
 8003d52:	f000 f82f 	bl	8003db4 <__malloc_unlock>
 8003d56:	f104 000b 	add.w	r0, r4, #11
 8003d5a:	1d23      	adds	r3, r4, #4
 8003d5c:	f020 0007 	bic.w	r0, r0, #7
 8003d60:	1ac2      	subs	r2, r0, r3
 8003d62:	bf1c      	itt	ne
 8003d64:	1a1b      	subne	r3, r3, r0
 8003d66:	50a3      	strne	r3, [r4, r2]
 8003d68:	e7af      	b.n	8003cca <_malloc_r+0x22>
 8003d6a:	6862      	ldr	r2, [r4, #4]
 8003d6c:	42a3      	cmp	r3, r4
 8003d6e:	bf0c      	ite	eq
 8003d70:	f8c8 2000 	streq.w	r2, [r8]
 8003d74:	605a      	strne	r2, [r3, #4]
 8003d76:	e7eb      	b.n	8003d50 <_malloc_r+0xa8>
 8003d78:	4623      	mov	r3, r4
 8003d7a:	6864      	ldr	r4, [r4, #4]
 8003d7c:	e7ae      	b.n	8003cdc <_malloc_r+0x34>
 8003d7e:	463c      	mov	r4, r7
 8003d80:	687f      	ldr	r7, [r7, #4]
 8003d82:	e7b6      	b.n	8003cf2 <_malloc_r+0x4a>
 8003d84:	461a      	mov	r2, r3
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	42a3      	cmp	r3, r4
 8003d8a:	d1fb      	bne.n	8003d84 <_malloc_r+0xdc>
 8003d8c:	2300      	movs	r3, #0
 8003d8e:	6053      	str	r3, [r2, #4]
 8003d90:	e7de      	b.n	8003d50 <_malloc_r+0xa8>
 8003d92:	230c      	movs	r3, #12
 8003d94:	6033      	str	r3, [r6, #0]
 8003d96:	4630      	mov	r0, r6
 8003d98:	f000 f80c 	bl	8003db4 <__malloc_unlock>
 8003d9c:	e794      	b.n	8003cc8 <_malloc_r+0x20>
 8003d9e:	6005      	str	r5, [r0, #0]
 8003da0:	e7d6      	b.n	8003d50 <_malloc_r+0xa8>
 8003da2:	bf00      	nop
 8003da4:	20000284 	.word	0x20000284

08003da8 <__malloc_lock>:
 8003da8:	4801      	ldr	r0, [pc, #4]	@ (8003db0 <__malloc_lock+0x8>)
 8003daa:	f7ff bee8 	b.w	8003b7e <__retarget_lock_acquire_recursive>
 8003dae:	bf00      	nop
 8003db0:	2000027c 	.word	0x2000027c

08003db4 <__malloc_unlock>:
 8003db4:	4801      	ldr	r0, [pc, #4]	@ (8003dbc <__malloc_unlock+0x8>)
 8003db6:	f7ff bee3 	b.w	8003b80 <__retarget_lock_release_recursive>
 8003dba:	bf00      	nop
 8003dbc:	2000027c 	.word	0x2000027c

08003dc0 <__sflush_r>:
 8003dc0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003dc4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dc8:	0716      	lsls	r6, r2, #28
 8003dca:	4605      	mov	r5, r0
 8003dcc:	460c      	mov	r4, r1
 8003dce:	d454      	bmi.n	8003e7a <__sflush_r+0xba>
 8003dd0:	684b      	ldr	r3, [r1, #4]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	dc02      	bgt.n	8003ddc <__sflush_r+0x1c>
 8003dd6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	dd48      	ble.n	8003e6e <__sflush_r+0xae>
 8003ddc:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003dde:	2e00      	cmp	r6, #0
 8003de0:	d045      	beq.n	8003e6e <__sflush_r+0xae>
 8003de2:	2300      	movs	r3, #0
 8003de4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003de8:	682f      	ldr	r7, [r5, #0]
 8003dea:	6a21      	ldr	r1, [r4, #32]
 8003dec:	602b      	str	r3, [r5, #0]
 8003dee:	d030      	beq.n	8003e52 <__sflush_r+0x92>
 8003df0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8003df2:	89a3      	ldrh	r3, [r4, #12]
 8003df4:	0759      	lsls	r1, r3, #29
 8003df6:	d505      	bpl.n	8003e04 <__sflush_r+0x44>
 8003df8:	6863      	ldr	r3, [r4, #4]
 8003dfa:	1ad2      	subs	r2, r2, r3
 8003dfc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003dfe:	b10b      	cbz	r3, 8003e04 <__sflush_r+0x44>
 8003e00:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8003e02:	1ad2      	subs	r2, r2, r3
 8003e04:	2300      	movs	r3, #0
 8003e06:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003e08:	6a21      	ldr	r1, [r4, #32]
 8003e0a:	4628      	mov	r0, r5
 8003e0c:	47b0      	blx	r6
 8003e0e:	1c43      	adds	r3, r0, #1
 8003e10:	89a3      	ldrh	r3, [r4, #12]
 8003e12:	d106      	bne.n	8003e22 <__sflush_r+0x62>
 8003e14:	6829      	ldr	r1, [r5, #0]
 8003e16:	291d      	cmp	r1, #29
 8003e18:	d82b      	bhi.n	8003e72 <__sflush_r+0xb2>
 8003e1a:	4a2a      	ldr	r2, [pc, #168]	@ (8003ec4 <__sflush_r+0x104>)
 8003e1c:	410a      	asrs	r2, r1
 8003e1e:	07d6      	lsls	r6, r2, #31
 8003e20:	d427      	bmi.n	8003e72 <__sflush_r+0xb2>
 8003e22:	2200      	movs	r2, #0
 8003e24:	6062      	str	r2, [r4, #4]
 8003e26:	04d9      	lsls	r1, r3, #19
 8003e28:	6922      	ldr	r2, [r4, #16]
 8003e2a:	6022      	str	r2, [r4, #0]
 8003e2c:	d504      	bpl.n	8003e38 <__sflush_r+0x78>
 8003e2e:	1c42      	adds	r2, r0, #1
 8003e30:	d101      	bne.n	8003e36 <__sflush_r+0x76>
 8003e32:	682b      	ldr	r3, [r5, #0]
 8003e34:	b903      	cbnz	r3, 8003e38 <__sflush_r+0x78>
 8003e36:	6560      	str	r0, [r4, #84]	@ 0x54
 8003e38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003e3a:	602f      	str	r7, [r5, #0]
 8003e3c:	b1b9      	cbz	r1, 8003e6e <__sflush_r+0xae>
 8003e3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003e42:	4299      	cmp	r1, r3
 8003e44:	d002      	beq.n	8003e4c <__sflush_r+0x8c>
 8003e46:	4628      	mov	r0, r5
 8003e48:	f7ff feba 	bl	8003bc0 <_free_r>
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	6363      	str	r3, [r4, #52]	@ 0x34
 8003e50:	e00d      	b.n	8003e6e <__sflush_r+0xae>
 8003e52:	2301      	movs	r3, #1
 8003e54:	4628      	mov	r0, r5
 8003e56:	47b0      	blx	r6
 8003e58:	4602      	mov	r2, r0
 8003e5a:	1c50      	adds	r0, r2, #1
 8003e5c:	d1c9      	bne.n	8003df2 <__sflush_r+0x32>
 8003e5e:	682b      	ldr	r3, [r5, #0]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d0c6      	beq.n	8003df2 <__sflush_r+0x32>
 8003e64:	2b1d      	cmp	r3, #29
 8003e66:	d001      	beq.n	8003e6c <__sflush_r+0xac>
 8003e68:	2b16      	cmp	r3, #22
 8003e6a:	d11e      	bne.n	8003eaa <__sflush_r+0xea>
 8003e6c:	602f      	str	r7, [r5, #0]
 8003e6e:	2000      	movs	r0, #0
 8003e70:	e022      	b.n	8003eb8 <__sflush_r+0xf8>
 8003e72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003e76:	b21b      	sxth	r3, r3
 8003e78:	e01b      	b.n	8003eb2 <__sflush_r+0xf2>
 8003e7a:	690f      	ldr	r7, [r1, #16]
 8003e7c:	2f00      	cmp	r7, #0
 8003e7e:	d0f6      	beq.n	8003e6e <__sflush_r+0xae>
 8003e80:	0793      	lsls	r3, r2, #30
 8003e82:	680e      	ldr	r6, [r1, #0]
 8003e84:	bf08      	it	eq
 8003e86:	694b      	ldreq	r3, [r1, #20]
 8003e88:	600f      	str	r7, [r1, #0]
 8003e8a:	bf18      	it	ne
 8003e8c:	2300      	movne	r3, #0
 8003e8e:	eba6 0807 	sub.w	r8, r6, r7
 8003e92:	608b      	str	r3, [r1, #8]
 8003e94:	f1b8 0f00 	cmp.w	r8, #0
 8003e98:	dde9      	ble.n	8003e6e <__sflush_r+0xae>
 8003e9a:	6a21      	ldr	r1, [r4, #32]
 8003e9c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003e9e:	4643      	mov	r3, r8
 8003ea0:	463a      	mov	r2, r7
 8003ea2:	4628      	mov	r0, r5
 8003ea4:	47b0      	blx	r6
 8003ea6:	2800      	cmp	r0, #0
 8003ea8:	dc08      	bgt.n	8003ebc <__sflush_r+0xfc>
 8003eaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003eae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003eb2:	81a3      	strh	r3, [r4, #12]
 8003eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8003eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ebc:	4407      	add	r7, r0
 8003ebe:	eba8 0800 	sub.w	r8, r8, r0
 8003ec2:	e7e7      	b.n	8003e94 <__sflush_r+0xd4>
 8003ec4:	dfbffffe 	.word	0xdfbffffe

08003ec8 <_fflush_r>:
 8003ec8:	b538      	push	{r3, r4, r5, lr}
 8003eca:	690b      	ldr	r3, [r1, #16]
 8003ecc:	4605      	mov	r5, r0
 8003ece:	460c      	mov	r4, r1
 8003ed0:	b913      	cbnz	r3, 8003ed8 <_fflush_r+0x10>
 8003ed2:	2500      	movs	r5, #0
 8003ed4:	4628      	mov	r0, r5
 8003ed6:	bd38      	pop	{r3, r4, r5, pc}
 8003ed8:	b118      	cbz	r0, 8003ee2 <_fflush_r+0x1a>
 8003eda:	6a03      	ldr	r3, [r0, #32]
 8003edc:	b90b      	cbnz	r3, 8003ee2 <_fflush_r+0x1a>
 8003ede:	f7ff fd5b 	bl	8003998 <__sinit>
 8003ee2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d0f3      	beq.n	8003ed2 <_fflush_r+0xa>
 8003eea:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003eec:	07d0      	lsls	r0, r2, #31
 8003eee:	d404      	bmi.n	8003efa <_fflush_r+0x32>
 8003ef0:	0599      	lsls	r1, r3, #22
 8003ef2:	d402      	bmi.n	8003efa <_fflush_r+0x32>
 8003ef4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003ef6:	f7ff fe42 	bl	8003b7e <__retarget_lock_acquire_recursive>
 8003efa:	4628      	mov	r0, r5
 8003efc:	4621      	mov	r1, r4
 8003efe:	f7ff ff5f 	bl	8003dc0 <__sflush_r>
 8003f02:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003f04:	07da      	lsls	r2, r3, #31
 8003f06:	4605      	mov	r5, r0
 8003f08:	d4e4      	bmi.n	8003ed4 <_fflush_r+0xc>
 8003f0a:	89a3      	ldrh	r3, [r4, #12]
 8003f0c:	059b      	lsls	r3, r3, #22
 8003f0e:	d4e1      	bmi.n	8003ed4 <_fflush_r+0xc>
 8003f10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003f12:	f7ff fe35 	bl	8003b80 <__retarget_lock_release_recursive>
 8003f16:	e7dd      	b.n	8003ed4 <_fflush_r+0xc>

08003f18 <fiprintf>:
 8003f18:	b40e      	push	{r1, r2, r3}
 8003f1a:	b503      	push	{r0, r1, lr}
 8003f1c:	4601      	mov	r1, r0
 8003f1e:	ab03      	add	r3, sp, #12
 8003f20:	4805      	ldr	r0, [pc, #20]	@ (8003f38 <fiprintf+0x20>)
 8003f22:	f853 2b04 	ldr.w	r2, [r3], #4
 8003f26:	6800      	ldr	r0, [r0, #0]
 8003f28:	9301      	str	r3, [sp, #4]
 8003f2a:	f000 f847 	bl	8003fbc <_vfiprintf_r>
 8003f2e:	b002      	add	sp, #8
 8003f30:	f85d eb04 	ldr.w	lr, [sp], #4
 8003f34:	b003      	add	sp, #12
 8003f36:	4770      	bx	lr
 8003f38:	20000018 	.word	0x20000018

08003f3c <_sbrk_r>:
 8003f3c:	b538      	push	{r3, r4, r5, lr}
 8003f3e:	4d06      	ldr	r5, [pc, #24]	@ (8003f58 <_sbrk_r+0x1c>)
 8003f40:	2300      	movs	r3, #0
 8003f42:	4604      	mov	r4, r0
 8003f44:	4608      	mov	r0, r1
 8003f46:	602b      	str	r3, [r5, #0]
 8003f48:	f7fc feb2 	bl	8000cb0 <_sbrk>
 8003f4c:	1c43      	adds	r3, r0, #1
 8003f4e:	d102      	bne.n	8003f56 <_sbrk_r+0x1a>
 8003f50:	682b      	ldr	r3, [r5, #0]
 8003f52:	b103      	cbz	r3, 8003f56 <_sbrk_r+0x1a>
 8003f54:	6023      	str	r3, [r4, #0]
 8003f56:	bd38      	pop	{r3, r4, r5, pc}
 8003f58:	20000278 	.word	0x20000278

08003f5c <abort>:
 8003f5c:	b508      	push	{r3, lr}
 8003f5e:	2006      	movs	r0, #6
 8003f60:	f000 fb8e 	bl	8004680 <raise>
 8003f64:	2001      	movs	r0, #1
 8003f66:	f7fc fe2b 	bl	8000bc0 <_exit>

08003f6a <__sfputc_r>:
 8003f6a:	6893      	ldr	r3, [r2, #8]
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	b410      	push	{r4}
 8003f72:	6093      	str	r3, [r2, #8]
 8003f74:	da08      	bge.n	8003f88 <__sfputc_r+0x1e>
 8003f76:	6994      	ldr	r4, [r2, #24]
 8003f78:	42a3      	cmp	r3, r4
 8003f7a:	db01      	blt.n	8003f80 <__sfputc_r+0x16>
 8003f7c:	290a      	cmp	r1, #10
 8003f7e:	d103      	bne.n	8003f88 <__sfputc_r+0x1e>
 8003f80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f84:	f000 bac0 	b.w	8004508 <__swbuf_r>
 8003f88:	6813      	ldr	r3, [r2, #0]
 8003f8a:	1c58      	adds	r0, r3, #1
 8003f8c:	6010      	str	r0, [r2, #0]
 8003f8e:	7019      	strb	r1, [r3, #0]
 8003f90:	4608      	mov	r0, r1
 8003f92:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <__sfputs_r>:
 8003f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f9a:	4606      	mov	r6, r0
 8003f9c:	460f      	mov	r7, r1
 8003f9e:	4614      	mov	r4, r2
 8003fa0:	18d5      	adds	r5, r2, r3
 8003fa2:	42ac      	cmp	r4, r5
 8003fa4:	d101      	bne.n	8003faa <__sfputs_r+0x12>
 8003fa6:	2000      	movs	r0, #0
 8003fa8:	e007      	b.n	8003fba <__sfputs_r+0x22>
 8003faa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003fae:	463a      	mov	r2, r7
 8003fb0:	4630      	mov	r0, r6
 8003fb2:	f7ff ffda 	bl	8003f6a <__sfputc_r>
 8003fb6:	1c43      	adds	r3, r0, #1
 8003fb8:	d1f3      	bne.n	8003fa2 <__sfputs_r+0xa>
 8003fba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003fbc <_vfiprintf_r>:
 8003fbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fc0:	460d      	mov	r5, r1
 8003fc2:	b09d      	sub	sp, #116	@ 0x74
 8003fc4:	4614      	mov	r4, r2
 8003fc6:	4698      	mov	r8, r3
 8003fc8:	4606      	mov	r6, r0
 8003fca:	b118      	cbz	r0, 8003fd4 <_vfiprintf_r+0x18>
 8003fcc:	6a03      	ldr	r3, [r0, #32]
 8003fce:	b90b      	cbnz	r3, 8003fd4 <_vfiprintf_r+0x18>
 8003fd0:	f7ff fce2 	bl	8003998 <__sinit>
 8003fd4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003fd6:	07d9      	lsls	r1, r3, #31
 8003fd8:	d405      	bmi.n	8003fe6 <_vfiprintf_r+0x2a>
 8003fda:	89ab      	ldrh	r3, [r5, #12]
 8003fdc:	059a      	lsls	r2, r3, #22
 8003fde:	d402      	bmi.n	8003fe6 <_vfiprintf_r+0x2a>
 8003fe0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003fe2:	f7ff fdcc 	bl	8003b7e <__retarget_lock_acquire_recursive>
 8003fe6:	89ab      	ldrh	r3, [r5, #12]
 8003fe8:	071b      	lsls	r3, r3, #28
 8003fea:	d501      	bpl.n	8003ff0 <_vfiprintf_r+0x34>
 8003fec:	692b      	ldr	r3, [r5, #16]
 8003fee:	b99b      	cbnz	r3, 8004018 <_vfiprintf_r+0x5c>
 8003ff0:	4629      	mov	r1, r5
 8003ff2:	4630      	mov	r0, r6
 8003ff4:	f000 fac6 	bl	8004584 <__swsetup_r>
 8003ff8:	b170      	cbz	r0, 8004018 <_vfiprintf_r+0x5c>
 8003ffa:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ffc:	07dc      	lsls	r4, r3, #31
 8003ffe:	d504      	bpl.n	800400a <_vfiprintf_r+0x4e>
 8004000:	f04f 30ff 	mov.w	r0, #4294967295
 8004004:	b01d      	add	sp, #116	@ 0x74
 8004006:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800400a:	89ab      	ldrh	r3, [r5, #12]
 800400c:	0598      	lsls	r0, r3, #22
 800400e:	d4f7      	bmi.n	8004000 <_vfiprintf_r+0x44>
 8004010:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004012:	f7ff fdb5 	bl	8003b80 <__retarget_lock_release_recursive>
 8004016:	e7f3      	b.n	8004000 <_vfiprintf_r+0x44>
 8004018:	2300      	movs	r3, #0
 800401a:	9309      	str	r3, [sp, #36]	@ 0x24
 800401c:	2320      	movs	r3, #32
 800401e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004022:	f8cd 800c 	str.w	r8, [sp, #12]
 8004026:	2330      	movs	r3, #48	@ 0x30
 8004028:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80041d8 <_vfiprintf_r+0x21c>
 800402c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004030:	f04f 0901 	mov.w	r9, #1
 8004034:	4623      	mov	r3, r4
 8004036:	469a      	mov	sl, r3
 8004038:	f813 2b01 	ldrb.w	r2, [r3], #1
 800403c:	b10a      	cbz	r2, 8004042 <_vfiprintf_r+0x86>
 800403e:	2a25      	cmp	r2, #37	@ 0x25
 8004040:	d1f9      	bne.n	8004036 <_vfiprintf_r+0x7a>
 8004042:	ebba 0b04 	subs.w	fp, sl, r4
 8004046:	d00b      	beq.n	8004060 <_vfiprintf_r+0xa4>
 8004048:	465b      	mov	r3, fp
 800404a:	4622      	mov	r2, r4
 800404c:	4629      	mov	r1, r5
 800404e:	4630      	mov	r0, r6
 8004050:	f7ff ffa2 	bl	8003f98 <__sfputs_r>
 8004054:	3001      	adds	r0, #1
 8004056:	f000 80a7 	beq.w	80041a8 <_vfiprintf_r+0x1ec>
 800405a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800405c:	445a      	add	r2, fp
 800405e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004060:	f89a 3000 	ldrb.w	r3, [sl]
 8004064:	2b00      	cmp	r3, #0
 8004066:	f000 809f 	beq.w	80041a8 <_vfiprintf_r+0x1ec>
 800406a:	2300      	movs	r3, #0
 800406c:	f04f 32ff 	mov.w	r2, #4294967295
 8004070:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004074:	f10a 0a01 	add.w	sl, sl, #1
 8004078:	9304      	str	r3, [sp, #16]
 800407a:	9307      	str	r3, [sp, #28]
 800407c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004080:	931a      	str	r3, [sp, #104]	@ 0x68
 8004082:	4654      	mov	r4, sl
 8004084:	2205      	movs	r2, #5
 8004086:	f814 1b01 	ldrb.w	r1, [r4], #1
 800408a:	4853      	ldr	r0, [pc, #332]	@ (80041d8 <_vfiprintf_r+0x21c>)
 800408c:	f7fc f8a0 	bl	80001d0 <memchr>
 8004090:	9a04      	ldr	r2, [sp, #16]
 8004092:	b9d8      	cbnz	r0, 80040cc <_vfiprintf_r+0x110>
 8004094:	06d1      	lsls	r1, r2, #27
 8004096:	bf44      	itt	mi
 8004098:	2320      	movmi	r3, #32
 800409a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800409e:	0713      	lsls	r3, r2, #28
 80040a0:	bf44      	itt	mi
 80040a2:	232b      	movmi	r3, #43	@ 0x2b
 80040a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80040a8:	f89a 3000 	ldrb.w	r3, [sl]
 80040ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80040ae:	d015      	beq.n	80040dc <_vfiprintf_r+0x120>
 80040b0:	9a07      	ldr	r2, [sp, #28]
 80040b2:	4654      	mov	r4, sl
 80040b4:	2000      	movs	r0, #0
 80040b6:	f04f 0c0a 	mov.w	ip, #10
 80040ba:	4621      	mov	r1, r4
 80040bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80040c0:	3b30      	subs	r3, #48	@ 0x30
 80040c2:	2b09      	cmp	r3, #9
 80040c4:	d94b      	bls.n	800415e <_vfiprintf_r+0x1a2>
 80040c6:	b1b0      	cbz	r0, 80040f6 <_vfiprintf_r+0x13a>
 80040c8:	9207      	str	r2, [sp, #28]
 80040ca:	e014      	b.n	80040f6 <_vfiprintf_r+0x13a>
 80040cc:	eba0 0308 	sub.w	r3, r0, r8
 80040d0:	fa09 f303 	lsl.w	r3, r9, r3
 80040d4:	4313      	orrs	r3, r2
 80040d6:	9304      	str	r3, [sp, #16]
 80040d8:	46a2      	mov	sl, r4
 80040da:	e7d2      	b.n	8004082 <_vfiprintf_r+0xc6>
 80040dc:	9b03      	ldr	r3, [sp, #12]
 80040de:	1d19      	adds	r1, r3, #4
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	9103      	str	r1, [sp, #12]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	bfbb      	ittet	lt
 80040e8:	425b      	neglt	r3, r3
 80040ea:	f042 0202 	orrlt.w	r2, r2, #2
 80040ee:	9307      	strge	r3, [sp, #28]
 80040f0:	9307      	strlt	r3, [sp, #28]
 80040f2:	bfb8      	it	lt
 80040f4:	9204      	strlt	r2, [sp, #16]
 80040f6:	7823      	ldrb	r3, [r4, #0]
 80040f8:	2b2e      	cmp	r3, #46	@ 0x2e
 80040fa:	d10a      	bne.n	8004112 <_vfiprintf_r+0x156>
 80040fc:	7863      	ldrb	r3, [r4, #1]
 80040fe:	2b2a      	cmp	r3, #42	@ 0x2a
 8004100:	d132      	bne.n	8004168 <_vfiprintf_r+0x1ac>
 8004102:	9b03      	ldr	r3, [sp, #12]
 8004104:	1d1a      	adds	r2, r3, #4
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	9203      	str	r2, [sp, #12]
 800410a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800410e:	3402      	adds	r4, #2
 8004110:	9305      	str	r3, [sp, #20]
 8004112:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80041e8 <_vfiprintf_r+0x22c>
 8004116:	7821      	ldrb	r1, [r4, #0]
 8004118:	2203      	movs	r2, #3
 800411a:	4650      	mov	r0, sl
 800411c:	f7fc f858 	bl	80001d0 <memchr>
 8004120:	b138      	cbz	r0, 8004132 <_vfiprintf_r+0x176>
 8004122:	9b04      	ldr	r3, [sp, #16]
 8004124:	eba0 000a 	sub.w	r0, r0, sl
 8004128:	2240      	movs	r2, #64	@ 0x40
 800412a:	4082      	lsls	r2, r0
 800412c:	4313      	orrs	r3, r2
 800412e:	3401      	adds	r4, #1
 8004130:	9304      	str	r3, [sp, #16]
 8004132:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004136:	4829      	ldr	r0, [pc, #164]	@ (80041dc <_vfiprintf_r+0x220>)
 8004138:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800413c:	2206      	movs	r2, #6
 800413e:	f7fc f847 	bl	80001d0 <memchr>
 8004142:	2800      	cmp	r0, #0
 8004144:	d03f      	beq.n	80041c6 <_vfiprintf_r+0x20a>
 8004146:	4b26      	ldr	r3, [pc, #152]	@ (80041e0 <_vfiprintf_r+0x224>)
 8004148:	bb1b      	cbnz	r3, 8004192 <_vfiprintf_r+0x1d6>
 800414a:	9b03      	ldr	r3, [sp, #12]
 800414c:	3307      	adds	r3, #7
 800414e:	f023 0307 	bic.w	r3, r3, #7
 8004152:	3308      	adds	r3, #8
 8004154:	9303      	str	r3, [sp, #12]
 8004156:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004158:	443b      	add	r3, r7
 800415a:	9309      	str	r3, [sp, #36]	@ 0x24
 800415c:	e76a      	b.n	8004034 <_vfiprintf_r+0x78>
 800415e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004162:	460c      	mov	r4, r1
 8004164:	2001      	movs	r0, #1
 8004166:	e7a8      	b.n	80040ba <_vfiprintf_r+0xfe>
 8004168:	2300      	movs	r3, #0
 800416a:	3401      	adds	r4, #1
 800416c:	9305      	str	r3, [sp, #20]
 800416e:	4619      	mov	r1, r3
 8004170:	f04f 0c0a 	mov.w	ip, #10
 8004174:	4620      	mov	r0, r4
 8004176:	f810 2b01 	ldrb.w	r2, [r0], #1
 800417a:	3a30      	subs	r2, #48	@ 0x30
 800417c:	2a09      	cmp	r2, #9
 800417e:	d903      	bls.n	8004188 <_vfiprintf_r+0x1cc>
 8004180:	2b00      	cmp	r3, #0
 8004182:	d0c6      	beq.n	8004112 <_vfiprintf_r+0x156>
 8004184:	9105      	str	r1, [sp, #20]
 8004186:	e7c4      	b.n	8004112 <_vfiprintf_r+0x156>
 8004188:	fb0c 2101 	mla	r1, ip, r1, r2
 800418c:	4604      	mov	r4, r0
 800418e:	2301      	movs	r3, #1
 8004190:	e7f0      	b.n	8004174 <_vfiprintf_r+0x1b8>
 8004192:	ab03      	add	r3, sp, #12
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	462a      	mov	r2, r5
 8004198:	4b12      	ldr	r3, [pc, #72]	@ (80041e4 <_vfiprintf_r+0x228>)
 800419a:	a904      	add	r1, sp, #16
 800419c:	4630      	mov	r0, r6
 800419e:	f3af 8000 	nop.w
 80041a2:	4607      	mov	r7, r0
 80041a4:	1c78      	adds	r0, r7, #1
 80041a6:	d1d6      	bne.n	8004156 <_vfiprintf_r+0x19a>
 80041a8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80041aa:	07d9      	lsls	r1, r3, #31
 80041ac:	d405      	bmi.n	80041ba <_vfiprintf_r+0x1fe>
 80041ae:	89ab      	ldrh	r3, [r5, #12]
 80041b0:	059a      	lsls	r2, r3, #22
 80041b2:	d402      	bmi.n	80041ba <_vfiprintf_r+0x1fe>
 80041b4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80041b6:	f7ff fce3 	bl	8003b80 <__retarget_lock_release_recursive>
 80041ba:	89ab      	ldrh	r3, [r5, #12]
 80041bc:	065b      	lsls	r3, r3, #25
 80041be:	f53f af1f 	bmi.w	8004000 <_vfiprintf_r+0x44>
 80041c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80041c4:	e71e      	b.n	8004004 <_vfiprintf_r+0x48>
 80041c6:	ab03      	add	r3, sp, #12
 80041c8:	9300      	str	r3, [sp, #0]
 80041ca:	462a      	mov	r2, r5
 80041cc:	4b05      	ldr	r3, [pc, #20]	@ (80041e4 <_vfiprintf_r+0x228>)
 80041ce:	a904      	add	r1, sp, #16
 80041d0:	4630      	mov	r0, r6
 80041d2:	f000 f879 	bl	80042c8 <_printf_i>
 80041d6:	e7e4      	b.n	80041a2 <_vfiprintf_r+0x1e6>
 80041d8:	080048a3 	.word	0x080048a3
 80041dc:	080048ad 	.word	0x080048ad
 80041e0:	00000000 	.word	0x00000000
 80041e4:	08003f99 	.word	0x08003f99
 80041e8:	080048a9 	.word	0x080048a9

080041ec <_printf_common>:
 80041ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041f0:	4616      	mov	r6, r2
 80041f2:	4698      	mov	r8, r3
 80041f4:	688a      	ldr	r2, [r1, #8]
 80041f6:	690b      	ldr	r3, [r1, #16]
 80041f8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80041fc:	4293      	cmp	r3, r2
 80041fe:	bfb8      	it	lt
 8004200:	4613      	movlt	r3, r2
 8004202:	6033      	str	r3, [r6, #0]
 8004204:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004208:	4607      	mov	r7, r0
 800420a:	460c      	mov	r4, r1
 800420c:	b10a      	cbz	r2, 8004212 <_printf_common+0x26>
 800420e:	3301      	adds	r3, #1
 8004210:	6033      	str	r3, [r6, #0]
 8004212:	6823      	ldr	r3, [r4, #0]
 8004214:	0699      	lsls	r1, r3, #26
 8004216:	bf42      	ittt	mi
 8004218:	6833      	ldrmi	r3, [r6, #0]
 800421a:	3302      	addmi	r3, #2
 800421c:	6033      	strmi	r3, [r6, #0]
 800421e:	6825      	ldr	r5, [r4, #0]
 8004220:	f015 0506 	ands.w	r5, r5, #6
 8004224:	d106      	bne.n	8004234 <_printf_common+0x48>
 8004226:	f104 0a19 	add.w	sl, r4, #25
 800422a:	68e3      	ldr	r3, [r4, #12]
 800422c:	6832      	ldr	r2, [r6, #0]
 800422e:	1a9b      	subs	r3, r3, r2
 8004230:	42ab      	cmp	r3, r5
 8004232:	dc26      	bgt.n	8004282 <_printf_common+0x96>
 8004234:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004238:	6822      	ldr	r2, [r4, #0]
 800423a:	3b00      	subs	r3, #0
 800423c:	bf18      	it	ne
 800423e:	2301      	movne	r3, #1
 8004240:	0692      	lsls	r2, r2, #26
 8004242:	d42b      	bmi.n	800429c <_printf_common+0xb0>
 8004244:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004248:	4641      	mov	r1, r8
 800424a:	4638      	mov	r0, r7
 800424c:	47c8      	blx	r9
 800424e:	3001      	adds	r0, #1
 8004250:	d01e      	beq.n	8004290 <_printf_common+0xa4>
 8004252:	6823      	ldr	r3, [r4, #0]
 8004254:	6922      	ldr	r2, [r4, #16]
 8004256:	f003 0306 	and.w	r3, r3, #6
 800425a:	2b04      	cmp	r3, #4
 800425c:	bf02      	ittt	eq
 800425e:	68e5      	ldreq	r5, [r4, #12]
 8004260:	6833      	ldreq	r3, [r6, #0]
 8004262:	1aed      	subeq	r5, r5, r3
 8004264:	68a3      	ldr	r3, [r4, #8]
 8004266:	bf0c      	ite	eq
 8004268:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800426c:	2500      	movne	r5, #0
 800426e:	4293      	cmp	r3, r2
 8004270:	bfc4      	itt	gt
 8004272:	1a9b      	subgt	r3, r3, r2
 8004274:	18ed      	addgt	r5, r5, r3
 8004276:	2600      	movs	r6, #0
 8004278:	341a      	adds	r4, #26
 800427a:	42b5      	cmp	r5, r6
 800427c:	d11a      	bne.n	80042b4 <_printf_common+0xc8>
 800427e:	2000      	movs	r0, #0
 8004280:	e008      	b.n	8004294 <_printf_common+0xa8>
 8004282:	2301      	movs	r3, #1
 8004284:	4652      	mov	r2, sl
 8004286:	4641      	mov	r1, r8
 8004288:	4638      	mov	r0, r7
 800428a:	47c8      	blx	r9
 800428c:	3001      	adds	r0, #1
 800428e:	d103      	bne.n	8004298 <_printf_common+0xac>
 8004290:	f04f 30ff 	mov.w	r0, #4294967295
 8004294:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004298:	3501      	adds	r5, #1
 800429a:	e7c6      	b.n	800422a <_printf_common+0x3e>
 800429c:	18e1      	adds	r1, r4, r3
 800429e:	1c5a      	adds	r2, r3, #1
 80042a0:	2030      	movs	r0, #48	@ 0x30
 80042a2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80042a6:	4422      	add	r2, r4
 80042a8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80042ac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80042b0:	3302      	adds	r3, #2
 80042b2:	e7c7      	b.n	8004244 <_printf_common+0x58>
 80042b4:	2301      	movs	r3, #1
 80042b6:	4622      	mov	r2, r4
 80042b8:	4641      	mov	r1, r8
 80042ba:	4638      	mov	r0, r7
 80042bc:	47c8      	blx	r9
 80042be:	3001      	adds	r0, #1
 80042c0:	d0e6      	beq.n	8004290 <_printf_common+0xa4>
 80042c2:	3601      	adds	r6, #1
 80042c4:	e7d9      	b.n	800427a <_printf_common+0x8e>
	...

080042c8 <_printf_i>:
 80042c8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80042cc:	7e0f      	ldrb	r7, [r1, #24]
 80042ce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80042d0:	2f78      	cmp	r7, #120	@ 0x78
 80042d2:	4691      	mov	r9, r2
 80042d4:	4680      	mov	r8, r0
 80042d6:	460c      	mov	r4, r1
 80042d8:	469a      	mov	sl, r3
 80042da:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80042de:	d807      	bhi.n	80042f0 <_printf_i+0x28>
 80042e0:	2f62      	cmp	r7, #98	@ 0x62
 80042e2:	d80a      	bhi.n	80042fa <_printf_i+0x32>
 80042e4:	2f00      	cmp	r7, #0
 80042e6:	f000 80d2 	beq.w	800448e <_printf_i+0x1c6>
 80042ea:	2f58      	cmp	r7, #88	@ 0x58
 80042ec:	f000 80b9 	beq.w	8004462 <_printf_i+0x19a>
 80042f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80042f4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80042f8:	e03a      	b.n	8004370 <_printf_i+0xa8>
 80042fa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80042fe:	2b15      	cmp	r3, #21
 8004300:	d8f6      	bhi.n	80042f0 <_printf_i+0x28>
 8004302:	a101      	add	r1, pc, #4	@ (adr r1, 8004308 <_printf_i+0x40>)
 8004304:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004308:	08004361 	.word	0x08004361
 800430c:	08004375 	.word	0x08004375
 8004310:	080042f1 	.word	0x080042f1
 8004314:	080042f1 	.word	0x080042f1
 8004318:	080042f1 	.word	0x080042f1
 800431c:	080042f1 	.word	0x080042f1
 8004320:	08004375 	.word	0x08004375
 8004324:	080042f1 	.word	0x080042f1
 8004328:	080042f1 	.word	0x080042f1
 800432c:	080042f1 	.word	0x080042f1
 8004330:	080042f1 	.word	0x080042f1
 8004334:	08004475 	.word	0x08004475
 8004338:	0800439f 	.word	0x0800439f
 800433c:	0800442f 	.word	0x0800442f
 8004340:	080042f1 	.word	0x080042f1
 8004344:	080042f1 	.word	0x080042f1
 8004348:	08004497 	.word	0x08004497
 800434c:	080042f1 	.word	0x080042f1
 8004350:	0800439f 	.word	0x0800439f
 8004354:	080042f1 	.word	0x080042f1
 8004358:	080042f1 	.word	0x080042f1
 800435c:	08004437 	.word	0x08004437
 8004360:	6833      	ldr	r3, [r6, #0]
 8004362:	1d1a      	adds	r2, r3, #4
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	6032      	str	r2, [r6, #0]
 8004368:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800436c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004370:	2301      	movs	r3, #1
 8004372:	e09d      	b.n	80044b0 <_printf_i+0x1e8>
 8004374:	6833      	ldr	r3, [r6, #0]
 8004376:	6820      	ldr	r0, [r4, #0]
 8004378:	1d19      	adds	r1, r3, #4
 800437a:	6031      	str	r1, [r6, #0]
 800437c:	0606      	lsls	r6, r0, #24
 800437e:	d501      	bpl.n	8004384 <_printf_i+0xbc>
 8004380:	681d      	ldr	r5, [r3, #0]
 8004382:	e003      	b.n	800438c <_printf_i+0xc4>
 8004384:	0645      	lsls	r5, r0, #25
 8004386:	d5fb      	bpl.n	8004380 <_printf_i+0xb8>
 8004388:	f9b3 5000 	ldrsh.w	r5, [r3]
 800438c:	2d00      	cmp	r5, #0
 800438e:	da03      	bge.n	8004398 <_printf_i+0xd0>
 8004390:	232d      	movs	r3, #45	@ 0x2d
 8004392:	426d      	negs	r5, r5
 8004394:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004398:	4859      	ldr	r0, [pc, #356]	@ (8004500 <_printf_i+0x238>)
 800439a:	230a      	movs	r3, #10
 800439c:	e011      	b.n	80043c2 <_printf_i+0xfa>
 800439e:	6821      	ldr	r1, [r4, #0]
 80043a0:	6833      	ldr	r3, [r6, #0]
 80043a2:	0608      	lsls	r0, r1, #24
 80043a4:	f853 5b04 	ldr.w	r5, [r3], #4
 80043a8:	d402      	bmi.n	80043b0 <_printf_i+0xe8>
 80043aa:	0649      	lsls	r1, r1, #25
 80043ac:	bf48      	it	mi
 80043ae:	b2ad      	uxthmi	r5, r5
 80043b0:	2f6f      	cmp	r7, #111	@ 0x6f
 80043b2:	4853      	ldr	r0, [pc, #332]	@ (8004500 <_printf_i+0x238>)
 80043b4:	6033      	str	r3, [r6, #0]
 80043b6:	bf14      	ite	ne
 80043b8:	230a      	movne	r3, #10
 80043ba:	2308      	moveq	r3, #8
 80043bc:	2100      	movs	r1, #0
 80043be:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80043c2:	6866      	ldr	r6, [r4, #4]
 80043c4:	60a6      	str	r6, [r4, #8]
 80043c6:	2e00      	cmp	r6, #0
 80043c8:	bfa2      	ittt	ge
 80043ca:	6821      	ldrge	r1, [r4, #0]
 80043cc:	f021 0104 	bicge.w	r1, r1, #4
 80043d0:	6021      	strge	r1, [r4, #0]
 80043d2:	b90d      	cbnz	r5, 80043d8 <_printf_i+0x110>
 80043d4:	2e00      	cmp	r6, #0
 80043d6:	d04b      	beq.n	8004470 <_printf_i+0x1a8>
 80043d8:	4616      	mov	r6, r2
 80043da:	fbb5 f1f3 	udiv	r1, r5, r3
 80043de:	fb03 5711 	mls	r7, r3, r1, r5
 80043e2:	5dc7      	ldrb	r7, [r0, r7]
 80043e4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80043e8:	462f      	mov	r7, r5
 80043ea:	42bb      	cmp	r3, r7
 80043ec:	460d      	mov	r5, r1
 80043ee:	d9f4      	bls.n	80043da <_printf_i+0x112>
 80043f0:	2b08      	cmp	r3, #8
 80043f2:	d10b      	bne.n	800440c <_printf_i+0x144>
 80043f4:	6823      	ldr	r3, [r4, #0]
 80043f6:	07df      	lsls	r7, r3, #31
 80043f8:	d508      	bpl.n	800440c <_printf_i+0x144>
 80043fa:	6923      	ldr	r3, [r4, #16]
 80043fc:	6861      	ldr	r1, [r4, #4]
 80043fe:	4299      	cmp	r1, r3
 8004400:	bfde      	ittt	le
 8004402:	2330      	movle	r3, #48	@ 0x30
 8004404:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004408:	f106 36ff 	addle.w	r6, r6, #4294967295
 800440c:	1b92      	subs	r2, r2, r6
 800440e:	6122      	str	r2, [r4, #16]
 8004410:	f8cd a000 	str.w	sl, [sp]
 8004414:	464b      	mov	r3, r9
 8004416:	aa03      	add	r2, sp, #12
 8004418:	4621      	mov	r1, r4
 800441a:	4640      	mov	r0, r8
 800441c:	f7ff fee6 	bl	80041ec <_printf_common>
 8004420:	3001      	adds	r0, #1
 8004422:	d14a      	bne.n	80044ba <_printf_i+0x1f2>
 8004424:	f04f 30ff 	mov.w	r0, #4294967295
 8004428:	b004      	add	sp, #16
 800442a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800442e:	6823      	ldr	r3, [r4, #0]
 8004430:	f043 0320 	orr.w	r3, r3, #32
 8004434:	6023      	str	r3, [r4, #0]
 8004436:	4833      	ldr	r0, [pc, #204]	@ (8004504 <_printf_i+0x23c>)
 8004438:	2778      	movs	r7, #120	@ 0x78
 800443a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800443e:	6823      	ldr	r3, [r4, #0]
 8004440:	6831      	ldr	r1, [r6, #0]
 8004442:	061f      	lsls	r7, r3, #24
 8004444:	f851 5b04 	ldr.w	r5, [r1], #4
 8004448:	d402      	bmi.n	8004450 <_printf_i+0x188>
 800444a:	065f      	lsls	r7, r3, #25
 800444c:	bf48      	it	mi
 800444e:	b2ad      	uxthmi	r5, r5
 8004450:	6031      	str	r1, [r6, #0]
 8004452:	07d9      	lsls	r1, r3, #31
 8004454:	bf44      	itt	mi
 8004456:	f043 0320 	orrmi.w	r3, r3, #32
 800445a:	6023      	strmi	r3, [r4, #0]
 800445c:	b11d      	cbz	r5, 8004466 <_printf_i+0x19e>
 800445e:	2310      	movs	r3, #16
 8004460:	e7ac      	b.n	80043bc <_printf_i+0xf4>
 8004462:	4827      	ldr	r0, [pc, #156]	@ (8004500 <_printf_i+0x238>)
 8004464:	e7e9      	b.n	800443a <_printf_i+0x172>
 8004466:	6823      	ldr	r3, [r4, #0]
 8004468:	f023 0320 	bic.w	r3, r3, #32
 800446c:	6023      	str	r3, [r4, #0]
 800446e:	e7f6      	b.n	800445e <_printf_i+0x196>
 8004470:	4616      	mov	r6, r2
 8004472:	e7bd      	b.n	80043f0 <_printf_i+0x128>
 8004474:	6833      	ldr	r3, [r6, #0]
 8004476:	6825      	ldr	r5, [r4, #0]
 8004478:	6961      	ldr	r1, [r4, #20]
 800447a:	1d18      	adds	r0, r3, #4
 800447c:	6030      	str	r0, [r6, #0]
 800447e:	062e      	lsls	r6, r5, #24
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	d501      	bpl.n	8004488 <_printf_i+0x1c0>
 8004484:	6019      	str	r1, [r3, #0]
 8004486:	e002      	b.n	800448e <_printf_i+0x1c6>
 8004488:	0668      	lsls	r0, r5, #25
 800448a:	d5fb      	bpl.n	8004484 <_printf_i+0x1bc>
 800448c:	8019      	strh	r1, [r3, #0]
 800448e:	2300      	movs	r3, #0
 8004490:	6123      	str	r3, [r4, #16]
 8004492:	4616      	mov	r6, r2
 8004494:	e7bc      	b.n	8004410 <_printf_i+0x148>
 8004496:	6833      	ldr	r3, [r6, #0]
 8004498:	1d1a      	adds	r2, r3, #4
 800449a:	6032      	str	r2, [r6, #0]
 800449c:	681e      	ldr	r6, [r3, #0]
 800449e:	6862      	ldr	r2, [r4, #4]
 80044a0:	2100      	movs	r1, #0
 80044a2:	4630      	mov	r0, r6
 80044a4:	f7fb fe94 	bl	80001d0 <memchr>
 80044a8:	b108      	cbz	r0, 80044ae <_printf_i+0x1e6>
 80044aa:	1b80      	subs	r0, r0, r6
 80044ac:	6060      	str	r0, [r4, #4]
 80044ae:	6863      	ldr	r3, [r4, #4]
 80044b0:	6123      	str	r3, [r4, #16]
 80044b2:	2300      	movs	r3, #0
 80044b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80044b8:	e7aa      	b.n	8004410 <_printf_i+0x148>
 80044ba:	6923      	ldr	r3, [r4, #16]
 80044bc:	4632      	mov	r2, r6
 80044be:	4649      	mov	r1, r9
 80044c0:	4640      	mov	r0, r8
 80044c2:	47d0      	blx	sl
 80044c4:	3001      	adds	r0, #1
 80044c6:	d0ad      	beq.n	8004424 <_printf_i+0x15c>
 80044c8:	6823      	ldr	r3, [r4, #0]
 80044ca:	079b      	lsls	r3, r3, #30
 80044cc:	d413      	bmi.n	80044f6 <_printf_i+0x22e>
 80044ce:	68e0      	ldr	r0, [r4, #12]
 80044d0:	9b03      	ldr	r3, [sp, #12]
 80044d2:	4298      	cmp	r0, r3
 80044d4:	bfb8      	it	lt
 80044d6:	4618      	movlt	r0, r3
 80044d8:	e7a6      	b.n	8004428 <_printf_i+0x160>
 80044da:	2301      	movs	r3, #1
 80044dc:	4632      	mov	r2, r6
 80044de:	4649      	mov	r1, r9
 80044e0:	4640      	mov	r0, r8
 80044e2:	47d0      	blx	sl
 80044e4:	3001      	adds	r0, #1
 80044e6:	d09d      	beq.n	8004424 <_printf_i+0x15c>
 80044e8:	3501      	adds	r5, #1
 80044ea:	68e3      	ldr	r3, [r4, #12]
 80044ec:	9903      	ldr	r1, [sp, #12]
 80044ee:	1a5b      	subs	r3, r3, r1
 80044f0:	42ab      	cmp	r3, r5
 80044f2:	dcf2      	bgt.n	80044da <_printf_i+0x212>
 80044f4:	e7eb      	b.n	80044ce <_printf_i+0x206>
 80044f6:	2500      	movs	r5, #0
 80044f8:	f104 0619 	add.w	r6, r4, #25
 80044fc:	e7f5      	b.n	80044ea <_printf_i+0x222>
 80044fe:	bf00      	nop
 8004500:	080048b4 	.word	0x080048b4
 8004504:	080048c5 	.word	0x080048c5

08004508 <__swbuf_r>:
 8004508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800450a:	460e      	mov	r6, r1
 800450c:	4614      	mov	r4, r2
 800450e:	4605      	mov	r5, r0
 8004510:	b118      	cbz	r0, 800451a <__swbuf_r+0x12>
 8004512:	6a03      	ldr	r3, [r0, #32]
 8004514:	b90b      	cbnz	r3, 800451a <__swbuf_r+0x12>
 8004516:	f7ff fa3f 	bl	8003998 <__sinit>
 800451a:	69a3      	ldr	r3, [r4, #24]
 800451c:	60a3      	str	r3, [r4, #8]
 800451e:	89a3      	ldrh	r3, [r4, #12]
 8004520:	071a      	lsls	r2, r3, #28
 8004522:	d501      	bpl.n	8004528 <__swbuf_r+0x20>
 8004524:	6923      	ldr	r3, [r4, #16]
 8004526:	b943      	cbnz	r3, 800453a <__swbuf_r+0x32>
 8004528:	4621      	mov	r1, r4
 800452a:	4628      	mov	r0, r5
 800452c:	f000 f82a 	bl	8004584 <__swsetup_r>
 8004530:	b118      	cbz	r0, 800453a <__swbuf_r+0x32>
 8004532:	f04f 37ff 	mov.w	r7, #4294967295
 8004536:	4638      	mov	r0, r7
 8004538:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800453a:	6823      	ldr	r3, [r4, #0]
 800453c:	6922      	ldr	r2, [r4, #16]
 800453e:	1a98      	subs	r0, r3, r2
 8004540:	6963      	ldr	r3, [r4, #20]
 8004542:	b2f6      	uxtb	r6, r6
 8004544:	4283      	cmp	r3, r0
 8004546:	4637      	mov	r7, r6
 8004548:	dc05      	bgt.n	8004556 <__swbuf_r+0x4e>
 800454a:	4621      	mov	r1, r4
 800454c:	4628      	mov	r0, r5
 800454e:	f7ff fcbb 	bl	8003ec8 <_fflush_r>
 8004552:	2800      	cmp	r0, #0
 8004554:	d1ed      	bne.n	8004532 <__swbuf_r+0x2a>
 8004556:	68a3      	ldr	r3, [r4, #8]
 8004558:	3b01      	subs	r3, #1
 800455a:	60a3      	str	r3, [r4, #8]
 800455c:	6823      	ldr	r3, [r4, #0]
 800455e:	1c5a      	adds	r2, r3, #1
 8004560:	6022      	str	r2, [r4, #0]
 8004562:	701e      	strb	r6, [r3, #0]
 8004564:	6962      	ldr	r2, [r4, #20]
 8004566:	1c43      	adds	r3, r0, #1
 8004568:	429a      	cmp	r2, r3
 800456a:	d004      	beq.n	8004576 <__swbuf_r+0x6e>
 800456c:	89a3      	ldrh	r3, [r4, #12]
 800456e:	07db      	lsls	r3, r3, #31
 8004570:	d5e1      	bpl.n	8004536 <__swbuf_r+0x2e>
 8004572:	2e0a      	cmp	r6, #10
 8004574:	d1df      	bne.n	8004536 <__swbuf_r+0x2e>
 8004576:	4621      	mov	r1, r4
 8004578:	4628      	mov	r0, r5
 800457a:	f7ff fca5 	bl	8003ec8 <_fflush_r>
 800457e:	2800      	cmp	r0, #0
 8004580:	d0d9      	beq.n	8004536 <__swbuf_r+0x2e>
 8004582:	e7d6      	b.n	8004532 <__swbuf_r+0x2a>

08004584 <__swsetup_r>:
 8004584:	b538      	push	{r3, r4, r5, lr}
 8004586:	4b29      	ldr	r3, [pc, #164]	@ (800462c <__swsetup_r+0xa8>)
 8004588:	4605      	mov	r5, r0
 800458a:	6818      	ldr	r0, [r3, #0]
 800458c:	460c      	mov	r4, r1
 800458e:	b118      	cbz	r0, 8004598 <__swsetup_r+0x14>
 8004590:	6a03      	ldr	r3, [r0, #32]
 8004592:	b90b      	cbnz	r3, 8004598 <__swsetup_r+0x14>
 8004594:	f7ff fa00 	bl	8003998 <__sinit>
 8004598:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800459c:	0719      	lsls	r1, r3, #28
 800459e:	d422      	bmi.n	80045e6 <__swsetup_r+0x62>
 80045a0:	06da      	lsls	r2, r3, #27
 80045a2:	d407      	bmi.n	80045b4 <__swsetup_r+0x30>
 80045a4:	2209      	movs	r2, #9
 80045a6:	602a      	str	r2, [r5, #0]
 80045a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80045ac:	81a3      	strh	r3, [r4, #12]
 80045ae:	f04f 30ff 	mov.w	r0, #4294967295
 80045b2:	e033      	b.n	800461c <__swsetup_r+0x98>
 80045b4:	0758      	lsls	r0, r3, #29
 80045b6:	d512      	bpl.n	80045de <__swsetup_r+0x5a>
 80045b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80045ba:	b141      	cbz	r1, 80045ce <__swsetup_r+0x4a>
 80045bc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80045c0:	4299      	cmp	r1, r3
 80045c2:	d002      	beq.n	80045ca <__swsetup_r+0x46>
 80045c4:	4628      	mov	r0, r5
 80045c6:	f7ff fafb 	bl	8003bc0 <_free_r>
 80045ca:	2300      	movs	r3, #0
 80045cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80045ce:	89a3      	ldrh	r3, [r4, #12]
 80045d0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80045d4:	81a3      	strh	r3, [r4, #12]
 80045d6:	2300      	movs	r3, #0
 80045d8:	6063      	str	r3, [r4, #4]
 80045da:	6923      	ldr	r3, [r4, #16]
 80045dc:	6023      	str	r3, [r4, #0]
 80045de:	89a3      	ldrh	r3, [r4, #12]
 80045e0:	f043 0308 	orr.w	r3, r3, #8
 80045e4:	81a3      	strh	r3, [r4, #12]
 80045e6:	6923      	ldr	r3, [r4, #16]
 80045e8:	b94b      	cbnz	r3, 80045fe <__swsetup_r+0x7a>
 80045ea:	89a3      	ldrh	r3, [r4, #12]
 80045ec:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80045f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045f4:	d003      	beq.n	80045fe <__swsetup_r+0x7a>
 80045f6:	4621      	mov	r1, r4
 80045f8:	4628      	mov	r0, r5
 80045fa:	f000 f883 	bl	8004704 <__smakebuf_r>
 80045fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004602:	f013 0201 	ands.w	r2, r3, #1
 8004606:	d00a      	beq.n	800461e <__swsetup_r+0x9a>
 8004608:	2200      	movs	r2, #0
 800460a:	60a2      	str	r2, [r4, #8]
 800460c:	6962      	ldr	r2, [r4, #20]
 800460e:	4252      	negs	r2, r2
 8004610:	61a2      	str	r2, [r4, #24]
 8004612:	6922      	ldr	r2, [r4, #16]
 8004614:	b942      	cbnz	r2, 8004628 <__swsetup_r+0xa4>
 8004616:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800461a:	d1c5      	bne.n	80045a8 <__swsetup_r+0x24>
 800461c:	bd38      	pop	{r3, r4, r5, pc}
 800461e:	0799      	lsls	r1, r3, #30
 8004620:	bf58      	it	pl
 8004622:	6962      	ldrpl	r2, [r4, #20]
 8004624:	60a2      	str	r2, [r4, #8]
 8004626:	e7f4      	b.n	8004612 <__swsetup_r+0x8e>
 8004628:	2000      	movs	r0, #0
 800462a:	e7f7      	b.n	800461c <__swsetup_r+0x98>
 800462c:	20000018 	.word	0x20000018

08004630 <_raise_r>:
 8004630:	291f      	cmp	r1, #31
 8004632:	b538      	push	{r3, r4, r5, lr}
 8004634:	4605      	mov	r5, r0
 8004636:	460c      	mov	r4, r1
 8004638:	d904      	bls.n	8004644 <_raise_r+0x14>
 800463a:	2316      	movs	r3, #22
 800463c:	6003      	str	r3, [r0, #0]
 800463e:	f04f 30ff 	mov.w	r0, #4294967295
 8004642:	bd38      	pop	{r3, r4, r5, pc}
 8004644:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004646:	b112      	cbz	r2, 800464e <_raise_r+0x1e>
 8004648:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800464c:	b94b      	cbnz	r3, 8004662 <_raise_r+0x32>
 800464e:	4628      	mov	r0, r5
 8004650:	f000 f830 	bl	80046b4 <_getpid_r>
 8004654:	4622      	mov	r2, r4
 8004656:	4601      	mov	r1, r0
 8004658:	4628      	mov	r0, r5
 800465a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800465e:	f000 b817 	b.w	8004690 <_kill_r>
 8004662:	2b01      	cmp	r3, #1
 8004664:	d00a      	beq.n	800467c <_raise_r+0x4c>
 8004666:	1c59      	adds	r1, r3, #1
 8004668:	d103      	bne.n	8004672 <_raise_r+0x42>
 800466a:	2316      	movs	r3, #22
 800466c:	6003      	str	r3, [r0, #0]
 800466e:	2001      	movs	r0, #1
 8004670:	e7e7      	b.n	8004642 <_raise_r+0x12>
 8004672:	2100      	movs	r1, #0
 8004674:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004678:	4620      	mov	r0, r4
 800467a:	4798      	blx	r3
 800467c:	2000      	movs	r0, #0
 800467e:	e7e0      	b.n	8004642 <_raise_r+0x12>

08004680 <raise>:
 8004680:	4b02      	ldr	r3, [pc, #8]	@ (800468c <raise+0xc>)
 8004682:	4601      	mov	r1, r0
 8004684:	6818      	ldr	r0, [r3, #0]
 8004686:	f7ff bfd3 	b.w	8004630 <_raise_r>
 800468a:	bf00      	nop
 800468c:	20000018 	.word	0x20000018

08004690 <_kill_r>:
 8004690:	b538      	push	{r3, r4, r5, lr}
 8004692:	4d07      	ldr	r5, [pc, #28]	@ (80046b0 <_kill_r+0x20>)
 8004694:	2300      	movs	r3, #0
 8004696:	4604      	mov	r4, r0
 8004698:	4608      	mov	r0, r1
 800469a:	4611      	mov	r1, r2
 800469c:	602b      	str	r3, [r5, #0]
 800469e:	f7fc fa7f 	bl	8000ba0 <_kill>
 80046a2:	1c43      	adds	r3, r0, #1
 80046a4:	d102      	bne.n	80046ac <_kill_r+0x1c>
 80046a6:	682b      	ldr	r3, [r5, #0]
 80046a8:	b103      	cbz	r3, 80046ac <_kill_r+0x1c>
 80046aa:	6023      	str	r3, [r4, #0]
 80046ac:	bd38      	pop	{r3, r4, r5, pc}
 80046ae:	bf00      	nop
 80046b0:	20000278 	.word	0x20000278

080046b4 <_getpid_r>:
 80046b4:	f7fc ba6c 	b.w	8000b90 <_getpid>

080046b8 <__swhatbuf_r>:
 80046b8:	b570      	push	{r4, r5, r6, lr}
 80046ba:	460c      	mov	r4, r1
 80046bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046c0:	2900      	cmp	r1, #0
 80046c2:	b096      	sub	sp, #88	@ 0x58
 80046c4:	4615      	mov	r5, r2
 80046c6:	461e      	mov	r6, r3
 80046c8:	da0d      	bge.n	80046e6 <__swhatbuf_r+0x2e>
 80046ca:	89a3      	ldrh	r3, [r4, #12]
 80046cc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80046d0:	f04f 0100 	mov.w	r1, #0
 80046d4:	bf14      	ite	ne
 80046d6:	2340      	movne	r3, #64	@ 0x40
 80046d8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80046dc:	2000      	movs	r0, #0
 80046de:	6031      	str	r1, [r6, #0]
 80046e0:	602b      	str	r3, [r5, #0]
 80046e2:	b016      	add	sp, #88	@ 0x58
 80046e4:	bd70      	pop	{r4, r5, r6, pc}
 80046e6:	466a      	mov	r2, sp
 80046e8:	f000 f848 	bl	800477c <_fstat_r>
 80046ec:	2800      	cmp	r0, #0
 80046ee:	dbec      	blt.n	80046ca <__swhatbuf_r+0x12>
 80046f0:	9901      	ldr	r1, [sp, #4]
 80046f2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80046f6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80046fa:	4259      	negs	r1, r3
 80046fc:	4159      	adcs	r1, r3
 80046fe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004702:	e7eb      	b.n	80046dc <__swhatbuf_r+0x24>

08004704 <__smakebuf_r>:
 8004704:	898b      	ldrh	r3, [r1, #12]
 8004706:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004708:	079d      	lsls	r5, r3, #30
 800470a:	4606      	mov	r6, r0
 800470c:	460c      	mov	r4, r1
 800470e:	d507      	bpl.n	8004720 <__smakebuf_r+0x1c>
 8004710:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004714:	6023      	str	r3, [r4, #0]
 8004716:	6123      	str	r3, [r4, #16]
 8004718:	2301      	movs	r3, #1
 800471a:	6163      	str	r3, [r4, #20]
 800471c:	b003      	add	sp, #12
 800471e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004720:	ab01      	add	r3, sp, #4
 8004722:	466a      	mov	r2, sp
 8004724:	f7ff ffc8 	bl	80046b8 <__swhatbuf_r>
 8004728:	9f00      	ldr	r7, [sp, #0]
 800472a:	4605      	mov	r5, r0
 800472c:	4639      	mov	r1, r7
 800472e:	4630      	mov	r0, r6
 8004730:	f7ff faba 	bl	8003ca8 <_malloc_r>
 8004734:	b948      	cbnz	r0, 800474a <__smakebuf_r+0x46>
 8004736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800473a:	059a      	lsls	r2, r3, #22
 800473c:	d4ee      	bmi.n	800471c <__smakebuf_r+0x18>
 800473e:	f023 0303 	bic.w	r3, r3, #3
 8004742:	f043 0302 	orr.w	r3, r3, #2
 8004746:	81a3      	strh	r3, [r4, #12]
 8004748:	e7e2      	b.n	8004710 <__smakebuf_r+0xc>
 800474a:	89a3      	ldrh	r3, [r4, #12]
 800474c:	6020      	str	r0, [r4, #0]
 800474e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004752:	81a3      	strh	r3, [r4, #12]
 8004754:	9b01      	ldr	r3, [sp, #4]
 8004756:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800475a:	b15b      	cbz	r3, 8004774 <__smakebuf_r+0x70>
 800475c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004760:	4630      	mov	r0, r6
 8004762:	f000 f81d 	bl	80047a0 <_isatty_r>
 8004766:	b128      	cbz	r0, 8004774 <__smakebuf_r+0x70>
 8004768:	89a3      	ldrh	r3, [r4, #12]
 800476a:	f023 0303 	bic.w	r3, r3, #3
 800476e:	f043 0301 	orr.w	r3, r3, #1
 8004772:	81a3      	strh	r3, [r4, #12]
 8004774:	89a3      	ldrh	r3, [r4, #12]
 8004776:	431d      	orrs	r5, r3
 8004778:	81a5      	strh	r5, [r4, #12]
 800477a:	e7cf      	b.n	800471c <__smakebuf_r+0x18>

0800477c <_fstat_r>:
 800477c:	b538      	push	{r3, r4, r5, lr}
 800477e:	4d07      	ldr	r5, [pc, #28]	@ (800479c <_fstat_r+0x20>)
 8004780:	2300      	movs	r3, #0
 8004782:	4604      	mov	r4, r0
 8004784:	4608      	mov	r0, r1
 8004786:	4611      	mov	r1, r2
 8004788:	602b      	str	r3, [r5, #0]
 800478a:	f7fc fa69 	bl	8000c60 <_fstat>
 800478e:	1c43      	adds	r3, r0, #1
 8004790:	d102      	bne.n	8004798 <_fstat_r+0x1c>
 8004792:	682b      	ldr	r3, [r5, #0]
 8004794:	b103      	cbz	r3, 8004798 <_fstat_r+0x1c>
 8004796:	6023      	str	r3, [r4, #0]
 8004798:	bd38      	pop	{r3, r4, r5, pc}
 800479a:	bf00      	nop
 800479c:	20000278 	.word	0x20000278

080047a0 <_isatty_r>:
 80047a0:	b538      	push	{r3, r4, r5, lr}
 80047a2:	4d06      	ldr	r5, [pc, #24]	@ (80047bc <_isatty_r+0x1c>)
 80047a4:	2300      	movs	r3, #0
 80047a6:	4604      	mov	r4, r0
 80047a8:	4608      	mov	r0, r1
 80047aa:	602b      	str	r3, [r5, #0]
 80047ac:	f7fc fa68 	bl	8000c80 <_isatty>
 80047b0:	1c43      	adds	r3, r0, #1
 80047b2:	d102      	bne.n	80047ba <_isatty_r+0x1a>
 80047b4:	682b      	ldr	r3, [r5, #0]
 80047b6:	b103      	cbz	r3, 80047ba <_isatty_r+0x1a>
 80047b8:	6023      	str	r3, [r4, #0]
 80047ba:	bd38      	pop	{r3, r4, r5, pc}
 80047bc:	20000278 	.word	0x20000278

080047c0 <_init>:
 80047c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047c2:	bf00      	nop
 80047c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047c6:	bc08      	pop	{r3}
 80047c8:	469e      	mov	lr, r3
 80047ca:	4770      	bx	lr

080047cc <_fini>:
 80047cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80047ce:	bf00      	nop
 80047d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80047d2:	bc08      	pop	{r3}
 80047d4:	469e      	mov	lr, r3
 80047d6:	4770      	bx	lr
