Info: Starting: Create testbench Platform Designer system
Info: C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk.ipx
Info: qsys-generate C:\quartus_embebidos\alarm_4_10\alarm_clk.qsys --testbench=STANDARD --output-directory=C:\quartus_embebidos\alarm_4_10 --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading alarm_4_10/alarm_clk.qsys
Progress: Reading input file
Progress: Adding ALARM [altera_avalon_pio 18.1]
Progress: Parameterizing module ALARM
Progress: Adding BTN_DOWN [altera_avalon_pio 18.1]
Progress: Parameterizing module BTN_DOWN
Progress: Adding BTN_SET [altera_avalon_pio 18.1]
Progress: Parameterizing module BTN_SET
Progress: Adding BTN_UP [altera_avalon_pio 18.1]
Progress: Parameterizing module BTN_UP
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding H0 [altera_avalon_pio 18.1]
Progress: Parameterizing module H0
Progress: Adding H1 [altera_avalon_pio 18.1]
Progress: Parameterizing module H1
Progress: Adding M0 [altera_avalon_pio 18.1]
Progress: Parameterizing module M0
Progress: Adding M1 [altera_avalon_pio 18.1]
Progress: Parameterizing module M1
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding S0 [altera_avalon_pio 18.1]
Progress: Parameterizing module S0
Progress: Adding S1 [altera_avalon_pio 18.1]
Progress: Parameterizing module S1
Progress: Adding SWC_ALARM [altera_avalon_pio 18.1]
Progress: Parameterizing module SWC_ALARM
Progress: Adding SWC_SEL [altera_avalon_pio 18.1]
Progress: Parameterizing module SWC_SEL
Progress: Adding TIMER [altera_avalon_timer 18.1]
Progress: Parameterizing module TIMER
Progress: Adding UART [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: alarm_clk.BTN_DOWN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.BTN_SET: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.BTN_UP: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.SWC_ALARM: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.SWC_SEL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (2) searching C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx (ipx file)
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx: Loading now from components.ipx
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\quartus_embebidos\alarm_4_10\alarm_clk\testbench\alarm_clk.ipx
Progress: Loading alarm_4_10/alarm_clk.qsys
Info: C:/quartus_embebidos/alarm_4_10/* matched 4 files in 0.05 seconds
Info: C:/quartus_embebidos/alarm_4_10/ip/**/* matched 0 files in 0.00 seconds
Info: C:/quartus_embebidos/alarm_4_10/*/* matched 16 files in 0.00 seconds
Info: C:\quartus_embebidos\alarm_4_10\alarm_clk\testbench\alarm_clk.ipx described 0 plugins, 3 paths, in 0.07 seconds
Info: C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/* matched 4 files in 0.07 seconds
Info: C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/*/* matched 0 files in 0.00 seconds
Info: C:/Users/juan navarro/.altera.quartus/ip/18.1/**/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_PROJECTDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx
Info: C:\intelfpga_lite\18.1\ip\altera\altera_components.ipx described 2035 plugins, 0 paths, in 0.42 seconds
Info: C:/intelfpga_lite/18.1/ip/**/* matched 139 files in 0.56 seconds
Info: C:/intelfpga_lite/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\builtin.ipx described 83 plugins, 0 paths, in 0.01 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/**/* matched 8 files in 0.01 seconds
Info: Reading index C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx
Info: C:\intelfpga_lite\18.1\quartus\common\librarian\factories\index.ipx described 151 plugins, 0 paths, in 0.02 seconds
Info: C:/intelfpga_lite/18.1/quartus/common/librarian/factories/**/* matched 4 files in 0.02 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: C:\intelfpga_lite\18.1\quartus\sopc_builder\bin\root_components.ipx described 0 plugins, 13 paths, in 0.70 seconds
Info: C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/root_components.ipx matched 1 files in 0.70 seconds
Progress: 
Progress: 
Progress: 
Info: Running script C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: alarm_clk
Info: TB_Gen: System design is: alarm_clk
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property alarm EXPORT_OF
Info: get_instance_property ALARM CLASS_NAME
Info: get_instance_assignment ALARM testbench.partner.map.external_connection
Info: get_interface_property btn_down EXPORT_OF
Info: get_instance_property BTN_DOWN CLASS_NAME
Info: get_instance_assignment BTN_DOWN testbench.partner.map.external_connection
Info: get_interface_property btn_set EXPORT_OF
Info: get_instance_property BTN_SET CLASS_NAME
Info: get_instance_assignment BTN_SET testbench.partner.map.external_connection
Info: get_interface_property btn_up EXPORT_OF
Info: get_instance_property BTN_UP CLASS_NAME
Info: get_instance_assignment BTN_UP testbench.partner.map.external_connection
Info: get_interface_property clk EXPORT_OF
Info: get_instance_property CLK CLASS_NAME
Info: get_instance_assignment CLK testbench.partner.map.clk_in
Info: get_interface_property display_h0 EXPORT_OF
Info: get_instance_property H0 CLASS_NAME
Info: get_instance_assignment H0 testbench.partner.map.external_connection
Info: get_interface_property display_h1 EXPORT_OF
Info: get_instance_property H1 CLASS_NAME
Info: get_instance_assignment H1 testbench.partner.map.external_connection
Info: get_interface_property display_m0 EXPORT_OF
Info: get_instance_property M0 CLASS_NAME
Info: get_instance_assignment M0 testbench.partner.map.external_connection
Info: get_interface_property display_m1 EXPORT_OF
Info: get_instance_property M1 CLASS_NAME
Info: get_instance_assignment M1 testbench.partner.map.external_connection
Info: get_interface_property display_s0 EXPORT_OF
Info: get_instance_property S0 CLASS_NAME
Info: get_instance_assignment S0 testbench.partner.map.external_connection
Info: get_interface_property display_s1 EXPORT_OF
Info: get_instance_property S1 CLASS_NAME
Info: get_instance_assignment S1 testbench.partner.map.external_connection
Info: get_interface_property reset EXPORT_OF
Info: get_instance_property CLK CLASS_NAME
Info: get_instance_assignment CLK testbench.partner.map.clk_in_reset
Info: get_interface_property swc_activate EXPORT_OF
Info: get_instance_property SWC_ALARM CLASS_NAME
Info: get_instance_assignment SWC_ALARM testbench.partner.map.external_connection
Info: get_interface_property swc_sel EXPORT_OF
Info: get_instance_property SWC_SEL CLASS_NAME
Info: get_instance_assignment SWC_SEL testbench.partner.map.external_connection
Info: send_message Info TB_Gen: Creating testbench system : alarm_clk_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : alarm_clk_tb with all standard BFMs
Info: create_system alarm_clk_tb
Info: add_instance alarm_clk_inst alarm_clk 
Info: set_use_testbench_naming_pattern true alarm_clk
Info: get_instance_interfaces alarm_clk_inst
Info: get_instance_interface_property alarm_clk_inst alarm CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst btn_down CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst btn_set CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst btn_up CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst clk CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst display_h0 CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst display_h1 CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst display_m0 CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst display_m1 CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst display_s0 CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst display_s1 CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst reset CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst swc_activate CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst swc_sel CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: clk
Info: TB_Gen: clock_sink found: clk
Info: get_instance_interface_property alarm_clk_inst clk CLASS_NAME
Info: add_instance alarm_clk_inst_clk_bfm altera_avalon_clock_source 
Info: get_instance_property alarm_clk_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_parameter_value alarm_clk_inst clk clockRate
Info: set_instance_parameter_value alarm_clk_inst_clk_bfm CLOCK_RATE 50000000.0
Info: set_instance_parameter_value alarm_clk_inst_clk_bfm CLOCK_UNIT 1
Info: get_instance_property alarm_clk_inst_clk_bfm CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst clk CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_clk_bfm
Info: get_instance_interface_property alarm_clk_inst_clk_bfm clk CLASS_NAME
Info: add_connection alarm_clk_inst_clk_bfm.clk alarm_clk_inst.clk
Info: get_instance_interface_property alarm_clk_inst reset CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: reset
Info: TB_Gen: reset_sink found: reset
Info: get_instance_interface_property alarm_clk_inst reset CLASS_NAME
Info: add_instance alarm_clk_inst_reset_bfm altera_avalon_reset_source 
Info: get_instance_property alarm_clk_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_ports alarm_clk_inst reset
Info: get_instance_interface_port_property alarm_clk_inst reset reset_reset_n ROLE
Info: get_instance_interface_port_property alarm_clk_inst reset reset_reset_n ROLE
Info: set_instance_parameter_value alarm_clk_inst_reset_bfm ASSERT_HIGH_RESET 0
Info: set_instance_parameter_value alarm_clk_inst_reset_bfm INITIAL_RESET_CYCLES 50
Info: get_instance_property alarm_clk_inst_reset_bfm CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_reset_bfm
Info: get_instance_interface_property alarm_clk_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst_reset_bfm reset CLASS_NAME
Info: get_instance_property alarm_clk_inst_reset_bfm CLASS_NAME
Info: get_instance_interface_parameter_value alarm_clk_inst reset associatedClock
Info: get_instance_interfaces alarm_clk_inst_clk_bfm
Info: get_instance_interface_property alarm_clk_inst_clk_bfm clk CLASS_NAME
Info: send_message Warning TB_Gen: alarm_clk_inst_reset_bfm is not associated to any clock; connecting alarm_clk_inst_reset_bfm to 'alarm_clk_inst_clk_bfm.clk'
Warning: TB_Gen: alarm_clk_inst_reset_bfm is not associated to any clock; connecting alarm_clk_inst_reset_bfm to 'alarm_clk_inst_clk_bfm.clk'
Info: add_connection alarm_clk_inst_clk_bfm.clk alarm_clk_inst_reset_bfm.clk
Info: get_instance_interface_property alarm_clk_inst reset CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_reset_bfm
Info: get_instance_interface_property alarm_clk_inst_reset_bfm clk CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst_reset_bfm reset CLASS_NAME
Info: add_connection alarm_clk_inst_reset_bfm.reset alarm_clk_inst.reset
Info: get_instance_interface_property alarm_clk_inst alarm CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: alarm
Info: TB_Gen: conduit_end found: alarm
Info: get_instance_interface_property alarm_clk_inst alarm CLASS_NAME
Info: add_instance alarm_clk_inst_alarm_bfm altera_conduit_bfm 
Info: get_instance_property alarm_clk_inst_alarm_bfm CLASS_NAME
Info: get_instance_interface_parameter_value alarm_clk_inst alarm associatedClock
Info: get_instance_interface_parameter_value alarm_clk_inst alarm associatedReset
Info: get_instance_interface_ports alarm_clk_inst alarm
Info: get_instance_interface_port_property alarm_clk_inst alarm alarm_export ROLE
Info: get_instance_interface_port_property alarm_clk_inst alarm alarm_export WIDTH
Info: get_instance_interface_port_property alarm_clk_inst alarm alarm_export DIRECTION
Info: set_instance_parameter_value alarm_clk_inst_alarm_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value alarm_clk_inst_alarm_bfm ENABLE_RESET 0
Info: set_instance_parameter_value alarm_clk_inst_alarm_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value alarm_clk_inst_alarm_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value alarm_clk_inst_alarm_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property alarm_clk_inst_alarm_bfm CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst alarm CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_alarm_bfm
Info: get_instance_interface_property alarm_clk_inst_alarm_bfm conduit CLASS_NAME
Info: add_connection alarm_clk_inst_alarm_bfm.conduit alarm_clk_inst.alarm
Info: get_instance_interface_property alarm_clk_inst btn_down CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: btn_down
Info: TB_Gen: conduit_end found: btn_down
Info: get_instance_interface_property alarm_clk_inst btn_down CLASS_NAME
Info: add_instance alarm_clk_inst_btn_down_bfm altera_conduit_bfm 
Info: get_instance_property alarm_clk_inst_btn_down_bfm CLASS_NAME
Info: get_instance_interface_parameter_value alarm_clk_inst btn_down associatedClock
Info: get_instance_interface_parameter_value alarm_clk_inst btn_down associatedReset
Info: get_instance_interface_ports alarm_clk_inst btn_down
Info: get_instance_interface_port_property alarm_clk_inst btn_down btn_down_export ROLE
Info: get_instance_interface_port_property alarm_clk_inst btn_down btn_down_export WIDTH
Info: get_instance_interface_port_property alarm_clk_inst btn_down btn_down_export DIRECTION
Info: set_instance_parameter_value alarm_clk_inst_btn_down_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value alarm_clk_inst_btn_down_bfm ENABLE_RESET 0
Info: set_instance_parameter_value alarm_clk_inst_btn_down_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value alarm_clk_inst_btn_down_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value alarm_clk_inst_btn_down_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property alarm_clk_inst_btn_down_bfm CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst btn_down CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_btn_down_bfm
Info: get_instance_interface_property alarm_clk_inst_btn_down_bfm conduit CLASS_NAME
Info: add_connection alarm_clk_inst_btn_down_bfm.conduit alarm_clk_inst.btn_down
Info: get_instance_interface_property alarm_clk_inst btn_set CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: btn_set
Info: TB_Gen: conduit_end found: btn_set
Info: get_instance_interface_property alarm_clk_inst btn_set CLASS_NAME
Info: add_instance alarm_clk_inst_btn_set_bfm altera_conduit_bfm 
Info: get_instance_property alarm_clk_inst_btn_set_bfm CLASS_NAME
Info: get_instance_interface_parameter_value alarm_clk_inst btn_set associatedClock
Info: get_instance_interface_parameter_value alarm_clk_inst btn_set associatedReset
Info: get_instance_interface_ports alarm_clk_inst btn_set
Info: get_instance_interface_port_property alarm_clk_inst btn_set btn_set_export ROLE
Info: get_instance_interface_port_property alarm_clk_inst btn_set btn_set_export WIDTH
Info: get_instance_interface_port_property alarm_clk_inst btn_set btn_set_export DIRECTION
Info: set_instance_parameter_value alarm_clk_inst_btn_set_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value alarm_clk_inst_btn_set_bfm ENABLE_RESET 0
Info: set_instance_parameter_value alarm_clk_inst_btn_set_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value alarm_clk_inst_btn_set_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value alarm_clk_inst_btn_set_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property alarm_clk_inst_btn_set_bfm CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst btn_set CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_btn_set_bfm
Info: get_instance_interface_property alarm_clk_inst_btn_set_bfm conduit CLASS_NAME
Info: add_connection alarm_clk_inst_btn_set_bfm.conduit alarm_clk_inst.btn_set
Info: get_instance_interface_property alarm_clk_inst btn_up CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: btn_up
Info: TB_Gen: conduit_end found: btn_up
Info: get_instance_interface_property alarm_clk_inst btn_up CLASS_NAME
Info: add_instance alarm_clk_inst_btn_up_bfm altera_conduit_bfm 
Info: get_instance_property alarm_clk_inst_btn_up_bfm CLASS_NAME
Info: get_instance_interface_parameter_value alarm_clk_inst btn_up associatedClock
Info: get_instance_interface_parameter_value alarm_clk_inst btn_up associatedReset
Info: get_instance_interface_ports alarm_clk_inst btn_up
Info: get_instance_interface_port_property alarm_clk_inst btn_up btn_up_export ROLE
Info: get_instance_interface_port_property alarm_clk_inst btn_up btn_up_export WIDTH
Info: get_instance_interface_port_property alarm_clk_inst btn_up btn_up_export DIRECTION
Info: set_instance_parameter_value alarm_clk_inst_btn_up_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value alarm_clk_inst_btn_up_bfm ENABLE_RESET 0
Info: set_instance_parameter_value alarm_clk_inst_btn_up_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value alarm_clk_inst_btn_up_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value alarm_clk_inst_btn_up_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property alarm_clk_inst_btn_up_bfm CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst btn_up CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_btn_up_bfm
Info: get_instance_interface_property alarm_clk_inst_btn_up_bfm conduit CLASS_NAME
Info: add_connection alarm_clk_inst_btn_up_bfm.conduit alarm_clk_inst.btn_up
Info: get_instance_interface_property alarm_clk_inst display_h0 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: display_h0
Info: TB_Gen: conduit_end found: display_h0
Info: get_instance_interface_property alarm_clk_inst display_h0 CLASS_NAME
Info: add_instance alarm_clk_inst_display_h0_bfm altera_conduit_bfm 
Info: get_instance_property alarm_clk_inst_display_h0_bfm CLASS_NAME
Info: get_instance_interface_parameter_value alarm_clk_inst display_h0 associatedClock
Info: get_instance_interface_parameter_value alarm_clk_inst display_h0 associatedReset
Info: get_instance_interface_ports alarm_clk_inst display_h0
Info: get_instance_interface_port_property alarm_clk_inst display_h0 display_h0_export ROLE
Info: get_instance_interface_port_property alarm_clk_inst display_h0 display_h0_export WIDTH
Info: get_instance_interface_port_property alarm_clk_inst display_h0 display_h0_export DIRECTION
Info: set_instance_parameter_value alarm_clk_inst_display_h0_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value alarm_clk_inst_display_h0_bfm ENABLE_RESET 0
Info: set_instance_parameter_value alarm_clk_inst_display_h0_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value alarm_clk_inst_display_h0_bfm SIGNAL_WIDTHS 4
Info: set_instance_parameter_value alarm_clk_inst_display_h0_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property alarm_clk_inst_display_h0_bfm CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst display_h0 CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_display_h0_bfm
Info: get_instance_interface_property alarm_clk_inst_display_h0_bfm conduit CLASS_NAME
Info: add_connection alarm_clk_inst_display_h0_bfm.conduit alarm_clk_inst.display_h0
Info: get_instance_interface_property alarm_clk_inst display_h1 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: display_h1
Info: TB_Gen: conduit_end found: display_h1
Info: get_instance_interface_property alarm_clk_inst display_h1 CLASS_NAME
Info: add_instance alarm_clk_inst_display_h1_bfm altera_conduit_bfm 
Info: get_instance_property alarm_clk_inst_display_h1_bfm CLASS_NAME
Info: get_instance_interface_parameter_value alarm_clk_inst display_h1 associatedClock
Info: get_instance_interface_parameter_value alarm_clk_inst display_h1 associatedReset
Info: get_instance_interface_ports alarm_clk_inst display_h1
Info: get_instance_interface_port_property alarm_clk_inst display_h1 display_h1_export ROLE
Info: get_instance_interface_port_property alarm_clk_inst display_h1 display_h1_export WIDTH
Info: get_instance_interface_port_property alarm_clk_inst display_h1 display_h1_export DIRECTION
Info: set_instance_parameter_value alarm_clk_inst_display_h1_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value alarm_clk_inst_display_h1_bfm ENABLE_RESET 0
Info: set_instance_parameter_value alarm_clk_inst_display_h1_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value alarm_clk_inst_display_h1_bfm SIGNAL_WIDTHS 4
Info: set_instance_parameter_value alarm_clk_inst_display_h1_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property alarm_clk_inst_display_h1_bfm CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst display_h1 CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_display_h1_bfm
Info: get_instance_interface_property alarm_clk_inst_display_h1_bfm conduit CLASS_NAME
Info: add_connection alarm_clk_inst_display_h1_bfm.conduit alarm_clk_inst.display_h1
Info: get_instance_interface_property alarm_clk_inst display_m0 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: display_m0
Info: TB_Gen: conduit_end found: display_m0
Info: get_instance_interface_property alarm_clk_inst display_m0 CLASS_NAME
Info: add_instance alarm_clk_inst_display_m0_bfm altera_conduit_bfm 
Info: get_instance_property alarm_clk_inst_display_m0_bfm CLASS_NAME
Info: get_instance_interface_parameter_value alarm_clk_inst display_m0 associatedClock
Info: get_instance_interface_parameter_value alarm_clk_inst display_m0 associatedReset
Info: get_instance_interface_ports alarm_clk_inst display_m0
Info: get_instance_interface_port_property alarm_clk_inst display_m0 display_m0_export ROLE
Info: get_instance_interface_port_property alarm_clk_inst display_m0 display_m0_export WIDTH
Info: get_instance_interface_port_property alarm_clk_inst display_m0 display_m0_export DIRECTION
Info: set_instance_parameter_value alarm_clk_inst_display_m0_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value alarm_clk_inst_display_m0_bfm ENABLE_RESET 0
Info: set_instance_parameter_value alarm_clk_inst_display_m0_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value alarm_clk_inst_display_m0_bfm SIGNAL_WIDTHS 4
Info: set_instance_parameter_value alarm_clk_inst_display_m0_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property alarm_clk_inst_display_m0_bfm CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst display_m0 CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_display_m0_bfm
Info: get_instance_interface_property alarm_clk_inst_display_m0_bfm conduit CLASS_NAME
Info: add_connection alarm_clk_inst_display_m0_bfm.conduit alarm_clk_inst.display_m0
Info: get_instance_interface_property alarm_clk_inst display_m1 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: display_m1
Info: TB_Gen: conduit_end found: display_m1
Info: get_instance_interface_property alarm_clk_inst display_m1 CLASS_NAME
Info: add_instance alarm_clk_inst_display_m1_bfm altera_conduit_bfm 
Info: get_instance_property alarm_clk_inst_display_m1_bfm CLASS_NAME
Info: get_instance_interface_parameter_value alarm_clk_inst display_m1 associatedClock
Info: get_instance_interface_parameter_value alarm_clk_inst display_m1 associatedReset
Info: get_instance_interface_ports alarm_clk_inst display_m1
Info: get_instance_interface_port_property alarm_clk_inst display_m1 display_m1_export ROLE
Info: get_instance_interface_port_property alarm_clk_inst display_m1 display_m1_export WIDTH
Info: get_instance_interface_port_property alarm_clk_inst display_m1 display_m1_export DIRECTION
Info: set_instance_parameter_value alarm_clk_inst_display_m1_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value alarm_clk_inst_display_m1_bfm ENABLE_RESET 0
Info: set_instance_parameter_value alarm_clk_inst_display_m1_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value alarm_clk_inst_display_m1_bfm SIGNAL_WIDTHS 4
Info: set_instance_parameter_value alarm_clk_inst_display_m1_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property alarm_clk_inst_display_m1_bfm CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst display_m1 CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_display_m1_bfm
Info: get_instance_interface_property alarm_clk_inst_display_m1_bfm conduit CLASS_NAME
Info: add_connection alarm_clk_inst_display_m1_bfm.conduit alarm_clk_inst.display_m1
Info: get_instance_interface_property alarm_clk_inst display_s0 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: display_s0
Info: TB_Gen: conduit_end found: display_s0
Info: get_instance_interface_property alarm_clk_inst display_s0 CLASS_NAME
Info: add_instance alarm_clk_inst_display_s0_bfm altera_conduit_bfm 
Info: get_instance_property alarm_clk_inst_display_s0_bfm CLASS_NAME
Info: get_instance_interface_parameter_value alarm_clk_inst display_s0 associatedClock
Info: get_instance_interface_parameter_value alarm_clk_inst display_s0 associatedReset
Info: get_instance_interface_ports alarm_clk_inst display_s0
Info: get_instance_interface_port_property alarm_clk_inst display_s0 display_s0_export ROLE
Info: get_instance_interface_port_property alarm_clk_inst display_s0 display_s0_export WIDTH
Info: get_instance_interface_port_property alarm_clk_inst display_s0 display_s0_export DIRECTION
Info: set_instance_parameter_value alarm_clk_inst_display_s0_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value alarm_clk_inst_display_s0_bfm ENABLE_RESET 0
Info: set_instance_parameter_value alarm_clk_inst_display_s0_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value alarm_clk_inst_display_s0_bfm SIGNAL_WIDTHS 4
Info: set_instance_parameter_value alarm_clk_inst_display_s0_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property alarm_clk_inst_display_s0_bfm CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst display_s0 CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_display_s0_bfm
Info: get_instance_interface_property alarm_clk_inst_display_s0_bfm conduit CLASS_NAME
Info: add_connection alarm_clk_inst_display_s0_bfm.conduit alarm_clk_inst.display_s0
Info: get_instance_interface_property alarm_clk_inst display_s1 CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: display_s1
Info: TB_Gen: conduit_end found: display_s1
Info: get_instance_interface_property alarm_clk_inst display_s1 CLASS_NAME
Info: add_instance alarm_clk_inst_display_s1_bfm altera_conduit_bfm 
Info: get_instance_property alarm_clk_inst_display_s1_bfm CLASS_NAME
Info: get_instance_interface_parameter_value alarm_clk_inst display_s1 associatedClock
Info: get_instance_interface_parameter_value alarm_clk_inst display_s1 associatedReset
Info: get_instance_interface_ports alarm_clk_inst display_s1
Info: get_instance_interface_port_property alarm_clk_inst display_s1 display_s1_export ROLE
Info: get_instance_interface_port_property alarm_clk_inst display_s1 display_s1_export WIDTH
Info: get_instance_interface_port_property alarm_clk_inst display_s1 display_s1_export DIRECTION
Info: set_instance_parameter_value alarm_clk_inst_display_s1_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value alarm_clk_inst_display_s1_bfm ENABLE_RESET 0
Info: set_instance_parameter_value alarm_clk_inst_display_s1_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value alarm_clk_inst_display_s1_bfm SIGNAL_WIDTHS 4
Info: set_instance_parameter_value alarm_clk_inst_display_s1_bfm SIGNAL_DIRECTIONS input
Info: get_instance_property alarm_clk_inst_display_s1_bfm CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst display_s1 CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_display_s1_bfm
Info: get_instance_interface_property alarm_clk_inst_display_s1_bfm conduit CLASS_NAME
Info: add_connection alarm_clk_inst_display_s1_bfm.conduit alarm_clk_inst.display_s1
Info: get_instance_interface_property alarm_clk_inst swc_activate CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: swc_activate
Info: TB_Gen: conduit_end found: swc_activate
Info: get_instance_interface_property alarm_clk_inst swc_activate CLASS_NAME
Info: add_instance alarm_clk_inst_swc_activate_bfm altera_conduit_bfm 
Info: get_instance_property alarm_clk_inst_swc_activate_bfm CLASS_NAME
Info: get_instance_interface_parameter_value alarm_clk_inst swc_activate associatedClock
Info: get_instance_interface_parameter_value alarm_clk_inst swc_activate associatedReset
Info: get_instance_interface_ports alarm_clk_inst swc_activate
Info: get_instance_interface_port_property alarm_clk_inst swc_activate swc_activate_export ROLE
Info: get_instance_interface_port_property alarm_clk_inst swc_activate swc_activate_export WIDTH
Info: get_instance_interface_port_property alarm_clk_inst swc_activate swc_activate_export DIRECTION
Info: set_instance_parameter_value alarm_clk_inst_swc_activate_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value alarm_clk_inst_swc_activate_bfm ENABLE_RESET 0
Info: set_instance_parameter_value alarm_clk_inst_swc_activate_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value alarm_clk_inst_swc_activate_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value alarm_clk_inst_swc_activate_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property alarm_clk_inst_swc_activate_bfm CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst swc_activate CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_swc_activate_bfm
Info: get_instance_interface_property alarm_clk_inst_swc_activate_bfm conduit CLASS_NAME
Info: add_connection alarm_clk_inst_swc_activate_bfm.conduit alarm_clk_inst.swc_activate
Info: get_instance_interface_property alarm_clk_inst swc_sel CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: swc_sel
Info: TB_Gen: conduit_end found: swc_sel
Info: get_instance_interface_property alarm_clk_inst swc_sel CLASS_NAME
Info: add_instance alarm_clk_inst_swc_sel_bfm altera_conduit_bfm 
Info: get_instance_property alarm_clk_inst_swc_sel_bfm CLASS_NAME
Info: get_instance_interface_parameter_value alarm_clk_inst swc_sel associatedClock
Info: get_instance_interface_parameter_value alarm_clk_inst swc_sel associatedReset
Info: get_instance_interface_ports alarm_clk_inst swc_sel
Info: get_instance_interface_port_property alarm_clk_inst swc_sel swc_sel_export ROLE
Info: get_instance_interface_port_property alarm_clk_inst swc_sel swc_sel_export WIDTH
Info: get_instance_interface_port_property alarm_clk_inst swc_sel swc_sel_export DIRECTION
Info: set_instance_parameter_value alarm_clk_inst_swc_sel_bfm CLOCKED_SIGNAL 0
Info: set_instance_parameter_value alarm_clk_inst_swc_sel_bfm ENABLE_RESET 0
Info: set_instance_parameter_value alarm_clk_inst_swc_sel_bfm SIGNAL_ROLES export
Info: set_instance_parameter_value alarm_clk_inst_swc_sel_bfm SIGNAL_WIDTHS 1
Info: set_instance_parameter_value alarm_clk_inst_swc_sel_bfm SIGNAL_DIRECTIONS output
Info: get_instance_property alarm_clk_inst_swc_sel_bfm CLASS_NAME
Info: get_instance_interface_property alarm_clk_inst swc_sel CLASS_NAME
Info: get_instance_interfaces alarm_clk_inst_swc_sel_bfm
Info: get_instance_interface_property alarm_clk_inst_swc_sel_bfm conduit CLASS_NAME
Info: add_connection alarm_clk_inst_swc_sel_bfm.conduit alarm_clk_inst.swc_sel
Info: send_message Info TB_Gen: Saving testbench system: alarm_clk_tb.qsys
Info: TB_Gen: Saving testbench system: alarm_clk_tb.qsys
Info: save_system alarm_clk_tb.qsys
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb.qsys
Info: Done
Info: qsys-generate C:\quartus_embebidos\alarm_4_10\alarm_clk.qsys --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=C:\quartus_embebidos\alarm_4_10\alarm_clk\testbench\alarm_clk_tb\simulation --family="Cyclone V" --part=5CEBA2F17A7
Progress: Loading testbench/alarm_clk_tb.qsys
Progress: Reading input file
Progress: Adding alarm_clk_inst [alarm_clk 1.0]
Progress: Parameterizing module alarm_clk_inst
Progress: Adding alarm_clk_inst_alarm_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module alarm_clk_inst_alarm_bfm
Progress: Adding alarm_clk_inst_btn_down_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module alarm_clk_inst_btn_down_bfm
Progress: Adding alarm_clk_inst_btn_set_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module alarm_clk_inst_btn_set_bfm
Progress: Adding alarm_clk_inst_btn_up_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module alarm_clk_inst_btn_up_bfm
Progress: Adding alarm_clk_inst_clk_bfm [altera_avalon_clock_source 18.1]
Progress: Parameterizing module alarm_clk_inst_clk_bfm
Progress: Adding alarm_clk_inst_display_h0_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module alarm_clk_inst_display_h0_bfm
Progress: Adding alarm_clk_inst_display_h1_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module alarm_clk_inst_display_h1_bfm
Progress: Adding alarm_clk_inst_display_m0_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module alarm_clk_inst_display_m0_bfm
Progress: Adding alarm_clk_inst_display_m1_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module alarm_clk_inst_display_m1_bfm
Progress: Adding alarm_clk_inst_display_s0_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module alarm_clk_inst_display_s0_bfm
Progress: Adding alarm_clk_inst_display_s1_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module alarm_clk_inst_display_s1_bfm
Progress: Adding alarm_clk_inst_reset_bfm [altera_avalon_reset_source 18.1]
Progress: Parameterizing module alarm_clk_inst_reset_bfm
Progress: Adding alarm_clk_inst_swc_activate_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module alarm_clk_inst_swc_activate_bfm
Progress: Adding alarm_clk_inst_swc_sel_bfm [altera_conduit_bfm 18.1]
Progress: Parameterizing module alarm_clk_inst_swc_sel_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: alarm_clk_tb.alarm_clk_inst.BTN_DOWN: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk_tb.alarm_clk_inst.BTN_SET: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk_tb.alarm_clk_inst.BTN_UP: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk_tb.alarm_clk_inst.SWC_ALARM: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk_tb.alarm_clk_inst.SWC_SEL: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm_clk_tb.alarm_clk_inst.UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: alarm_clk_tb.alarm_clk_inst_clk_bfm: Elaborate: altera_clock_source
Info: alarm_clk_tb.alarm_clk_inst_clk_bfm:            $Revision: #1 $
Info: alarm_clk_tb.alarm_clk_inst_clk_bfm:            $Date: 2018/07/18 $
Info: alarm_clk_tb.alarm_clk_inst_reset_bfm: Elaborate: altera_reset_source
Info: alarm_clk_tb.alarm_clk_inst_reset_bfm:            $Revision: #1 $
Info: alarm_clk_tb.alarm_clk_inst_reset_bfm:            $Date: 2018/07/18 $
Info: alarm_clk_tb.alarm_clk_inst_reset_bfm: Reset is negatively asserted.
Info: alarm_clk_tb: Generating alarm_clk_tb "alarm_clk_tb" for SIM_VERILOG
Info: alarm_clk_inst: "alarm_clk_tb" instantiated alarm_clk "alarm_clk_inst"
Info: alarm_clk_inst_alarm_bfm: "alarm_clk_tb" instantiated altera_conduit_bfm "alarm_clk_inst_alarm_bfm"
Info: alarm_clk_inst_btn_down_bfm: "alarm_clk_tb" instantiated altera_conduit_bfm "alarm_clk_inst_btn_down_bfm"
Info: Reusing file C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/verbosity_pkg.sv
Info: alarm_clk_inst_clk_bfm: "alarm_clk_tb" instantiated altera_avalon_clock_source "alarm_clk_inst_clk_bfm"
Info: Reusing file C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/verbosity_pkg.sv
Info: alarm_clk_inst_display_h0_bfm: "alarm_clk_tb" instantiated altera_conduit_bfm "alarm_clk_inst_display_h0_bfm"
Info: Reusing file C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/verbosity_pkg.sv
Info: alarm_clk_inst_reset_bfm: "alarm_clk_tb" instantiated altera_avalon_reset_source "alarm_clk_inst_reset_bfm"
Info: Reusing file C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/verbosity_pkg.sv
Info: ALARM: Starting RTL generation for module 'alarm_clk_ALARM'
Info: ALARM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=alarm_clk_ALARM --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0034_ALARM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0034_ALARM_gen//alarm_clk_ALARM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0034_ALARM_gen/  ]
Info: ALARM: Done RTL generation for module 'alarm_clk_ALARM'
Info: ALARM: "alarm_clk_inst" instantiated altera_avalon_pio "ALARM"
Info: BTN_DOWN: Starting RTL generation for module 'alarm_clk_BTN_DOWN'
Info: BTN_DOWN:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=alarm_clk_BTN_DOWN --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0035_BTN_DOWN_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0035_BTN_DOWN_gen//alarm_clk_BTN_DOWN_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0035_BTN_DOWN_gen/  ]
Info: BTN_DOWN: Done RTL generation for module 'alarm_clk_BTN_DOWN'
Info: BTN_DOWN: "alarm_clk_inst" instantiated altera_avalon_pio "BTN_DOWN"
Info: CPU: "alarm_clk_inst" instantiated altera_nios2_gen2 "CPU"
Info: H0: Starting RTL generation for module 'alarm_clk_H0'
Info: H0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=alarm_clk_H0 --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0036_H0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0036_H0_gen//alarm_clk_H0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0036_H0_gen/  ]
Info: H0: Done RTL generation for module 'alarm_clk_H0'
Info: H0: "alarm_clk_inst" instantiated altera_avalon_pio "H0"
Info: RAM: Starting RTL generation for module 'alarm_clk_RAM'
Info: RAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alarm_clk_RAM --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0037_RAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0037_RAM_gen//alarm_clk_RAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0037_RAM_gen/  ]
Info: RAM: Done RTL generation for module 'alarm_clk_RAM'
Info: RAM: "alarm_clk_inst" instantiated altera_avalon_onchip_memory2 "RAM"
Info: TIMER: Starting RTL generation for module 'alarm_clk_TIMER'
Info: TIMER:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=alarm_clk_TIMER --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0038_TIMER_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0038_TIMER_gen//alarm_clk_TIMER_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0038_TIMER_gen/  ]
Info: TIMER: Done RTL generation for module 'alarm_clk_TIMER'
Info: TIMER: "alarm_clk_inst" instantiated altera_avalon_timer "TIMER"
Info: UART: Starting RTL generation for module 'alarm_clk_UART'
Info: UART:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=alarm_clk_UART --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0039_UART_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0039_UART_gen//alarm_clk_UART_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0039_UART_gen/  ]
Info: UART: Done RTL generation for module 'alarm_clk_UART'
Info: UART: "alarm_clk_inst" instantiated altera_avalon_jtag_uart "UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "alarm_clk_inst" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "alarm_clk_inst" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "alarm_clk_inst" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'alarm_clk_CPU_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=alarm_clk_CPU_cpu --dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0042_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0042_cpu_gen//alarm_clk_CPU_cpu_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0042_cpu_gen/  ]
Info: cpu: # 2022.10.04 22:22:22 (*) Starting Nios II generation
Info: cpu: # 2022.10.04 22:22:22 (*)   Checking for plaintext license.
Info: cpu: # 2022.10.04 22:22:23 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.10.04 22:22:23 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.10.04 22:22:23 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.10.04 22:22:23 (*)   Plaintext license not found.
Info: cpu: # 2022.10.04 22:22:23 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2022.10.04 22:22:23 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.10.04 22:22:24 (*)   Creating all objects for CPU
Info: cpu: # 2022.10.04 22:22:27 (*)   Creating 'C:/Users/JUANNA~1/AppData/Local/Temp/alt9270_4908205068095072039.dir/0042_cpu_gen//alarm_clk_CPU_cpu_nios2_waves.do'
Info: cpu: # 2022.10.04 22:22:27 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.10.04 22:22:27 (*)   Creating plain-text RTL
Info: cpu: # 2022.10.04 22:22:28 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'alarm_clk_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: UART_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "UART_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: UART_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "UART_avalon_jtag_slave_agent"
Info: UART_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "UART_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info: Reusing file C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/alarm_clk_tb/simulation/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: alarm_clk_tb: Done "alarm_clk_tb" with 37 modules, 58 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=C:\quartus_embebidos\alarm_4_10\alarm_clk_tb.spd --output-directory=C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=C:\quartus_embebidos\alarm_4_10\alarm_clk_tb.spd --output-directory=C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	37 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/quartus_embebidos/alarm_4_10/alarm_clk/testbench/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
