{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "MainDesign_DepthBuffer_0_0",
    "cell_name": "DepthBuffer_0",
    "component_reference": "xilinx.com:module_ref:DepthBuffer:1.0",
    "ip_revision": "1",
    "gen_directory": "../../../../../../CPUDrivenGPUTest4.gen/sources_1/bd/MainDesign/ip/MainDesign_DepthBuffer_0_0",
    "parameters": {
      "component_parameters": {
        "NUM_PIPELINE_STAGES": [ { "value": "4", "resolve_type": "user", "format": "long", "usage": "all" } ],
        "Component_Name": [ { "value": "MainDesign_DepthBuffer_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "model_parameters": {
        "NUM_PIPELINE_STAGES": [ { "value": "4", "resolve_type": "generated", "format": "long", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "kintexuplus", "resolve_type": "generated", "usage": "all" } ],
        "BASE_BOARD_PART": [ { "value": "xilinx.com:kcu116:part0:1.5", "resolve_type": "generated", "usage": "all" } ],
        "BOARD_CONNECTIONS": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "DEVICE": [ { "value": "xcku5p", "resolve_type": "generated", "usage": "all" } ],
        "PACKAGE": [ { "value": "ffvb676", "resolve_type": "generated", "usage": "all" } ],
        "PREFHDL": [ { "value": "VHDL", "resolve_type": "generated", "usage": "all" } ],
        "SILICON_REVISION": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "VHDL", "resolve_type": "generated", "usage": "all" } ],
        "SPEEDGRADE": [ { "value": "-2", "resolve_type": "generated", "usage": "all" } ],
        "STATIC_POWER": [ { "value": "", "resolve_type": "generated", "usage": "all" } ],
        "TEMPERATURE_GRADE": [ { "value": "E", "resolve_type": "generated", "usage": "all" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "1" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "../../../../../../CPUDrivenGPUTest4.gen/sources_1/bd/MainDesign/ip/MainDesign_DepthBuffer_0_0" } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2025.2" } ],
        "SYNTHESISFLOW": [ { "value": "OOC_HIERARCHICAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "clk": [ { "direction": "in" } ],
        "RAST_PixelReady": [ { "direction": "in" } ],
        "RAST_PosX": [ { "direction": "in", "size_left": "9", "size_right": "0" } ],
        "RAST_PosY": [ { "direction": "in", "size_left": "9", "size_right": "0" } ],
        "RAST_InPixelDepth": [ { "direction": "in", "size_left": "23", "size_right": "0" } ],
        "RAST_SetDepthParams": [ { "direction": "in" } ],
        "RAST_DepthWriteEnable": [ { "direction": "in" } ],
        "RAST_DepthFunction": [ { "direction": "in", "size_left": "2", "size_right": "0" } ],
        "RAST_DepthIsIdle": [ { "direction": "out", "driver_value": "0x0" } ],
        "RAST_StencilWriteEnable": [ { "direction": "in" } ],
        "RAST_StencilRefVal": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "RAST_StencilReadMask": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "RAST_StencilWriteMask": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "RAST_StencilCmpFunc": [ { "direction": "in", "size_left": "2", "size_right": "0" } ],
        "RAST_StencilFailOp": [ { "direction": "in", "size_left": "2", "size_right": "0" } ],
        "RAST_StencilZFailOp": [ { "direction": "in", "size_left": "2", "size_right": "0" } ],
        "RAST_StencilPassOp": [ { "direction": "in", "size_left": "2", "size_right": "0" } ],
        "RAST_PixelPassedDepthStencilTest": [ { "direction": "out", "driver_value": "0x0" } ],
        "RAST_PixelFailedDepthTest": [ { "direction": "out", "driver_value": "0x0" } ],
        "RAST_PixelFailedStencilTest": [ { "direction": "out", "driver_value": "0x0" } ],
        "URAM_addra": [ { "direction": "out", "size_left": "17", "size_right": "0", "driver_value": "0" } ],
        "URAM_clka": [ { "direction": "out", "driver_value": "0x0" } ],
        "URAM_dina": [ { "direction": "out", "size_left": "63", "size_right": "0", "driver_value": "0" } ],
        "URAM_ena": [ { "direction": "out", "driver_value": "0x1" } ],
        "URAM_wea": [ { "direction": "out", "size_left": "7", "size_right": "0", "driver_value": "0" } ],
        "URAM_addrb": [ { "direction": "out", "size_left": "17", "size_right": "0", "driver_value": "0" } ],
        "URAM_clkb": [ { "direction": "out", "driver_value": "0x0" } ],
        "URAM_doutb": [ { "direction": "in", "size_left": "63", "size_right": "0", "driver_value": "8" } ],
        "URAM_enb": [ { "direction": "out", "driver_value": "0x1" } ],
        "CMD_ClearDepthBuffer": [ { "direction": "in" } ],
        "CMD_ClearStencilBuffer": [ { "direction": "in" } ],
        "CMD_ClearDepthValue": [ { "direction": "in", "size_left": "23", "size_right": "0" } ],
        "CMD_ClearStencilValue": [ { "direction": "in", "size_left": "7", "size_right": "0" } ],
        "CMD_DepthIsIdle": [ { "direction": "out", "driver_value": "0x0" } ],
        "STAT_PixelsPassedDepthStencilTest": [ { "direction": "out", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "STAT_PixelsFailedDepthTest": [ { "direction": "out", "size_left": "31", "size_right": "0", "driver_value": "0" } ],
        "STAT_PixelsFailedStencilTest": [ { "direction": "out", "size_left": "31", "size_right": "0", "driver_value": "0" } ]
      },
      "interfaces": {
        "clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "FREQ_HZ": [ { "value": "333250000", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "ASSOCIATED_BUSIF": [ { "value": "DBufferRAMW:DBufferRAMR", "value_src": "constant", "value_permission": "bd_and_user", "usage": "all" } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.00", "value_src": "constant_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "MainDesign_ddr4_0_0_c0_ddr4_ui_clk", "value_src": "default_prop", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "clk" } ]
          }
        },
        "DBufferRAMW": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "333250000", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "URAM_ena" } ],
            "DIN": [ { "physical_name": "URAM_dina" } ],
            "WE": [ { "physical_name": "URAM_wea" } ],
            "ADDR": [ { "physical_name": "URAM_addra" } ],
            "CLK": [ { "physical_name": "URAM_clka" } ]
          }
        },
        "DBufferRAMR": {
          "vlnv": "xilinx.com:interface:bram:1.0",
          "abstraction_type": "xilinx.com:interface:bram_rtl:1.0",
          "mode": "master",
          "parameters": {
            "FREQ_HZ": [ { "value": "333250000", "value_src": "constant", "value_permission": "bd_and_user", "format": "long", "usage": "all" } ],
            "MEM_SIZE": [ { "value": "8192", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_WIDTH": [ { "value": "32", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ECC": [ { "value": "NONE", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "MASTER_TYPE": [ { "value": "OTHER", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_WRITE_MODE": [ { "value": "", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "READ_LATENCY": [ { "value": "1", "value_permission": "bd_and_user", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "MEM_ADDRESS_MODE": [ { "value": "", "value_src": "weak", "value_permission": "bd_and_user", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "EN": [ { "physical_name": "URAM_enb" } ],
            "DOUT": [ { "physical_name": "URAM_doutb" } ],
            "ADDR": [ { "physical_name": "URAM_addrb" } ],
            "CLK": [ { "physical_name": "URAM_clkb" } ]
          }
        }
      }
    }
  },
  "checksum": "d78aca8e"
}