// Seed: 3790592204
module module_0 #(
    parameter id_7 = 32'd50
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire _id_7;
  wire id_8;
  wire [id_7 : -1] id_9;
endmodule
module module_1 #(
    parameter id_1 = 32'd12,
    parameter id_3 = 32'd9
) ();
  supply0 [-1 'b0 : 1] _id_1 = id_1 - id_1;
  logic [7:0] id_2;
  logic [id_1 : -1] _id_3 = id_2;
  assign id_2[id_1 : id_3] = -1;
  logic [7:0] id_4 = id_3;
  uwire id_5 = id_4[-1 : id_1] == id_3;
  supply0 id_6 = -1;
  wire id_7 = id_2;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6
  );
endmodule
