Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b3a3d14cb8734dc69c28c40ebe7933b8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'MEM_pcReset' is not connected on this instance [D:/v_workspace/project_6/project_6.srcs/sources_1/new/C.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2_32bit
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.PCadd4
Compiling module xil_defaultlib.InsMemory
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ConUnit
Compiling module xil_defaultlib.Ext
Compiling module xil_defaultlib.Alu
Compiling module xil_defaultlib.BranchCon
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.dff_32
Compiling module xil_defaultlib.IF_ID
Compiling module xil_defaultlib.dff_2
Compiling module xil_defaultlib.dff_5
Compiling module xil_defaultlib.dff
Compiling module xil_defaultlib.dff_3
Compiling module xil_defaultlib.dff_4
Compiling module xil_defaultlib.ID_EX
Compiling module xil_defaultlib.EX_MEM
Compiling module xil_defaultlib.MEM_WB
Compiling module xil_defaultlib.Mux3_32bit
Compiling module xil_defaultlib.Cpu
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
