# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PEAJE_FINAL.srcs/sources_1/new/COUNTER.vhd" \
"../../../../PEAJE_FINAL.srcs/sources_1/new/DIGITAL.vhd" \
"../../../../PEAJE_FINAL.srcs/sources_1/new/EDGE.vhd" \
"../../../../PEAJE_FINAL.srcs/sources_1/new/FSM.vhd" \
"../../../../PEAJE_FINAL.srcs/sources_1/new/SYN.vhd" \
"../../../../PEAJE_FINAL.srcs/sources_1/new/TOP.vhd" \
"../../../../PEAJE_FINAL.srcs/sim_1/new/TB_TOP.vhd" \

# Do not sort compile order
nosort
