Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Wed Apr  8 00:57:07 2020
| Host              : DESKTOP-EAMGFGQ running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.000        0.000                      0                   54        0.057        0.000                      0                   54        3.498        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         
  iPCK    {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                                                                                                                                                        3.498        0.000                       0                     2  
clk_pl_1                                                                                                                                                        4.550        0.000                       0                     1  
  iPCK             33.000        0.000                      0                   54        0.057        0.000                      0                   54       19.725        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.003         10.000      6.997      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK  n/a            3.003         10.000      6.997      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK  n/a            1.502         5.000       3.498      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         10.000      8.750      MMCM_X0Y2  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y2  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y2  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y2  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.000       4.550      MMCM_X0Y2  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack       33.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.000ns  (required time - arrival time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/VGA_R_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 2.394ns (35.103%)  route 4.426ns (64.897%))
  Logic Levels:           18  (CARRY8=8 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 43.699 - 40.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.801ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.730ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.269     1.476    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.370 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.626    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.654 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.723     3.377    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X16Y149        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.470 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/Q
                         net (fo=51, routed)          0.524     3.994    design_1_i/pattern_0/inst/syncgen/VCNT[1]
    SLICE_X16Y150        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.145 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16/O
                         net (fo=13, routed)          0.428     4.573    design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16_n_0
    SLICE_X14Y151        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     4.774 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_1/O
                         net (fo=4, routed)           0.272     5.046    design_1_i/pattern_0/inst/syncgen/DI[6]
    SLICE_X14Y151        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     5.146 r  design_1_i/pattern_0/inst/syncgen/rgb_12__27_carry_i_5/O
                         net (fo=1, routed)           0.017     5.163    design_1_i/pattern_0/inst/syncgen_n_32
    SLICE_X14Y151        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     5.313 r  design_1_i/pattern_0/inst/rgb_12__27_carry/CO[7]
                         net (fo=1, routed)           0.028     5.341    design_1_i/pattern_0/inst/rgb_12__27_carry_n_0
    SLICE_X14Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.470 r  design_1_i/pattern_0/inst/rgb_12__27_carry__0/O[6]
                         net (fo=2, routed)           0.381     5.851    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_0[6]
    SLICE_X15Y153        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     6.024 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_6/O
                         net (fo=2, routed)           0.194     6.218    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_9[2]
    SLICE_X15Y153        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     6.392 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_14/O
                         net (fo=1, routed)           0.011     6.403    design_1_i/pattern_0/inst/syncgen_n_120
    SLICE_X15Y153        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.230     6.633 f  design_1_i/pattern_0/inst/rgb_12__72_carry__1/O[6]
                         net (fo=3, routed)           0.436     7.069    design_1_i/pattern_0/inst/rgb_12__72_carry__1_n_9
    SLICE_X14Y154        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     7.216 r  design_1_i/pattern_0/inst/rgb_12__123_carry_i_5/O
                         net (fo=1, routed)           0.026     7.242    design_1_i/pattern_0/inst/rgb_12__123_carry_i_5_n_0
    SLICE_X14Y154        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.077     7.319 r  design_1_i/pattern_0/inst/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.419     7.738    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_4[3]
    SLICE_X17Y153        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     7.874 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_4/O
                         net (fo=2, routed)           0.274     8.148    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_10[3]
    SLICE_X17Y153        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     8.324 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_11/O
                         net (fo=1, routed)           0.008     8.332    design_1_i/pattern_0/inst/syncgen_n_140
    SLICE_X17Y153        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.527 r  design_1_i/pattern_0/inst/rgb_12__147_carry/CO[7]
                         net (fo=1, routed)           0.028     8.555    design_1_i/pattern_0/inst/rgb_12__147_carry_n_0
    SLICE_X17Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.578 r  design_1_i/pattern_0/inst/rgb_12__147_carry__0/CO[7]
                         net (fo=1, routed)           0.028     8.606    design_1_i/pattern_0/inst/rgb_12__147_carry__0_n_0
    SLICE_X17Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.629 r  design_1_i/pattern_0/inst/rgb_12__147_carry__1/CO[7]
                         net (fo=1, routed)           0.028     8.657    design_1_i/pattern_0/inst/rgb_12__147_carry__1_n_0
    SLICE_X17Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     8.773 r  design_1_i/pattern_0/inst/rgb_12__147_carry__2/CO[4]
                         net (fo=2, routed)           0.241     9.014    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_3[0]
    SLICE_X16Y156        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     9.076 r  design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_4/O
                         net (fo=2, routed)           0.109     9.185    design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_4_n_0
    SLICE_X16Y156        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     9.223 r  design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_1/O
                         net (fo=4, routed)           0.974    10.197    design_1_i/pattern_0/inst/syncgen_n_84
    SLICE_X15Y133        FDRE                                         r  design_1_i/pattern_0/inst/VGA_R_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    40.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    40.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.130    41.297    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    41.941 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.227    42.168    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.192 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.507    43.699    design_1_i/pattern_0/inst/PCK
    SLICE_X15Y133        FDRE                                         r  design_1_i/pattern_0/inst/VGA_R_reg[3]_lopt_replica_2/C
                         clock pessimism             -0.429    43.270    
                         clock uncertainty           -0.100    43.170    
    SLICE_X15Y133        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027    43.197    design_1_i/pattern_0/inst/VGA_R_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         43.197    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                 33.000    

Slack (MET) :             33.019ns  (required time - arrival time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/VGA_R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.801ns  (logic 2.394ns (35.201%)  route 4.407ns (64.799%))
  Logic Levels:           18  (CARRY8=8 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 43.699 - 40.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.801ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.730ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.269     1.476    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.370 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.626    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.654 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.723     3.377    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X16Y149        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.470 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/Q
                         net (fo=51, routed)          0.524     3.994    design_1_i/pattern_0/inst/syncgen/VCNT[1]
    SLICE_X16Y150        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.145 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16/O
                         net (fo=13, routed)          0.428     4.573    design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16_n_0
    SLICE_X14Y151        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     4.774 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_1/O
                         net (fo=4, routed)           0.272     5.046    design_1_i/pattern_0/inst/syncgen/DI[6]
    SLICE_X14Y151        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     5.146 r  design_1_i/pattern_0/inst/syncgen/rgb_12__27_carry_i_5/O
                         net (fo=1, routed)           0.017     5.163    design_1_i/pattern_0/inst/syncgen_n_32
    SLICE_X14Y151        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     5.313 r  design_1_i/pattern_0/inst/rgb_12__27_carry/CO[7]
                         net (fo=1, routed)           0.028     5.341    design_1_i/pattern_0/inst/rgb_12__27_carry_n_0
    SLICE_X14Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.470 r  design_1_i/pattern_0/inst/rgb_12__27_carry__0/O[6]
                         net (fo=2, routed)           0.381     5.851    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_0[6]
    SLICE_X15Y153        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     6.024 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_6/O
                         net (fo=2, routed)           0.194     6.218    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_9[2]
    SLICE_X15Y153        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     6.392 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_14/O
                         net (fo=1, routed)           0.011     6.403    design_1_i/pattern_0/inst/syncgen_n_120
    SLICE_X15Y153        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.230     6.633 f  design_1_i/pattern_0/inst/rgb_12__72_carry__1/O[6]
                         net (fo=3, routed)           0.436     7.069    design_1_i/pattern_0/inst/rgb_12__72_carry__1_n_9
    SLICE_X14Y154        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     7.216 r  design_1_i/pattern_0/inst/rgb_12__123_carry_i_5/O
                         net (fo=1, routed)           0.026     7.242    design_1_i/pattern_0/inst/rgb_12__123_carry_i_5_n_0
    SLICE_X14Y154        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.077     7.319 r  design_1_i/pattern_0/inst/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.419     7.738    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_4[3]
    SLICE_X17Y153        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     7.874 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_4/O
                         net (fo=2, routed)           0.274     8.148    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_10[3]
    SLICE_X17Y153        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     8.324 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_11/O
                         net (fo=1, routed)           0.008     8.332    design_1_i/pattern_0/inst/syncgen_n_140
    SLICE_X17Y153        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.527 r  design_1_i/pattern_0/inst/rgb_12__147_carry/CO[7]
                         net (fo=1, routed)           0.028     8.555    design_1_i/pattern_0/inst/rgb_12__147_carry_n_0
    SLICE_X17Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.578 r  design_1_i/pattern_0/inst/rgb_12__147_carry__0/CO[7]
                         net (fo=1, routed)           0.028     8.606    design_1_i/pattern_0/inst/rgb_12__147_carry__0_n_0
    SLICE_X17Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.629 r  design_1_i/pattern_0/inst/rgb_12__147_carry__1/CO[7]
                         net (fo=1, routed)           0.028     8.657    design_1_i/pattern_0/inst/rgb_12__147_carry__1_n_0
    SLICE_X17Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     8.773 r  design_1_i/pattern_0/inst/rgb_12__147_carry__2/CO[4]
                         net (fo=2, routed)           0.241     9.014    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_3[0]
    SLICE_X16Y156        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     9.076 r  design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_4/O
                         net (fo=2, routed)           0.109     9.185    design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_4_n_0
    SLICE_X16Y156        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     9.223 r  design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_1/O
                         net (fo=4, routed)           0.955    10.178    design_1_i/pattern_0/inst/syncgen_n_84
    SLICE_X15Y133        FDRE                                         r  design_1_i/pattern_0/inst/VGA_R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    40.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    40.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.130    41.297    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    41.941 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.227    42.168    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.192 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.507    43.699    design_1_i/pattern_0/inst/PCK
    SLICE_X15Y133        FDRE                                         r  design_1_i/pattern_0/inst/VGA_R_reg[3]_lopt_replica/C
                         clock pessimism             -0.429    43.270    
                         clock uncertainty           -0.100    43.170    
    SLICE_X15Y133        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    43.197    design_1_i/pattern_0/inst/VGA_R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         43.197    
                         arrival time                         -10.178    
  -------------------------------------------------------------------
                         slack                                 33.019    

Slack (MET) :             33.019ns  (required time - arrival time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/VGA_R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.793ns  (logic 2.394ns (35.242%)  route 4.399ns (64.758%))
  Logic Levels:           18  (CARRY8=8 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.691ns = ( 43.691 - 40.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.801ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.730ns, distribution 0.769ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.269     1.476    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.370 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.626    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.654 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.723     3.377    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X16Y149        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.470 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/Q
                         net (fo=51, routed)          0.524     3.994    design_1_i/pattern_0/inst/syncgen/VCNT[1]
    SLICE_X16Y150        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.145 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16/O
                         net (fo=13, routed)          0.428     4.573    design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16_n_0
    SLICE_X14Y151        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     4.774 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_1/O
                         net (fo=4, routed)           0.272     5.046    design_1_i/pattern_0/inst/syncgen/DI[6]
    SLICE_X14Y151        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     5.146 r  design_1_i/pattern_0/inst/syncgen/rgb_12__27_carry_i_5/O
                         net (fo=1, routed)           0.017     5.163    design_1_i/pattern_0/inst/syncgen_n_32
    SLICE_X14Y151        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     5.313 r  design_1_i/pattern_0/inst/rgb_12__27_carry/CO[7]
                         net (fo=1, routed)           0.028     5.341    design_1_i/pattern_0/inst/rgb_12__27_carry_n_0
    SLICE_X14Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.470 r  design_1_i/pattern_0/inst/rgb_12__27_carry__0/O[6]
                         net (fo=2, routed)           0.381     5.851    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_0[6]
    SLICE_X15Y153        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     6.024 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_6/O
                         net (fo=2, routed)           0.194     6.218    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_9[2]
    SLICE_X15Y153        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     6.392 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_14/O
                         net (fo=1, routed)           0.011     6.403    design_1_i/pattern_0/inst/syncgen_n_120
    SLICE_X15Y153        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.230     6.633 f  design_1_i/pattern_0/inst/rgb_12__72_carry__1/O[6]
                         net (fo=3, routed)           0.436     7.069    design_1_i/pattern_0/inst/rgb_12__72_carry__1_n_9
    SLICE_X14Y154        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     7.216 r  design_1_i/pattern_0/inst/rgb_12__123_carry_i_5/O
                         net (fo=1, routed)           0.026     7.242    design_1_i/pattern_0/inst/rgb_12__123_carry_i_5_n_0
    SLICE_X14Y154        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.077     7.319 r  design_1_i/pattern_0/inst/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.419     7.738    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_4[3]
    SLICE_X17Y153        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     7.874 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_4/O
                         net (fo=2, routed)           0.274     8.148    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_10[3]
    SLICE_X17Y153        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     8.324 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_11/O
                         net (fo=1, routed)           0.008     8.332    design_1_i/pattern_0/inst/syncgen_n_140
    SLICE_X17Y153        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.527 r  design_1_i/pattern_0/inst/rgb_12__147_carry/CO[7]
                         net (fo=1, routed)           0.028     8.555    design_1_i/pattern_0/inst/rgb_12__147_carry_n_0
    SLICE_X17Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.578 r  design_1_i/pattern_0/inst/rgb_12__147_carry__0/CO[7]
                         net (fo=1, routed)           0.028     8.606    design_1_i/pattern_0/inst/rgb_12__147_carry__0_n_0
    SLICE_X17Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.629 r  design_1_i/pattern_0/inst/rgb_12__147_carry__1/CO[7]
                         net (fo=1, routed)           0.028     8.657    design_1_i/pattern_0/inst/rgb_12__147_carry__1_n_0
    SLICE_X17Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     8.773 r  design_1_i/pattern_0/inst/rgb_12__147_carry__2/CO[4]
                         net (fo=2, routed)           0.241     9.014    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_3[0]
    SLICE_X16Y156        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     9.076 r  design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_4/O
                         net (fo=2, routed)           0.109     9.185    design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_4_n_0
    SLICE_X16Y156        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     9.223 r  design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_1/O
                         net (fo=4, routed)           0.947    10.170    design_1_i/pattern_0/inst/syncgen_n_84
    SLICE_X15Y142        FDRE                                         r  design_1_i/pattern_0/inst/VGA_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    40.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    40.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.130    41.297    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    41.941 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.227    42.168    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.192 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.499    43.691    design_1_i/pattern_0/inst/PCK
    SLICE_X15Y142        FDRE                                         r  design_1_i/pattern_0/inst/VGA_R_reg[3]/C
                         clock pessimism             -0.429    43.262    
                         clock uncertainty           -0.100    43.162    
    SLICE_X15Y142        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    43.189    design_1_i/pattern_0/inst/VGA_R_reg[3]
  -------------------------------------------------------------------
                         required time                         43.189    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                 33.019    

Slack (MET) :             33.020ns  (required time - arrival time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/VGA_R_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 2.394ns (35.206%)  route 4.406ns (64.794%))
  Logic Levels:           18  (CARRY8=8 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 43.699 - 40.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.801ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.730ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.269     1.476    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.370 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.626    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.654 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.723     3.377    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X16Y149        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.470 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/Q
                         net (fo=51, routed)          0.524     3.994    design_1_i/pattern_0/inst/syncgen/VCNT[1]
    SLICE_X16Y150        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.145 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16/O
                         net (fo=13, routed)          0.428     4.573    design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16_n_0
    SLICE_X14Y151        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     4.774 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_1/O
                         net (fo=4, routed)           0.272     5.046    design_1_i/pattern_0/inst/syncgen/DI[6]
    SLICE_X14Y151        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     5.146 r  design_1_i/pattern_0/inst/syncgen/rgb_12__27_carry_i_5/O
                         net (fo=1, routed)           0.017     5.163    design_1_i/pattern_0/inst/syncgen_n_32
    SLICE_X14Y151        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     5.313 r  design_1_i/pattern_0/inst/rgb_12__27_carry/CO[7]
                         net (fo=1, routed)           0.028     5.341    design_1_i/pattern_0/inst/rgb_12__27_carry_n_0
    SLICE_X14Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.470 r  design_1_i/pattern_0/inst/rgb_12__27_carry__0/O[6]
                         net (fo=2, routed)           0.381     5.851    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_0[6]
    SLICE_X15Y153        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     6.024 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_6/O
                         net (fo=2, routed)           0.194     6.218    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_9[2]
    SLICE_X15Y153        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     6.392 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_14/O
                         net (fo=1, routed)           0.011     6.403    design_1_i/pattern_0/inst/syncgen_n_120
    SLICE_X15Y153        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.230     6.633 f  design_1_i/pattern_0/inst/rgb_12__72_carry__1/O[6]
                         net (fo=3, routed)           0.436     7.069    design_1_i/pattern_0/inst/rgb_12__72_carry__1_n_9
    SLICE_X14Y154        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     7.216 r  design_1_i/pattern_0/inst/rgb_12__123_carry_i_5/O
                         net (fo=1, routed)           0.026     7.242    design_1_i/pattern_0/inst/rgb_12__123_carry_i_5_n_0
    SLICE_X14Y154        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.077     7.319 r  design_1_i/pattern_0/inst/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.419     7.738    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_4[3]
    SLICE_X17Y153        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     7.874 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_4/O
                         net (fo=2, routed)           0.274     8.148    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_10[3]
    SLICE_X17Y153        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     8.324 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_11/O
                         net (fo=1, routed)           0.008     8.332    design_1_i/pattern_0/inst/syncgen_n_140
    SLICE_X17Y153        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.527 r  design_1_i/pattern_0/inst/rgb_12__147_carry/CO[7]
                         net (fo=1, routed)           0.028     8.555    design_1_i/pattern_0/inst/rgb_12__147_carry_n_0
    SLICE_X17Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.578 r  design_1_i/pattern_0/inst/rgb_12__147_carry__0/CO[7]
                         net (fo=1, routed)           0.028     8.606    design_1_i/pattern_0/inst/rgb_12__147_carry__0_n_0
    SLICE_X17Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.629 r  design_1_i/pattern_0/inst/rgb_12__147_carry__1/CO[7]
                         net (fo=1, routed)           0.028     8.657    design_1_i/pattern_0/inst/rgb_12__147_carry__1_n_0
    SLICE_X17Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     8.773 r  design_1_i/pattern_0/inst/rgb_12__147_carry__2/CO[4]
                         net (fo=2, routed)           0.241     9.014    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_3[0]
    SLICE_X16Y156        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     9.076 r  design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_4/O
                         net (fo=2, routed)           0.109     9.185    design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_4_n_0
    SLICE_X16Y156        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     9.223 r  design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_1/O
                         net (fo=4, routed)           0.954    10.177    design_1_i/pattern_0/inst/syncgen_n_84
    SLICE_X15Y133        FDRE                                         r  design_1_i/pattern_0/inst/VGA_R_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    40.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    40.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.130    41.297    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    41.941 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.227    42.168    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.192 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.507    43.699    design_1_i/pattern_0/inst/PCK
    SLICE_X15Y133        FDRE                                         r  design_1_i/pattern_0/inst/VGA_R_reg[3]_lopt_replica_3/C
                         clock pessimism             -0.429    43.270    
                         clock uncertainty           -0.100    43.170    
    SLICE_X15Y133        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.027    43.197    design_1_i/pattern_0/inst/VGA_R_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         43.197    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                 33.020    

Slack (MET) :             33.028ns  (required time - arrival time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/VGA_B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.792ns  (logic 2.358ns (34.717%)  route 4.434ns (65.283%))
  Logic Levels:           17  (CARRY8=8 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 43.699 - 40.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.801ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.730ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.269     1.476    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.370 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.626    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.654 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.723     3.377    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X16Y149        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.470 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/Q
                         net (fo=51, routed)          0.524     3.994    design_1_i/pattern_0/inst/syncgen/VCNT[1]
    SLICE_X16Y150        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.145 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16/O
                         net (fo=13, routed)          0.428     4.573    design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16_n_0
    SLICE_X14Y151        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     4.774 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_1/O
                         net (fo=4, routed)           0.272     5.046    design_1_i/pattern_0/inst/syncgen/DI[6]
    SLICE_X14Y151        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     5.146 r  design_1_i/pattern_0/inst/syncgen/rgb_12__27_carry_i_5/O
                         net (fo=1, routed)           0.017     5.163    design_1_i/pattern_0/inst/syncgen_n_32
    SLICE_X14Y151        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     5.313 r  design_1_i/pattern_0/inst/rgb_12__27_carry/CO[7]
                         net (fo=1, routed)           0.028     5.341    design_1_i/pattern_0/inst/rgb_12__27_carry_n_0
    SLICE_X14Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.470 r  design_1_i/pattern_0/inst/rgb_12__27_carry__0/O[6]
                         net (fo=2, routed)           0.381     5.851    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_0[6]
    SLICE_X15Y153        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     6.024 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_6/O
                         net (fo=2, routed)           0.194     6.218    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_9[2]
    SLICE_X15Y153        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     6.392 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_14/O
                         net (fo=1, routed)           0.011     6.403    design_1_i/pattern_0/inst/syncgen_n_120
    SLICE_X15Y153        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.230     6.633 f  design_1_i/pattern_0/inst/rgb_12__72_carry__1/O[6]
                         net (fo=3, routed)           0.436     7.069    design_1_i/pattern_0/inst/rgb_12__72_carry__1_n_9
    SLICE_X14Y154        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     7.216 r  design_1_i/pattern_0/inst/rgb_12__123_carry_i_5/O
                         net (fo=1, routed)           0.026     7.242    design_1_i/pattern_0/inst/rgb_12__123_carry_i_5_n_0
    SLICE_X14Y154        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.077     7.319 r  design_1_i/pattern_0/inst/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.419     7.738    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_4[3]
    SLICE_X17Y153        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     7.874 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_4/O
                         net (fo=2, routed)           0.274     8.148    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_10[3]
    SLICE_X17Y153        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     8.324 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_11/O
                         net (fo=1, routed)           0.008     8.332    design_1_i/pattern_0/inst/syncgen_n_140
    SLICE_X17Y153        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.527 r  design_1_i/pattern_0/inst/rgb_12__147_carry/CO[7]
                         net (fo=1, routed)           0.028     8.555    design_1_i/pattern_0/inst/rgb_12__147_carry_n_0
    SLICE_X17Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.578 r  design_1_i/pattern_0/inst/rgb_12__147_carry__0/CO[7]
                         net (fo=1, routed)           0.028     8.606    design_1_i/pattern_0/inst/rgb_12__147_carry__0_n_0
    SLICE_X17Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.629 r  design_1_i/pattern_0/inst/rgb_12__147_carry__1/CO[7]
                         net (fo=1, routed)           0.028     8.657    design_1_i/pattern_0/inst/rgb_12__147_carry__1_n_0
    SLICE_X17Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     8.773 r  design_1_i/pattern_0/inst/rgb_12__147_carry__2/CO[4]
                         net (fo=2, routed)           0.140     8.913    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_3[0]
    SLICE_X16Y156        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     8.977 r  design_1_i/pattern_0/inst/syncgen/VGA_B[3]_i_1/O
                         net (fo=4, routed)           1.192    10.169    design_1_i/pattern_0/inst/syncgen_n_83
    SLICE_X15Y133        FDRE                                         r  design_1_i/pattern_0/inst/VGA_B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    40.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    40.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.130    41.297    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    41.941 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.227    42.168    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.192 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.507    43.699    design_1_i/pattern_0/inst/PCK
    SLICE_X15Y133        FDRE                                         r  design_1_i/pattern_0/inst/VGA_B_reg[3]/C
                         clock pessimism             -0.429    43.270    
                         clock uncertainty           -0.100    43.170    
    SLICE_X15Y133        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    43.197    design_1_i/pattern_0/inst/VGA_B_reg[3]
  -------------------------------------------------------------------
                         required time                         43.197    
                         arrival time                         -10.169    
  -------------------------------------------------------------------
                         slack                                 33.028    

Slack (MET) :             33.028ns  (required time - arrival time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.791ns  (logic 2.358ns (34.722%)  route 4.433ns (65.278%))
  Logic Levels:           17  (CARRY8=8 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.698ns = ( 43.698 - 40.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.801ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.730ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.269     1.476    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.370 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.626    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.654 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.723     3.377    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X16Y149        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.470 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/Q
                         net (fo=51, routed)          0.524     3.994    design_1_i/pattern_0/inst/syncgen/VCNT[1]
    SLICE_X16Y150        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.145 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16/O
                         net (fo=13, routed)          0.428     4.573    design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16_n_0
    SLICE_X14Y151        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     4.774 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_1/O
                         net (fo=4, routed)           0.272     5.046    design_1_i/pattern_0/inst/syncgen/DI[6]
    SLICE_X14Y151        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     5.146 r  design_1_i/pattern_0/inst/syncgen/rgb_12__27_carry_i_5/O
                         net (fo=1, routed)           0.017     5.163    design_1_i/pattern_0/inst/syncgen_n_32
    SLICE_X14Y151        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     5.313 r  design_1_i/pattern_0/inst/rgb_12__27_carry/CO[7]
                         net (fo=1, routed)           0.028     5.341    design_1_i/pattern_0/inst/rgb_12__27_carry_n_0
    SLICE_X14Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.470 r  design_1_i/pattern_0/inst/rgb_12__27_carry__0/O[6]
                         net (fo=2, routed)           0.381     5.851    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_0[6]
    SLICE_X15Y153        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     6.024 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_6/O
                         net (fo=2, routed)           0.194     6.218    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_9[2]
    SLICE_X15Y153        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     6.392 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_14/O
                         net (fo=1, routed)           0.011     6.403    design_1_i/pattern_0/inst/syncgen_n_120
    SLICE_X15Y153        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.230     6.633 f  design_1_i/pattern_0/inst/rgb_12__72_carry__1/O[6]
                         net (fo=3, routed)           0.436     7.069    design_1_i/pattern_0/inst/rgb_12__72_carry__1_n_9
    SLICE_X14Y154        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     7.216 r  design_1_i/pattern_0/inst/rgb_12__123_carry_i_5/O
                         net (fo=1, routed)           0.026     7.242    design_1_i/pattern_0/inst/rgb_12__123_carry_i_5_n_0
    SLICE_X14Y154        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.077     7.319 r  design_1_i/pattern_0/inst/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.419     7.738    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_4[3]
    SLICE_X17Y153        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     7.874 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_4/O
                         net (fo=2, routed)           0.274     8.148    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_10[3]
    SLICE_X17Y153        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     8.324 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_11/O
                         net (fo=1, routed)           0.008     8.332    design_1_i/pattern_0/inst/syncgen_n_140
    SLICE_X17Y153        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.527 r  design_1_i/pattern_0/inst/rgb_12__147_carry/CO[7]
                         net (fo=1, routed)           0.028     8.555    design_1_i/pattern_0/inst/rgb_12__147_carry_n_0
    SLICE_X17Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.578 r  design_1_i/pattern_0/inst/rgb_12__147_carry__0/CO[7]
                         net (fo=1, routed)           0.028     8.606    design_1_i/pattern_0/inst/rgb_12__147_carry__0_n_0
    SLICE_X17Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.629 r  design_1_i/pattern_0/inst/rgb_12__147_carry__1/CO[7]
                         net (fo=1, routed)           0.028     8.657    design_1_i/pattern_0/inst/rgb_12__147_carry__1_n_0
    SLICE_X17Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     8.773 r  design_1_i/pattern_0/inst/rgb_12__147_carry__2/CO[4]
                         net (fo=2, routed)           0.140     8.913    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_3[0]
    SLICE_X16Y156        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     8.977 r  design_1_i/pattern_0/inst/syncgen/VGA_B[3]_i_1/O
                         net (fo=4, routed)           1.191    10.168    design_1_i/pattern_0/inst/syncgen_n_83
    SLICE_X15Y134        FDRE                                         r  design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    40.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    40.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.130    41.297    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    41.941 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.227    42.168    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.192 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.506    43.698    design_1_i/pattern_0/inst/PCK
    SLICE_X15Y134        FDRE                                         r  design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica_2/C
                         clock pessimism             -0.429    43.269    
                         clock uncertainty           -0.100    43.169    
    SLICE_X15Y134        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    43.196    design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         43.196    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                 33.028    

Slack (MET) :             33.028ns  (required time - arrival time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 2.358ns (34.728%)  route 4.432ns (65.272%))
  Logic Levels:           17  (CARRY8=8 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.697ns = ( 43.697 - 40.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.801ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.730ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.269     1.476    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.370 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.626    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.654 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.723     3.377    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X16Y149        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.470 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/Q
                         net (fo=51, routed)          0.524     3.994    design_1_i/pattern_0/inst/syncgen/VCNT[1]
    SLICE_X16Y150        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.145 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16/O
                         net (fo=13, routed)          0.428     4.573    design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16_n_0
    SLICE_X14Y151        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     4.774 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_1/O
                         net (fo=4, routed)           0.272     5.046    design_1_i/pattern_0/inst/syncgen/DI[6]
    SLICE_X14Y151        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     5.146 r  design_1_i/pattern_0/inst/syncgen/rgb_12__27_carry_i_5/O
                         net (fo=1, routed)           0.017     5.163    design_1_i/pattern_0/inst/syncgen_n_32
    SLICE_X14Y151        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     5.313 r  design_1_i/pattern_0/inst/rgb_12__27_carry/CO[7]
                         net (fo=1, routed)           0.028     5.341    design_1_i/pattern_0/inst/rgb_12__27_carry_n_0
    SLICE_X14Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.470 r  design_1_i/pattern_0/inst/rgb_12__27_carry__0/O[6]
                         net (fo=2, routed)           0.381     5.851    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_0[6]
    SLICE_X15Y153        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     6.024 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_6/O
                         net (fo=2, routed)           0.194     6.218    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_9[2]
    SLICE_X15Y153        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     6.392 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_14/O
                         net (fo=1, routed)           0.011     6.403    design_1_i/pattern_0/inst/syncgen_n_120
    SLICE_X15Y153        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.230     6.633 f  design_1_i/pattern_0/inst/rgb_12__72_carry__1/O[6]
                         net (fo=3, routed)           0.436     7.069    design_1_i/pattern_0/inst/rgb_12__72_carry__1_n_9
    SLICE_X14Y154        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     7.216 r  design_1_i/pattern_0/inst/rgb_12__123_carry_i_5/O
                         net (fo=1, routed)           0.026     7.242    design_1_i/pattern_0/inst/rgb_12__123_carry_i_5_n_0
    SLICE_X14Y154        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.077     7.319 r  design_1_i/pattern_0/inst/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.419     7.738    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_4[3]
    SLICE_X17Y153        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     7.874 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_4/O
                         net (fo=2, routed)           0.274     8.148    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_10[3]
    SLICE_X17Y153        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     8.324 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_11/O
                         net (fo=1, routed)           0.008     8.332    design_1_i/pattern_0/inst/syncgen_n_140
    SLICE_X17Y153        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.527 r  design_1_i/pattern_0/inst/rgb_12__147_carry/CO[7]
                         net (fo=1, routed)           0.028     8.555    design_1_i/pattern_0/inst/rgb_12__147_carry_n_0
    SLICE_X17Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.578 r  design_1_i/pattern_0/inst/rgb_12__147_carry__0/CO[7]
                         net (fo=1, routed)           0.028     8.606    design_1_i/pattern_0/inst/rgb_12__147_carry__0_n_0
    SLICE_X17Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.629 r  design_1_i/pattern_0/inst/rgb_12__147_carry__1/CO[7]
                         net (fo=1, routed)           0.028     8.657    design_1_i/pattern_0/inst/rgb_12__147_carry__1_n_0
    SLICE_X17Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     8.773 r  design_1_i/pattern_0/inst/rgb_12__147_carry__2/CO[4]
                         net (fo=2, routed)           0.140     8.913    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_3[0]
    SLICE_X16Y156        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     8.977 r  design_1_i/pattern_0/inst/syncgen/VGA_B[3]_i_1/O
                         net (fo=4, routed)           1.190    10.167    design_1_i/pattern_0/inst/syncgen_n_83
    SLICE_X15Y136        FDRE                                         r  design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    40.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    40.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.130    41.297    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    41.941 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.227    42.168    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.192 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.505    43.697    design_1_i/pattern_0/inst/PCK
    SLICE_X15Y136        FDRE                                         r  design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica_3/C
                         clock pessimism             -0.429    43.268    
                         clock uncertainty           -0.100    43.168    
    SLICE_X15Y136        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    43.195    design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         43.195    
                         arrival time                         -10.167    
  -------------------------------------------------------------------
                         slack                                 33.028    

Slack (MET) :             33.029ns  (required time - arrival time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 2.358ns (34.753%)  route 4.427ns (65.247%))
  Logic Levels:           17  (CARRY8=8 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.693ns = ( 43.693 - 40.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.801ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.730ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.269     1.476    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.370 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.626    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.654 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.723     3.377    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X16Y149        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.470 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/Q
                         net (fo=51, routed)          0.524     3.994    design_1_i/pattern_0/inst/syncgen/VCNT[1]
    SLICE_X16Y150        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.145 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16/O
                         net (fo=13, routed)          0.428     4.573    design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16_n_0
    SLICE_X14Y151        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     4.774 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_1/O
                         net (fo=4, routed)           0.272     5.046    design_1_i/pattern_0/inst/syncgen/DI[6]
    SLICE_X14Y151        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     5.146 r  design_1_i/pattern_0/inst/syncgen/rgb_12__27_carry_i_5/O
                         net (fo=1, routed)           0.017     5.163    design_1_i/pattern_0/inst/syncgen_n_32
    SLICE_X14Y151        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     5.313 r  design_1_i/pattern_0/inst/rgb_12__27_carry/CO[7]
                         net (fo=1, routed)           0.028     5.341    design_1_i/pattern_0/inst/rgb_12__27_carry_n_0
    SLICE_X14Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.470 r  design_1_i/pattern_0/inst/rgb_12__27_carry__0/O[6]
                         net (fo=2, routed)           0.381     5.851    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_0[6]
    SLICE_X15Y153        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     6.024 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_6/O
                         net (fo=2, routed)           0.194     6.218    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_9[2]
    SLICE_X15Y153        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     6.392 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_14/O
                         net (fo=1, routed)           0.011     6.403    design_1_i/pattern_0/inst/syncgen_n_120
    SLICE_X15Y153        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.230     6.633 f  design_1_i/pattern_0/inst/rgb_12__72_carry__1/O[6]
                         net (fo=3, routed)           0.436     7.069    design_1_i/pattern_0/inst/rgb_12__72_carry__1_n_9
    SLICE_X14Y154        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     7.216 r  design_1_i/pattern_0/inst/rgb_12__123_carry_i_5/O
                         net (fo=1, routed)           0.026     7.242    design_1_i/pattern_0/inst/rgb_12__123_carry_i_5_n_0
    SLICE_X14Y154        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.077     7.319 r  design_1_i/pattern_0/inst/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.419     7.738    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_4[3]
    SLICE_X17Y153        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     7.874 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_4/O
                         net (fo=2, routed)           0.274     8.148    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_10[3]
    SLICE_X17Y153        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     8.324 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_11/O
                         net (fo=1, routed)           0.008     8.332    design_1_i/pattern_0/inst/syncgen_n_140
    SLICE_X17Y153        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.527 r  design_1_i/pattern_0/inst/rgb_12__147_carry/CO[7]
                         net (fo=1, routed)           0.028     8.555    design_1_i/pattern_0/inst/rgb_12__147_carry_n_0
    SLICE_X17Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.578 r  design_1_i/pattern_0/inst/rgb_12__147_carry__0/CO[7]
                         net (fo=1, routed)           0.028     8.606    design_1_i/pattern_0/inst/rgb_12__147_carry__0_n_0
    SLICE_X17Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.629 r  design_1_i/pattern_0/inst/rgb_12__147_carry__1/CO[7]
                         net (fo=1, routed)           0.028     8.657    design_1_i/pattern_0/inst/rgb_12__147_carry__1_n_0
    SLICE_X17Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     8.773 r  design_1_i/pattern_0/inst/rgb_12__147_carry__2/CO[4]
                         net (fo=2, routed)           0.140     8.913    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_3[0]
    SLICE_X16Y156        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     8.977 r  design_1_i/pattern_0/inst/syncgen/VGA_B[3]_i_1/O
                         net (fo=4, routed)           1.185    10.162    design_1_i/pattern_0/inst/syncgen_n_83
    SLICE_X15Y140        FDRE                                         r  design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    40.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    40.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.130    41.297    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    41.941 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.227    42.168    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.192 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.501    43.693    design_1_i/pattern_0/inst/PCK
    SLICE_X15Y140        FDRE                                         r  design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica/C
                         clock pessimism             -0.429    43.264    
                         clock uncertainty           -0.100    43.164    
    SLICE_X15Y140        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    43.191    design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         43.191    
                         arrival time                         -10.162    
  -------------------------------------------------------------------
                         slack                                 33.029    

Slack (MET) :             33.312ns  (required time - arrival time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/VGA_G_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 2.395ns (36.812%)  route 4.111ns (63.188%))
  Logic Levels:           18  (CARRY8=8 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.697ns = ( 43.697 - 40.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.801ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.730ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.269     1.476    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.370 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.626    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.654 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.723     3.377    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X16Y149        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.470 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/Q
                         net (fo=51, routed)          0.524     3.994    design_1_i/pattern_0/inst/syncgen/VCNT[1]
    SLICE_X16Y150        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.145 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16/O
                         net (fo=13, routed)          0.428     4.573    design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16_n_0
    SLICE_X14Y151        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     4.774 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_1/O
                         net (fo=4, routed)           0.272     5.046    design_1_i/pattern_0/inst/syncgen/DI[6]
    SLICE_X14Y151        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     5.146 r  design_1_i/pattern_0/inst/syncgen/rgb_12__27_carry_i_5/O
                         net (fo=1, routed)           0.017     5.163    design_1_i/pattern_0/inst/syncgen_n_32
    SLICE_X14Y151        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     5.313 r  design_1_i/pattern_0/inst/rgb_12__27_carry/CO[7]
                         net (fo=1, routed)           0.028     5.341    design_1_i/pattern_0/inst/rgb_12__27_carry_n_0
    SLICE_X14Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.470 r  design_1_i/pattern_0/inst/rgb_12__27_carry__0/O[6]
                         net (fo=2, routed)           0.381     5.851    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_0[6]
    SLICE_X15Y153        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     6.024 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_6/O
                         net (fo=2, routed)           0.194     6.218    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_9[2]
    SLICE_X15Y153        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     6.392 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_14/O
                         net (fo=1, routed)           0.011     6.403    design_1_i/pattern_0/inst/syncgen_n_120
    SLICE_X15Y153        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.230     6.633 f  design_1_i/pattern_0/inst/rgb_12__72_carry__1/O[6]
                         net (fo=3, routed)           0.436     7.069    design_1_i/pattern_0/inst/rgb_12__72_carry__1_n_9
    SLICE_X14Y154        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     7.216 r  design_1_i/pattern_0/inst/rgb_12__123_carry_i_5/O
                         net (fo=1, routed)           0.026     7.242    design_1_i/pattern_0/inst/rgb_12__123_carry_i_5_n_0
    SLICE_X14Y154        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.077     7.319 r  design_1_i/pattern_0/inst/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.419     7.738    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_4[3]
    SLICE_X17Y153        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     7.874 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_4/O
                         net (fo=2, routed)           0.274     8.148    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_10[3]
    SLICE_X17Y153        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     8.324 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_11/O
                         net (fo=1, routed)           0.008     8.332    design_1_i/pattern_0/inst/syncgen_n_140
    SLICE_X17Y153        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.527 r  design_1_i/pattern_0/inst/rgb_12__147_carry/CO[7]
                         net (fo=1, routed)           0.028     8.555    design_1_i/pattern_0/inst/rgb_12__147_carry_n_0
    SLICE_X17Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.578 r  design_1_i/pattern_0/inst/rgb_12__147_carry__0/CO[7]
                         net (fo=1, routed)           0.028     8.606    design_1_i/pattern_0/inst/rgb_12__147_carry__0_n_0
    SLICE_X17Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.629 r  design_1_i/pattern_0/inst/rgb_12__147_carry__1/CO[7]
                         net (fo=1, routed)           0.028     8.657    design_1_i/pattern_0/inst/rgb_12__147_carry__1_n_0
    SLICE_X17Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     8.773 r  design_1_i/pattern_0/inst/rgb_12__147_carry__2/CO[4]
                         net (fo=2, routed)           0.241     9.014    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_3[0]
    SLICE_X16Y156        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     9.076 r  design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_4/O
                         net (fo=2, routed)           0.110     9.186    design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_4_n_0
    SLICE_X16Y156        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     9.225 r  design_1_i/pattern_0/inst/syncgen/VGA_G[3]_i_1/O
                         net (fo=4, routed)           0.658     9.883    design_1_i/pattern_0/inst/syncgen_n_82
    SLICE_X15Y168        FDRE                                         r  design_1_i/pattern_0/inst/VGA_G_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    40.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    40.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.130    41.297    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    41.941 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.227    42.168    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.192 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.505    43.697    design_1_i/pattern_0/inst/PCK
    SLICE_X15Y168        FDRE                                         r  design_1_i/pattern_0/inst/VGA_G_reg[3]_lopt_replica_3/C
                         clock pessimism             -0.429    43.268    
                         clock uncertainty           -0.100    43.168    
    SLICE_X15Y168        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.027    43.195    design_1_i/pattern_0/inst/VGA_G_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         43.195    
                         arrival time                          -9.883    
  -------------------------------------------------------------------
                         slack                                 33.312    

Slack (MET) :             33.349ns  (required time - arrival time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/VGA_G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        6.469ns  (logic 2.395ns (37.023%)  route 4.074ns (62.977%))
  Logic Levels:           18  (CARRY8=8 LUT1=1 LUT2=1 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.697ns = ( 43.697 - 40.000 ) 
    Source Clock Delay      (SCD):    3.377ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.723ns (routing 0.801ns, distribution 0.922ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.730ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.269     1.476    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.106     1.370 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.256     1.626    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.654 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.723     3.377    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X16Y149        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y149        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.093     3.470 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[1]/Q
                         net (fo=51, routed)          0.524     3.994    design_1_i/pattern_0/inst/syncgen/VCNT[1]
    SLICE_X16Y150        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.145 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16/O
                         net (fo=13, routed)          0.428     4.573    design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_16_n_0
    SLICE_X14Y151        LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.201     4.774 r  design_1_i/pattern_0/inst/syncgen/rgb_12_carry_i_1/O
                         net (fo=4, routed)           0.272     5.046    design_1_i/pattern_0/inst/syncgen/DI[6]
    SLICE_X14Y151        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     5.146 r  design_1_i/pattern_0/inst/syncgen/rgb_12__27_carry_i_5/O
                         net (fo=1, routed)           0.017     5.163    design_1_i/pattern_0/inst/syncgen_n_32
    SLICE_X14Y151        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.150     5.313 r  design_1_i/pattern_0/inst/rgb_12__27_carry/CO[7]
                         net (fo=1, routed)           0.028     5.341    design_1_i/pattern_0/inst/rgb_12__27_carry_n_0
    SLICE_X14Y152        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     5.470 r  design_1_i/pattern_0/inst/rgb_12__27_carry__0/O[6]
                         net (fo=2, routed)           0.381     5.851    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_0[6]
    SLICE_X15Y153        LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.173     6.024 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_6/O
                         net (fo=2, routed)           0.194     6.218    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_9[2]
    SLICE_X15Y153        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.174     6.392 r  design_1_i/pattern_0/inst/syncgen/rgb_12__72_carry__1_i_14/O
                         net (fo=1, routed)           0.011     6.403    design_1_i/pattern_0/inst/syncgen_n_120
    SLICE_X15Y153        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[6])
                                                      0.230     6.633 f  design_1_i/pattern_0/inst/rgb_12__72_carry__1/O[6]
                         net (fo=3, routed)           0.436     7.069    design_1_i/pattern_0/inst/rgb_12__72_carry__1_n_9
    SLICE_X14Y154        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     7.216 r  design_1_i/pattern_0/inst/rgb_12__123_carry_i_5/O
                         net (fo=1, routed)           0.026     7.242    design_1_i/pattern_0/inst/rgb_12__123_carry_i_5_n_0
    SLICE_X14Y154        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.077     7.319 r  design_1_i/pattern_0/inst/rgb_12__123_carry/O[3]
                         net (fo=2, routed)           0.419     7.738    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_4[3]
    SLICE_X17Y153        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.136     7.874 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_4/O
                         net (fo=2, routed)           0.274     8.148    design_1_i/pattern_0/inst/syncgen/VGA_B_reg[3]_10[3]
    SLICE_X17Y153        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.176     8.324 r  design_1_i/pattern_0/inst/syncgen/rgb_12__147_carry_i_11/O
                         net (fo=1, routed)           0.008     8.332    design_1_i/pattern_0/inst/syncgen_n_140
    SLICE_X17Y153        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     8.527 r  design_1_i/pattern_0/inst/rgb_12__147_carry/CO[7]
                         net (fo=1, routed)           0.028     8.555    design_1_i/pattern_0/inst/rgb_12__147_carry_n_0
    SLICE_X17Y154        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.578 r  design_1_i/pattern_0/inst/rgb_12__147_carry__0/CO[7]
                         net (fo=1, routed)           0.028     8.606    design_1_i/pattern_0/inst/rgb_12__147_carry__0_n_0
    SLICE_X17Y155        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     8.629 r  design_1_i/pattern_0/inst/rgb_12__147_carry__1/CO[7]
                         net (fo=1, routed)           0.028     8.657    design_1_i/pattern_0/inst/rgb_12__147_carry__1_n_0
    SLICE_X17Y156        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[4])
                                                      0.116     8.773 r  design_1_i/pattern_0/inst/rgb_12__147_carry__2/CO[4]
                         net (fo=2, routed)           0.241     9.014    design_1_i/pattern_0/inst/syncgen/VCNT_reg[7]_3[0]
    SLICE_X16Y156        LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     9.076 r  design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_4/O
                         net (fo=2, routed)           0.110     9.186    design_1_i/pattern_0/inst/syncgen/VGA_R[3]_i_4_n_0
    SLICE_X16Y156        LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     9.225 r  design_1_i/pattern_0/inst/syncgen/VGA_G[3]_i_1/O
                         net (fo=4, routed)           0.621     9.846    design_1_i/pattern_0/inst/syncgen_n_82
    SLICE_X15Y168        FDRE                                         r  design_1_i/pattern_0/inst/VGA_G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    PS8_X0Y0             PS8                          0.000    40.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140    40.140    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    40.167 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           1.130    41.297    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.644    41.941 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.227    42.168    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    42.192 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          1.505    43.697    design_1_i/pattern_0/inst/PCK
    SLICE_X15Y168        FDRE                                         r  design_1_i/pattern_0/inst/VGA_G_reg[3]/C
                         clock pessimism             -0.429    43.268    
                         clock uncertainty           -0.100    43.168    
    SLICE_X15Y168        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027    43.195    design_1_i/pattern_0/inst/VGA_G_reg[3]
  -------------------------------------------------------------------
                         required time                         43.195    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                 33.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/syncgen/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.053ns (48.624%)  route 0.056ns (51.376%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Net Delay (Source):      0.857ns (routing 0.405ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.446ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.646     0.757    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.987 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.132    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.149 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.857     2.006    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X17Y151        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.045 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[3]/Q
                         net (fo=33, routed)          0.039     2.084    design_1_i/pattern_0/inst/syncgen/VCNT[3]
    SLICE_X17Y151        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     2.098 r  design_1_i/pattern_0/inst/syncgen/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.017     2.115    design_1_i/pattern_0/inst/syncgen/VCNT_1[3]
    SLICE_X17Y151        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.724     0.862    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.567 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.732    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.751 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.967     1.718    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X17Y151        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[3]/C
                         clock pessimism              0.294     2.012    
    SLICE_X17Y151        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.058    design_1_i/pattern_0/inst/syncgen/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/pattern_0/inst/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/syncgen/HCNT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.072ns (64.286%)  route 0.040ns (35.714%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Net Delay (Source):      0.865ns (routing 0.405ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.446ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.646     0.757    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.987 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.132    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.149 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.865     2.014    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X15Y158        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.053 r  design_1_i/pattern_0/inst/syncgen/HCNT_reg[0]/Q
                         net (fo=19, routed)          0.034     2.087    design_1_i/pattern_0/inst/syncgen/HCNT[0]
    SLICE_X15Y158        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     2.120 r  design_1_i/pattern_0/inst/syncgen/HCNT[1]_i_1/O
                         net (fo=1, routed)           0.006     2.126    design_1_i/pattern_0/inst/syncgen/rgb_00[1]
    SLICE_X15Y158        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/HCNT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.724     0.862    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.567 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.732    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.751 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.975     1.726    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X15Y158        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/HCNT_reg[1]/C
                         clock pessimism              0.294     2.020    
    SLICE_X15Y158        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.067    design_1_i/pattern_0/inst/syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/pattern_0/inst/syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/syncgen/HCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.074ns (59.677%)  route 0.050ns (40.323%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Net Delay (Source):      0.865ns (routing 0.405ns, distribution 0.460ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.446ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.646     0.757    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.987 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.132    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.149 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.865     2.014    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X15Y158        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y158        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.053 f  design_1_i/pattern_0/inst/syncgen/HCNT_reg[0]/Q
                         net (fo=19, routed)          0.034     2.087    design_1_i/pattern_0/inst/syncgen/HCNT[0]
    SLICE_X15Y158        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     2.122 r  design_1_i/pattern_0/inst/syncgen/HCNT[0]_i_1/O
                         net (fo=1, routed)           0.016     2.138    design_1_i/pattern_0/inst/syncgen/rgb_00[0]
    SLICE_X15Y158        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/HCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.724     0.862    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.567 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.732    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.751 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.975     1.726    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X15Y158        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/HCNT_reg[0]/C
                         clock pessimism              0.294     2.020    
    SLICE_X15Y158        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.066    design_1_i/pattern_0/inst/syncgen/HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/pattern_0/inst/syncgen/HCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/syncgen/HCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.052ns (36.364%)  route 0.091ns (63.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    2.012ns
    Clock Pessimism Removal (CPR):    -0.304ns
  Clock Net Delay (Source):      0.863ns (routing 0.405ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.446ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.646     0.757    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.987 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.132    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.149 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.863     2.012    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X16Y157        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/HCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.050 r  design_1_i/pattern_0/inst/syncgen/HCNT_reg[7]/Q
                         net (fo=17, routed)          0.065     2.115    design_1_i/pattern_0/inst/syncgen/HCNT[7]
    SLICE_X16Y156        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     2.129 r  design_1_i/pattern_0/inst/syncgen/HCNT[9]_i_2/O
                         net (fo=1, routed)           0.026     2.155    design_1_i/pattern_0/inst/syncgen/p_0_in[9]
    SLICE_X16Y156        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/HCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.724     0.862    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.567 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.732    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.751 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.976     1.727    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X16Y156        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/HCNT_reg[9]/C
                         clock pessimism              0.304     2.031    
    SLICE_X16Y156        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.077    design_1_i/pattern_0/inst/syncgen/HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/syncgen/VCNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.181ns  (logic 0.063ns (34.807%)  route 0.118ns (65.193%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Net Delay (Source):      0.857ns (routing 0.405ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.446ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.646     0.757    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.987 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.132    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.149 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.857     2.006    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X17Y151        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.047 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/Q
                         net (fo=42, routed)          0.101     2.148    design_1_i/pattern_0/inst/syncgen/VCNT[2]
    SLICE_X17Y149        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     2.170 r  design_1_i/pattern_0/inst/syncgen/VCNT[6]_i_1/O
                         net (fo=1, routed)           0.017     2.187    design_1_i/pattern_0/inst/syncgen/VCNT_1[6]
    SLICE_X17Y149        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.724     0.862    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.567 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.732    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.751 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.976     1.727    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X17Y149        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[6]/C
                         clock pessimism              0.334     2.061    
    SLICE_X17Y149        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     2.107    design_1_i/pattern_0/inst/syncgen/VCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/syncgen/VCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.091ns (48.404%)  route 0.097ns (51.596%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    -0.334ns
  Clock Net Delay (Source):      0.857ns (routing 0.405ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.446ns, distribution 0.530ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.646     0.757    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.987 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.132    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.149 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.857     2.006    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X17Y151        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.047 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/Q
                         net (fo=42, routed)          0.081     2.128    design_1_i/pattern_0/inst/syncgen/VCNT[2]
    SLICE_X17Y149        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     2.178 r  design_1_i/pattern_0/inst/syncgen/VCNT[5]_i_1/O
                         net (fo=1, routed)           0.016     2.194    design_1_i/pattern_0/inst/syncgen/VCNT_1[5]
    SLICE_X17Y149        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.724     0.862    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.567 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.732    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.751 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.976     1.727    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X17Y149        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[5]/C
                         clock pessimism              0.334     2.061    
    SLICE_X17Y149        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.107    design_1_i/pattern_0/inst/syncgen/VCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/syncgen/VCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.080ns (51.948%)  route 0.074ns (48.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    2.007ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Net Delay (Source):      0.858ns (routing 0.405ns, distribution 0.453ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.446ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.646     0.757    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.987 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.132    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.149 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.858     2.007    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X17Y152        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y152        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.048 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[8]/Q
                         net (fo=21, routed)          0.068     2.116    design_1_i/pattern_0/inst/syncgen/VCNT[8]
    SLICE_X17Y152        LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.039     2.155 r  design_1_i/pattern_0/inst/syncgen/VCNT[8]_i_1/O
                         net (fo=1, routed)           0.006     2.161    design_1_i/pattern_0/inst/syncgen/VCNT_1[8]
    SLICE_X17Y152        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.724     0.862    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.567 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.732    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.751 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.968     1.719    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X17Y152        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[8]/C
                         clock pessimism              0.294     2.013    
    SLICE_X17Y152        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.060    design_1_i/pattern_0/inst/syncgen/VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.080ns (50.955%)  route 0.077ns (49.045%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Net Delay (Source):      0.857ns (routing 0.405ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.446ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.646     0.757    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.987 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.132    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.149 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.857     2.006    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X17Y151        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.047 r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/Q
                         net (fo=42, routed)          0.071     2.118    design_1_i/pattern_0/inst/syncgen/VCNT[2]
    SLICE_X17Y151        LUT5 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.039     2.157 r  design_1_i/pattern_0/inst/syncgen/VCNT[2]_i_1/O
                         net (fo=1, routed)           0.006     2.163    design_1_i/pattern_0/inst/syncgen/VCNT_1[2]
    SLICE_X17Y151        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.724     0.862    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.567 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.732    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.751 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.967     1.718    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X17Y151        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/C
                         clock pessimism              0.294     2.012    
    SLICE_X17Y151        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.059    design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.163    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/syncgen/VCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.082ns (48.521%)  route 0.087ns (51.479%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    -0.294ns
  Clock Net Delay (Source):      0.857ns (routing 0.405ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.967ns (routing 0.446ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.646     0.757    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.987 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.132    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.149 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.857     2.006    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X17Y151        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y151        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.047 f  design_1_i/pattern_0/inst/syncgen/VCNT_reg[2]/Q
                         net (fo=42, routed)          0.071     2.118    design_1_i/pattern_0/inst/syncgen/VCNT[2]
    SLICE_X17Y151        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.041     2.159 r  design_1_i/pattern_0/inst/syncgen/VCNT[0]_i_1/O
                         net (fo=1, routed)           0.016     2.175    design_1_i/pattern_0/inst/syncgen/VCNT[0]_i_1_n_0
    SLICE_X17Y151        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.724     0.862    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.567 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.732    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.751 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.967     1.718    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X17Y151        FDRE                                         r  design_1_i/pattern_0/inst/syncgen/VCNT_reg[0]/C
                         clock pessimism              0.294     2.012    
    SLICE_X17Y151        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.058    design_1_i/pattern_0/inst/syncgen/VCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/pattern_0/inst/syncgen/VGA_HS_reg/C
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/pattern_0/inst/syncgen/VGA_HS_reg/D
                            (rising edge-triggered cell FDSE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.089ns (51.149%)  route 0.085ns (48.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.726ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    -0.293ns
  Clock Net Delay (Source):      0.864ns (routing 0.405ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.975ns (routing 0.446ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.646     0.757    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.987 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.132    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.149 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.864     2.013    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X15Y157        FDSE                                         r  design_1_i/pattern_0/inst/syncgen/VGA_HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y157        FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.054 r  design_1_i/pattern_0/inst/syncgen/VGA_HS_reg/Q
                         net (fo=2, routed)           0.079     2.133    design_1_i/pattern_0/inst/syncgen/VGA_HS
    SLICE_X15Y157        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.048     2.181 r  design_1_i/pattern_0/inst/syncgen/VGA_HS_i_2/O
                         net (fo=1, routed)           0.006     2.187    design_1_i/pattern_0/inst/syncgen/VGA_HS_i_2_n_0
    SLICE_X15Y157        FDSE                                         r  design_1_i/pattern_0/inst/syncgen/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]
    BUFG_PS_X0Y49        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O
                         net (fo=1, routed)           0.724     0.862    design_1_i/pattern_0/inst/syncgen/pckgen/CLK
    MMCM_X0Y2            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.567 r  design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.732    design_1_i/pattern_0/inst/syncgen/pckgen/iPCK
    BUFGCE_X0Y50         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.751 r  design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=34, routed)          0.975     1.726    design_1_i/pattern_0/inst/syncgen/PCK
    SLICE_X15Y157        FDSE                                         r  design_1_i/pattern_0/inst/syncgen/VGA_HS_reg/C
                         clock pessimism              0.293     2.019    
    SLICE_X15Y157        FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.066    design_1_i/pattern_0/inst/syncgen/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPCK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         40.000      38.501     BUFGCE_X0Y50   design_1_i/pattern_0/inst/syncgen/pckgen/iBUFG/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.250         40.000      38.750     MMCM_X0Y2      design_1_i/pattern_0/inst/syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         40.000      39.450     SLICE_X15Y133  design_1_i/pattern_0/inst/VGA_B_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         40.000      39.450     SLICE_X15Y140  design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            0.550         40.000      39.450     SLICE_X15Y134  design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            0.550         40.000      39.450     SLICE_X15Y136  design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica_3/C
Min Period        n/a     FDRE/C              n/a            0.550         40.000      39.450     SLICE_X15Y168  design_1_i/pattern_0/inst/VGA_G_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         40.000      39.450     SLICE_X15Y126  design_1_i/pattern_0/inst/VGA_G_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            0.550         40.000      39.450     SLICE_X15Y126  design_1_i/pattern_0/inst/VGA_G_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            0.550         40.000      39.450     SLICE_X15Y168  design_1_i/pattern_0/inst/VGA_G_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y126  design_1_i/pattern_0/inst/VGA_G_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y126  design_1_i/pattern_0/inst/VGA_G_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y157  design_1_i/pattern_0/inst/syncgen/HCNT_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X16Y149  design_1_i/pattern_0/inst/syncgen/VCNT_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y140  design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y136  design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y168  design_1_i/pattern_0/inst/VGA_G_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y168  design_1_i/pattern_0/inst/VGA_G_reg[3]_lopt_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y158  design_1_i/pattern_0/inst/syncgen/HCNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y158  design_1_i/pattern_0/inst/syncgen/HCNT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y136  design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y168  design_1_i/pattern_0/inst/VGA_G_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y168  design_1_i/pattern_0/inst/VGA_G_reg[3]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y158  design_1_i/pattern_0/inst/syncgen/HCNT_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y157  design_1_i/pattern_0/inst/syncgen/HCNT_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X17Y149  design_1_i/pattern_0/inst/syncgen/VCNT_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X17Y149  design_1_i/pattern_0/inst/syncgen/VCNT_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y133  design_1_i/pattern_0/inst/VGA_B_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y140  design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         20.000      19.725     SLICE_X15Y134  design_1_i/pattern_0/inst/VGA_B_reg[3]_lopt_replica_2/C



