Timing Analyzer report for test_VGA
Wed Jul 14 21:58:09 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pclk'
 13. Slow 1200mV 85C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pclk'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pclk'
 24. Slow 1200mV 0C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'pclk'
 26. Slow 1200mV 0C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pclk'
 34. Fast 1200mV 0C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'pclk'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; test_VGA                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10E22C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.3%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; Clock Name                                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+
; clk                                                ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { clk }                                                ;
; clk24|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk    ; clk24|altpll_component|auto_generated|pll1|inclk[0]  ; { clk24|altpll_component|auto_generated|pll1|clk[0] }  ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 31.746 ; 31.5 MHz   ; 0.000 ; 15.873 ; 50.00      ; 100       ; 63          ;       ;        ;           ;            ; false    ; clk    ; clk108|altpll_component|auto_generated|pll1|inclk[0] ; { clk108|altpll_component|auto_generated|pll1|clk[0] } ;
; pclk                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { pclk }                                               ;
+----------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+--------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                       ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 118.92 MHz ; 118.92 MHz      ; clk108|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 141.8 MHz  ; 141.8 MHz       ; pclk                                               ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                         ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -3.042 ; -145.001      ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 23.337 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.449 ; 0.000         ;
; pclk                                               ; 0.453 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -3.201 ; -146.489      ;
; clk                                                ; 9.895  ; 0.000         ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 15.598 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pclk'                                                                                                                                                                                      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.042 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.961      ;
; -3.042 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.961      ;
; -3.042 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.961      ;
; -3.042 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.961      ;
; -3.042 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.961      ;
; -3.042 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.961      ;
; -3.042 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.961      ;
; -3.042 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.961      ;
; -3.042 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.961      ;
; -3.042 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.961      ;
; -3.042 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.961      ;
; -3.042 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.961      ;
; -3.026 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.414      ; 3.988      ;
; -3.026 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.408      ; 3.982      ;
; -3.026 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.408      ; 3.982      ;
; -2.994 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.913      ;
; -2.994 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.913      ;
; -2.994 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.913      ;
; -2.994 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.913      ;
; -2.994 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.913      ;
; -2.994 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.913      ;
; -2.994 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.913      ;
; -2.994 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.913      ;
; -2.994 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.913      ;
; -2.994 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.913      ;
; -2.994 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.913      ;
; -2.994 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.913      ;
; -2.993 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.418      ;
; -2.993 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.418      ;
; -2.993 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.418      ;
; -2.993 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.418      ;
; -2.993 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.418      ;
; -2.993 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.418      ;
; -2.993 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.418      ;
; -2.993 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.418      ;
; -2.993 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.418      ;
; -2.993 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.418      ;
; -2.993 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.418      ;
; -2.993 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.418      ;
; -2.977 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.896      ;
; -2.977 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.896      ;
; -2.977 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.896      ;
; -2.977 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.896      ;
; -2.977 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.896      ;
; -2.977 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.896      ;
; -2.977 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.896      ;
; -2.977 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.896      ;
; -2.977 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.896      ;
; -2.977 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.896      ;
; -2.977 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.896      ;
; -2.977 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.896      ;
; -2.975 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.414      ; 3.937      ;
; -2.975 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.408      ; 3.931      ;
; -2.975 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.408      ; 3.931      ;
; -2.916 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.414      ; 3.878      ;
; -2.916 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.408      ; 3.872      ;
; -2.916 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.408      ; 3.872      ;
; -2.902 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.327      ;
; -2.902 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.327      ;
; -2.902 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.327      ;
; -2.902 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.327      ;
; -2.902 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.327      ;
; -2.902 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.327      ;
; -2.902 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.327      ;
; -2.902 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.327      ;
; -2.902 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.327      ;
; -2.902 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.327      ;
; -2.902 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.327      ;
; -2.902 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.327      ;
; -2.888 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.313      ;
; -2.888 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.313      ;
; -2.888 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.313      ;
; -2.888 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.313      ;
; -2.888 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.313      ;
; -2.888 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.313      ;
; -2.888 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.313      ;
; -2.888 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.313      ;
; -2.888 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.313      ;
; -2.888 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.313      ;
; -2.888 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.313      ;
; -2.888 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.576     ; 3.313      ;
; -2.887 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.411      ; 3.846      ;
; -2.887 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.405      ; 3.840      ;
; -2.887 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.405      ; 3.840      ;
; -2.818 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.737      ;
; -2.818 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.737      ;
; -2.818 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.737      ;
; -2.818 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.737      ;
; -2.818 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.737      ;
; -2.818 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.737      ;
; -2.818 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.737      ;
; -2.818 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.737      ;
; -2.818 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.737      ;
; -2.818 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.737      ;
; -2.818 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.737      ;
; -2.818 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.737      ;
; -2.817 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.375      ; 3.740      ;
; -2.817 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.369      ; 3.734      ;
; -2.817 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.369      ; 3.734      ;
; -2.810 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.082     ; 3.729      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 23.337 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 8.685      ;
; 23.338 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 8.684      ;
; 23.388 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 8.634      ;
; 23.560 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 8.462      ;
; 23.591 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 8.431      ;
; 23.688 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 8.372      ;
; 23.689 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 8.371      ;
; 23.736 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 8.286      ;
; 23.739 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 8.321      ;
; 23.894 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 8.128      ;
; 23.911 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 8.149      ;
; 23.942 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 8.118      ;
; 23.952 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 8.104      ;
; 23.953 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 8.103      ;
; 23.975 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 8.073      ;
; 23.976 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 8.072      ;
; 23.988 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 8.067      ;
; 23.989 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 8.066      ;
; 24.003 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 8.053      ;
; 24.007 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 8.023      ;
; 24.008 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 8.022      ;
; 24.026 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 8.022      ;
; 24.034 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 7.988      ;
; 24.039 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 8.016      ;
; 24.058 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 7.972      ;
; 24.087 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.973      ;
; 24.121 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.250      ; 7.923      ;
; 24.122 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.250      ; 7.922      ;
; 24.172 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.250      ; 7.872      ;
; 24.175 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 7.881      ;
; 24.198 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.850      ;
; 24.206 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 7.850      ;
; 24.211 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 7.844      ;
; 24.229 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.819      ;
; 24.230 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 7.800      ;
; 24.242 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 7.813      ;
; 24.245 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.815      ;
; 24.261 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 7.769      ;
; 24.344 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.250      ; 7.700      ;
; 24.349 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.249      ; 7.694      ;
; 24.350 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.249      ; 7.693      ;
; 24.351 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 7.705      ;
; 24.374 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.674      ;
; 24.375 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.250      ; 7.669      ;
; 24.385 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.675      ;
; 24.387 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 7.668      ;
; 24.398 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.662      ;
; 24.399 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.661      ;
; 24.400 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.249      ; 7.643      ;
; 24.406 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 7.624      ;
; 24.449 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.611      ;
; 24.458 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.590      ;
; 24.459 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.589      ;
; 24.509 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 7.547      ;
; 24.509 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.539      ;
; 24.520 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.250      ; 7.524      ;
; 24.532 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.248      ; 7.510      ;
; 24.532 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.516      ;
; 24.533 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.248      ; 7.509      ;
; 24.545 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 7.510      ;
; 24.564 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 7.466      ;
; 24.572 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.249      ; 7.471      ;
; 24.583 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.248      ; 7.459      ;
; 24.603 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.249      ; 7.440      ;
; 24.621 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.439      ;
; 24.649 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 7.407      ;
; 24.652 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.408      ;
; 24.667 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.228      ; 7.355      ;
; 24.672 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.376      ;
; 24.678 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.250      ; 7.366      ;
; 24.681 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.367      ;
; 24.685 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.261      ; 7.370      ;
; 24.704 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.236      ; 7.326      ;
; 24.712 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.336      ;
; 24.746 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 7.311      ;
; 24.747 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 7.310      ;
; 24.748 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.249      ; 7.295      ;
; 24.755 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.248      ; 7.287      ;
; 24.786 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.248      ; 7.256      ;
; 24.797 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.263      ;
; 24.797 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 7.260      ;
; 24.818 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.250      ; 7.226      ;
; 24.857 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.191      ;
; 24.906 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.249      ; 7.137      ;
; 24.931 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.248      ; 7.111      ;
; 24.955 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.105      ;
; 24.969 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 7.088      ;
; 25.000 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 7.057      ;
; 25.015 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 7.033      ;
; 25.018 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 7.042      ;
; 25.046 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.249      ; 6.997      ;
; 25.089 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.248      ; 6.953      ;
; 25.095 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.266      ; 6.965      ;
; 25.145 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 6.912      ;
; 25.155 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 6.893      ;
; 25.229 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.248      ; 6.813      ;
; 25.240 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.776      ;
; 25.282 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.262      ; 6.774      ;
; 25.303 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.263      ; 6.754      ;
; 25.305 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.254      ; 6.743      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.449 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.104      ;
; 0.737 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.744 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.762 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.764 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.767 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.060      ;
; 0.769 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.781 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.074      ;
; 0.782 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.075      ;
; 0.788 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.860 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.504      ;
; 0.905 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.573      ;
; 0.933 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.601      ;
; 0.970 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.263      ;
; 1.091 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.098 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.100 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.107 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 1.766      ;
; 1.107 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.400      ;
; 1.109 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.114 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.768      ;
; 1.116 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.409      ;
; 1.118 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.131 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.424      ;
; 1.132 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.425      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.428      ;
; 1.140 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.433      ;
; 1.141 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.142 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.435      ;
; 1.143 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.144 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.437      ;
; 1.150 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.816      ;
; 1.152 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.445      ;
; 1.153 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.797      ;
; 1.156 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.800      ;
; 1.157 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.811      ;
; 1.159 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.803      ;
; 1.167 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.413      ; 1.834      ;
; 1.178 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 1.818      ;
; 1.203 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.390      ; 1.847      ;
; 1.222 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.515      ;
; 1.229 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.522      ;
; 1.231 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.524      ;
; 1.238 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.531      ;
; 1.240 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.533      ;
; 1.247 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.540      ;
; 1.249 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.542      ;
; 1.255 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.256 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.260 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.931      ;
; 1.262 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.933      ;
; 1.262 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.933      ;
; 1.264 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.266 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.271 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.564      ;
; 1.272 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.565      ;
; 1.273 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.273 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.566      ;
; 1.274 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 1.940      ;
; 1.274 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.567      ;
; 1.275 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.275 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.568      ;
; 1.280 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.573      ;
; 1.281 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.574      ;
; 1.282 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
; 1.282 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.575      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pclk'                                                                                                                                                                                       ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; FSM_data:datos|mem_px_data[0]  ; FSM_data:datos|mem_px_data[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.081      ; 0.746      ;
; 0.629 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.417      ;
; 0.641 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.429      ;
; 0.646 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.434      ;
; 0.646 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.434      ;
; 0.727 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.021      ;
; 0.744 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.101      ; 1.057      ;
; 0.744 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.101      ; 1.057      ;
; 0.746 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.581      ; 1.101      ;
; 0.752 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.540      ;
; 0.761 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.112      ;
; 0.763 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.057      ;
; 0.765 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.059      ;
; 0.767 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.101      ; 1.080      ;
; 0.769 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.063      ;
; 0.781 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.569      ;
; 0.784 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.134      ;
; 0.786 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.080      ;
; 0.786 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.080      ;
; 0.786 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.080      ;
; 0.786 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.574      ;
; 0.786 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.574      ;
; 0.788 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.082      ;
; 0.793 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.581      ;
; 0.804 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.592      ;
; 0.809 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.103      ;
; 0.902 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.690      ;
; 0.919 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.707      ;
; 0.926 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.714      ;
; 0.944 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.732      ;
; 1.042 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.830      ;
; 1.058 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.846      ;
; 1.059 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.847      ;
; 1.077 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.427      ;
; 1.083 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.433      ;
; 1.086 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.436      ;
; 1.088 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.438      ;
; 1.101 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.451      ;
; 1.104 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.454      ;
; 1.114 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.101      ; 1.427      ;
; 1.115 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.410      ;
; 1.121 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.471      ;
; 1.123 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.418      ;
; 1.126 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.420      ;
; 1.126 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.476      ;
; 1.127 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.575      ; 1.476      ;
; 1.132 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.427      ;
; 1.137 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.573      ; 1.484      ;
; 1.140 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.434      ;
; 1.141 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.501      ;
; 1.145 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.575      ; 1.494      ;
; 1.147 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.441      ;
; 1.149 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.443      ;
; 1.152 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.576      ; 1.502      ;
; 1.154 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.575      ; 1.503      ;
; 1.154 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.514      ;
; 1.156 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.450      ;
; 1.158 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.452      ;
; 1.164 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.524      ;
; 1.177 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.537      ;
; 1.180 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.554      ; 1.508      ;
; 1.181 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.969      ;
; 1.187 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.558      ; 1.519      ;
; 1.187 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.573      ; 1.534      ;
; 1.191 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.551      ;
; 1.198 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 1.986      ;
; 1.215 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_data[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.081      ; 1.508      ;
; 1.222 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 2.010      ;
; 1.247 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.541      ;
; 1.255 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.549      ;
; 1.256 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.550      ;
; 1.263 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.558      ;
; 1.266 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.560      ;
; 1.271 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.565      ;
; 1.271 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.565      ;
; 1.271 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.565      ;
; 1.272 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.566      ;
; 1.273 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.567      ;
; 1.280 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.577      ; 2.069      ;
; 1.280 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.577      ; 2.069      ;
; 1.280 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.577      ; 2.069      ;
; 1.280 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.574      ;
; 1.283 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.101      ; 1.158      ;
; 1.288 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.648      ;
; 1.289 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.583      ;
; 1.296 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.590      ;
; 1.299 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.586      ; 1.659      ;
; 1.321 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 2.109      ;
; 1.362 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.576      ; 2.150      ;
; 1.386 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.680      ;
; 1.387 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.681      ;
; 1.395 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.082      ; 1.689      ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                        ;
+------------+-----------------+----------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                         ; Note ;
+------------+-----------------+----------------------------------------------------+------+
; 127.91 MHz ; 127.91 MHz      ; clk108|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 152.44 MHz ; 152.44 MHz      ; pclk                                               ;      ;
+------------+-----------------+----------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -2.821 ; -133.031      ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 23.928 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; pclk                                               ; 0.402 ; 0.000         ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.418 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -3.201 ; -146.489      ;
; clk                                                ; 9.906  ; 0.000         ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 15.594 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pclk'                                                                                                                                                                                       ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.821 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.821 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.750      ;
; -2.785 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.714      ;
; -2.785 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.714      ;
; -2.780 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.363      ; 3.682      ;
; -2.780 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.357      ; 3.676      ;
; -2.780 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.357      ; 3.676      ;
; -2.774 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.236      ;
; -2.774 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.236      ;
; -2.774 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.236      ;
; -2.774 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.236      ;
; -2.774 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.236      ;
; -2.774 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.236      ;
; -2.774 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.236      ;
; -2.774 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.236      ;
; -2.774 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.236      ;
; -2.774 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.236      ;
; -2.774 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.236      ;
; -2.774 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.236      ;
; -2.760 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.689      ;
; -2.760 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.689      ;
; -2.760 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.689      ;
; -2.760 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.689      ;
; -2.760 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.689      ;
; -2.760 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.689      ;
; -2.760 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.689      ;
; -2.760 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.689      ;
; -2.760 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.689      ;
; -2.760 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.689      ;
; -2.760 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.689      ;
; -2.760 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.689      ;
; -2.742 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.362      ; 3.643      ;
; -2.742 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.356      ; 3.637      ;
; -2.742 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.356      ; 3.637      ;
; -2.681 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.363      ; 3.583      ;
; -2.681 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.357      ; 3.577      ;
; -2.681 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.357      ; 3.577      ;
; -2.657 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.362      ; 3.558      ;
; -2.657 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.356      ; 3.552      ;
; -2.657 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.356      ; 3.552      ;
; -2.640 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.102      ;
; -2.640 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.102      ;
; -2.640 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.102      ;
; -2.640 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.102      ;
; -2.640 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.102      ;
; -2.640 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.102      ;
; -2.640 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.102      ;
; -2.640 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.102      ;
; -2.640 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.102      ;
; -2.640 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.102      ;
; -2.640 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.102      ;
; -2.640 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.102      ;
; -2.630 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.092      ;
; -2.630 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.092      ;
; -2.630 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.092      ;
; -2.630 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.092      ;
; -2.630 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.092      ;
; -2.630 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.092      ;
; -2.630 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.092      ;
; -2.630 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.092      ;
; -2.630 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.092      ;
; -2.630 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.092      ;
; -2.630 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.092      ;
; -2.630 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.540     ; 3.092      ;
; -2.605 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.534      ;
; -2.605 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.534      ;
; -2.605 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.534      ;
; -2.605 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.534      ;
; -2.605 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.534      ;
; -2.605 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.534      ;
; -2.605 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.534      ;
; -2.605 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.534      ;
; -2.605 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.534      ;
; -2.605 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.534      ;
; -2.605 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.534      ;
; -2.605 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.534      ;
; -2.602 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.531      ;
; -2.602 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.531      ;
; -2.602 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.531      ;
; -2.602 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.073     ; 3.531      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 23.928 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.201      ; 8.058      ;
; 23.991 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.201      ; 7.995      ;
; 24.020 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.201      ; 7.966      ;
; 24.140 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.201      ; 7.846      ;
; 24.247 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.201      ; 7.739      ;
; 24.249 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 7.770      ;
; 24.312 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 7.707      ;
; 24.341 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 7.678      ;
; 24.371 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.201      ; 7.615      ;
; 24.442 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 7.576      ;
; 24.455 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 7.555      ;
; 24.461 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 7.558      ;
; 24.477 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 7.539      ;
; 24.491 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.210      ; 7.504      ;
; 24.505 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 7.513      ;
; 24.518 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 7.492      ;
; 24.525 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.201      ; 7.461      ;
; 24.534 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 7.484      ;
; 24.540 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 7.476      ;
; 24.547 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 7.463      ;
; 24.554 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.210      ; 7.441      ;
; 24.568 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 7.451      ;
; 24.569 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 7.447      ;
; 24.583 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.210      ; 7.412      ;
; 24.589 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.201      ; 7.397      ;
; 24.654 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 7.364      ;
; 24.665 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 7.344      ;
; 24.667 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 7.343      ;
; 24.689 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 7.327      ;
; 24.692 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 7.327      ;
; 24.703 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.210      ; 7.292      ;
; 24.728 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 7.281      ;
; 24.757 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 7.252      ;
; 24.761 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 7.257      ;
; 24.774 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 7.236      ;
; 24.796 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 7.220      ;
; 24.810 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.210      ; 7.185      ;
; 24.816 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 7.192      ;
; 24.846 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 7.173      ;
; 24.866 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 7.153      ;
; 24.877 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 7.132      ;
; 24.879 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 7.129      ;
; 24.885 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 7.133      ;
; 24.898 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 7.112      ;
; 24.908 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 7.100      ;
; 24.910 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 7.109      ;
; 24.920 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 7.096      ;
; 24.929 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 7.090      ;
; 24.934 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.210      ; 7.061      ;
; 24.949 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 7.061      ;
; 24.958 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 7.061      ;
; 24.984 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 7.025      ;
; 25.012 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 6.998      ;
; 25.027 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.980      ;
; 25.028 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 6.980      ;
; 25.039 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.979      ;
; 25.041 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 6.969      ;
; 25.052 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 6.958      ;
; 25.074 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 6.942      ;
; 25.078 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 6.941      ;
; 25.088 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.210      ; 6.907      ;
; 25.090 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.917      ;
; 25.103 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.915      ;
; 25.108 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 6.901      ;
; 25.116 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 6.894      ;
; 25.119 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.888      ;
; 25.135 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 6.873      ;
; 25.138 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 6.878      ;
; 25.149 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.201      ; 6.837      ;
; 25.152 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.210      ; 6.843      ;
; 25.161 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 6.849      ;
; 25.185 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 6.834      ;
; 25.216 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.802      ;
; 25.239 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.768      ;
; 25.259 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 6.749      ;
; 25.262 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 6.747      ;
; 25.268 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 6.742      ;
; 25.279 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.739      ;
; 25.308 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.710      ;
; 25.309 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 6.710      ;
; 25.326 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.224      ; 6.683      ;
; 25.346 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.661      ;
; 25.392 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 6.618      ;
; 25.413 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 6.595      ;
; 25.428 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.590      ;
; 25.463 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 6.556      ;
; 25.470 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 6.549      ;
; 25.470 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.537      ;
; 25.477 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.223      ; 6.531      ;
; 25.527 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.234      ; 6.492      ;
; 25.535 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.483      ;
; 25.546 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 6.464      ;
; 25.610 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 6.400      ;
; 25.624 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.383      ;
; 25.659 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.359      ;
; 25.663 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.233      ; 6.355      ;
; 25.676 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.225      ; 6.334      ;
; 25.688 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.222      ; 6.319      ;
; 25.698 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.231      ; 6.318      ;
; 25.712 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.210      ; 6.283      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pclk'                                                                                                                                                                                        ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; FSM_data:datos|mem_px_data[0]  ; FSM_data:datos|mem_px_data[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.072      ; 0.669      ;
; 0.559 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.294      ;
; 0.578 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.313      ;
; 0.587 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.322      ;
; 0.587 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.322      ;
; 0.654 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.922      ;
; 0.659 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.394      ;
; 0.689 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.091      ; 0.975      ;
; 0.690 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.091      ; 0.976      ;
; 0.700 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.435      ;
; 0.704 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.439      ;
; 0.705 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.973      ;
; 0.707 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.975      ;
; 0.709 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.444      ;
; 0.709 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.444      ;
; 0.711 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.091      ; 0.998      ;
; 0.715 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.983      ;
; 0.722 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.457      ;
; 0.730 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.998      ;
; 0.730 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.998      ;
; 0.730 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 0.998      ;
; 0.733 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.001      ;
; 0.751 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.506      ; 1.007      ;
; 0.755 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.023      ;
; 0.756 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.010      ;
; 0.778 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.032      ;
; 0.804 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.539      ;
; 0.818 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.553      ;
; 0.831 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.566      ;
; 0.844 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.579      ;
; 0.926 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.661      ;
; 0.940 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.675      ;
; 0.940 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.675      ;
; 1.024 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.091      ; 1.310      ;
; 1.026 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.295      ;
; 1.029 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.297      ;
; 1.031 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.299      ;
; 1.039 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.307      ;
; 1.041 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.295      ;
; 1.047 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.301      ;
; 1.049 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.317      ;
; 1.049 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.303      ;
; 1.051 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.319      ;
; 1.052 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.787      ;
; 1.053 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.307      ;
; 1.054 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.322      ;
; 1.062 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.797      ;
; 1.065 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.333      ;
; 1.065 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.319      ;
; 1.067 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.335      ;
; 1.071 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.325      ;
; 1.082 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.336      ;
; 1.083 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.337      ;
; 1.084 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.503      ; 1.337      ;
; 1.086 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.821      ;
; 1.092 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.502      ; 1.344      ;
; 1.097 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.514      ; 1.361      ;
; 1.098 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.352      ;
; 1.104 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.504      ; 1.358      ;
; 1.110 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.503      ; 1.363      ;
; 1.110 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.514      ; 1.374      ;
; 1.120 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.514      ; 1.384      ;
; 1.121 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_data[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.072      ; 1.388      ;
; 1.121 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.389      ;
; 1.130 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.514      ; 1.394      ;
; 1.131 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.487      ; 1.368      ;
; 1.135 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.490      ; 1.375      ;
; 1.139 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.502      ; 1.391      ;
; 1.147 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.514      ; 1.411      ;
; 1.148 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.416      ;
; 1.148 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.416      ;
; 1.149 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.417      ;
; 1.149 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.417      ;
; 1.151 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.419      ;
; 1.153 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.421      ;
; 1.163 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.431      ;
; 1.163 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.431      ;
; 1.173 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.441      ;
; 1.174 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.909      ;
; 1.176 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.444      ;
; 1.187 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.455      ;
; 1.208 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.540      ; 1.943      ;
; 1.232 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.539      ; 1.966      ;
; 1.232 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.539      ; 1.966      ;
; 1.232 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.539      ; 1.966      ;
; 1.238 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.514      ; 1.502      ;
; 1.243 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.511      ;
; 1.245 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.514      ; 1.509      ;
; 1.248 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.516      ;
; 1.249 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.055      ; 1.054      ;
; 1.270 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.073      ; 1.538      ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.418 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.002      ;
; 0.687 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.694 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.710 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.711 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.713 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.714 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.715 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.716 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.719 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.987      ;
; 0.721 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.988      ;
; 0.724 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.991      ;
; 0.730 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.997      ;
; 0.734 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.001      ;
; 0.791 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.361      ;
; 0.834 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.428      ;
; 0.860 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.454      ;
; 0.884 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.151      ;
; 1.006 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 1.592      ;
; 1.011 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.278      ;
; 1.012 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 1.595      ;
; 1.014 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.281      ;
; 1.018 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.023 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.290      ;
; 1.029 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.034 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.035 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.302      ;
; 1.035 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.302      ;
; 1.036 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.303      ;
; 1.036 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.303      ;
; 1.037 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.304      ;
; 1.037 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.304      ;
; 1.038 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.039 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.306      ;
; 1.040 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.040 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.308      ;
; 1.042 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.634      ;
; 1.045 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.312      ;
; 1.048 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.315      ;
; 1.049 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.316      ;
; 1.050 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.051 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.318      ;
; 1.052 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.319      ;
; 1.053 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.352      ; 1.635      ;
; 1.053 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.054 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.321      ;
; 1.055 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.648      ;
; 1.055 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.322      ;
; 1.058 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.628      ;
; 1.058 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.325      ;
; 1.060 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.630      ;
; 1.064 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.331      ;
; 1.065 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.635      ;
; 1.073 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.339      ; 1.642      ;
; 1.100 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 1.670      ;
; 1.104 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.371      ;
; 1.115 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.382      ;
; 1.128 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.131 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.398      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.400      ;
; 1.133 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.400      ;
; 1.135 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.402      ;
; 1.136 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.403      ;
; 1.137 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.404      ;
; 1.138 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.140 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.407      ;
; 1.145 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.412      ;
; 1.151 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.151 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.157 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.424      ;
; 1.157 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.424      ;
; 1.158 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.425      ;
; 1.158 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.425      ;
; 1.159 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.753      ;
; 1.159 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.753      ;
; 1.159 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.426      ;
; 1.159 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.426      ;
; 1.160 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.427      ;
; 1.161 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.428      ;
; 1.161 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.428      ;
; 1.162 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.429      ;
; 1.163 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.364      ; 1.757      ;
; 1.163 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.430      ;
; 1.167 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.434      ;
; 1.169 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 1.761      ;
; 1.172 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.173 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.440      ;
; 1.174 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.441      ;
; 1.175 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.442      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                          ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -0.767 ; -29.934       ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 28.163 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+----------------------------------------------------+-------+---------------+
; Clock                                              ; Slack ; End Point TNS ;
+----------------------------------------------------+-------+---------------+
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.156 ; 0.000         ;
; pclk                                               ; 0.186 ; 0.000         ;
+----------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+----------------------------------------------------+--------+---------------+
; Clock                                              ; Slack  ; End Point TNS ;
+----------------------------------------------------+--------+---------------+
; pclk                                               ; -3.000 ; -63.745       ;
; clk                                                ; 9.594  ; 0.000         ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; 15.609 ; 0.000         ;
+----------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pclk'                                                                                                                                                                                       ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.767 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.718      ;
; -0.767 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.718      ;
; -0.767 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.718      ;
; -0.767 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.718      ;
; -0.767 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.718      ;
; -0.767 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.718      ;
; -0.767 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.718      ;
; -0.767 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.718      ;
; -0.767 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.718      ;
; -0.767 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.718      ;
; -0.767 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.718      ;
; -0.767 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.718      ;
; -0.728 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.679      ;
; -0.728 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.679      ;
; -0.728 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.679      ;
; -0.728 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.679      ;
; -0.728 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.679      ;
; -0.728 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.679      ;
; -0.728 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.679      ;
; -0.728 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.679      ;
; -0.728 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.679      ;
; -0.728 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.679      ;
; -0.728 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.679      ;
; -0.728 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.679      ;
; -0.718 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.236     ; 1.469      ;
; -0.718 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.236     ; 1.469      ;
; -0.718 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.236     ; 1.469      ;
; -0.718 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.236     ; 1.469      ;
; -0.718 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.236     ; 1.469      ;
; -0.718 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.236     ; 1.469      ;
; -0.718 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.236     ; 1.469      ;
; -0.718 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.236     ; 1.469      ;
; -0.718 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.236     ; 1.469      ;
; -0.718 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.236     ; 1.469      ;
; -0.718 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.236     ; 1.469      ;
; -0.718 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.236     ; 1.469      ;
; -0.698 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.649      ;
; -0.698 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.649      ;
; -0.677 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.628      ;
; -0.677 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.628      ;
; -0.677 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.628      ;
; -0.677 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.628      ;
; -0.677 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.628      ;
; -0.677 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.628      ;
; -0.677 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.628      ;
; -0.677 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.628      ;
; -0.677 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.628      ;
; -0.677 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.628      ;
; -0.677 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.628      ;
; -0.677 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.628      ;
; -0.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.612      ;
; -0.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.612      ;
; -0.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.612      ;
; -0.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.612      ;
; -0.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.612      ;
; -0.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.612      ;
; -0.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.612      ;
; -0.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.612      ;
; -0.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.612      ;
; -0.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.612      ;
; -0.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.612      ;
; -0.661 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.612      ;
; -0.649 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.550      ; 1.708      ;
; -0.648 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.548      ; 1.705      ;
; -0.648 ; FSM_data:datos|mem_px_addr[14] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.548      ; 1.705      ;
; -0.644 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0 ; pclk         ; pclk        ; 0.500        ; 0.547      ; 1.700      ;
; -0.644 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_we_reg       ; pclk         ; pclk        ; 0.500        ; 0.547      ; 1.700      ;
; -0.643 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.594      ;
; -0.643 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.594      ;
; -0.643 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.594      ;
; -0.643 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.594      ;
; -0.643 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.594      ;
; -0.643 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.594      ;
; -0.643 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.594      ;
; -0.643 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.594      ;
; -0.643 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.594      ;
; -0.643 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.594      ;
; -0.643 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[11]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.594      ;
; -0.643 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[13]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.594      ;
; -0.643 ; FSM_data:datos|mem_px_addr[13] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_datain_reg0  ; pclk         ; pclk        ; 0.500        ; 0.549      ; 1.701      ;
; -0.640 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[14]                                                                           ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[0]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[1]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[2]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[6]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[7]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[8]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
; -0.640 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[9]                                                                            ; pclk         ; pclk        ; 1.000        ; -0.036     ; 1.591      ;
+--------+--------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 28.163 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 3.698      ;
; 28.178 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 3.683      ;
; 28.195 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 3.666      ;
; 28.275 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 3.586      ;
; 28.277 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.602      ;
; 28.283 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 3.578      ;
; 28.292 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.587      ;
; 28.309 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.570      ;
; 28.344 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.534      ;
; 28.351 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 3.510      ;
; 28.354 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.524      ;
; 28.359 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.518      ;
; 28.361 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.517      ;
; 28.369 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.508      ;
; 28.376 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.501      ;
; 28.389 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.490      ;
; 28.397 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.482      ;
; 28.418 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 3.443      ;
; 28.442 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.433      ;
; 28.452 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.423      ;
; 28.459 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.109      ; 3.405      ;
; 28.459 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.416      ;
; 28.460 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.418      ;
; 28.465 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.414      ;
; 28.469 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.109      ; 3.395      ;
; 28.474 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.404      ;
; 28.475 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.402      ;
; 28.476 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.109      ; 3.388      ;
; 28.478 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 3.383      ;
; 28.489 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.388      ;
; 28.517 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.357      ;
; 28.527 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.347      ;
; 28.532 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.347      ;
; 28.534 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.340      ;
; 28.542 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.336      ;
; 28.557 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.320      ;
; 28.558 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.317      ;
; 28.567 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.312      ;
; 28.572 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.303      ;
; 28.575 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.109      ; 3.289      ;
; 28.577 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.302      ;
; 28.584 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.295      ;
; 28.589 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.109      ; 3.275      ;
; 28.592 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.287      ;
; 28.609 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.269      ;
; 28.624 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.253      ;
; 28.631 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.243      ;
; 28.633 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.241      ;
; 28.640 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.235      ;
; 28.641 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.233      ;
; 28.644 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 3.234      ;
; 28.647 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.227      ;
; 28.648 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.226      ;
; 28.653 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.222      ;
; 28.657 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.109      ; 3.207      ;
; 28.659 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 3.218      ;
; 28.668 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.207      ;
; 28.683 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.196      ;
; 28.685 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.190      ;
; 28.688 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.185      ;
; 28.697 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.182      ;
; 28.703 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.170      ;
; 28.707 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.168      ;
; 28.715 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.159      ;
; 28.720 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.153      ;
; 28.724 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.109      ; 3.140      ;
; 28.742 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.133      ;
; 28.746 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.106      ; 3.115      ;
; 28.747 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.127      ;
; 28.759 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.109      ; 3.105      ;
; 28.761 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.113      ;
; 28.764 ; VGA_Driver640x480:VGA640x480|countY[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.115      ;
; 28.765 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.114      ;
; 28.765 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.110      ;
; 28.773 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.102      ;
; 28.779 ; VGA_Driver640x480:VGA640x480|countY[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.100      ;
; 28.782 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.092      ;
; 28.796 ; VGA_Driver640x480:VGA640x480|countY[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.083      ;
; 28.800 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.073      ;
; 28.808 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 3.065      ;
; 28.817 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.057      ;
; 28.829 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 3.045      ;
; 28.832 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.047      ;
; 28.841 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 3.034      ;
; 28.860 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.019      ;
; 28.867 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.012      ;
; 28.876 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.997      ;
; 28.876 ; VGA_Driver640x480:VGA640x480|countY[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 3.003      ;
; 28.884 ; VGA_Driver640x480:VGA640x480|countY[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 2.995      ;
; 28.896 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 2.978      ;
; 28.908 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 2.967      ;
; 28.931 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.119      ; 2.943      ;
; 28.937 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.123      ; 2.941      ;
; 28.943 ; VGA_Driver640x480:VGA640x480|countY[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.930      ;
; 28.952 ; VGA_Driver640x480:VGA640x480|countY[10] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.122      ; 2.925      ;
; 28.952 ; VGA_Driver640x480:VGA640x480|countY[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.124      ; 2.927      ;
; 28.968 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.120      ; 2.907      ;
; 28.975 ; VGA_Driver640x480:VGA640x480|countX[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.099      ; 2.879      ;
; 28.990 ; VGA_Driver640x480:VGA640x480|countX[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.099      ; 2.864      ;
; 29.003 ; VGA_Driver640x480:VGA640x480|countY[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 31.746       ; 0.118      ; 2.870      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk108|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                                                                   ; Launch Clock                                       ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.156 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.445      ;
; 0.293 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.298 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.305 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[0]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; VGA_Driver640x480:VGA640x480|countY[10] ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[0]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.432      ;
; 0.314 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.316 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.319 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.345 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.628      ;
; 0.377 ; VGA_Driver640x480:VGA640x480|countX[10] ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.498      ;
; 0.378 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.671      ;
; 0.389 ; VGA_Driver640x480:VGA640x480|countX[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.682      ;
; 0.442 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.563      ;
; 0.447 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.736      ;
; 0.447 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.451 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.739      ;
; 0.452 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[1]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.573      ;
; 0.455 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[1]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; VGA_Driver640x480:VGA640x480|countY[9]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[2]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.463 ; VGA_Driver640x480:VGA640x480|countX[9]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a8~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.188      ; 0.758      ;
; 0.467 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.189      ; 0.760      ;
; 0.467 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.592      ;
; 0.472 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.183      ; 0.760      ;
; 0.473 ; VGA_Driver640x480:VGA640x480|countY[8]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.595      ;
; 0.477 ; VGA_Driver640x480:VGA640x480|countX[8]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.598      ;
; 0.483 ; VGA_Driver640x480:VGA640x480|countX[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.766      ;
; 0.486 ; VGA_Driver640x480:VGA640x480|countX[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.769      ;
; 0.487 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~portb_address_reg0 ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.175      ; 0.766      ;
; 0.487 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.770      ;
; 0.505 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.179      ; 0.789      ;
; 0.508 ; VGA_Driver640x480:VGA640x480|countX[1]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.629      ;
; 0.510 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.513 ; VGA_Driver640x480:VGA640x480|countY[1]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.518 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.520 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; VGA_Driver640x480:VGA640x480|countX[0]  ; VGA_Driver640x480:VGA640x480|countX[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[3]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; VGA_Driver640x480:VGA640x480|countX[5]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; VGA_Driver640x480:VGA640x480|countX[3]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countY[7]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countY[5]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; VGA_Driver640x480:VGA640x480|countY[0]  ; VGA_Driver640x480:VGA640x480|countY[4]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; VGA_Driver640x480:VGA640x480|countY[3]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.530 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.533 ; VGA_Driver640x480:VGA640x480|countX[2]  ; VGA_Driver640x480:VGA640x480|countX[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.654      ;
; 0.534 ; VGA_Driver640x480:VGA640x480|countX[7]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.534 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[5]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.655      ;
; 0.535 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[7]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; VGA_Driver640x480:VGA640x480|countX[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.830      ;
; 0.536 ; VGA_Driver640x480:VGA640x480|countX[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~portb_address_reg0  ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.190      ; 0.830      ;
; 0.536 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[9]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; VGA_Driver640x480:VGA640x480|countY[2]  ; VGA_Driver640x480:VGA640x480|countY[6]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; VGA_Driver640x480:VGA640x480|countX[6]  ; VGA_Driver640x480:VGA640x480|countX[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.658      ;
; 0.538 ; VGA_Driver640x480:VGA640x480|countX[4]  ; VGA_Driver640x480:VGA640x480|countX[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; VGA_Driver640x480:VGA640x480|countY[4]  ; VGA_Driver640x480:VGA640x480|countY[8]                                                                    ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; VGA_Driver640x480:VGA640x480|countY[6]  ; VGA_Driver640x480:VGA640x480|countY[10]                                                                   ; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
+-------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pclk'                                                                                                                                                                                        ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; FSM_data:datos|mem_px_data[0]  ; FSM_data:datos|mem_px_data[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FSM_data:datos|i               ; FSM_data:datos|i                                                                                          ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.307      ;
; 0.194 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.623      ; 0.441      ;
; 0.202 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.447      ;
; 0.211 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.456      ;
; 0.264 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.584      ;
; 0.267 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.587      ;
; 0.267 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.587      ;
; 0.268 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.588      ;
; 0.283 ; FSM_data:datos|mem_px_addr[14] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.403      ;
; 0.298 ; FSM_data:datos|mem_px_addr[12] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.426      ;
; 0.305 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[13]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; FSM_data:datos|mem_px_addr[3]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.438      ;
; 0.318 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; FSM_data:datos|mem_px_addr[11] ; FSM_data:datos|mem_px_addr[11]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.438      ;
; 0.318 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.638      ;
; 0.319 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.439      ;
; 0.329 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.449      ;
; 0.333 ; FSM_data:datos|mem_px_addr[9]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.653      ;
; 0.333 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.653      ;
; 0.334 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.654      ;
; 0.342 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.662      ;
; 0.346 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.666      ;
; 0.353 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.598      ;
; 0.356 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.601      ;
; 0.356 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.601      ;
; 0.357 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.602      ;
; 0.360 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.605      ;
; 0.368 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.613      ;
; 0.369 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.614      ;
; 0.371 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.616      ;
; 0.371 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.619      ; 0.614      ;
; 0.372 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.621      ;
; 0.373 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.620      ; 0.617      ;
; 0.376 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.621      ;
; 0.378 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.627      ;
; 0.379 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.618      ; 0.621      ;
; 0.382 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.619      ; 0.625      ;
; 0.384 ; FSM_data:datos|mem_px_addr[7]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.633      ;
; 0.386 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.706      ;
; 0.389 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.638      ;
; 0.390 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.616      ; 0.630      ;
; 0.398 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.609      ; 0.631      ;
; 0.399 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.719      ;
; 0.399 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.719      ;
; 0.399 ; FSM_data:datos|mem_px_addr[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.618      ; 0.641      ;
; 0.411 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.660      ;
; 0.412 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.732      ;
; 0.416 ; FSM_data:datos|mem_px_addr[3]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a9~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.429      ; 0.469      ;
; 0.449 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.698      ;
; 0.450 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a2~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.699      ;
; 0.452 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.772      ;
; 0.454 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.575      ;
; 0.459 ; FSM_data:datos|mem_px_addr[13] ; FSM_data:datos|mem_px_addr[14]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; FSM_data:datos|mem_px_addr[10] ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.044      ; 0.587      ;
; 0.464 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[5]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; FSM_data:datos|mem_px_addr[8]  ; FSM_data:datos|mem_px_addr[9]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.785      ;
; 0.465 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.785      ;
; 0.467 ; FSM_data:datos|mem_px_addr[2]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; FSM_data:datos|mem_px_addr[7]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; FSM_data:datos|mem_px_addr[4]  ; FSM_data:datos|mem_px_addr[6]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.587      ;
; 0.476 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[1]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.596      ;
; 0.477 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.597      ;
; 0.479 ; FSM_data:datos|mem_px_addr[0]  ; FSM_data:datos|mem_px_addr[2]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.599      ;
; 0.480 ; FSM_data:datos|mem_px_addr[6]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.600      ;
; 0.481 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.726      ;
; 0.485 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.730      ;
; 0.486 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.620      ; 0.730      ;
; 0.492 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[12]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.812      ;
; 0.492 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[3]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.812      ;
; 0.492 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.812      ;
; 0.494 ; FSM_data:datos|mem_px_addr[2]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.616      ; 0.734      ;
; 0.494 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.739      ;
; 0.501 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a10~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.619      ; 0.744      ;
; 0.502 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a4~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.624      ; 0.750      ;
; 0.510 ; FSM_data:datos|i               ; FSM_data:datos|mem_px_data[0]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.037      ; 0.631      ;
; 0.511 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.620      ; 0.755      ;
; 0.511 ; FSM_data:datos|mem_px_addr[1]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a5~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.618      ; 0.753      ;
; 0.515 ; FSM_data:datos|mem_px_data[0]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_datain_reg0   ; pclk         ; pclk        ; -0.500       ; 0.618      ; 0.757      ;
; 0.515 ; FSM_data:datos|mem_px_addr[4]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a0~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.616      ; 0.755      ;
; 0.516 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a1~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.620      ; 0.760      ;
; 0.517 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[7]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.637      ;
; 0.519 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[10]                                                                            ; pclk         ; pclk        ; 0.000        ; 0.236      ; 0.839      ;
; 0.520 ; FSM_data:datos|mem_px_addr[5]  ; FSM_data:datos|mem_px_addr[8]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.640      ;
; 0.520 ; FSM_data:datos|mem_px_addr[8]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.765      ;
; 0.521 ; FSM_data:datos|mem_px_addr[1]  ; FSM_data:datos|mem_px_addr[4]                                                                             ; pclk         ; pclk        ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; FSM_data:datos|mem_px_addr[6]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.766      ;
; 0.522 ; FSM_data:datos|mem_px_addr[5]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a6~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.625      ; 0.771      ;
; 0.522 ; FSM_data:datos|mem_px_addr[9]  ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a3~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.621      ; 0.767      ;
; 0.522 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a11~porta_address_reg0 ; pclk         ; pclk        ; -0.500       ; 0.609      ; 0.755      ;
; 0.524 ; FSM_data:datos|mem_px_addr[11] ; buffer_ram_dp:DP_RAM|altsyncram:ram_rtl_0|altsyncram_s9d1:auto_generated|ram_block1a7~porta_address_reg0  ; pclk         ; pclk        ; -0.500       ; 0.624      ; 0.772      ;
+-------+--------------------------------+-----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                               ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                    ; -3.042   ; 0.156 ; N/A      ; N/A     ; -3.201              ;
;  clk                                                ; N/A      ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  clk108|altpll_component|auto_generated|pll1|clk[0] ; 23.337   ; 0.156 ; N/A      ; N/A     ; 15.594              ;
;  pclk                                               ; -3.042   ; 0.186 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                                     ; -145.001 ; 0.0   ; 0.0      ; 0.0     ; -146.489            ;
;  clk                                                ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clk108|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pclk                                               ; -145.001 ; 0.000 ; N/A      ; N/A     ; -146.489            ;
+-----------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pwdn          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; xclk          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; resetcam      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Hsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_Vsync_n   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clkout        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outPrueba     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; bntr                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; bntl                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; init                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FILTER[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[6]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[5]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[4]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; href                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sync                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dat[7]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; outPrueba     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; outPrueba     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pwdn          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; xclk          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; resetcam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Hsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_Vsync_n   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clkout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; outPrueba     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 4132     ; 0        ; 0        ; 0        ;
; pclk                                               ; pclk                                               ; 380      ; 0        ; 312      ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; From Clock                                         ; To Clock                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; 4132     ; 0        ; 0        ; 0        ;
; pclk                                               ; pclk                                               ; 380      ; 0        ; 312      ; 0        ;
+----------------------------------------------------+----------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 50    ; 50   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; Target                                             ; Clock                                              ; Type      ; Status      ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+
; clk                                                ; clk                                                ; Base      ; Constrained ;
; clk24|altpll_component|auto_generated|pll1|clk[0]  ; clk24|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; Constrained ;
; clk108|altpll_component|auto_generated|pll1|clk[0] ; clk108|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pclk                                               ; pclk                                               ; Base      ; Constrained ;
+----------------------------------------------------+----------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dat[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dat[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sync       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dat[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dat[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; href       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sync       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Hsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_Vsync_n ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; resetcam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xclk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jul 14 21:57:59 2021
Info: Command: quartus_sta test_VGA -c test_VGA
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'test_VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {clk24|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {clk24|altpll_component|auto_generated|pll1|clk[0]} {clk24|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {clk108|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 100 -multiply_by 63 -duty_cycle 50.00 -name {clk108|altpll_component|auto_generated|pll1|clk[0]} {clk108|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name pclk pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.042
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.042            -145.001 pclk 
    Info (332119):    23.337               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.449
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.449               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.453               0.000 pclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -146.489 pclk 
    Info (332119):     9.895               0.000 clk 
    Info (332119):    15.598               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.821
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.821            -133.031 pclk 
    Info (332119):    23.928               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 pclk 
    Info (332119):     0.418               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -146.489 pclk 
    Info (332119):     9.906               0.000 clk 
    Info (332119):    15.594               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.767
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.767             -29.934 pclk 
    Info (332119):    28.163               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 pclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -63.745 pclk 
    Info (332119):     9.594               0.000 clk 
    Info (332119):    15.609               0.000 clk108|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4722 megabytes
    Info: Processing ended: Wed Jul 14 21:58:09 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:04


