v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N -220 -90 -220 -30 {
lab=IL}
N -220 -150 -220 -120 {
lab=VIN}
N -310 -120 -260 -120 {
lab=V_P}
N -220 -220 -220 -150 {
lab=VIN}
N -440 -220 -220 -220 {
lab=VIN}
N -220 30 -220 60 {
lab=VSS}
N -220 -60 -160 -60 {
lab=IL}
N -160 -60 -120 -60 {
lab=IL}
N 0 -60 0 -40 {
lab=out}
N -60 -60 0 -60 {
lab=out}
N -220 60 0 60 {
lab=VSS}
N 0 20 0 60 {
lab=VSS}
N 0 -60 110 -60 {
lab=out}
N 100 230 100 280 {
lab=VDD}
N 70 230 70 280 {
lab=VDD_2}
N 100 390 100 440 {
lab=VSS}
N 70 390 70 440 {
lab=IBIAS1}
N 150 350 200 350 {
lab=V2}
N 150 320 200 320 {
lab=VREF}
N 190 -270 190 -220 {
lab=VIN}
N 290 -280 290 -220 {
lab=VDD_2}
N 370 -230 370 -220 {
lab=VDD}
N 370 -280 370 -230 {
lab=VDD}
N 460 -250 460 -230 {
lab=VSS}
N 460 -230 460 -220 {
lab=VSS}
N 460 -280 460 -250 {
lab=VSS}
N 550 -270 550 -210 {
lab=IBIAS1}
N -300 230 -300 280 {
lab=VDD}
N -300 400 -300 450 {
lab=VSS}
N 90 -250 90 -230 {
lab=VREF}
N 90 -230 90 -220 {
lab=VREF}
N 90 -280 90 -250 {
lab=VREF}
N -240 330 -170 330 {
lab=SAWTOOTH}
N 200 350 230 350 {
lab=V2}
N 640 -270 640 -220 {
lab=IBIAS2}
N -320 230 -320 280 {
lab=IBIAS2}
N 740 -280 740 -220 {
lab=SAWTOOTH}
N -500 -120 -310 -120 {
lab=V_P}
N 110 -60 290 -60 {
lab=out}
N 300 -60 300 -40 {
lab=out}
N 300 20 300 70 {
lab=V2}
N 300 160 300 210 {
lab=VSS}
N 80 190 160 190 {
lab=#net1}
N -70 190 20 190 {
lab=#net2}
N -70 190 -70 330 {
lab=#net2}
N 240 190 240 320 {
lab=V2}
N 220 190 240 190 {
lab=V2}
N -70 80 70 80 {
lab=#net2}
N 130 80 240 80 {
lab=V2}
N 240 120 240 190 {
lab=V2}
N -70 330 -40 330 {
lab=#net2}
N 240 320 240 350 {
lab=V2}
N 230 350 240 350 {
lab=V2}
N -170 330 -130 330 {
lab=SAWTOOTH}
N 300 -60 450 -60 {
lab=out}
N 450 -60 450 -50 {
lab=out}
N 450 10 450 20 {
lab=#net3}
N 290 -60 300 -60 {
lab=out}
N 240 60 240 120 {
lab=V2}
N 240 60 300 60 {
lab=V2}
N 300 70 300 100 {
lab=V2}
N 570 -60 570 -20 {
lab=out}
N 450 -60 570 -60 {
lab=out}
N 570 40 570 80 {
lab=VSS}
N -240 350 -70 350 {
lab=#net2}
N -70 330 -70 350 {
lab=#net2}
N -310 0 -260 0 {
lab=V_N}
N -220 0 -220 30 {
lab=VSS}
N 570 -60 700 -60 {
lab=out}
N 700 90 700 130 {
lab=VSS}
N 700 0 700 30 {
lab=#net4}
N 740 -30 810 -30 {
lab=DL}
N 810 -30 810 -10 {
lab=DL}
N -500 230 -500 280 {
lab=VDD}
N -500 390 -500 440 {
lab=VSS}
N -730 -120 -600 -120 {
lab=#net5}
N -730 -120 -730 320 {
lab=#net5}
N -555 -80 -555 -52.5 {
lab=VSS}
N -555 -197.5 -555 -162.5 {
lab=VDD}
N -370 0 -310 0 {
lab=V_N}
N -630 0 -470 0 {
lab=#net6}
N -630 0 -630 90 {
lab=#net6}
N -425 40 -425 77.5 {
lab=VSS}
N -425 -72.5 -425 -42.5 {
lab=VDD}
N -420 340 -370 340 {
lab=#net7}
N -630 320 -570 320 {
lab=#net6}
N -630 90 -630 320 {
lab=#net6}
N -730 350 -570 350 {
lab=#net5}
N -730 320 -730 350 {
lab=#net5}
N 1330 10 1380 10 {
lab=1}
N 1330 30 1380 30 {
lab=2}
N 1260 90 1260 140 {
lab=IBIAS4}
N 1240 90 1240 150 {
lab=IBIAS3}
N 1180 90 1180 150 {
lab=VSS}
N 1220 -120 1220 -60 {
lab=VDD}
N 1050 -10 1110 -10 {
lab=out}
N 1050 30 1110 30 {
lab=VH}
N 1050 50 1110 50 {
lab=VL}
N 700 -60 1050 -60 {
lab=out}
N 1050 -60 1050 -10 {
lab=out}
N 940 -360 940 -300 {
lab=VH}
N 1020 -360 1020 -300 {
lab=VL}
N 1110 -350 1110 -290 {
lab=IBIAS3}
N 1200 -350 1200 -300 {
lab=IBIAS4}
N 1400 630 1500 630 {
lab=#net8}
N 1330 400 1430 400 {
lab=Q_}
N 1355 670 1355 697.5 {
lab=VSS}
N 1355 552.5 1355 587.5 {
lab=VDD}
N 1285 440 1285 467.5 {
lab=VSS}
N 1285 322.5 1285 357.5 {
lab=VDD}
N 1170 630 1230 630 {
lab=DN}
N 1060 500 1100 500 {
lab=UP}
N 1170 400 1230 400 {
lab=UP}
N 1060 570 1100 570 {
lab=DN}
N 910 320 910 380 {
lab=VDD}
N 610 530 770 530 {
lab=out}
N 910 680 910 730 {
lab=VSS}
N 910 300 910 320 {
lab=VDD}
N 1230 630 1300 630 {
lab=DN}
N 1430 400 1620 400 {
lab=Q_}
N 2140 -340 2140 -280 {
lab=VDD}
N 2140 -160 2140 -100 {
lab=VSS}
N 2140 -80 2140 -20 {
lab=VDD}
N 2140 100 2140 160 {
lab=VSS}
N 1950 20 2090 20 {
lab=Enable}
N 1950 -240 1950 20 {
lab=Enable}
N 1950 -240 2090 -240 {
lab=Enable}
N 1890 -240 1950 -240 {
lab=Enable}
N 2030 -200 2090 -200 {
lab=1}
N 2030 60 2090 60 {
lab=2}
N 2320 -220 2380 -220 {
lab=Q}
N 2320 40 2380 40 {
lab=Q_}
N 1330 -360 1330 -300 {
lab=Enable}
N 2280 -320 2280 -260 {
lab=VDD}
N 2280 -180 2280 -120 {
lab=VSS}
N 2280 -60 2280 0 {
lab=VDD}
N 2280 80 2280 140 {
lab=VSS}
N -70 80 -70 190 {
lab=#net2}
N 300 80 350 80 {
lab=V2}
N 350 80 450 80 {
lab=V2}
N 100 390 100 440 {
lab=VSS}
N 640 -30 700 -30 {
lab=VDD}
N 1500 630 1560 630 {
lab=#net8}
N 1600 530 1600 590 {
lab=VDD}
N 1600 670 1600 730 {
lab=VSS}
N 1640 630 1740 630 {
lab=Q}
C {sky130_fd_pr/pfet_01v8.sym} -240 -120 0 0 {name=M3
L=0.15
W=10
nf=1
mult=450
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/ind.sym} -90 -60 3 0 {name=L1
m=1
value=10n
footprint=1206
device=inductor}
C {devices/capa.sym} 0 -10 0 0 {name=C1
m=1
value=20n
footprint=1206
device="ceramic capacitor"}
C {devices/code.sym} -960 -240 0 0 {name=TT_MODELS
only_toplevel=true
format="tcleval( @value )"
value="
** opencircuitdesign pdks install
.lib $::SKYWATER_MODELS/sky130.lib.spice tt

"
spice_ignore=false}
C {devices/code_shown.sym} -950 -80 0 0 {name=NGSPICE
only_toplevel=true
value="

.control

tran 500p 1u
plot  V(V2)
.endc
" }
C {devices/lab_wire.sym} 60 -60 0 0 {name=l4 sig_type=std_logic lab=out}
C {devices/lab_wire.sym} -140 -60 0 0 {name=l6 sig_type=std_logic lab=IL}
C {devices/lab_wire.sym} -320 -220 0 0 {name=l5 sig_type=std_logic lab=VIN}
C {devices/vsource.sym} 190 -190 0 0 {name=V3 value=1.8}
C {devices/gnd.sym} 190 -160 0 0 {name=l7 lab=GND}
C {devices/lab_wire.sym} 190 -240 0 0 {name=l2 sig_type=std_logic lab=VIN}
C {devices/gnd.sym} 550 -160 0 0 {name=l19 lab=GND}
C {devices/lab_wire.sym} 550 -260 0 0 {name=l22 sig_type=std_logic lab=IBIAS1}
C {devices/isource.sym} 550 -190 0 0 {name=I0 value=50u}
C {devices/vsource.sym} 290 -190 0 0 {name=V9 value=0.9}
C {devices/gnd.sym} 290 -160 0 0 {name=l42 lab=GND}
C {devices/lab_wire.sym} 290 -240 0 0 {name=l8 sig_type=std_logic lab=VDD_2}
C {devices/vsource.sym} 370 -190 0 0 {name=V2 value=1.8}
C {devices/gnd.sym} 370 -160 0 0 {name=l18 lab=GND}
C {devices/vsource.sym} 460 -190 0 0 {name=V5 value=0}
C {devices/gnd.sym} 460 -160 0 0 {name=l26 lab=GND}
C {devices/lab_wire.sym} 460 -230 0 0 {name=l10 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 100 260 0 1 {name=l13 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 70 260 0 0 {name=l14 sig_type=std_logic lab=VDD_2}
C {devices/lab_wire.sym} -70 60 0 0 {name=l1 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 100 420 0 1 {name=l15 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 70 420 0 0 {name=l16 sig_type=std_logic lab=IBIAS1}
C {devices/lab_wire.sym} -300 260 0 1 {name=l11 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -300 430 0 1 {name=l12 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 90 -190 0 0 {name=V4 value=0.6}
C {devices/gnd.sym} 90 -160 0 0 {name=l17 lab=GND}
C {devices/lab_wire.sym} 90 -230 0 0 {name=l20 sig_type=std_logic lab=VREF}
C {devices/isource.sym} 640 -190 0 0 {name=I1 value=50u}
C {devices/gnd.sym} 640 -160 0 0 {name=l24 lab=GND}
C {devices/lab_wire.sym} 640 -240 0 0 {name=l25 sig_type=std_logic lab=IBIAS2}
C {devices/lab_wire.sym} -320 260 0 0 {name=l27 sig_type=std_logic lab=IBIAS2}
C {devices/vsource.sym} 740 -190 0 0 {name=V6 value="pwl(0 0 9.99ns 1.8 10ns 0) r=0"}
C {devices/gnd.sym} 740 -160 0 0 {name=l28 lab=GND}
C {devices/gnd.sym} 740 -160 0 0 {name=l29 lab=GND}
C {devices/lab_wire.sym} 740 -250 0 0 {name=l30 sig_type=std_logic lab=SAWTOOTH}
C {devices/lab_wire.sym} 300 190 0 0 {name=l31 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 200 320 0 0 {name=l33 sig_type=std_logic lab=VREF}
C {devices/lab_wire.sym} -140 330 0 0 {name=l32 sig_type=std_logic lab=SAWTOOTH}
C {devices/lab_wire.sym} 570 60 0 0 {name=l21 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/nfet_01v8.sym} -240 0 0 0 {name=M1
L=0.15
W=10
nf=1 
mult=150
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/pfet_01v8.sym} 720 -30 0 1 {name=M2
L=0.15
W=10
nf=1
mult=450
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/lab_wire.sym} 700 110 0 0 {name=l23 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 810 20 0 0 {name=V1 value="pwl(0 1.8 3.5us 1.8 3.51us 0 7us 0) r=0"}
C {devices/gnd.sym} 810 50 0 0 {name=l34 lab=GND}
C {devices/gnd.sym} 810 50 0 0 {name=l36 lab=GND}
C {devices/lab_wire.sym} -500 260 0 1 {name=l35 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -500 420 0 1 {name=l37 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/BUFFER/BUFFER_PMOS/BUFFER_P.sym} -620 -70 0 0 {name=X1}
C {devices/lab_wire.sym} -555 -180 0 0 {name=l38 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} -555 -57.5 0 0 {name=l40 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} -490 50 0 0 {name=X2}
C {devices/lab_wire.sym} -425 65 0 0 {name=l39 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} -425 -55 0 0 {name=l41 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/Non_Overlap_Clk/Non_over_clk.sym} -370 400 0 1 {name=XM3}
C {devices/lab_wire.sym} -360 -120 0 0 {name=l3 sig_type=std_logic lab=V_P}
C {devices/lab_wire.sym} -310 0 0 0 {name=l43 sig_type=std_logic lab=V_N}
C {DC_DC_Converter/Folded_OPAMP/Folded_OPAMP.sym} 160 390 0 1 {name=XM4}
C {DC_DC_Converter/Comparator/Comp_lvt.sym} -220 410 0 1 {name=XM2}
C {devices/lab_wire.sym} 1260 120 0 1 {name=l48 sig_type=std_logic lab=IBIAS4}
C {devices/lab_wire.sym} 1240 120 0 0 {name=l49 sig_type=std_logic lab=IBIAS3}
C {devices/lab_pin.sym} 1180 120 0 0 {name=l50 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 1220 -90 0 0 {name=l51 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1080 30 1 0 {name=l53 sig_type=std_logic lab=VH}
C {devices/lab_pin.sym} 1080 50 3 0 {name=l54 sig_type=std_logic lab=VL}
C {devices/vsource.sym} 940 -270 0 0 {name=V7 value=1.05}
C {devices/gnd.sym} 940 -240 0 0 {name=l52 lab=GND}
C {devices/lab_pin.sym} 940 -330 0 0 {name=l55 sig_type=std_logic lab=VH}
C {devices/vsource.sym} 1020 -270 0 0 {name=V8 value=0.96}
C {devices/gnd.sym} 1020 -240 0 0 {name=l56 lab=GND}
C {devices/lab_pin.sym} 1020 -330 0 0 {name=l57 sig_type=std_logic lab=VL}
C {devices/gnd.sym} 1110 -240 0 0 {name=l58 lab=GND}
C {devices/isource.sym} 1110 -270 0 0 {name=I2 value=50u}
C {devices/isource.sym} 1200 -270 0 0 {name=I3 value=50u}
C {devices/gnd.sym} 1200 -240 0 0 {name=l60 lab=GND}
C {devices/lab_wire.sym} 1110 -330 0 0 {name=l59 sig_type=std_logic lab=IBIAS3}
C {devices/lab_wire.sym} 1200 -320 0 1 {name=l61 sig_type=std_logic lab=IBIAS4}
C {DC_DC_Converter/Comparator_Pair/cmp_pair.sym} 1090 90 0 0 {name=XM1}
C {DC_DC_Converter/BUFFER/BUFFER_PMOS/BUFFER_P.sym} 1420 680 0 1 {name=X5}
C {devices/lab_wire.sym} 1355 570 0 1 {name=l68 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1355 692.5 0 1 {name=l69 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/BUFFER/BUFFER_PMOS/BUFFER_P.sym} 1350 450 0 1 {name=X6}
C {devices/lab_wire.sym} 1285 340 0 1 {name=l70 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 1285 462.5 0 1 {name=l71 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/current_pump/current_pump_for_symbol.sym} 2460 1680 0 1 {name=X7}
C {devices/lab_wire.sym} 1190 630 0 0 {name=l75 sig_type=std_logic lab=DN}
C {devices/lab_wire.sym} 1200 400 0 0 {name=l76 sig_type=std_logic lab=UP}
C {devices/lab_wire.sym} 910 712.5 0 1 {name=l46 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 910 345 0 1 {name=l78 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/NAND_GATE/NAND.sym} 2070 -150 0 0 {name=X_NAND1}
C {devices/lab_pin.sym} 2140 -310 0 0 {name=l81 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2140 -130 0 0 {name=l82 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/NAND_GATE/NAND.sym} 2070 110 0 0 {name=X_NAND2}
C {devices/lab_pin.sym} 2140 -50 0 0 {name=l83 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2140 130 0 0 {name=l84 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Inverter/Inverter.sym} 2210 -200 0 0 {name=X9}
C {DC_DC_Converter/Inverter/Inverter.sym} 2210 60 0 0 {name=X10}
C {devices/lab_wire.sym} 2360 40 0 0 {name=l86 sig_type=std_logic lab=Q_}
C {devices/lab_wire.sym} 2060 -200 0 0 {name=l44 sig_type=std_logic lab=1}
C {devices/lab_wire.sym} 1370 10 0 0 {name=l45 sig_type=std_logic lab=1}
C {devices/lab_wire.sym} 1370 30 0 0 {name=l87 sig_type=std_logic lab=2}
C {devices/lab_wire.sym} 2060 60 0 0 {name=l88 sig_type=std_logic lab=2}
C {devices/gnd.sym} 1330 -240 0 0 {name=l89 lab=GND}
C {devices/lab_pin.sym} 1330 -330 0 0 {name=l90 sig_type=std_logic lab=Enable}
C {devices/lab_wire.sym} 1920 -240 0 0 {name=l91 sig_type=std_logic lab=Enable}
C {devices/lab_pin.sym} 2280 -290 0 0 {name=l92 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2280 -150 0 0 {name=l93 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 2280 -30 0 0 {name=l94 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 2280 110 0 0 {name=l95 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 800 -30 0 0 {name=l96 sig_type=std_logic lab=DL}
C {sky130_fd_pr/cap_mim_m3_1.sym} 100 80 3 0 {name=C5 model=cap_mim_m3_1 W=10 L=19.5 MF=1 spiceprefix=X}
C {sky130_fd_pr/cap_mim_m3_1.sym} 190 190 3 0 {name=C3 model=cap_mim_m3_1 W=27 L=27.5 MF=10 spiceprefix=X}
C {sky130_fd_pr/res_generic_m1.sym} 50 190 1 1 {name=R7
W=0.2
L=11200
model=res_generic_m1
mult=1}
C {sky130_fd_pr/res_generic_m1.sym} 700 60 0 0 {name=R6
W=0.5
L=16
model=res_generic_m1
mult=1}
C {sky130_fd_pr/res_generic_m1.sym} 570 10 0 0 {name=R1
W=0.2
L=64
model=res_generic_m1
mult=1}
C {sky130_fd_pr/res_generic_m1.sym} 450 -20 0 0 {name=R5
W=0.2
L=912
model=res_generic_m1
mult=1}
C {sky130_fd_pr/res_generic_m1.sym} 300 -10 0 0 {name=R2
W=0.2
L=28800
model=res_generic_m1
mult=1}
C {sky130_fd_pr/res_generic_m1.sym} 300 130 0 0 {name=R3
W=0.2
L=41600
model=res_generic_m1
mult=1}
C {devices/vsource.sym} 1330 -270 0 0 {name=V10 value=1.8}
C {sky130_fd_pr/cap_mim_m3_1.sym} 450 50 0 0 {name=C6 model=cap_mim_m3_1 W=27 L=27.5 MF=2 spiceprefix=X}
C {devices/lab_wire.sym} 370 -250 0 0 {name=l97 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 680 -30 0 0 {name=l98 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2360 -220 0 0 {name=l9 sig_type=std_logic lab=Q}
C {devices/lab_wire.sym} 1700 630 0 0 {name=l62 sig_type=std_logic lab=Q}
C {devices/lab_wire.sym} 1520 400 0 0 {name=l63 sig_type=std_logic lab=Q_}
C {DC_DC_Converter/Inverter/Inverter.sym} 1670 650 0 1 {name=X3}
C {devices/lab_pin.sym} 1600 560 0 1 {name=l65 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 1600 700 0 1 {name=l66 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 710 530 0 0 {name=l64 sig_type=std_logic lab=out}
C {devices/lab_wire.sym} 1090 500 0 0 {name=l47 sig_type=std_logic lab=UP}
C {devices/lab_wire.sym} 1090 570 0 0 {name=l67 sig_type=std_logic lab=DN}
C {devices/lab_wire.sym} 190 350 0 0 {name=l72 sig_type=std_logic lab=V2}
