Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Jan 21 19:09:29 2023
| Host         : DIGITAL-23 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file calc_timing_summary_routed.rpt -pb calc_timing_summary_routed.pb -rpx calc_timing_summary_routed.rpx -warn_on_violation
| Design       : calc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.998        0.000                      0                   35        0.239        0.000                      0                   35        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.998        0.000                      0                   35        0.239        0.000                      0                   35        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.998ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 accumulator_input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 0.952ns (19.221%)  route 4.001ns (80.779%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  accumulator_input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  accumulator_input_reg[15]/Q
                         net (fo=50, routed)          1.933     7.542    led_OBUF[15]
    SLICE_X7Y30          LUT6 (Prop_lut6_I0_O)        0.124     7.666 r  accumulator_input[10]_i_7/O
                         net (fo=4, routed)           0.824     8.490    accumulator_input[10]_i_7_n_0
    SLICE_X4Y29          LUT6 (Prop_lut6_I3_O)        0.124     8.614 r  accumulator_input[2]_i_5/O
                         net (fo=1, routed)           0.670     9.284    accumulator_input[2]_i_5_n_0
    SLICE_X4Y29          LUT5 (Prop_lut5_I1_O)        0.124     9.408 r  accumulator_input[2]_i_2/O
                         net (fo=1, routed)           0.573     9.981    calc_alu/accumulator_input_reg[2]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124    10.105 r  calc_alu/accumulator_input[2]_i_1/O
                         net (fo=1, routed)           0.000    10.105    result[2]
    SLICE_X5Y29          FDRE                                         r  accumulator_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.506    14.847    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  accumulator_input_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X5Y29          FDRE (Setup_fdre_C_D)        0.031    15.103    accumulator_input_reg[2]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  4.998    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 accumulator_input_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.650ns (34.101%)  route 3.189ns (65.899%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.628     5.149    clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  accumulator_input_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.518     5.667 r  accumulator_input_reg[8]/Q
                         net (fo=17, routed)          1.424     7.091    calc_alu/Q[8]
    SLICE_X1Y35          LUT4 (Prop_lut4_I1_O)        0.124     7.215 r  calc_alu/result0__91_carry__0_i_8/O
                         net (fo=1, routed)           0.000     7.215    calc_alu/result0__91_carry__0_i_8_n_0
    SLICE_X1Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.747 r  calc_alu/result0__91_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.747    calc_alu/result0__91_carry__0_n_0
    SLICE_X1Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.861 r  calc_alu/result0__91_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.861    calc_alu/result0__91_carry__1_n_0
    SLICE_X1Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.975 r  calc_alu/result0__91_carry__2/CO[3]
                         net (fo=1, routed)           0.763     8.738    calc_alu/data4
    SLICE_X4Y35          LUT4 (Prop_lut4_I0_O)        0.124     8.862 r  calc_alu/accumulator_input[0]_i_3/O
                         net (fo=1, routed)           1.002     9.864    calc_alu/accumulator_input[0]_i_3_n_0
    SLICE_X1Y30          LUT5 (Prop_lut5_I2_O)        0.124     9.988 r  calc_alu/accumulator_input[0]_i_1/O
                         net (fo=1, routed)           0.000     9.988    result[0]
    SLICE_X1Y30          FDRE                                         r  accumulator_input_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  accumulator_input_reg[0]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y30          FDRE (Setup_fdre_C_D)        0.029    15.103    accumulator_input_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 accumulator_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 1.894ns (39.768%)  route 2.869ns (60.232%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  accumulator_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  accumulator_input_reg[5]/Q
                         net (fo=17, routed)          1.327     6.927    calc_alu/Q[5]
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.124     7.051 r  calc_alu/result0__45_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.051    calc_alu/result0__45_carry__0_i_3_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.584 r  calc_alu/result0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.584    calc_alu/result0__45_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.701 r  calc_alu/result0__45_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.701    calc_alu/result0__45_carry__1_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.940 r  calc_alu/result0__45_carry__2/O[2]
                         net (fo=1, routed)           0.723     8.664    calc_alu/data3[14]
    SLICE_X5Y34          LUT6 (Prop_lut6_I3_O)        0.301     8.965 r  calc_alu/accumulator_input[14]_i_4/O
                         net (fo=1, routed)           0.818     9.783    calc_alu/accumulator_input[14]_i_4_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.907 r  calc_alu/accumulator_input[14]_i_1/O
                         net (fo=1, routed)           0.000     9.907    result[14]
    SLICE_X6Y33          FDRE                                         r  accumulator_input_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  accumulator_input_reg[14]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)        0.081    15.170    accumulator_input_reg[14]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.907    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.275ns  (required time - arrival time)
  Source:                 accumulator_input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.744ns  (logic 0.952ns (20.069%)  route 3.792ns (79.931%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  accumulator_input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  accumulator_input_reg[15]/Q
                         net (fo=50, routed)          1.932     7.541    led_OBUF[15]
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.124     7.665 r  accumulator_input[11]_i_7/O
                         net (fo=2, routed)           0.673     8.338    accumulator_input[11]_i_7_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I1_O)        0.124     8.462 r  accumulator_input[10]_i_5/O
                         net (fo=1, routed)           0.399     8.861    accumulator_input[10]_i_5_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.985 r  accumulator_input[10]_i_2/O
                         net (fo=1, routed)           0.787     9.772    calc_alu/accumulator_input_reg[10]
    SLICE_X2Y35          LUT6 (Prop_lut6_I0_O)        0.124     9.896 r  calc_alu/accumulator_input[10]_i_1/O
                         net (fo=1, routed)           0.000     9.896    result[10]
    SLICE_X2Y35          FDRE                                         r  accumulator_input_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.514    14.855    clk_IBUF_BUFG
    SLICE_X2Y35          FDRE                                         r  accumulator_input_reg[10]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X2Y35          FDRE (Setup_fdre_C_D)        0.077    15.171    accumulator_input_reg[10]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.896    
  -------------------------------------------------------------------
                         slack                                  5.275    

Slack (MET) :             5.281ns  (required time - arrival time)
  Source:                 accumulator_input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 1.182ns (25.293%)  route 3.491ns (74.707%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  accumulator_input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  accumulator_input_reg[15]/Q
                         net (fo=50, routed)          1.392     7.000    led_OBUF[15]
    SLICE_X7Y32          LUT5 (Prop_lut5_I2_O)        0.124     7.124 r  accumulator_input[13]_i_7/O
                         net (fo=2, routed)           0.652     7.777    accumulator_input[13]_i_7_n_0
    SLICE_X6Y32          LUT5 (Prop_lut5_I4_O)        0.150     7.927 r  accumulator_input[13]_i_5/O
                         net (fo=1, routed)           1.035     8.961    accumulator_input[13]_i_5_n_0
    SLICE_X6Y32          LUT6 (Prop_lut6_I0_O)        0.328     9.289 r  accumulator_input[13]_i_2/O
                         net (fo=1, routed)           0.412     9.702    calc_alu/accumulator_input_reg[13]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.826 r  calc_alu/accumulator_input[13]_i_1/O
                         net (fo=1, routed)           0.000     9.826    result[13]
    SLICE_X5Y33          FDRE                                         r  accumulator_input_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  accumulator_input_reg[13]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)        0.031    15.107    accumulator_input_reg[13]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                  5.281    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 accumulator_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.676ns  (logic 1.859ns (39.755%)  route 2.817ns (60.245%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  accumulator_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  accumulator_input_reg[5]/Q
                         net (fo=17, routed)          1.327     6.927    calc_alu/Q[5]
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.124     7.051 r  calc_alu/result0__45_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.051    calc_alu/result0__45_carry__0_i_3_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.584 r  calc_alu/result0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.584    calc_alu/result0__45_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.899 r  calc_alu/result0__45_carry__1/O[3]
                         net (fo=1, routed)           0.737     8.636    calc_alu/data3[11]
    SLICE_X4Y33          LUT6 (Prop_lut6_I3_O)        0.307     8.943 r  calc_alu/accumulator_input[11]_i_4/O
                         net (fo=1, routed)           0.753     9.696    calc_alu/accumulator_input[11]_i_4_n_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I5_O)        0.124     9.820 r  calc_alu/accumulator_input[11]_i_1/O
                         net (fo=1, routed)           0.000     9.820    result[11]
    SLICE_X7Y32          FDRE                                         r  accumulator_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.509    14.850    clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  accumulator_input_reg[11]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X7Y32          FDRE (Setup_fdre_C_D)        0.031    15.119    accumulator_input_reg[11]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             5.365ns  (required time - arrival time)
  Source:                 accumulator_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 2.003ns (43.166%)  route 2.637ns (56.834%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.626     5.147    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  accumulator_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.456     5.603 r  accumulator_input_reg[1]/Q
                         net (fo=18, routed)          1.089     6.692    calc_alu/Q[1]
    SLICE_X3Y31          LUT2 (Prop_lut2_I0_O)        0.124     6.816 r  calc_alu/result0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.816    calc_alu/result0_carry_i_3_n_0
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.366 r  calc_alu/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.366    calc_alu/result0_carry_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.480 r  calc_alu/result0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.480    calc_alu/result0_carry__0_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.594 r  calc_alu/result0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.594    calc_alu/result0_carry__1_n_0
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.816 r  calc_alu/result0_carry__2/O[0]
                         net (fo=1, routed)           0.948     8.764    calc_alu/data2[12]
    SLICE_X5Y34          LUT6 (Prop_lut6_I5_O)        0.299     9.063 r  calc_alu/accumulator_input[12]_i_4/O
                         net (fo=1, routed)           0.600     9.663    calc_alu/accumulator_input[12]_i_4_n_0
    SLICE_X6Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.787 r  calc_alu/accumulator_input[12]_i_1/O
                         net (fo=1, routed)           0.000     9.787    result[12]
    SLICE_X6Y33          FDRE                                         r  accumulator_input_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  accumulator_input_reg[12]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X6Y33          FDRE (Setup_fdre_C_D)        0.077    15.153    accumulator_input_reg[12]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  5.365    

Slack (MET) :             5.401ns  (required time - arrival time)
  Source:                 accumulator_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.572ns  (logic 1.866ns (40.811%)  route 2.706ns (59.189%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  accumulator_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  accumulator_input_reg[5]/Q
                         net (fo=17, routed)          1.327     6.927    calc_alu/Q[5]
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.124     7.051 r  calc_alu/result0__45_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.051    calc_alu/result0__45_carry__0_i_3_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.584 r  calc_alu/result0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.584    calc_alu/result0__45_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.907 r  calc_alu/result0__45_carry__1/O[1]
                         net (fo=1, routed)           0.589     8.496    calc_alu/data3[9]
    SLICE_X4Y33          LUT6 (Prop_lut6_I3_O)        0.306     8.802 r  calc_alu/accumulator_input[9]_i_4/O
                         net (fo=1, routed)           0.790     9.593    calc_alu/accumulator_input[9]_i_4_n_0
    SLICE_X7Y33          LUT6 (Prop_lut6_I5_O)        0.124     9.717 r  calc_alu/accumulator_input[9]_i_1/O
                         net (fo=1, routed)           0.000     9.717    result[9]
    SLICE_X7Y33          FDRE                                         r  accumulator_input_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X7Y33          FDRE                                         r  accumulator_input_reg[9]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X7Y33          FDRE (Setup_fdre_C_D)        0.029    15.118    accumulator_input_reg[9]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -9.717    
  -------------------------------------------------------------------
                         slack                                  5.401    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 accumulator_input_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 1.751ns (38.008%)  route 2.856ns (61.992%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X5Y30          FDRE                                         r  accumulator_input_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y30          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  accumulator_input_reg[5]/Q
                         net (fo=17, routed)          1.327     6.927    calc_alu/Q[5]
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.124     7.051 r  calc_alu/result0__45_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.051    calc_alu/result0__45_carry__0_i_3_n_0
    SLICE_X2Y32          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.584 r  calc_alu/result0__45_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.584    calc_alu/result0__45_carry__0_n_0
    SLICE_X2Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.803 r  calc_alu/result0__45_carry__1/O[0]
                         net (fo=1, routed)           0.718     8.522    calc_alu/data3[8]
    SLICE_X3Y35          LUT6 (Prop_lut6_I3_O)        0.295     8.817 r  calc_alu/accumulator_input[8]_i_4/O
                         net (fo=1, routed)           0.810     9.627    calc_alu/accumulator_input[8]_i_4_n_0
    SLICE_X6Y34          LUT6 (Prop_lut6_I5_O)        0.124     9.751 r  calc_alu/accumulator_input[8]_i_1/O
                         net (fo=1, routed)           0.000     9.751    result[8]
    SLICE_X6Y34          FDRE                                         r  accumulator_input_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.511    14.852    clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  accumulator_input_reg[8]/C
                         clock pessimism              0.273    15.125    
                         clock uncertainty           -0.035    15.090    
    SLICE_X6Y34          FDRE (Setup_fdre_C_D)        0.077    15.167    accumulator_input_reg[8]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.437ns  (required time - arrival time)
  Source:                 accumulator_input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 1.186ns (26.254%)  route 3.331ns (73.746%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.631     5.152    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  accumulator_input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  accumulator_input_reg[15]/Q
                         net (fo=50, routed)          1.330     6.938    led_OBUF[15]
    SLICE_X7Y32          LUT4 (Prop_lut4_I1_O)        0.150     7.088 r  accumulator_input[6]_i_7/O
                         net (fo=2, routed)           0.819     7.907    accumulator_input[6]_i_7_n_0
    SLICE_X7Y31          LUT6 (Prop_lut6_I3_O)        0.332     8.239 r  accumulator_input[6]_i_5/O
                         net (fo=1, routed)           0.786     9.025    accumulator_input[6]_i_5_n_0
    SLICE_X7Y33          LUT5 (Prop_lut5_I2_O)        0.124     9.149 r  accumulator_input[6]_i_2/O
                         net (fo=1, routed)           0.396     9.546    calc_alu/accumulator_input_reg[6]
    SLICE_X5Y33          LUT6 (Prop_lut6_I0_O)        0.124     9.670 r  calc_alu/accumulator_input[6]_i_1/O
                         net (fo=1, routed)           0.000     9.670    result[6]
    SLICE_X5Y33          FDRE                                         r  accumulator_input_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.510    14.851    clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  accumulator_input_reg[6]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)        0.031    15.107    accumulator_input_reg[6]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                  5.437    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 btnd_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            os_d/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  btnd_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  btnd_dd_reg/Q
                         net (fo=2, routed)           0.163     1.799    os_d/btnd_dd
    SLICE_X6Y35          LUT4 (Prop_lut4_I1_O)        0.043     1.842 r  os_d/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    os_d/FSM_sequential_state[1]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  os_d/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.859     1.986    os_d/clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  os_d/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.131     1.603    os_d/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 btnd_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnd_dd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.501%)  route 0.190ns (50.499%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  btnd_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  btnd_d_reg/Q
                         net (fo=1, routed)           0.190     1.803    btnd_d
    SLICE_X6Y35          LUT2 (Prop_lut2_I0_O)        0.045     1.848 r  btnd_dd_i_1/O
                         net (fo=1, routed)           0.000     1.848    btnd_dd_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  btnd_dd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.859     1.986    clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  btnd_dd_reg/C
                         clock pessimism             -0.499     1.487    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.120     1.607    btnd_dd_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 btnd_dd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            os_d/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  btnd_dd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.164     1.636 r  btnd_dd_reg/Q
                         net (fo=2, routed)           0.163     1.799    os_d/btnd_dd
    SLICE_X6Y35          LUT4 (Prop_lut4_I1_O)        0.045     1.844 r  os_d/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.844    os_d/FSM_sequential_state[0]_i_1_n_0
    SLICE_X6Y35          FDRE                                         r  os_d/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.859     1.986    os_d/clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  os_d/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X6Y35          FDRE (Hold_fdre_C_D)         0.121     1.593    os_d/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 accumulator_input_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.251ns (56.303%)  route 0.195ns (43.697%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.472    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  accumulator_input_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  accumulator_input_reg[7]/Q
                         net (fo=17, routed)          0.195     1.808    led_OBUF[7]
    SLICE_X1Y32          LUT6 (Prop_lut6_I4_O)        0.045     1.853 r  accumulator_input[7]_i_3/O
                         net (fo=1, routed)           0.000     1.853    calc_alu/accumulator_input_reg[7]
    SLICE_X1Y32          MUXF7 (Prop_muxf7_I1_O)      0.065     1.918 r  calc_alu/accumulator_input_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     1.918    result[7]
    SLICE_X1Y32          FDRE                                         r  accumulator_input_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X1Y32          FDRE                                         r  accumulator_input_reg[7]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.105     1.577    accumulator_input_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 accumulator_input_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.248ns (53.981%)  route 0.211ns (46.019%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.591     1.474    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  accumulator_input_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  accumulator_input_reg[15]/Q
                         net (fo=50, routed)          0.211     1.827    calc_alu/Q[15]
    SLICE_X0Y34          LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  calc_alu/accumulator_input[15]_i_3/O
                         net (fo=1, routed)           0.000     1.872    calc_alu/accumulator_input[15]_i_3_n_0
    SLICE_X0Y34          MUXF7 (Prop_muxf7_I0_O)      0.062     1.934 r  calc_alu/accumulator_input_reg[15]_i_2/O
                         net (fo=1, routed)           0.000     1.934    result[15]
    SLICE_X0Y34          FDRE                                         r  accumulator_input_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.860     1.987    clk_IBUF_BUFG
    SLICE_X0Y34          FDRE                                         r  accumulator_input_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.105     1.579    accumulator_input_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.405ns  (arrival time - required time)
  Source:                 accumulator_input_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.231ns (46.435%)  route 0.266ns (53.565%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  accumulator_input_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  accumulator_input_reg[1]/Q
                         net (fo=18, routed)          0.171     1.783    calc_alu/Q[1]
    SLICE_X2Y30          LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  calc_alu/accumulator_input[1]_i_4/O
                         net (fo=1, routed)           0.095     1.923    calc_alu/accumulator_input[1]_i_4_n_0
    SLICE_X1Y30          LUT6 (Prop_lut6_I5_O)        0.045     1.968 r  calc_alu/accumulator_input[1]_i_1/O
                         net (fo=1, routed)           0.000     1.968    result[1]
    SLICE_X1Y30          FDRE                                         r  accumulator_input_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X1Y30          FDRE                                         r  accumulator_input_reg[1]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y30          FDRE (Hold_fdre_C_D)         0.092     1.562    accumulator_input_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 accumulator_input_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.231ns (43.457%)  route 0.301ns (56.543%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.588     1.471    clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  accumulator_input_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y33          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  accumulator_input_reg[13]/Q
                         net (fo=17, routed)          0.110     1.722    led_OBUF[13]
    SLICE_X4Y33          LUT2 (Prop_lut2_I0_O)        0.045     1.767 r  accumulator_input[13]_i_3/O
                         net (fo=1, routed)           0.191     1.958    calc_alu/accumulator_input_reg[13]_0
    SLICE_X5Y33          LUT6 (Prop_lut6_I2_O)        0.045     2.003 r  calc_alu/accumulator_input[13]_i_1/O
                         net (fo=1, routed)           0.000     2.003    result[13]
    SLICE_X5Y33          FDRE                                         r  accumulator_input_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.857     1.984    clk_IBUF_BUFG
    SLICE_X5Y33          FDRE                                         r  accumulator_input_reg[13]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X5Y33          FDRE (Hold_fdre_C_D)         0.092     1.563    accumulator_input_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 os_d/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.247ns (51.867%)  route 0.229ns (48.133%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.589     1.472    os_d/clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  os_d/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.148     1.620 f  os_d/FSM_sequential_state_reg[1]/Q
                         net (fo=3, routed)           0.108     1.728    os_d/state[1]
    SLICE_X6Y35          LUT2 (Prop_lut2_I1_O)        0.099     1.827 r  os_d/accumulator_input[15]_i_1/O
                         net (fo=16, routed)          0.122     1.948    os_d_n_0
    SLICE_X6Y34          FDRE                                         r  accumulator_input_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.858     1.985    clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  accumulator_input_reg[8]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X6Y34          FDRE (Hold_fdre_C_CE)       -0.016     1.470    accumulator_input_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 accumulator_input_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.447%)  route 0.340ns (59.553%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.584     1.467    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  accumulator_input_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  accumulator_input_reg[2]/Q
                         net (fo=17, routed)          0.258     1.866    led_OBUF[2]
    SLICE_X5Y29          LUT2 (Prop_lut2_I1_O)        0.045     1.911 r  accumulator_input[2]_i_3/O
                         net (fo=1, routed)           0.082     1.993    calc_alu/accumulator_input_reg[2]_0
    SLICE_X5Y29          LUT6 (Prop_lut6_I2_O)        0.045     2.038 r  calc_alu/accumulator_input[2]_i_1/O
                         net (fo=1, routed)           0.000     2.038    result[2]
    SLICE_X5Y29          FDRE                                         r  accumulator_input_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.853     1.980    clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  accumulator_input_reg[2]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.092     1.559    accumulator_input_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 accumulator_input_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            accumulator_input_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.231ns (38.807%)  route 0.364ns (61.193%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.587     1.470    clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  accumulator_input_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  accumulator_input_reg[11]/Q
                         net (fo=17, routed)          0.282     1.893    led_OBUF[11]
    SLICE_X7Y32          LUT2 (Prop_lut2_I0_O)        0.045     1.938 r  accumulator_input[11]_i_3/O
                         net (fo=1, routed)           0.082     2.020    calc_alu/accumulator_input_reg[11]_0
    SLICE_X7Y32          LUT6 (Prop_lut6_I2_O)        0.045     2.065 r  calc_alu/accumulator_input[11]_i_1/O
                         net (fo=1, routed)           0.000     2.065    result[11]
    SLICE_X7Y32          FDRE                                         r  accumulator_input_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.856     1.983    clk_IBUF_BUFG
    SLICE_X7Y32          FDRE                                         r  accumulator_input_reg[11]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.092     1.562    accumulator_input_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.503    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y30    accumulator_input_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y35    accumulator_input_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y32    accumulator_input_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y33    accumulator_input_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y33    accumulator_input_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y33    accumulator_input_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y34    accumulator_input_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y30    accumulator_input_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y29    accumulator_input_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    accumulator_input_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    accumulator_input_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y32    accumulator_input_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y33    accumulator_input_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y33    accumulator_input_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y33    accumulator_input_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    accumulator_input_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    accumulator_input_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    accumulator_input_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y29    accumulator_input_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y34    accumulator_input_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y32    accumulator_input_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y34    accumulator_input_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    btnd_d_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35    btnd_dd_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35    os_d/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y35    os_d/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y30    accumulator_input_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    accumulator_input_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y35    accumulator_input_reg[10]/C



