
#####  START OF RAM REPORT  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                             PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                            DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)      
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem[256:0]                   RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_0                    512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_1                    512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_2                    512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_3                    512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_4                    512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_5                    512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_6                    512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem[288:0]                     RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_0                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_1                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_2                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_3                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_4                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_5                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_6                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_7                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem[71:0]         RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem_mem_0_0         512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem_mem_0_1         512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem[48:0]                     RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem_mem_0_0                     512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem_mem_0_1                     512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem[78:0]     RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem_mem_0_0     512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem_mem_0_1     512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAIIIlI.CAXI4DMAl1I0l                    NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAIIIlI.CAXI4DMAl1I0l                      512X40_512X40          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAIOIlI.CAXI4DMAl1I0l                    NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAIOIlI.CAXI4DMAl1I0l                      512X40_512X40          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAOIIlI.CAXI4DMAl1I0l                    NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAOIIlI.CAXI4DMAl1I0l                      512X40_512X40          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAOOIlI.CAXI4DMAl1I0l                    NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAOOIlI.CAXI4DMAl1I0l                      512X40_512X40          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
YES              CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAlOIlI.CAXI4DMAl1I0l                    NA                 NA                 CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAO0IOI.CAXI4DMAlOIlI.CAXI4DMAl1I0l                      512X40_512X40          NA                 0       1(0/0/0)                          1(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
YES              SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                                               NA                 NA                 SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0                                                 512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                                                                                                      
YES              SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1                                               NA                 NA                 SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1                                                 512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
======================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                               PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                                 DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10[63:0]                                                                               RAM                DEFAULT            CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_0_0                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_0_1                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_0_2                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_0_3                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_0_4                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_0_5                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_1_0                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_1_1                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_1_2                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_1_3                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_1_4                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_1_5                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_2_0                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_2_1                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_2_2                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_2_3                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_2_4                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_2_5                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_3_0                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_3_1                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_3_2                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_3_3                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_3_4                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAOO10_CAXI4DMAOO10_3_5                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100[63:0]                                                                               RAM                DEFAULT            CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_0_0                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_0_1                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_0_2                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_0_3                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_0_4                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_0_5                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_1_0                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_1_1                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_1_2                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_1_3                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_1_4                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_1_5                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_2_0                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_2_1                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_2_2                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_2_3                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_2_4                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_2_5                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_3_0                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_3_1                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_3_2                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_3_3                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_3_4                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAl00OI.CAXI4DMAl100_CAXI4DMAl100_3_5                                                                                         64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem[64:0]                                                  RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_0                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_1                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_2                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_3                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_4                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_5                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem[97:0]                                                                                         RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_0                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_1                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_2                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_3                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_4                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_5                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_6                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_7                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_8                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem[72:0]                      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_0                                         64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_1                                         64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_2                                         64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_3                                         64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_4                                         64X12             0                  0       1(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_5                                         64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_6                                         64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem[71:0]                      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_0                                         64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_1                                         64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_2                                         64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_3                                         64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_4                                         64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_5                                         64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem[63:0]                                                                                                                   RAM                DEFAULT            AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_0                                                                                                                                      64X12             0                  0       0(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_1                                                                                                                                      64X12             0                  0       0(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_2                                                                                                                                      64X12             0                  0       0(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_3                                                                                                                                      64X12             0                  0       0(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_4                                                                                                                                      64X12             0                  0       0(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                  AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_rdFIFORAM.mem_mem_0_5                                                                                                                                      64X12             0                  0       0(0/0/0)                     1(0/1/1)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem[63:0]                                                                                                                   RAM                DEFAULT            AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_0                                                                                                                                      64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_1                                                                                                                                      64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_2                                                                                                                                      64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_3                                                                                                                                      64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_4                                                                                                                                      64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXItoAPB_0.AXItoAHBL_0.AXItoAHBL_0.U_wrFIFORAM.mem_mem_0_5                                                                                                                                      64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[73:0]                                                             RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_0                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_1                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_2                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_3                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_4                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_5                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_6                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem[79:0]                                                    RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_0                                                                       64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_1                                                                       64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_2                                                                       64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_3                                                                       64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_4                                                                       64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_5                                                                       64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_6                                                                       64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrDataFif.genblk1\.DPRam.mem[36:0]                RAM                DEFAULT            CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_0                                   64X12             0                  0       1(0/0/0)                     1(1/1/1)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_1                                   64X12             0                  0       1(0/0/0)                     1(1/1/1)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_2                                   64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdDataFif.genblk1\.DPRam.mem[37:0]                RAM                DEFAULT            CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_0                                   64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[68:0]                                                            RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0                                                                               64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_1                                                                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_2                                                                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_3                                                                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_4                                                                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[68:0]                                                            RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0                                                                               64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_1                                                                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_2                                                                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_3                                                                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_4                                                                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo[64:0]                      RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo_gen_fifo_regs\[0\]\.nonresettable\.fifo_0_0     64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo_gen_fifo_regs\[0\]\.nonresettable\.fifo_0_1     64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l[101:14]                                                RAM                DEFAULT            CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_0                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_1                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_2                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_3                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_4                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_5                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_6                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_7                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAlIO0l[165:102]                                               RAM                DEFAULT            CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_0                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_1                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_2                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_3                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_4                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_5                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem[13:0]                        RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_0                                           64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_1                                           64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdIdFif.genblk1\.DPRam.mem[11:0]                  RAM                DEFAULT            CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_0                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrLenFif.genblk1\.DPRam.mem[11:0]                 RAM                DEFAULT            CoreDMA_IO_CTRL_0.CoreAXI4_Lite_0.CoreAXI4_Lite_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrLenFif.genblk1\.DPRam.mem_mem_0_0                                    64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0]                                                   RAM                DEFAULT            PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0]                                                   RAM                DEFAULT            PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[2\]\.FIFO_BLK.ram_simple_dp.mem[63:0]                                                   RAM                DEFAULT            PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[2\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[2\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[2\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[2\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[2\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[2\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[3\]\.FIFO_BLK.ram_simple_dp.mem[63:0]                                                   RAM                DEFAULT            PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[3\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[3\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[3\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[3\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[3\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                  PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[3\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrLenFif.genblk1\.DPRam.mem[9:0]                        RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXI3ProtConv.SlvPCWr.wrLenFif.genblk1\.DPRam.mem_mem_0_0                                          64X12             0                  0       1(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAlO0OI.genblk1\.CAXI4DMAllIll.CAXI4DMAI0I0l.CAXI4DMAO110[41:0]                                          RAM                DEFAULT            CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAlO0OI.genblk1\.CAXI4DMAllIll.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_0                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAlO0OI.genblk1\.CAXI4DMAllIll.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_1                                                    64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAlO0OI.genblk2\.CAXI4DMAl0Ill.CAXI4DMAI0I0l.CAXI4DMAO110[41:0]                                          RAM                DEFAULT            CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAlO0OI.genblk2\.CAXI4DMAl0Ill.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_0                                                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                  CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAlO0OI.genblk2\.CAXI4DMAl0Ill.CAXI4DMAI0I0l.CAXI4DMAO110_CAXI4DMAO110_0_1                                                    64X12             0                  0       0(0/0/0)                     1(1/1/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                       64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[3\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                       64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]      RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[5:0]     RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[4\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                       64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem[8:0]                                                              RAM                DEFAULT            AXI4_Interconnect_0.AXI4_Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem_mem_0_0                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.indly[7:0]                                                                RAM                DEFAULT            PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.indly_indly_0_0                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.outdly[7:0]                                                               RAM                DEFAULT            PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.outdly_outdly_0_0                                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.wrtq_b_size[7:0]                                                                                                         RAM                DEFAULT            PF_DDR4_SS_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.wrtq_b_size_wrtq_b_size_0_0                                                                                                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAIIO0l[12:0]                                                  RAM                DEFAULT            CoreDMA_IO_CTRL_0.CoreDMA_Controller_0.CoreDMA_Controller_0.CAXI4DMAOOlOI.CAXI4DMAllI1I.CAXI4DMAlOI0I.CAXI4DMAIIO0l_CAXI4DMAIIO0l_0_0                                                           64X12             0                  0       0(0/0/0)                     0(0/0/0)                     
=========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT  #####

