// Seed: 3022427337
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output tri1 id_2,
    input wire id_3,
    output uwire id_4,
    input wire id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wire id_8,
    input wor id_9,
    input supply0 id_10,
    output supply0 id_11,
    input supply0 id_12,
    input wor id_13,
    input tri1 id_14,
    input tri1 id_15
);
  wand id_17 = 1;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1,
    inout wor id_2,
    input supply1 id_3
);
  logic id_5, id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_3,
      id_2,
      id_3,
      id_2,
      id_1,
      id_3,
      id_2,
      id_1,
      id_3,
      id_3,
      id_0
  );
  assign modCall_1.id_15 = 0;
  wire id_7;
endmodule
