Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 27 15:00:36 2023
| Host         : Desktop-Tyke running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         2           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-18  Warning           Missing input or output delay                                     2           
TIMING-20  Warning           Non-clocked latch                                                 152         
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1393)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2487)
5. checking no_input_delay (21)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1393)
---------------------------
 There are 590 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[3] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[4] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[5] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[6] (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: small_dip_switches[7] (HIGH)

 There are 291 register/latch pins with no clock driven by root clock pin: clk2/pwm_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_sel/en3_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_sel/en4_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: mode_sel/en5_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: model2/player/beat1/pwm_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/studyer/beat1/pwm_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/studyer/beat1/pwm_reg/Q (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: model3_user3/studyer/studyer/beat1/pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2487)
---------------------------------------------------
 There are 2487 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.220        0.000                      0                  798        0.114        0.000                      0                  778        3.000        0.000                       0                   389  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                ------------       ----------      --------------
nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_core                                  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_core                                  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_core                                  {0.000 5.000}      10.000          100.000         
vga_display_inst/clk_gen_inst/inst/inclk0            {0.000 5.000}      10.000          100.000         
  c0_clk_gen                                         {0.000 20.000}     40.000          25.000          
  clkfbout_clk_gen                                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_core                                        5.220        0.000                      0                  449        0.121        0.000                      0                  449        4.500        0.000                       0                   215  
  clk_out2_clk_core                                        5.559        0.000                      0                  218        0.114        0.000                      0                  218        4.500        0.000                       0                   138  
  clkfbout_clk_core                                                                                                                                                                                    7.845        0.000                       0                     3  
vga_display_inst/clk_gen_inst/inst/inclk0                                                                                                                                                              3.000        0.000                       0                     1  
  c0_clk_gen                                              33.502        0.000                      0                   36        0.222        0.000                      0                   36       19.500        0.000                       0                    28  
  clkfbout_clk_gen                                                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_core  clk_out1_clk_core        8.395        0.000                      0                   10                                                                        
clk_out1_clk_core  clk_out2_clk_core        6.875        0.000                      0                   11        0.428        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_core  clk_out1_clk_core        7.705        0.000                      0                   41        0.475        0.000                      0                   41  
**async_default**  clk_out2_clk_core  clk_out2_clk_core        7.583        0.000                      0                   33        0.458        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out2_clk_core  clk_out1_clk_core  
(none)             clk_out1_clk_core  clk_out2_clk_core  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             c0_clk_gen                            
(none)             clk_out1_clk_core                     
(none)             clk_out2_clk_core                     
(none)             clkfbout_clk_core                     
(none)             clkfbout_clk_gen                      
(none)                                c0_clk_gen         
(none)                                clk_out1_clk_core  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  To Clock:  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.697ns  (logic 1.430ns (30.445%)  route 3.267ns (69.555%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 7.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y43         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=12, routed)          0.852    -1.095    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]_0
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.152    -0.943 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_4/O
                         net (fo=1, routed)           0.436    -0.506    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_4_n_1
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.326    -0.180 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.733     0.552    nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     0.676 r  nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.418     1.095    nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5_n_1
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.124     1.219 r  nolabel_line153/cmd_parse_i0/send_resp_val_i_2/O
                         net (fo=2, routed)           0.424     1.643    nolabel_line153/cmd_parse_i0/send_resp_val_i_2_n_1
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.767 r  nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.403     2.170    nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_2__0_n_1
    SLICE_X45Y44         LUT4 (Prop_lut4_I2_O)        0.124     2.294 r  nolabel_line153/cmd_parse_i0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.294    nolabel_line153/cmd_parse_i0/FSM_sequential_state[0]_i_1_n_1
    SLICE_X45Y44         FDRE                                         r  nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448     7.067    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X45Y44         FDRE                                         r  nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.492     7.559    
                         clock uncertainty           -0.074     7.485    
    SLICE_X45Y44         FDRE (Setup_fdre_C_D)        0.029     7.514    nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -2.294    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.272ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 1.424ns (30.356%)  route 3.267ns (69.644%))
  Logic Levels:           6  (LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 7.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y43         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=12, routed)          0.852    -1.095    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]_0
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.152    -0.943 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_4/O
                         net (fo=1, routed)           0.436    -0.506    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_4_n_1
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.326    -0.180 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.733     0.552    nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     0.676 r  nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.418     1.095    nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5_n_1
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.124     1.219 r  nolabel_line153/cmd_parse_i0/send_resp_val_i_2/O
                         net (fo=2, routed)           0.424     1.643    nolabel_line153/cmd_parse_i0/send_resp_val_i_2_n_1
    SLICE_X45Y44         LUT6 (Prop_lut6_I5_O)        0.124     1.767 r  nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_2__0/O
                         net (fo=2, routed)           0.403     2.170    nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_2__0_n_1
    SLICE_X45Y44         LUT3 (Prop_lut3_I1_O)        0.118     2.288 r  nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.288    nolabel_line153/cmd_parse_i0/FSM_sequential_state[1]_i_1_n_1
    SLICE_X45Y44         FDRE                                         r  nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448     7.067    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X45Y44         FDRE                                         r  nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.492     7.559    
                         clock uncertainty           -0.074     7.485    
    SLICE_X45Y44         FDRE (Setup_fdre_C_D)        0.075     7.560    nolabel_line153/cmd_parse_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.560    
                         arrival time                          -2.288    
  -------------------------------------------------------------------
                         slack                                  5.272    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.306ns (30.564%)  route 2.967ns (69.436%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 7.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y43         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=12, routed)          0.852    -1.095    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]_0
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.152    -0.943 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_4/O
                         net (fo=1, routed)           0.436    -0.506    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_4_n_1
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.326    -0.180 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.733     0.552    nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     0.676 r  nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.513     1.189    nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5_n_1
    SLICE_X45Y43         LUT5 (Prop_lut5_I1_O)        0.124     1.313 r  nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_3/O
                         net (fo=1, routed)           0.433     1.746    nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_3_n_1
    SLICE_X45Y43         LUT6 (Prop_lut6_I4_O)        0.124     1.870 r  nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_1_n_1
    SLICE_X45Y43         FDSE                                         r  nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448     7.067    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X45Y43         FDSE                                         r  nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]/C
                         clock pessimism              0.492     7.559    
                         clock uncertainty           -0.074     7.485    
    SLICE_X45Y43         FDSE (Setup_fdse_C_D)        0.029     7.514    nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]
  -------------------------------------------------------------------
                         required time                          7.514    
                         arrival time                          -1.870    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 1.898ns (48.132%)  route 2.045ns (51.868%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.401ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.568    -2.401    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y40         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDCE (Prop_fdce_C_Q)         0.419    -1.982 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/Q
                         net (fo=7, routed)           0.923    -1.059    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[4].gms.ms[2]
    SLICE_X46Y40         LUT4 (Prop_lut4_I1_O)        0.299    -0.760 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[1].gms.ms_i_1__0/O
                         net (fo=1, routed)           0.000    -0.760    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/v1_reg_0[1]
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    -0.227 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.227    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.carrynet_3
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     0.027 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.740     0.767    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2
    SLICE_X46Y42         LUT5 (Prop_lut5_I0_O)        0.393     1.160 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.382     1.542    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X46Y42         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447     7.066    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X46Y42         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.492     7.558    
                         clock uncertainty           -0.074     7.484    
    SLICE_X46Y42         FDPE (Setup_fdpe_C_D)       -0.261     7.223    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                          7.223    
                         arrival time                          -1.542    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/send_resp_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        4.254ns  (logic 1.306ns (30.700%)  route 2.948ns (69.300%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns = ( 7.067 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y43         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]/Q
                         net (fo=12, routed)          0.852    -1.095    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[0]_0
    SLICE_X43Y45         LUT3 (Prop_lut3_I0_O)        0.152    -0.943 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_4/O
                         net (fo=1, routed)           0.436    -0.506    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_4_n_1
    SLICE_X43Y45         LUT6 (Prop_lut6_I1_O)        0.326    -0.180 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/send_resp_type[0]_i_2/O
                         net (fo=2, routed)           0.733     0.552    nolabel_line153/cmd_parse_i0/send_resp_type_reg[0]_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124     0.676 r  nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.418     1.095    nolabel_line153/cmd_parse_i0/send_resp_type[0]_i_5_n_1
    SLICE_X46Y43         LUT5 (Prop_lut5_I3_O)        0.124     1.219 r  nolabel_line153/cmd_parse_i0/send_resp_val_i_2/O
                         net (fo=2, routed)           0.509     1.727    nolabel_line153/cmd_parse_i0/send_resp_val_i_2_n_1
    SLICE_X46Y43         LUT6 (Prop_lut6_I0_O)        0.124     1.851 r  nolabel_line153/cmd_parse_i0/send_resp_val_i_1/O
                         net (fo=1, routed)           0.000     1.851    nolabel_line153/cmd_parse_i0/send_resp_val_i_1_n_1
    SLICE_X46Y43         FDRE                                         r  nolabel_line153/cmd_parse_i0/send_resp_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448     7.067    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X46Y43         FDRE                                         r  nolabel_line153/cmd_parse_i0/send_resp_val_reg/C
                         clock pessimism              0.492     7.559    
                         clock uncertainty           -0.074     7.485    
    SLICE_X46Y43         FDRE (Setup_fdre_C_D)        0.077     7.562    nolabel_line153/cmd_parse_i0/send_resp_val_reg
  -------------------------------------------------------------------
                         required time                          7.562    
                         arrival time                          -1.851    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.887ns  (logic 0.828ns (21.300%)  route 3.059ns (78.700%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 7.065 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y43         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=14, routed)          1.211    -0.736    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124    -0.612 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.678     0.066    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_1
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124     0.190 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.311     0.502    nolabel_line153/cmd_parse_i0/arg_sav_reg[27]_0
    SLICE_X44Y44         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.859     1.484    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_1
    SLICE_X39Y47         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.446     7.065    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X39Y47         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[8]/C
                         clock pessimism              0.492     7.557    
                         clock uncertainty           -0.074     7.483    
    SLICE_X39Y47         FDRE (Setup_fdre_C_CE)      -0.205     7.278    nolabel_line153/cmd_parse_i0/bt_data32_reg[8]
  -------------------------------------------------------------------
                         required time                          7.278    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                  5.793    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.828ns (21.372%)  route 3.046ns (78.628%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y43         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=14, routed)          1.211    -0.736    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124    -0.612 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.678     0.066    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_1
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124     0.190 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.311     0.502    nolabel_line153/cmd_parse_i0/arg_sav_reg[27]_0
    SLICE_X44Y44         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.846     1.471    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_1
    SLICE_X41Y46         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447     7.066    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X41Y46         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[15]/C
                         clock pessimism              0.506     7.572    
                         clock uncertainty           -0.074     7.498    
    SLICE_X41Y46         FDRE (Setup_fdre_C_CE)      -0.205     7.293    nolabel_line153/cmd_parse_i0/bt_data32_reg[15]
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.828ns (21.372%)  route 3.046ns (78.628%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y43         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=14, routed)          1.211    -0.736    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124    -0.612 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.678     0.066    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_1
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124     0.190 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.311     0.502    nolabel_line153/cmd_parse_i0/arg_sav_reg[27]_0
    SLICE_X44Y44         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.846     1.471    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_1
    SLICE_X41Y46         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447     7.066    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X41Y46         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[18]/C
                         clock pessimism              0.506     7.572    
                         clock uncertainty           -0.074     7.498    
    SLICE_X41Y46         FDRE (Setup_fdre_C_CE)      -0.205     7.293    nolabel_line153/cmd_parse_i0/bt_data32_reg[18]
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.828ns (21.372%)  route 3.046ns (78.628%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y43         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=14, routed)          1.211    -0.736    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124    -0.612 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.678     0.066    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_1
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124     0.190 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.311     0.502    nolabel_line153/cmd_parse_i0/arg_sav_reg[27]_0
    SLICE_X44Y44         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.846     1.471    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_1
    SLICE_X41Y46         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447     7.066    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X41Y46         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/C
                         clock pessimism              0.506     7.572    
                         clock uncertainty           -0.074     7.498    
    SLICE_X41Y46         FDRE (Setup_fdre_C_CE)      -0.205     7.293    nolabel_line153/cmd_parse_i0/bt_data32_reg[21]
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  5.821    

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/cmd_parse_i0/bt_data32_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.828ns (21.372%)  route 3.046ns (78.628%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.403ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X43Y43         FDRE                                         r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456    -1.947 f  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]/Q
                         net (fo=14, routed)          1.211    -0.736    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[3]_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I2_O)        0.124    -0.612 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2/O
                         net (fo=2, routed)           0.678     0.066    nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_2_n_1
    SLICE_X44Y45         LUT6 (Prop_lut6_I0_O)        0.124     0.190 r  nolabel_line153/uart_rx_i0/uart_rx_ctl_i0/arg_sav[27]_i_3/O
                         net (fo=2, routed)           0.311     0.502    nolabel_line153/cmd_parse_i0/arg_sav_reg[27]_0
    SLICE_X44Y44         LUT5 (Prop_lut5_I4_O)        0.124     0.626 r  nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1/O
                         net (fo=32, routed)          0.846     1.471    nolabel_line153/cmd_parse_i0/bt_data32[31]_i_1_n_1
    SLICE_X41Y46         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447     7.066    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X41Y46         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[24]/C
                         clock pessimism              0.506     7.572    
                         clock uncertainty           -0.074     7.498    
    SLICE_X41Y46         FDRE (Setup_fdre_C_CE)      -0.205     7.293    nolabel_line153/cmd_parse_i0/bt_data32_reg[24]
  -------------------------------------------------------------------
                         required time                          7.293    
                         arrival time                          -1.471    
  -------------------------------------------------------------------
                         slack                                  5.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.076    -0.771    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564    -0.844    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.647    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X49Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834    -1.269    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.425    -0.844    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.075    -0.769    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562    -0.846    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056    -0.649    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X47Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.832    -1.271    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X47Y38         FDRE (Hold_fdre_C_D)         0.075    -0.771    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562    -0.846    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.649    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X45Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.832    -1.271    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X45Y39         FDRE (Hold_fdre_C_D)         0.075    -0.771    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.649    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X41Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff[0]
    SLICE_X41Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.831    -1.272    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X41Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]/C
                         clock pessimism              0.425    -0.847    
    SLICE_X41Y38         FDRE (Hold_fdre_C_D)         0.075    -0.772    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDPE (Prop_fdpe_C_Q)         0.141    -0.706 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[0]
    SLICE_X43Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.831    -1.272    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                         clock pessimism              0.425    -0.847    
    SLICE_X43Y38         FDPE (Hold_fdpe_C_D)         0.075    -0.772    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.075    -0.772    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.772    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564    -0.844    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.647    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X49Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834    -1.269    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.425    -0.844    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.071    -0.773    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.773    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.650    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.830    -1.273    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.426    -0.847    
    SLICE_X47Y37         FDRE (Hold_fdre_C_D)         0.071    -0.776    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.650    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564    -0.844    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.065    -0.637    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X48Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834    -1.269    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.425    -0.844    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.075    -0.769    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.769    
                         arrival time                          -0.637    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y39     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y37     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y39     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y39     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y39     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y39     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X47Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.559ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 1.756ns (41.004%)  route 2.526ns (58.996%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 7.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.456    -1.950 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           1.125    -0.825    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124    -0.701 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1__1/O
                         net (fo=1, routed)           0.000    -0.701    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1_reg[0]
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.169 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.169    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet_3
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.102 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.614     0.716    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.373     1.089 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.787     1.877    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X44Y36         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.443     7.062    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X44Y36         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.506     7.568    
                         clock uncertainty           -0.074     7.494    
    SLICE_X44Y36         FDPE (Setup_fdpe_C_D)       -0.058     7.436    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          7.436    
                         arrival time                          -1.877    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.090ns  (logic 1.756ns (42.931%)  route 2.334ns (57.069%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 7.062 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y37         FDCE (Prop_fdce_C_Q)         0.456    -1.950 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=3, routed)           1.125    -0.825    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X45Y36         LUT4 (Prop_lut4_I0_O)        0.124    -0.701 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gmux.gm[0].gm1.m1_i_1__1/O
                         net (fo=1, routed)           0.000    -0.701    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1_reg[0]
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.169 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    -0.169    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.carrynet_3
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     0.102 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[0]
                         net (fo=1, routed)           0.614     0.716    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.373     1.089 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.595     1.684    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X44Y36         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.443     7.062    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X44Y36         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.506     7.568    
                         clock uncertainty           -0.074     7.494    
    SLICE_X44Y36         FDPE (Setup_fdpe_C_D)       -0.061     7.433    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.433    
                         arrival time                          -1.684    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.890ns (25.074%)  route 2.659ns (74.926%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 7.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.564    -2.405    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X38Y41         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.887 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.855    -1.031    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.124    -0.907 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8/O
                         net (fo=1, routed)           0.638    -0.269    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8_n_1
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.124    -0.145 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.433     0.287    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X39Y42         LUT2 (Prop_lut2_I0_O)        0.124     0.411 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.733     1.145    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X38Y44         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445     7.064    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X38Y44         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]/C
                         clock pessimism              0.507     7.571    
                         clock uncertainty           -0.074     7.497    
    SLICE_X38Y44         FDSE (Setup_fdse_C_S)       -0.524     6.973    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          6.973    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.549ns  (logic 0.890ns (25.074%)  route 2.659ns (74.926%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.936ns = ( 7.064 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.405ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.564    -2.405    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X38Y41         FDRE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDRE (Prop_fdre_C_Q)         0.518    -1.887 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]/Q
                         net (fo=2, routed)           0.855    -1.031    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[6]
    SLICE_X39Y41         LUT4 (Prop_lut4_I0_O)        0.124    -0.907 f  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8/O
                         net (fo=1, routed)           0.638    -0.269    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_8_n_1
    SLICE_X39Y42         LUT5 (Prop_lut5_I1_O)        0.124    -0.145 r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt[0]_i_3/O
                         net (fo=2, routed)           0.433     0.287    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt_reg[0]
    SLICE_X39Y42         LUT2 (Prop_lut2_I0_O)        0.124     0.411 r  nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/cnt[0]_i_1/O
                         net (fo=18, routed)          0.733     1.145    nolabel_line153/lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0_n_1
    SLICE_X38Y44         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445     7.064    nolabel_line153/lb_ctl_i0/debouncer_i0/clk_out2
    SLICE_X38Y44         FDSE                                         r  nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]/C
                         clock pessimism              0.507     7.571    
                         clock uncertainty           -0.074     7.497    
    SLICE_X38Y44         FDSE (Setup_fdse_C_S)       -0.524     6.973    nolabel_line153/lb_ctl_i0/debouncer_i0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          6.973    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                  5.828    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.732ns (20.506%)  route 2.838ns (79.494%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.562    -2.407    nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X35Y39         FDRE                                         r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.951 r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.130    -0.821    nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.124    -0.697 r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.129     0.432    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.152     0.584 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.579     1.163    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.420     7.483    
                         clock uncertainty           -0.074     7.409    
    SLICE_X45Y37         FDCE (Setup_fdce_C_CE)      -0.407     7.002    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.732ns (20.506%)  route 2.838ns (79.494%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.562    -2.407    nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X35Y39         FDRE                                         r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.951 r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.130    -0.821    nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.124    -0.697 r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.129     0.432    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.152     0.584 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.579     1.163    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.420     7.483    
                         clock uncertainty           -0.074     7.409    
    SLICE_X45Y37         FDCE (Setup_fdce_C_CE)      -0.407     7.002    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.732ns (20.506%)  route 2.838ns (79.494%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.562    -2.407    nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X35Y39         FDRE                                         r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.951 r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.130    -0.821    nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.124    -0.697 r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.129     0.432    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.152     0.584 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.579     1.163    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.420     7.483    
                         clock uncertainty           -0.074     7.409    
    SLICE_X45Y37         FDCE (Setup_fdce_C_CE)      -0.407     7.002    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.732ns (20.506%)  route 2.838ns (79.494%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.562    -2.407    nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X35Y39         FDRE                                         r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.951 r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.130    -0.821    nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.124    -0.697 r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.129     0.432    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.152     0.584 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.579     1.163    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.420     7.483    
                         clock uncertainty           -0.074     7.409    
    SLICE_X45Y37         FDCE (Setup_fdce_C_CE)      -0.407     7.002    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.732ns (20.506%)  route 2.838ns (79.494%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.562    -2.407    nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X35Y39         FDRE                                         r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.951 r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.130    -0.821    nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.124    -0.697 r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.129     0.432    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.152     0.584 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.579     1.163    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.420     7.483    
                         clock uncertainty           -0.074     7.409    
    SLICE_X45Y37         FDCE (Setup_fdce_C_CE)      -0.407     7.002    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  5.839    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.570ns  (logic 0.732ns (20.506%)  route 2.838ns (79.494%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.407ns
    Clock Pessimism Removal (CPR):    0.420ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.562    -2.407    nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X35Y39         FDRE                                         r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.456    -1.951 r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          1.130    -0.821    nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en
    SLICE_X41Y39         LUT2 (Prop_lut2_I0_O)        0.124    -0.697 r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/char_fifo_i0_i_10/O
                         net (fo=10, routed)          1.129     0.432    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X43Y36         LUT4 (Prop_lut4_I1_O)        0.152     0.584 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=20, routed)          0.579     1.163    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.420     7.483    
                         clock uncertainty           -0.074     7.409    
    SLICE_X45Y37         FDCE (Setup_fdce_C_CE)      -0.407     7.002    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.002    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  5.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.306%)  route 0.287ns (60.694%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.560    -0.848    nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X35Y39         FDRE                                         r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          0.287    -0.420    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/baud_x16_en
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.045    -0.375 r  nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.375    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/bit_cnt[0]_i_1_n_1
    SLICE_X41Y40         FDRE                                         r  nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/clk_out2
    SLICE_X41Y40         FDRE                                         r  nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg[0]/C
                         clock pessimism              0.690    -0.581    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.092    -0.489    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.058%)  route 0.290ns (60.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.560    -0.848    nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/clk_out2
    SLICE_X35Y39         FDRE                                         r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  nolabel_line153/uart_tx_i0/uart_baud_gen_tx_i0/baud_x16_en_reg_reg/Q
                         net (fo=10, routed)          0.290    -0.417    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/baud_x16_en
    SLICE_X41Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.372 r  nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_i_1/O
                         net (fo=1, routed)           0.000    -0.372    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_i_1_n_1
    SLICE_X41Y40         FDRE                                         r  nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/clk_out2
    SLICE_X41Y40         FDRE                                         r  nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg/C
                         clock pessimism              0.690    -0.581    
    SLICE_X41Y40         FDRE (Hold_fdre_C_D)         0.092    -0.489    nolabel_line153/uart_tx_i0/uart_tx_ctl_i0/txd_tx_reg
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y35         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056    -0.652    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X43Y35         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.828    -1.275    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y35         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism              0.426    -0.849    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.075    -0.774    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.652    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.059    -0.646    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.831    -1.272    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.076    -0.770    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.564    -0.844    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.703 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.059    -0.644    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X48Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.834    -1.269    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.425    -0.844    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.076    -0.768    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.059    -0.646    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.076    -0.770    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.770    
                         arrival time                          -0.646    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.062    -0.643    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.831    -1.272    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.078    -0.768    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.768    
                         arrival time                          -0.643    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.058    -0.647    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.831    -1.272    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.071    -0.775    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.058    -0.647    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.832    -1.271    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.425    -0.846    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.071    -0.775    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.775    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.426ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.065    -0.639    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.831    -1.272    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.426    -0.846    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.075    -0.771    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.771    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y16     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y37     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y37     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y37     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y37     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y37     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y38     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y37     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y37     nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y10   nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vga_display_inst/clk_gen_inst/inst/inclk0
  To Clock:  vga_display_inst/clk_gen_inst/inst/inclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_display_inst/clk_gen_inst/inst/inclk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/inclk0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_clk_gen
  To Clock:  c0_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       33.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.502ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        6.403ns  (logic 1.743ns (27.221%)  route 4.660ns (72.779%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 37.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.624    -2.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y52         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.456    -1.772 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.588    -0.184    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X58Y52         LUT4 (Prop_lut4_I2_O)        0.152    -0.032 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.594     0.561    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X58Y53         LUT4 (Prop_lut4_I3_O)        0.358     0.919 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.511     1.430    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X58Y54         LUT4 (Prop_lut4_I3_O)        0.321     1.751 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_3/O
                         net (fo=2, routed)           0.842     2.593    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_3_n_1
    SLICE_X58Y56         LUT6 (Prop_lut6_I5_O)        0.332     2.925 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=1, routed)           1.126     4.051    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_1
    SLICE_X59Y55         LUT6 (Prop_lut6_I5_O)        0.124     4.175 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     4.175    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X59Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    37.236    vga_display_inst/vga_pic_inst/CLK
    SLICE_X59Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                         clock pessimism              0.510    37.746    
                         clock uncertainty           -0.098    37.649    
    SLICE_X59Y55         FDCE (Setup_fdce_C_D)        0.029    37.678    vga_display_inst/vga_pic_inst/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         37.678    
                         arrival time                          -4.175    
  -------------------------------------------------------------------
                         slack                                 33.502    

Slack (MET) :             34.306ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.648ns  (logic 1.416ns (25.072%)  route 4.232ns (74.928%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 37.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.624    -2.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y52         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.456    -1.772 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.588    -0.184    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X58Y52         LUT4 (Prop_lut4_I2_O)        0.152    -0.032 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.594     0.561    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X58Y53         LUT4 (Prop_lut4_I3_O)        0.358     0.919 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.939     1.858    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.326     2.184 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_2/O
                         net (fo=2, routed)           1.112     3.296    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_2_n_1
    SLICE_X60Y54         LUT5 (Prop_lut5_I0_O)        0.124     3.420 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     3.420    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X60Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    37.236    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                         clock pessimism              0.510    37.746    
                         clock uncertainty           -0.098    37.649    
    SLICE_X60Y54         FDCE (Setup_fdce_C_D)        0.077    37.726    vga_display_inst/vga_pic_inst/pix_data_reg[3]
  -------------------------------------------------------------------
                         required time                         37.726    
                         arrival time                          -3.420    
  -------------------------------------------------------------------
                         slack                                 34.306    

Slack (MET) :             34.346ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.561ns  (logic 1.416ns (25.463%)  route 4.145ns (74.537%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 37.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.624    -2.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y52         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.456    -1.772 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.588    -0.184    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X58Y52         LUT4 (Prop_lut4_I2_O)        0.152    -0.032 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.594     0.561    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X58Y53         LUT4 (Prop_lut4_I3_O)        0.358     0.919 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          1.164     2.083    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.326     2.409 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=1, routed)           0.800     3.209    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_1
    SLICE_X58Y55         LUT5 (Prop_lut5_I0_O)        0.124     3.333 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     3.333    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X58Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    37.236    vga_display_inst/vga_pic_inst/CLK
    SLICE_X58Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                         clock pessimism              0.510    37.746    
                         clock uncertainty           -0.098    37.649    
    SLICE_X58Y55         FDCE (Setup_fdce_C_D)        0.031    37.680    vga_display_inst/vga_pic_inst/pix_data_reg[7]
  -------------------------------------------------------------------
                         required time                         37.680    
                         arrival time                          -3.333    
  -------------------------------------------------------------------
                         slack                                 34.346    

Slack (MET) :             34.531ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.377ns  (logic 1.416ns (26.336%)  route 3.961ns (73.664%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 37.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.624    -2.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y52         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.456    -1.772 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.588    -0.184    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X58Y52         LUT4 (Prop_lut4_I2_O)        0.152    -0.032 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.594     0.561    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X58Y53         LUT4 (Prop_lut4_I3_O)        0.358     0.919 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.939     1.858    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.326     2.184 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_2/O
                         net (fo=2, routed)           0.841     3.025    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_2_n_1
    SLICE_X59Y54         LUT5 (Prop_lut5_I3_O)        0.124     3.149 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     3.149    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X59Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    37.236    vga_display_inst/vga_pic_inst/CLK
    SLICE_X59Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                         clock pessimism              0.510    37.746    
                         clock uncertainty           -0.098    37.649    
    SLICE_X59Y54         FDCE (Setup_fdce_C_D)        0.031    37.680    vga_display_inst/vga_pic_inst/pix_data_reg[1]
  -------------------------------------------------------------------
                         required time                         37.680    
                         arrival time                          -3.149    
  -------------------------------------------------------------------
                         slack                                 34.531    

Slack (MET) :             34.711ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.195ns  (logic 1.416ns (27.259%)  route 3.779ns (72.741%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 37.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.624    -2.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y52         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.456    -1.772 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.588    -0.184    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X58Y52         LUT4 (Prop_lut4_I2_O)        0.152    -0.032 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.594     0.561    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X58Y53         LUT4 (Prop_lut4_I3_O)        0.358     0.919 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.902     1.822    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X58Y54         LUT6 (Prop_lut6_I0_O)        0.326     2.148 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_4/O
                         net (fo=1, routed)           0.695     2.843    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_4_n_1
    SLICE_X58Y55         LUT6 (Prop_lut6_I5_O)        0.124     2.967 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.967    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X58Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    37.236    vga_display_inst/vga_pic_inst/CLK
    SLICE_X58Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                         clock pessimism              0.510    37.746    
                         clock uncertainty           -0.098    37.649    
    SLICE_X58Y55         FDCE (Setup_fdce_C_D)        0.029    37.678    vga_display_inst/vga_pic_inst/pix_data_reg[5]
  -------------------------------------------------------------------
                         required time                         37.678    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                 34.711    

Slack (MET) :             34.764ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 1.619ns (31.476%)  route 3.525ns (68.524%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 37.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.624    -2.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y52         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.456    -1.772 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/Q
                         net (fo=7, routed)           1.588    -0.184    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[1]
    SLICE_X58Y52         LUT4 (Prop_lut4_I2_O)        0.152    -0.032 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.594     0.561    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_1
    SLICE_X58Y53         LUT4 (Prop_lut4_I3_O)        0.358     0.919 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3/O
                         net (fo=12, routed)          0.511     1.430    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_3_n_1
    SLICE_X58Y54         LUT4 (Prop_lut4_I3_O)        0.321     1.751 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_3/O
                         net (fo=2, routed)           0.832     2.584    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_3_n_1
    SLICE_X59Y55         LUT6 (Prop_lut6_I1_O)        0.332     2.916 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.916    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X59Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    37.236    vga_display_inst/vga_pic_inst/CLK
    SLICE_X59Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                         clock pessimism              0.510    37.746    
                         clock uncertainty           -0.098    37.649    
    SLICE_X59Y55         FDCE (Setup_fdce_C_D)        0.031    37.680    vga_display_inst/vga_pic_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         37.680    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                 34.764    

Slack (MET) :             35.559ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.347ns  (logic 1.323ns (30.438%)  route 3.024ns (69.562%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 37.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.624    -2.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y52         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.419    -1.809 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.897    -0.912    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X58Y52         LUT5 (Prop_lut5_I3_O)        0.329    -0.583 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.621     0.038    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.327     0.365 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.475     0.840    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X60Y55         LUT6 (Prop_lut6_I5_O)        0.124     0.964 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           1.030     1.995    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X61Y54         LUT6 (Prop_lut6_I2_O)        0.124     2.119 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     2.119    vga_display_inst/vga_ctrl_inst/p_0_in[2]
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    37.236    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism              0.510    37.746    
                         clock uncertainty           -0.098    37.649    
    SLICE_X61Y54         FDCE (Setup_fdce_C_D)        0.029    37.678    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         37.678    
                         arrival time                          -2.119    
  -------------------------------------------------------------------
                         slack                                 35.559    

Slack (MET) :             35.559ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.349ns  (logic 1.323ns (30.424%)  route 3.026ns (69.576%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 37.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.624    -2.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y52         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.419    -1.809 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.897    -0.912    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X58Y52         LUT5 (Prop_lut5_I3_O)        0.329    -0.583 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.621     0.038    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.327     0.365 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.475     0.840    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X60Y55         LUT6 (Prop_lut6_I5_O)        0.124     0.964 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           1.032     1.997    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X61Y54         LUT6 (Prop_lut6_I2_O)        0.124     2.121 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000     2.121    vga_display_inst/vga_ctrl_inst/p_0_in[3]
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    37.236    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism              0.510    37.746    
                         clock uncertainty           -0.098    37.649    
    SLICE_X61Y54         FDCE (Setup_fdce_C_D)        0.031    37.680    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         37.680    
                         arrival time                          -2.121    
  -------------------------------------------------------------------
                         slack                                 35.559    

Slack (MET) :             35.884ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.323ns (32.876%)  route 2.701ns (67.124%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 37.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.624    -2.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y52         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.419    -1.809 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.897    -0.912    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X58Y52         LUT5 (Prop_lut5_I3_O)        0.329    -0.583 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.621     0.038    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X60Y54         LUT6 (Prop_lut6_I1_O)        0.327     0.365 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.475     0.840    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_1
    SLICE_X60Y55         LUT6 (Prop_lut6_I5_O)        0.124     0.964 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.708     1.672    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_1
    SLICE_X61Y55         LUT6 (Prop_lut6_I5_O)        0.124     1.796 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000     1.796    vga_display_inst/vga_ctrl_inst/p_0_in[9]
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    37.236    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism              0.510    37.746    
                         clock uncertainty           -0.098    37.649    
    SLICE_X61Y55         FDCE (Setup_fdce_C_D)        0.032    37.681    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         37.681    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                 35.884    

Slack (MET) :             35.939ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 1.105ns (30.088%)  route 2.568ns (69.912%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns = ( 37.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.228ns
    Clock Pessimism Removal (CPR):    0.510ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.624    -2.228    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y52         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDCE (Prop_fdce_C_Q)         0.419    -1.809 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.897    -0.912    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[2]
    SLICE_X58Y52         LUT5 (Prop_lut5_I3_O)        0.329    -0.583 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.865     0.281    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_1
    SLICE_X58Y53         LUT4 (Prop_lut4_I1_O)        0.357     0.638 r  vga_display_inst/vga_ctrl_inst/cnt_h[7]_i_1/O
                         net (fo=1, routed)           0.806     1.445    vga_display_inst/vga_ctrl_inst/cnt_h[7]
    SLICE_X58Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    P17                  IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261    41.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    34.053 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    35.640    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.731 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    37.236    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                         clock pessimism              0.510    37.746    
                         clock uncertainty           -0.098    37.649    
    SLICE_X58Y53         FDCE (Setup_fdce_C_D)       -0.265    37.384    vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]
  -------------------------------------------------------------------
                         required time                         37.384    
                         arrival time                          -1.445    
  -------------------------------------------------------------------
                         slack                                 35.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.213ns (62.363%)  route 0.129ns (37.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.618 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/Q
                         net (fo=9, routed)           0.129    -0.489    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
    SLICE_X61Y55         LUT5 (Prop_lut5_I2_O)        0.049    -0.440 r  vga_display_inst/vga_ctrl_inst/cnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.440    vga_display_inst/vga_ctrl_inst/p_0_in[7]
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
                         clock pessimism              0.433    -0.769    
    SLICE_X61Y55         FDCE (Hold_fdce_C_D)         0.107    -0.662    vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.657%)  route 0.142ns (43.343%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=21, routed)          0.142    -0.499    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[6]
    SLICE_X59Y53         LUT6 (Prop_lut6_I2_O)        0.045    -0.454 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.454    vga_display_inst/vga_ctrl_inst/cnt_h[9]
    SLICE_X59Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                         clock pessimism              0.433    -0.769    
    SLICE_X59Y53         FDCE (Hold_fdce_C_D)         0.091    -0.678    vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.618 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/Q
                         net (fo=9, routed)           0.129    -0.489    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
    SLICE_X61Y55         LUT4 (Prop_lut4_I1_O)        0.045    -0.444 r  vga_display_inst/vga_ctrl_inst/cnt_v[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.444    vga_display_inst/vga_ctrl_inst/p_0_in[6]
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                         clock pessimism              0.433    -0.769    
    SLICE_X61Y55         FDCE (Hold_fdce_C_D)         0.092    -0.677    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.444    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.618 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/Q
                         net (fo=9, routed)           0.128    -0.490    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
    SLICE_X61Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.445 r  vga_display_inst/vga_ctrl_inst/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.445    vga_display_inst/vga_ctrl_inst/p_0_in[5]
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism              0.433    -0.769    
    SLICE_X61Y55         FDCE (Hold_fdce_C_D)         0.091    -0.678    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.445    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.698%)  route 0.142ns (43.302%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.142    -0.499    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X61Y54         LUT6 (Prop_lut6_I0_O)        0.045    -0.454 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.454    vga_display_inst/vga_ctrl_inst/p_0_in[3]
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism              0.420    -0.782    
    SLICE_X61Y54         FDCE (Hold_fdce_C_D)         0.092    -0.690    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.454    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.526%)  route 0.143ns (43.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.143    -0.498    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X61Y54         LUT6 (Prop_lut6_I1_O)        0.045    -0.453 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.453    vga_display_inst/vga_ctrl_inst/p_0_in[2]
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism              0.420    -0.782    
    SLICE_X61Y54         FDCE (Hold_fdce_C_D)         0.091    -0.691    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.691    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.972%)  route 0.159ns (46.028%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.159    -0.482    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X61Y54         LUT6 (Prop_lut6_I5_O)        0.045    -0.437 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.437    vga_display_inst/vga_ctrl_inst/p_0_in[0]
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.420    -0.782    
    SLICE_X61Y54         FDCE (Hold_fdce_C_D)         0.092    -0.690    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.220%)  route 0.225ns (54.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.436ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.641 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/Q
                         net (fo=21, routed)          0.225    -0.415    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[9]
    SLICE_X60Y53         LUT6 (Prop_lut6_I2_O)        0.045    -0.370 r  vga_display_inst/vga_ctrl_inst/cnt_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.370    vga_display_inst/vga_ctrl_inst/cnt_h[5]
    SLICE_X60Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                         clock pessimism              0.436    -0.766    
    SLICE_X60Y53         FDCE (Hold_fdce_C_D)         0.120    -0.646    vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.882%)  route 0.195ns (51.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.195    -0.446    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X61Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.401 r  vga_display_inst/vga_ctrl_inst/cnt_v[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.401    vga_display_inst/vga_ctrl_inst/p_0_in[1]
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                         clock pessimism              0.420    -0.782    
    SLICE_X61Y54         FDCE (Hold_fdce_C_D)         0.092    -0.690    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.815%)  route 0.195ns (51.185%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.202ns
    Source Clock Delay      (SCD):    -0.782ns
    Clock Pessimism Removal (CPR):    -0.420ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          0.195    -0.446    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X61Y55         LUT6 (Prop_lut6_I3_O)        0.045    -0.401 r  vga_display_inst/vga_ctrl_inst/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.401    vga_display_inst/vga_ctrl_inst/p_0_in[8]
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
                         clock pessimism              0.420    -0.782    
    SLICE_X61Y55         FDCE (Hold_fdce_C_D)         0.092    -0.690    vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.401    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_clk_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   vga_display_inst/clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y53     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y53     vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y53     vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X58Y53     vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y53     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y53     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y53     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y53     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X58Y52     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   vga_display_inst/clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        8.395ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.395ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.558ns  (logic 0.518ns (33.245%)  route 1.040ns (66.755%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           1.040     1.558    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X46Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)       -0.047     9.953    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                  8.395    

Slack (MET) :             8.451ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.284ns  (logic 0.419ns (32.639%)  route 0.865ns (67.361%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.865     1.284    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X49Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)       -0.265     9.735    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.284    
  -------------------------------------------------------------------
                         slack                                  8.451    

Slack (MET) :             8.511ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.219ns  (logic 0.478ns (39.212%)  route 0.741ns (60.788%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.741     1.219    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)       -0.270     9.730    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                  8.511    

Slack (MET) :             8.565ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.340ns  (logic 0.456ns (34.021%)  route 0.884ns (65.979%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.884     1.340    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X49Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.340    
  -------------------------------------------------------------------
                         slack                                  8.565    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.245ns  (logic 0.518ns (41.613%)  route 0.727ns (58.387%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.727     1.245    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X45Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.245    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.705ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.081ns  (logic 0.478ns (44.223%)  route 0.603ns (55.777%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.603     1.081    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X46Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y38         FDRE (Setup_fdre_C_D)       -0.214     9.786    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.786    
                         arrival time                          -1.081    
  -------------------------------------------------------------------
                         slack                                  8.705    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.106ns  (logic 0.518ns (46.828%)  route 0.588ns (53.172%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.588     1.106    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.817ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.913ns  (logic 0.419ns (45.869%)  route 0.494ns (54.131%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.494     0.913    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X48Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)       -0.270     9.730    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  8.817    

Slack (MET) :             8.818ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.089ns  (logic 0.518ns (47.559%)  route 0.571ns (52.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.571     1.089    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.089    
  -------------------------------------------------------------------
                         slack                                  8.818    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.971ns  (logic 0.456ns (46.949%)  route 0.515ns (53.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.515     0.971    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X47Y38         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.971    
  -------------------------------------------------------------------
                         slack                                  8.934    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        6.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.875ns  (required time - arrival time)
  Source:                 nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.642ns  (logic 0.518ns (19.604%)  route 2.124ns (80.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.402ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.567    -2.402    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X46Y44         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.518    -1.884 r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          2.124     0.240    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X36Y42         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X36Y42         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.328     7.391    
                         clock uncertainty           -0.194     7.196    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)       -0.081     7.115    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          7.115    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  6.875    

Slack (MET) :             8.532ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.375ns  (logic 0.456ns (33.154%)  route 0.919ns (66.846%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.919     1.375    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X48Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y38         FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.375    
  -------------------------------------------------------------------
                         slack                                  8.532    

Slack (MET) :             8.569ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.338ns  (logic 0.456ns (34.072%)  route 0.882ns (65.928%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.882     1.338    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y38         FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.338    
  -------------------------------------------------------------------
                         slack                                  8.569    

Slack (MET) :             8.622ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.283ns  (logic 0.456ns (35.550%)  route 0.827ns (64.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.827     1.283    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X43Y35         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X43Y35         FDRE (Setup_fdre_C_D)       -0.095     9.905    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                  8.622    

Slack (MET) :             8.724ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.011ns  (logic 0.419ns (41.449%)  route 0.592ns (58.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.592     1.011    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y36         FDRE (Setup_fdre_C_D)       -0.265     9.735    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.011    
  -------------------------------------------------------------------
                         slack                                  8.724    

Slack (MET) :             8.727ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.008ns  (logic 0.419ns (41.580%)  route 0.589ns (58.420%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.589     1.008    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y36         FDRE (Setup_fdre_C_D)       -0.265     9.735    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.008    
  -------------------------------------------------------------------
                         slack                                  8.727    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.244ns  (logic 0.456ns (36.649%)  route 0.788ns (63.351%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.788     1.244    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X46Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)       -0.028     9.972    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.972    
                         arrival time                          -1.244    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.768ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.533%)  route 0.543ns (56.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.543     0.962    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y38         FDRE (Setup_fdre_C_D)       -0.270     9.730    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                  8.768    

Slack (MET) :             8.834ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.073ns  (logic 0.456ns (42.495%)  route 0.617ns (57.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.617     1.073    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X48Y36         FDRE (Setup_fdre_C_D)       -0.093     9.907    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                  8.834    

Slack (MET) :             8.851ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.883ns  (logic 0.419ns (47.460%)  route 0.464ns (52.540%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38                                      0.000     0.000 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.464     0.883    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X44Y38         FDRE (Setup_fdre_C_D)       -0.266     9.734    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -0.883    
  -------------------------------------------------------------------
                         slack                                  8.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.164ns (16.346%)  route 0.839ns (83.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    -0.743ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.564    -0.844    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X46Y44         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.164    -0.680 r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=16, routed)          0.839     0.159    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/rxd_clk_rx
    SLICE_X36Y42         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.831    -1.272    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/clk_out2
    SLICE_X36Y42         FDRE                                         r  nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.743    -0.529    
                         clock uncertainty            0.194    -0.335    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.066    -0.269    nolabel_line153/lb_ctl_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.428    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.518ns (29.071%)  route 1.264ns (70.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 7.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.264    -0.624    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y40         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.492     7.560    
                         clock uncertainty           -0.074     7.486    
    SLICE_X48Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.081    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          7.081    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  7.705    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.518ns (29.142%)  route 1.259ns (70.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 7.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.259    -0.628    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y40         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y40         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.492     7.560    
                         clock uncertainty           -0.074     7.486    
    SLICE_X49Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.081    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.081    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.518ns (29.142%)  route 1.259ns (70.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 7.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.259    -0.628    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y40         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y40         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.492     7.560    
                         clock uncertainty           -0.074     7.486    
    SLICE_X49Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.081    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.081    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.518ns (29.142%)  route 1.259ns (70.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 7.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.259    -0.628    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y40         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y40         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism              0.492     7.560    
                         clock uncertainty           -0.074     7.486    
    SLICE_X49Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.081    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.081    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.518ns (29.142%)  route 1.259ns (70.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 7.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.259    -0.628    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y40         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y40         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism              0.492     7.560    
                         clock uncertainty           -0.074     7.486    
    SLICE_X49Y40         FDCE (Recov_fdce_C_CLR)     -0.405     7.081    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.081    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.751ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.518ns (29.071%)  route 1.264ns (70.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 7.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.264    -0.624    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X48Y40         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X48Y40         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.492     7.560    
                         clock uncertainty           -0.074     7.486    
    SLICE_X48Y40         FDPE (Recov_fdpe_C_PRE)     -0.359     7.127    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.127    
                         arrival time                           0.624    
  -------------------------------------------------------------------
                         slack                                  7.751    

Slack (MET) :             7.755ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.518ns (29.142%)  route 1.259ns (70.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 7.068 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.259    -0.628    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X49Y40         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449     7.068    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X49Y40         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.492     7.560    
                         clock uncertainty           -0.074     7.486    
    SLICE_X49Y40         FDPE (Recov_fdpe_C_PRE)     -0.359     7.127    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.127    
                         arrival time                           0.628    
  -------------------------------------------------------------------
                         slack                                  7.755    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.518ns (31.142%)  route 1.145ns (68.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.145    -0.743    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y41         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447     7.066    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y41         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.492     7.558    
                         clock uncertainty           -0.074     7.484    
    SLICE_X47Y41         FDCE (Recov_fdce_C_CLR)     -0.405     7.079    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  7.821    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.518ns (31.142%)  route 1.145ns (68.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.145    -0.743    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y41         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447     7.066    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y41         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism              0.492     7.558    
                         clock uncertainty           -0.074     7.484    
    SLICE_X47Y41         FDCE (Recov_fdce_C_CLR)     -0.405     7.079    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  7.821    

Slack (MET) :             7.821ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.518ns (31.142%)  route 1.145ns (68.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 7.066 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.406ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDPE (Prop_fdpe_C_Q)         0.518    -1.888 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          1.145    -0.743    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X47Y41         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447     7.066    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X47Y41         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.492     7.558    
                         clock uncertainty           -0.074     7.484    
    SLICE_X47Y41         FDCE (Recov_fdce_C_CLR)     -0.405     7.079    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  7.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.225%)  route 0.235ns (64.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.235    -0.483    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X44Y39         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.832    -1.271    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y39         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.461    -0.810    
    SLICE_X44Y39         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.959    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.225%)  route 0.235ns (64.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.235    -0.483    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X44Y39         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.832    -1.271    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y39         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism              0.461    -0.810    
    SLICE_X44Y39         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.959    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.128ns (35.225%)  route 0.235ns (64.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.235    -0.483    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X44Y39         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.832    -1.271    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y39         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.461    -0.810    
    SLICE_X44Y39         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.959    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.113%)  route 0.247ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.247    -0.472    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y38         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.831    -1.272    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism              0.438    -0.834    
    SLICE_X42Y38         FDCE (Remov_fdce_C_CLR)     -0.121    -0.955    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.955    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.113%)  route 0.247ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.247    -0.472    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y38         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.831    -1.272    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism              0.438    -0.834    
    SLICE_X42Y38         FDCE (Remov_fdce_C_CLR)     -0.121    -0.955    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.955    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.113%)  route 0.247ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.247    -0.472    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y38         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.831    -1.272    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism              0.438    -0.834    
    SLICE_X42Y38         FDCE (Remov_fdce_C_CLR)     -0.121    -0.955    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                          0.955    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.113%)  route 0.247ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.247    -0.472    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y38         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.831    -1.272    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism              0.438    -0.834    
    SLICE_X42Y38         FDCE (Remov_fdce_C_CLR)     -0.121    -0.955    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                          0.955    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.113%)  route 0.247ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.247    -0.472    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y38         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.831    -1.272    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism              0.438    -0.834    
    SLICE_X42Y38         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.959    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.113%)  route 0.247ns (65.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X43Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDPE (Prop_fdpe_C_Q)         0.128    -0.719 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.247    -0.472    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X42Y38         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.831    -1.272    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism              0.438    -0.834    
    SLICE_X42Y38         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.959    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.128ns (29.261%)  route 0.309ns (70.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.270ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.562    -0.846    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X44Y39         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDPE (Prop_fdpe_C_Q)         0.128    -0.718 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.309    -0.408    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X46Y42         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.833    -1.270    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X46Y42         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.441    -0.829    
    SLICE_X46Y42         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.954    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.954    
                         arrival time                          -0.408    
  -------------------------------------------------------------------
                         slack                                  0.545    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        7.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.456ns (23.979%)  route 1.446ns (76.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.560    -2.409    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.953 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.446    -0.507    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y37         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.456ns (23.979%)  route 1.446ns (76.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.560    -2.409    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.953 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.446    -0.507    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y37         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.456ns (23.979%)  route 1.446ns (76.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.560    -2.409    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.953 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.446    -0.507    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y37         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.456ns (23.979%)  route 1.446ns (76.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.560    -2.409    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.953 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.446    -0.507    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y37         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.456ns (23.979%)  route 1.446ns (76.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.560    -2.409    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.953 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.446    -0.507    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y37         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.902ns  (logic 0.456ns (23.979%)  route 1.446ns (76.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.560    -2.409    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.953 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.446    -0.507    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X44Y37         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X44Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X44Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.456ns (24.034%)  route 1.441ns (75.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.560    -2.409    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.953 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.441    -0.512    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X45Y37         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X45Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  7.587    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.456ns (24.034%)  route 1.441ns (75.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.560    -2.409    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.953 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.441    -0.512    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X45Y37         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X45Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  7.587    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.456ns (24.034%)  route 1.441ns (75.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.560    -2.409    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.953 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.441    -0.512    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X45Y37         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X45Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  7.587    

Slack (MET) :             7.587ns  (required time - arrival time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.456ns (24.034%)  route 1.441ns (75.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 7.063 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.409ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.560    -2.409    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.456    -1.953 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          1.441    -0.512    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X45Y37         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    P17                  IBUF                         0.000    10.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162    11.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     3.940 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     5.527    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     5.618 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444     7.063    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X45Y37         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.492     7.555    
                         clock uncertainty           -0.074     7.481    
    SLICE_X45Y37         FDCE (Recov_fdce_C_CLR)     -0.405     7.076    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                          7.076    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  7.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.385%)  route 0.257ns (64.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.708 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.257    -0.450    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X43Y36         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.828    -1.275    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X43Y36         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.461    -0.814    
    SLICE_X43Y36         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.909    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.909    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.385%)  route 0.257ns (64.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.708 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.257    -0.450    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X43Y36         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.828    -1.275    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X43Y36         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.461    -0.814    
    SLICE_X43Y36         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.909    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          0.909    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDPE (Prop_fdpe_C_Q)         0.148    -0.701 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.518    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X39Y35         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.827    -1.276    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.440    -0.836    
    SLICE_X39Y35         FDCE (Remov_fdce_C_CLR)     -0.145    -0.981    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDPE (Prop_fdpe_C_Q)         0.148    -0.701 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.518    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X39Y35         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.827    -1.276    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.440    -0.836    
    SLICE_X39Y35         FDCE (Remov_fdce_C_CLR)     -0.145    -0.981    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.981    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.757%)  route 0.183ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X38Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y35         FDPE (Prop_fdpe_C_Q)         0.148    -0.701 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.183    -0.518    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X39Y35         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.827    -1.276    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism              0.440    -0.836    
    SLICE_X39Y35         FDPE (Remov_fdpe_C_PRE)     -0.148    -0.984    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.984    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.273%)  route 0.358ns (71.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.708 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.358    -0.350    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X46Y36         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.829    -1.274    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y36         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.461    -0.813    
    SLICE_X46Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.880    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.880    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.273%)  route 0.358ns (71.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.708 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.358    -0.350    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X46Y36         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.829    -1.274    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y36         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.461    -0.813    
    SLICE_X46Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.880    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.880    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.273%)  route 0.358ns (71.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.708 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.358    -0.350    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X46Y36         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.829    -1.274    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y36         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.461    -0.813    
    SLICE_X46Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.880    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.880    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.273%)  route 0.358ns (71.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.708 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.358    -0.350    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X46Y36         FDCE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.829    -1.274    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y36         FDCE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism              0.461    -0.813    
    SLICE_X46Y36         FDCE (Remov_fdce_C_CLR)     -0.067    -0.880    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.880    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.273%)  route 0.358ns (71.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.141    -0.708 f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.358    -0.350    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X46Y36         FDPE                                         f  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.829    -1.274    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X46Y36         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.461    -0.813    
    SLICE_X46Y36         FDPE (Remov_fdpe_C_PRE)     -0.071    -0.884    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.884    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.534    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.471ns  (logic 0.175ns (37.171%)  route 0.296ns (62.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -1.276ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.827    -1.276    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.175    -1.101 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.296    -0.805    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X41Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.561    -0.847    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X41Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.752ns  (logic 0.337ns (44.785%)  route 0.415ns (55.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.401ns
    Source Clock Delay      (SCD):    -2.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.448    -2.933    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X48Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.337    -2.596 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.415    -2.181    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X48Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.568    -2.401    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X48Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.815ns  (logic 0.367ns (45.016%)  route 0.448ns (54.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.448    -2.933    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X48Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.367    -2.566 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.448    -2.118    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X47Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.564    -2.405    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.892ns  (logic 0.385ns (43.167%)  route 0.507ns (56.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444    -2.937    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.385    -2.552 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.507    -2.045    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X46Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.564    -2.405    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X46Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.896ns  (logic 0.418ns (46.642%)  route 0.478ns (53.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444    -2.937    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.418    -2.519 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.478    -2.041    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.905ns  (logic 0.367ns (40.562%)  route 0.538ns (59.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.535ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.941ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.440    -2.941    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X39Y35         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y35         FDPE (Prop_fdpe_C_Q)         0.367    -2.574 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=42, routed)          0.538    -2.036    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X41Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X41Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.911ns  (logic 0.418ns (45.874%)  route 0.493ns (54.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444    -2.937    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.418    -2.519 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.493    -2.026    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.030ns  (logic 0.418ns (40.590%)  route 0.612ns (59.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.445    -2.936    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X42Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y39         FDRE (Prop_fdre_C_Q)         0.418    -2.518 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.612    -1.906    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X45Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.565    -2.404    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X45Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.037ns  (logic 0.385ns (37.126%)  route 0.652ns (62.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.444    -2.937    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X46Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y37         FDRE (Prop_fdre_C_Q)         0.385    -2.552 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.652    -1.900    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X47Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.064ns  (logic 0.337ns (31.681%)  route 0.727ns (68.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.448    -2.933    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X48Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.337    -2.596 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.727    -1.869    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X49Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.567    -2.402    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.112ns  (logic 0.367ns (32.993%)  route 0.745ns (67.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.402ns
    Source Clock Delay      (SCD):    -2.933ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.448    -2.933    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X48Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y38         FDRE (Prop_fdre_C_Q)         0.367    -2.566 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.745    -1.821    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X49Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.567    -2.402    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X49Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.204ns (42.869%)  route 0.272ns (57.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -1.272ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.831    -1.272    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDPE (Prop_fdpe_C_Q)         0.204    -1.068 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.272    -0.796    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X40Y35         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.559    -0.849    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y35         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.731ns  (logic 0.337ns (46.111%)  route 0.394ns (53.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445    -2.936    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X47Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.337    -2.599 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.394    -2.205    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.564    -2.405    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.807ns  (logic 0.337ns (41.735%)  route 0.470ns (58.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449    -2.932    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.337    -2.595 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.470    -2.125    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.564    -2.405    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.832ns  (logic 0.337ns (40.520%)  route 0.495ns (59.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449    -2.932    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.337    -2.595 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.495    -2.100    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.836ns  (logic 0.337ns (40.316%)  route 0.499ns (59.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449    -2.932    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.337    -2.595 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.499    -2.096    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.367ns (42.323%)  route 0.500ns (57.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449    -2.932    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.367    -2.565 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.500    -2.065    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.892ns  (logic 0.367ns (41.141%)  route 0.525ns (58.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.404ns
    Source Clock Delay      (SCD):    -2.932ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449    -2.932    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X48Y39         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y39         FDRE (Prop_fdre_C_Q)         0.367    -2.565 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.525    -2.040    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X48Y36         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.938ns  (logic 0.418ns (44.569%)  route 0.520ns (55.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.408ns
    Source Clock Delay      (SCD):    -2.937ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.444    -2.937    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X42Y38         FDPE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y38         FDPE (Prop_fdpe_C_Q)         0.418    -2.519 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.520    -1.999    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X40Y35         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.561    -2.408    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X40Y35         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.054ns  (logic 0.367ns (34.812%)  route 0.687ns (65.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.406ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445    -2.936    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X47Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.367    -2.569 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.687    -1.882    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X46Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.563    -2.406    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X46Y37         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.063ns  (logic 0.367ns (34.534%)  route 0.696ns (65.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.408ns
    Source Clock Delay      (SCD):    -2.938ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.443    -2.938    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X44Y35         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.367    -2.571 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.696    -1.875    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X43Y35         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.561    -2.408    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X43Y35         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.111ns  (logic 0.367ns (33.023%)  route 0.744ns (66.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -2.405ns
    Source Clock Delay      (SCD):    -2.936ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.445    -2.936    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X47Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y38         FDRE (Prop_fdre_C_Q)         0.367    -2.569 r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.744    -1.825    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.564    -2.405    nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X44Y38         FDRE                                         r  nolabel_line153/char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2519 Endpoints
Min Delay          2519 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.392ns  (logic 17.781ns (45.139%)  route 21.611ns (54.861%))
  Logic Levels:           58  (CARRY4=39 FDRE=1 LUT2=3 LUT3=12 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[4]/C
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user3/studyer/studyer/counter_reg[4]/Q
                         net (fo=24, routed)          1.681     2.137    model3_user3/studyer/studyer/score1/counter[2]
    SLICE_X36Y52         LUT5 (Prop_lut5_I2_O)        0.124     2.261 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     2.261    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_7__1_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.811 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.811    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.145 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.989     4.134    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     4.437 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1/O
                         net (fo=6, routed)           0.302     4.739    model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     4.863 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1/O
                         net (fo=13, routed)          1.348     6.211    model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1_n_1
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.149     6.360 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_1__1/O
                         net (fo=1, routed)           0.763     7.123    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_1__1_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     7.716 r  model3_user3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.716    model3_user3/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.873 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.102     8.975    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.329     9.304 r  model3_user3/studyer/studyer/score1/score_reg_i_136__0/O
                         net (fo=1, routed)           0.000     9.304    model3_user3/studyer/studyer/score1/score_reg_i_136__0_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.837 r  model3_user3/studyer/studyer/score1/score_reg_i_119__0/CO[3]
                         net (fo=1, routed)           0.000     9.837    model3_user3/studyer/studyer/score1/score_reg_i_119__0_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.066 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[2]
                         net (fo=12, routed)          0.881    10.947    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_2
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.310    11.257 r  model3_user3/studyer/studyer/score1/score_reg_i_130__0/O
                         net (fo=1, routed)           0.000    11.257    model3_user3/studyer/studyer/score1/score_reg_i_130__0_n_1
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.790 r  model3_user3/studyer/studyer/score1/score_reg_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    11.790    model3_user3/studyer/studyer/score1/score_reg_i_110__0_n_1
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.907 r  model3_user3/studyer/studyer/score1/score_reg_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    11.907    model3_user3/studyer/studyer/score1/score_reg_i_106__0_n_1
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.136 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[2]
                         net (fo=12, routed)          1.049    13.185    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_2
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.310    13.495 r  model3_user3/studyer/studyer/score1/score_reg_i_115__0/O
                         net (fo=1, routed)           0.000    13.495    model3_user3/studyer/studyer/score1/score_reg_i_115__0_n_1
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.896 r  model3_user3/studyer/studyer/score1/score_reg_i_88__0/CO[3]
                         net (fo=1, routed)           0.000    13.896    model3_user3/studyer/studyer/score1/score_reg_i_88__0_n_1
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  model3_user3/studyer/studyer/score1/score_reg_i_84__0/CO[3]
                         net (fo=1, routed)           0.000    14.010    model3_user3/studyer/studyer/score1/score_reg_i_84__0_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.238 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/CO[2]
                         net (fo=12, routed)          1.162    15.400    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_2
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.313    15.713 r  model3_user3/studyer/studyer/score1/score_reg_i_94__0/O
                         net (fo=1, routed)           0.000    15.713    model3_user3/studyer/studyer/score1/score_reg_i_94__0_n_1
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.111 r  model3_user3/studyer/studyer/score1/score_reg_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    16.111    model3_user3/studyer/studyer/score1/score_reg_i_53__0_n_1
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  model3_user3/studyer/studyer/score1/score_reg_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    16.225    model3_user3/studyer/studyer/score1/score_reg_i_49__0_n_1
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.453 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[2]
                         net (fo=12, routed)          1.195    17.648    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_2
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.313    17.961 r  model3_user3/studyer/studyer/score1/score_reg_i_56__0/O
                         net (fo=1, routed)           0.000    17.961    model3_user3/studyer/studyer/score1/score_reg_i_56__0_n_1
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.511 r  model3_user3/studyer/studyer/score1/score_reg_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    18.511    model3_user3/studyer/studyer/score1/score_reg_i_18__0_n_1
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.739 r  model3_user3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.440    20.180    model3_user3/studyer/studyer/score1/score_reg_i_17_n_2
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.313    20.493 r  model3_user3/studyer/studyer/score1/score_reg_i_79__0/O
                         net (fo=1, routed)           0.000    20.493    model3_user3/studyer/studyer/score1/score_reg_i_79__0_n_1
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.043 r  model3_user3/studyer/studyer/score1/score_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    21.043    model3_user3/studyer/studyer/score1/score_reg_i_42__0_n_1
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.157 r  model3_user3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.157    model3_user3/studyer/studyer/score1/score_reg_i_16_n_1
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.385 r  model3_user3/studyer/studyer/score1/score_reg_i_9/CO[2]
                         net (fo=13, routed)          1.089    22.474    model3_user3/studyer/studyer/score1/score_reg_i_9_n_2
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.313    22.787 r  model3_user3/studyer/studyer/score1/score_reg_i_61__0/O
                         net (fo=1, routed)           0.000    22.787    model3_user3/studyer/studyer/score1/score_reg_i_61__0_n_1
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.320 r  model3_user3/studyer/studyer/score1/score_reg_i_23__0/CO[3]
                         net (fo=1, routed)           0.000    23.320    model3_user3/studyer/studyer/score1/score_reg_i_23__0_n_1
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.549 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.338    24.887    model3_user3/studyer/studyer/score1/score_reg_i_11_n_2
    SLICE_X41Y50         LUT3 (Prop_lut3_I0_O)        0.310    25.197 r  model3_user3/studyer/studyer/score1/score_reg_i_99__0/O
                         net (fo=1, routed)           0.000    25.197    model3_user3/studyer/studyer/score1/score_reg_i_99__0_n_1
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.598 r  model3_user3/studyer/studyer/score1/score_reg_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    25.598    model3_user3/studyer/studyer/score1/score_reg_i_63__0_n_1
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.712 r  model3_user3/studyer/studyer/score1/score_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    25.712    model3_user3/studyer/studyer/score1/score_reg_i_27__0_n_1
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.940 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.102    27.042    model3_user3/studyer/studyer/score1/score_reg_i_12_n_2
    SLICE_X40Y50         LUT3 (Prop_lut3_I0_O)        0.313    27.355 r  model3_user3/studyer/studyer/score1/score_reg_i_71__0/O
                         net (fo=1, routed)           0.000    27.355    model3_user3/studyer/studyer/score1/score_reg_i_71__0_n_1
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  model3_user3/studyer/studyer/score1/score_reg_i_31__0/CO[3]
                         net (fo=1, routed)           0.000    27.905    model3_user3/studyer/studyer/score1/score_reg_i_31__0_n_1
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.133 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.165    29.298    model3_user3/studyer/studyer/score1/score_reg_i_13_n_2
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.313    29.611 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1/O
                         net (fo=1, routed)           0.000    29.611    model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.161 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    30.161    model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1_n_1
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.275 r  model3_user3/studyer/studyer/score1/score_reg_i_35__0/CO[3]
                         net (fo=1, routed)           0.001    30.275    model3_user3/studyer/studyer/score1/score_reg_i_35__0_n_1
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.503 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          0.884    31.387    model3_user3/studyer/studyer/score1/score_reg_i_14_n_2
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.313    31.700 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_24__1/O
                         net (fo=1, routed)           0.000    31.700    model3_user3/studyer/studyer/score1/score0__501_carry_i_24__1_n_1
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.233 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    32.233    model3_user3/studyer/studyer/score1/score0__501_carry_i_12__1_n_1
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.350 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.001    32.351    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.580 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          1.662    34.242    model3_user3/studyer/studyer/score1/score_reg_i_15_n_2
    SLICE_X45Y48         LUT2 (Prop_lut2_I1_O)        0.310    34.552 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1/O
                         net (fo=1, routed)           0.000    34.552    model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1_n_1
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.102 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.102    model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1_n_1
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.216 r  model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    35.217    model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1_n_1
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.445 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1/CO[2]
                         net (fo=14, routed)          0.970    36.415    model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1_n_2
    SLICE_X44Y49         LUT3 (Prop_lut3_I0_O)        0.313    36.728 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_6__1/O
                         net (fo=1, routed)           0.000    36.728    model3_user3/studyer/studyer/score1/score0__501_carry_i_6__1_n_1
    SLICE_X44Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.278 r  model3_user3/studyer/studyer/score1/score0__501_carry/CO[3]
                         net (fo=1, routed)           0.001    37.279    model3_user3/studyer/studyer/score1/score0__501_carry_n_1
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.393 r  model3_user3/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.393    model3_user3/studyer/studyer/score1/score0__501_carry__0_n_1
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.550 r  model3_user3/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.816    38.366    model3_user3/studyer/studyer/score1/score0__501_carry__1_n_3
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.357    38.723 r  model3_user3/studyer/studyer/score1/score_reg_i_8__0/O
                         net (fo=1, routed)           0.668    39.392    model3_user3/studyer/studyer/score1/score_reg_i_8__0_n_1
    RAMB18_X1Y20         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.645ns  (logic 17.730ns (45.879%)  route 20.915ns (54.121%))
  Logic Levels:           57  (CARRY4=38 FDRE=1 LUT2=2 LUT3=14 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[3]/C
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  model3_user1/studyer/studyer/counter_reg[3]/Q
                         net (fo=31, routed)          1.221     1.677    model3_user1/studyer/studyer/score1/counter[1]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.124     1.801 r  model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4/O
                         net (fo=1, routed)           0.338     2.139    model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4_n_1
    SLICE_X44Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.665 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.665    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.999 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.842     3.841    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.303     4.144 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=6, routed)           0.170     4.314    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_1
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.438 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=13, routed)          0.824     5.262    model3_user1/studyer/studyer/score1/score0__8_carry_i_1_n_1
    SLICE_X47Y63         LUT2 (Prop_lut2_I1_O)        0.153     5.415 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_3/O
                         net (fo=1, routed)           0.657     6.073    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_3_n_1
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     6.796 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.796    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.953 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.178     8.131    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X45Y63         LUT3 (Prop_lut3_I0_O)        0.332     8.463 r  model3_user1/studyer/studyer/score1/score_reg_i_271/O
                         net (fo=1, routed)           0.000     8.463    model3_user1/studyer/studyer/score1/score_reg_i_271_n_1
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  model3_user1/studyer/studyer/score1/score_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.013    model3_user1/studyer/studyer/score1/score_reg_i_241_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.235 r  model3_user1/studyer/studyer/score1/score_reg_i_237/O[0]
                         net (fo=2, routed)           1.094    10.329    model3_user1/studyer/studyer/score1/score_reg_i_237_n_8
    SLICE_X44Y67         LUT3 (Prop_lut3_I2_O)        0.299    10.628 r  model3_user1/studyer/studyer/score1/score_reg_i_244/O
                         net (fo=1, routed)           0.000    10.628    model3_user1/studyer/studyer/score1/score_reg_i_244_n_1
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.178 r  model3_user1/studyer/studyer/score1/score_reg_i_211/CO[3]
                         net (fo=1, routed)           0.000    11.178    model3_user1/studyer/studyer/score1/score_reg_i_211_n_1
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.406 r  model3_user1/studyer/studyer/score1/score_reg_i_210/CO[2]
                         net (fo=12, routed)          1.087    12.493    model3_user1/studyer/studyer/score1/score_reg_i_210_n_2
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.313    12.806 r  model3_user1/studyer/studyer/score1/score_reg_i_218/O
                         net (fo=1, routed)           0.000    12.806    model3_user1/studyer/studyer/score1/score_reg_i_218_n_1
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.356 r  model3_user1/studyer/studyer/score1/score_reg_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.356    model3_user1/studyer/studyer/score1/score_reg_i_161_n_1
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.584 r  model3_user1/studyer/studyer/score1/score_reg_i_160/CO[2]
                         net (fo=12, routed)          1.198    14.782    model3_user1/studyer/studyer/score1/score_reg_i_160_n_2
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.313    15.095 r  model3_user1/studyer/studyer/score1/score_reg_i_168/O
                         net (fo=1, routed)           0.000    15.095    model3_user1/studyer/studyer/score1/score_reg_i_168_n_1
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.645 r  model3_user1/studyer/studyer/score1/score_reg_i_91/CO[3]
                         net (fo=1, routed)           0.000    15.645    model3_user1/studyer/studyer/score1/score_reg_i_91_n_1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.873 r  model3_user1/studyer/studyer/score1/score_reg_i_90/CO[2]
                         net (fo=12, routed)          1.202    17.075    model3_user1/studyer/studyer/score1/score_reg_i_90_n_2
    SLICE_X38Y65         LUT3 (Prop_lut3_I0_O)        0.313    17.388 r  model3_user1/studyer/studyer/score1/score_reg_i_159/O
                         net (fo=1, routed)           0.000    17.388    model3_user1/studyer/studyer/score1/score_reg_i_159_n_1
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.921 r  model3_user1/studyer/studyer/score1/score_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000    17.921    model3_user1/studyer/studyer/score1/score_reg_i_85_n_1
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.038 r  model3_user1/studyer/studyer/score1/score_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.038    model3_user1/studyer/studyer/score1/score_reg_i_34_n_1
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.267 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[2]
                         net (fo=12, routed)          0.965    19.232    model3_user1/studyer/studyer/score1/score_reg_i_33_n_2
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.310    19.542 r  model3_user1/studyer/studyer/score1/score_reg_i_154/O
                         net (fo=1, routed)           0.000    19.542    model3_user1/studyer/studyer/score1/score_reg_i_154_n_1
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.943 r  model3_user1/studyer/studyer/score1/score_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.943    model3_user1/studyer/studyer/score1/score_reg_i_84_n_1
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.057 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.057    model3_user1/studyer/studyer/score1/score_reg_i_32_n_1
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.285 r  model3_user1/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=13, routed)          0.903    21.188    model3_user1/studyer/studyer/score1/score_reg_i_18_n_2
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313    21.501 r  model3_user1/studyer/studyer/score1/score_reg_i_175/O
                         net (fo=1, routed)           0.000    21.501    model3_user1/studyer/studyer/score1/score_reg_i_175_n_1
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.034 r  model3_user1/studyer/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.034    model3_user1/studyer/studyer/score1/score_reg_i_100_n_1
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.151 r  model3_user1/studyer/studyer/score1/score_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.151    model3_user1/studyer/studyer/score1/score_reg_i_39_n_1
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.380 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.233    23.614    model3_user1/studyer/studyer/score1/score_reg_i_20_n_2
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.310    23.924 r  model3_user1/studyer/studyer/score1/score_reg_i_108/O
                         net (fo=1, routed)           0.000    23.924    model3_user1/studyer/studyer/score1/score_reg_i_108_n_1
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.457 r  model3_user1/studyer/studyer/score1/score_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.457    model3_user1/studyer/studyer/score1/score_reg_i_43_n_1
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.686 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          0.999    25.685    model3_user1/studyer/studyer/score1/score_reg_i_21_n_2
    SLICE_X35Y62         LUT3 (Prop_lut3_I0_O)        0.310    25.995 r  model3_user1/studyer/studyer/score1/score_reg_i_181/O
                         net (fo=1, routed)           0.000    25.995    model3_user1/studyer/studyer/score1/score_reg_i_181_n_1
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.545 r  model3_user1/studyer/studyer/score1/score_reg_i_110/CO[3]
                         net (fo=1, routed)           0.000    26.545    model3_user1/studyer/studyer/score1/score_reg_i_110_n_1
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.659 r  model3_user1/studyer/studyer/score1/score_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.659    model3_user1/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.887 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.347    28.234    model3_user1/studyer/studyer/score1/score_reg_i_22_n_2
    SLICE_X30Y61         LUT3 (Prop_lut3_I0_O)        0.313    28.547 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    28.547    model3_user1/studyer/studyer/score1/score0__501_carry_i_27_n_1
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.080 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.080    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_1
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.197 r  model3_user1/studyer/studyer/score1/score_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.197    model3_user1/studyer/studyer/score1/score_reg_i_51_n_1
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.426 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=13, routed)          1.518    30.944    model3_user1/studyer/studyer/score1/score_reg_i_23_n_2
    SLICE_X34Y60         LUT3 (Prop_lut3_I0_O)        0.310    31.254 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_24/O
                         net (fo=1, routed)           0.000    31.254    model3_user1/studyer/studyer/score1/score0__501_carry_i_24_n_1
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.787 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.787    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_1
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.904 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.904    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_1
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.133 r  model3_user1/studyer/studyer/score1/score_reg_i_24/CO[2]
                         net (fo=14, routed)          1.475    33.608    model3_user1/studyer/studyer/score1/score_reg_i_24_n_2
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.310    33.918 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_15/O
                         net (fo=1, routed)           0.000    33.918    model3_user1/studyer/studyer/score1/score0__501_carry_i_15_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.316 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.316    model3_user1/studyer/studyer/score1/score0__501_carry_i_2_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.430 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.430    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1_n_1
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.658 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          0.918    35.576    model3_user1/studyer/studyer/score1/score0__501_carry_i_1_n_2
    SLICE_X42Y62         LUT3 (Prop_lut3_I0_O)        0.313    35.889 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_5/O
                         net (fo=1, routed)           0.000    35.889    model3_user1/studyer/studyer/score1/score0__501_carry_i_5_n_1
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.269 r  model3_user1/studyer/studyer/score1/score0__501_carry/CO[3]
                         net (fo=1, routed)           0.000    36.269    model3_user1/studyer/studyer/score1/score0__501_carry_n_1
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.386 r  model3_user1/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.386    model3_user1/studyer/studyer/score1/score0__501_carry__0_n_1
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.543 r  model3_user1/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.865    37.408    model3_user1/studyer/studyer/score1/score0__501_carry__1_n_3
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.358    37.766 r  model3_user1/studyer/studyer/score1/score_reg_i_9__0/O
                         net (fo=1, routed)           0.879    38.645    model3_user1/studyer/studyer/score1/score_reg_i_9__0_n_1
    RAMB18_X1Y28         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.549ns  (logic 16.994ns (44.084%)  route 21.555ns (55.916%))
  Logic Levels:           53  (CARRY4=34 FDRE=1 LUT2=2 LUT3=14 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[1]/C
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/studyer/counter_reg[1]/Q
                         net (fo=55, routed)          1.548     2.004    model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0_0[0]
    SLICE_X53Y57         LUT3 (Prop_lut3_I1_O)        0.124     2.128 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0/O
                         net (fo=1, routed)           0.541     2.669    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0_n_1
    SLICE_X53Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.195 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.195    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.529 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           1.027     4.555    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X57Y59         LUT6 (Prop_lut6_I2_O)        0.303     4.858 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=6, routed)           0.287     5.145    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_1
    SLICE_X57Y59         LUT5 (Prop_lut5_I2_O)        0.124     5.269 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0/O
                         net (fo=13, routed)          0.680     5.949    model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0_n_1
    SLICE_X57Y60         LUT2 (Prop_lut2_I1_O)        0.152     6.101 r  model3_user2/studyer/studyer/score1/score0__8_carry__0_i_3__0/O
                         net (fo=1, routed)           0.622     6.723    model3_user2/studyer/studyer/score1/score0__8_carry__0_i_3__0_n_1
    SLICE_X54Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     7.451 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.608 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.082     8.690    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.332     9.022 r  model3_user2/studyer/studyer/score1/score_reg_i_277/O
                         net (fo=1, routed)           0.000     9.022    model3_user2/studyer/studyer/score1/score_reg_i_277_n_1
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.572 r  model3_user2/studyer/studyer/score1/score_reg_i_250/CO[3]
                         net (fo=1, routed)           0.000     9.572    model3_user2/studyer/studyer/score1/score_reg_i_250_n_1
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.800 r  model3_user2/studyer/studyer/score1/score_reg_i_249/CO[2]
                         net (fo=12, routed)          1.199    10.999    model3_user2/studyer/studyer/score1/score_reg_i_249_n_2
    SLICE_X56Y62         LUT3 (Prop_lut3_I0_O)        0.313    11.312 r  model3_user2/studyer/studyer/score1/score_reg_i_257/O
                         net (fo=1, routed)           0.000    11.312    model3_user2/studyer/studyer/score1/score_reg_i_257_n_1
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.845 r  model3_user2/studyer/studyer/score1/score_reg_i_224/CO[3]
                         net (fo=1, routed)           0.000    11.845    model3_user2/studyer/studyer/score1/score_reg_i_224_n_1
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.074 r  model3_user2/studyer/studyer/score1/score_reg_i_223/CO[2]
                         net (fo=12, routed)          1.042    13.116    model3_user2/studyer/studyer/score1/score_reg_i_223_n_2
    SLICE_X55Y62         LUT3 (Prop_lut3_I0_O)        0.310    13.426 r  model3_user2/studyer/studyer/score1/score_reg_i_235/O
                         net (fo=1, routed)           0.000    13.426    model3_user2/studyer/studyer/score1/score_reg_i_235_n_1
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.976 r  model3_user2/studyer/studyer/score1/score_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.976    model3_user2/studyer/studyer/score1/score_reg_i_193_n_1
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.090 r  model3_user2/studyer/studyer/score1/score_reg_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.090    model3_user2/studyer/studyer/score1/score_reg_i_189_n_1
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.318 r  model3_user2/studyer/studyer/score1/score_reg_i_188/CO[2]
                         net (fo=12, routed)          1.082    15.399    model3_user2/studyer/studyer/score1/score_reg_i_188_n_2
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.313    15.712 r  model3_user2/studyer/studyer/score1/score_reg_i_198/O
                         net (fo=1, routed)           0.000    15.712    model3_user2/studyer/studyer/score1/score_reg_i_198_n_1
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.088 r  model3_user2/studyer/studyer/score1/score_reg_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.088    model3_user2/studyer/studyer/score1/score_reg_i_130_n_1
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.205 r  model3_user2/studyer/studyer/score1/score_reg_i_126/CO[3]
                         net (fo=1, routed)           0.000    16.205    model3_user2/studyer/studyer/score1/score_reg_i_126_n_1
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.434 r  model3_user2/studyer/studyer/score1/score_reg_i_125/CO[2]
                         net (fo=12, routed)          1.237    17.672    model3_user2/studyer/studyer/score1/score_reg_i_125_n_2
    SLICE_X50Y63         LUT3 (Prop_lut3_I0_O)        0.310    17.982 r  model3_user2/studyer/studyer/score1/score_reg_i_133/O
                         net (fo=1, routed)           0.000    17.982    model3_user2/studyer/studyer/score1/score_reg_i_133_n_1
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.515 r  model3_user2/studyer/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.515    model3_user2/studyer/studyer/score1/score_reg_i_60_n_1
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.744 r  model3_user2/studyer/studyer/score1/score_reg_i_59/CO[2]
                         net (fo=12, routed)          1.069    19.813    model3_user2/studyer/studyer/score1/score_reg_i_59_n_2
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.310    20.123 r  model3_user2/studyer/studyer/score1/score_reg_i_123/O
                         net (fo=1, routed)           0.000    20.123    model3_user2/studyer/studyer/score1/score_reg_i_123_n_1
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.673 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    20.673    model3_user2/studyer/studyer/score1/score_reg_i_58_n_1
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.901 r  model3_user2/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=13, routed)          1.227    22.128    model3_user2/studyer/studyer/score1/score_reg_i_25_n_2
    SLICE_X52Y60         LUT3 (Prop_lut3_I0_O)        0.313    22.441 r  model3_user2/studyer/studyer/score1/score_reg_i_201/O
                         net (fo=1, routed)           0.000    22.441    model3_user2/studyer/studyer/score1/score_reg_i_201_n_1
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.817 r  model3_user2/studyer/studyer/score1/score_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000    22.817    model3_user2/studyer/studyer/score1/score_reg_i_135_n_1
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.934 r  model3_user2/studyer/studyer/score1/score_reg_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.934    model3_user2/studyer/studyer/score1/score_reg_i_65_n_1
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.163 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          1.366    24.529    model3_user2/studyer/studyer/score1/score_reg_i_27_n_2
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.310    24.839 r  model3_user2/studyer/studyer/score1/score_reg_i_141/O
                         net (fo=1, routed)           0.000    24.839    model3_user2/studyer/studyer/score1/score_reg_i_141_n_1
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.215 r  model3_user2/studyer/studyer/score1/score_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    25.215    model3_user2/studyer/studyer/score1/score_reg_i_69_n_1
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.434 r  model3_user2/studyer/studyer/score1/score_reg_i_28/O[0]
                         net (fo=2, routed)           1.151    26.584    model3_user2/studyer/studyer/score1/score_reg_i_28_n_8
    SLICE_X52Y69         LUT3 (Prop_lut3_I2_O)        0.295    26.879 r  model3_user2/studyer/studyer/score1/score_reg_i_75/O
                         net (fo=1, routed)           0.000    26.879    model3_user2/studyer/studyer/score1/score_reg_i_75_n_1
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    27.453 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.524    28.977    model3_user2/studyer/studyer/score1/score_reg_i_29_n_2
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.310    29.287 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_27__0/O
                         net (fo=1, routed)           0.000    29.287    model3_user2/studyer/studyer/score1/score0__501_carry_i_27__0_n_1
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.837 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    29.837    model3_user2/studyer/studyer/score1/score0__501_carry_i_17__0_n_1
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.951 r  model3_user2/studyer/studyer/score1/score_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000    29.951    model3_user2/studyer/studyer/score1/score_reg_i_77_n_1
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.179 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=13, routed)          1.349    31.528    model3_user2/studyer/studyer/score1/score_reg_i_30_n_2
    SLICE_X53Y68         LUT3 (Prop_lut3_I0_O)        0.313    31.841 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_20__0/O
                         net (fo=1, routed)           0.000    31.841    model3_user2/studyer/studyer/score1/score0__501_carry_i_20__0_n_1
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.391 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    32.391    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_1
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.619 r  model3_user2/studyer/studyer/score1/score_reg_i_31/CO[2]
                         net (fo=14, routed)          1.345    33.965    model3_user2/studyer/studyer/score1/score_reg_i_31_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.313    34.278 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_14__0/O
                         net (fo=1, routed)           0.000    34.278    model3_user2/studyer/studyer/score1/score0__501_carry_i_14__0_n_1
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.654 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    34.654    model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0_n_1
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.771 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    34.771    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0_n_1
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.000 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0/CO[2]
                         net (fo=14, routed)          0.955    35.955    model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0_n_2
    SLICE_X51Y66         LUT3 (Prop_lut3_I0_O)        0.310    36.265 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_4__0/O
                         net (fo=1, routed)           0.000    36.265    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_4__0_n_1
    SLICE_X51Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.815 r  model3_user2/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.815    model3_user2/studyer/studyer/score1/score0__501_carry__0_n_1
    SLICE_X51Y67         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.972 r  model3_user2/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.589    37.560    model3_user2/studyer/studyer/score1/score0__501_carry__1_n_3
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.354    37.914 r  model3_user2/studyer/studyer/score1/score_reg_i_17__0/O
                         net (fo=1, routed)           0.635    38.549    model3_user1/studyer/studyer/score1/ADDRBWRADDR[0]
    RAMB18_X1Y28         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.430ns  (logic 16.603ns (44.358%)  route 20.827ns (55.642%))
  Logic Levels:           54  (CARRY4=36 FDRE=1 LUT2=3 LUT3=11 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[4]/C
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user3/studyer/studyer/counter_reg[4]/Q
                         net (fo=24, routed)          1.681     2.137    model3_user3/studyer/studyer/score1/counter[2]
    SLICE_X36Y52         LUT5 (Prop_lut5_I2_O)        0.124     2.261 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     2.261    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_7__1_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.811 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.811    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.145 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.989     4.134    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     4.437 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1/O
                         net (fo=6, routed)           0.302     4.739    model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     4.863 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1/O
                         net (fo=13, routed)          1.348     6.211    model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1_n_1
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.149     6.360 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_1__1/O
                         net (fo=1, routed)           0.763     7.123    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_1__1_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     7.716 r  model3_user3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.716    model3_user3/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.873 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.102     8.975    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.329     9.304 r  model3_user3/studyer/studyer/score1/score_reg_i_136__0/O
                         net (fo=1, routed)           0.000     9.304    model3_user3/studyer/studyer/score1/score_reg_i_136__0_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.837 r  model3_user3/studyer/studyer/score1/score_reg_i_119__0/CO[3]
                         net (fo=1, routed)           0.000     9.837    model3_user3/studyer/studyer/score1/score_reg_i_119__0_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.066 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[2]
                         net (fo=12, routed)          0.881    10.947    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_2
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.310    11.257 r  model3_user3/studyer/studyer/score1/score_reg_i_130__0/O
                         net (fo=1, routed)           0.000    11.257    model3_user3/studyer/studyer/score1/score_reg_i_130__0_n_1
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.790 r  model3_user3/studyer/studyer/score1/score_reg_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    11.790    model3_user3/studyer/studyer/score1/score_reg_i_110__0_n_1
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.907 r  model3_user3/studyer/studyer/score1/score_reg_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    11.907    model3_user3/studyer/studyer/score1/score_reg_i_106__0_n_1
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.136 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[2]
                         net (fo=12, routed)          1.049    13.185    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_2
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.310    13.495 r  model3_user3/studyer/studyer/score1/score_reg_i_115__0/O
                         net (fo=1, routed)           0.000    13.495    model3_user3/studyer/studyer/score1/score_reg_i_115__0_n_1
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.896 r  model3_user3/studyer/studyer/score1/score_reg_i_88__0/CO[3]
                         net (fo=1, routed)           0.000    13.896    model3_user3/studyer/studyer/score1/score_reg_i_88__0_n_1
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  model3_user3/studyer/studyer/score1/score_reg_i_84__0/CO[3]
                         net (fo=1, routed)           0.000    14.010    model3_user3/studyer/studyer/score1/score_reg_i_84__0_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.238 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/CO[2]
                         net (fo=12, routed)          1.162    15.400    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_2
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.313    15.713 r  model3_user3/studyer/studyer/score1/score_reg_i_94__0/O
                         net (fo=1, routed)           0.000    15.713    model3_user3/studyer/studyer/score1/score_reg_i_94__0_n_1
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.111 r  model3_user3/studyer/studyer/score1/score_reg_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    16.111    model3_user3/studyer/studyer/score1/score_reg_i_53__0_n_1
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  model3_user3/studyer/studyer/score1/score_reg_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    16.225    model3_user3/studyer/studyer/score1/score_reg_i_49__0_n_1
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.453 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[2]
                         net (fo=12, routed)          1.195    17.648    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_2
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.313    17.961 r  model3_user3/studyer/studyer/score1/score_reg_i_56__0/O
                         net (fo=1, routed)           0.000    17.961    model3_user3/studyer/studyer/score1/score_reg_i_56__0_n_1
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.511 r  model3_user3/studyer/studyer/score1/score_reg_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    18.511    model3_user3/studyer/studyer/score1/score_reg_i_18__0_n_1
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.739 r  model3_user3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.440    20.180    model3_user3/studyer/studyer/score1/score_reg_i_17_n_2
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.313    20.493 r  model3_user3/studyer/studyer/score1/score_reg_i_79__0/O
                         net (fo=1, routed)           0.000    20.493    model3_user3/studyer/studyer/score1/score_reg_i_79__0_n_1
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.043 r  model3_user3/studyer/studyer/score1/score_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    21.043    model3_user3/studyer/studyer/score1/score_reg_i_42__0_n_1
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.157 r  model3_user3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.157    model3_user3/studyer/studyer/score1/score_reg_i_16_n_1
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.385 r  model3_user3/studyer/studyer/score1/score_reg_i_9/CO[2]
                         net (fo=13, routed)          1.089    22.474    model3_user3/studyer/studyer/score1/score_reg_i_9_n_2
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.313    22.787 r  model3_user3/studyer/studyer/score1/score_reg_i_61__0/O
                         net (fo=1, routed)           0.000    22.787    model3_user3/studyer/studyer/score1/score_reg_i_61__0_n_1
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.320 r  model3_user3/studyer/studyer/score1/score_reg_i_23__0/CO[3]
                         net (fo=1, routed)           0.000    23.320    model3_user3/studyer/studyer/score1/score_reg_i_23__0_n_1
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.549 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.338    24.887    model3_user3/studyer/studyer/score1/score_reg_i_11_n_2
    SLICE_X41Y50         LUT3 (Prop_lut3_I0_O)        0.310    25.197 r  model3_user3/studyer/studyer/score1/score_reg_i_99__0/O
                         net (fo=1, routed)           0.000    25.197    model3_user3/studyer/studyer/score1/score_reg_i_99__0_n_1
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.598 r  model3_user3/studyer/studyer/score1/score_reg_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    25.598    model3_user3/studyer/studyer/score1/score_reg_i_63__0_n_1
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.712 r  model3_user3/studyer/studyer/score1/score_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    25.712    model3_user3/studyer/studyer/score1/score_reg_i_27__0_n_1
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.940 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.102    27.042    model3_user3/studyer/studyer/score1/score_reg_i_12_n_2
    SLICE_X40Y50         LUT3 (Prop_lut3_I0_O)        0.313    27.355 r  model3_user3/studyer/studyer/score1/score_reg_i_71__0/O
                         net (fo=1, routed)           0.000    27.355    model3_user3/studyer/studyer/score1/score_reg_i_71__0_n_1
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  model3_user3/studyer/studyer/score1/score_reg_i_31__0/CO[3]
                         net (fo=1, routed)           0.000    27.905    model3_user3/studyer/studyer/score1/score_reg_i_31__0_n_1
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.133 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.165    29.298    model3_user3/studyer/studyer/score1/score_reg_i_13_n_2
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.313    29.611 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1/O
                         net (fo=1, routed)           0.000    29.611    model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.161 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    30.161    model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1_n_1
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.275 r  model3_user3/studyer/studyer/score1/score_reg_i_35__0/CO[3]
                         net (fo=1, routed)           0.001    30.275    model3_user3/studyer/studyer/score1/score_reg_i_35__0_n_1
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.503 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          0.884    31.387    model3_user3/studyer/studyer/score1/score_reg_i_14_n_2
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.313    31.700 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_24__1/O
                         net (fo=1, routed)           0.000    31.700    model3_user3/studyer/studyer/score1/score0__501_carry_i_24__1_n_1
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.233 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    32.233    model3_user3/studyer/studyer/score1/score0__501_carry_i_12__1_n_1
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.350 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.001    32.351    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.580 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          1.662    34.242    model3_user3/studyer/studyer/score1/score_reg_i_15_n_2
    SLICE_X45Y48         LUT2 (Prop_lut2_I1_O)        0.310    34.552 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1/O
                         net (fo=1, routed)           0.000    34.552    model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1_n_1
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.102 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    35.102    model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1_n_1
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.216 r  model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.001    35.217    model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1_n_1
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.445 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1/CO[2]
                         net (fo=14, routed)          1.012    36.457    model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1_n_2
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.313    36.770 r  model3_user3/studyer/studyer/score1/score_reg_i_7__0/O
                         net (fo=1, routed)           0.660    37.430    model3_user3/studyer/studyer/score1/score_reg_i_7__0_n_1
    RAMB18_X1Y20         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.150ns  (logic 16.718ns (45.001%)  route 20.432ns (54.999%))
  Logic Levels:           53  (CARRY4=35 FDRE=1 LUT2=2 LUT3=13 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[3]/C
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  model3_user1/studyer/studyer/counter_reg[3]/Q
                         net (fo=31, routed)          1.221     1.677    model3_user1/studyer/studyer/score1/counter[1]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.124     1.801 r  model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4/O
                         net (fo=1, routed)           0.338     2.139    model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4_n_1
    SLICE_X44Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.665 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.665    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.999 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.842     3.841    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.303     4.144 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=6, routed)           0.170     4.314    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_1
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.438 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=13, routed)          0.824     5.262    model3_user1/studyer/studyer/score1/score0__8_carry_i_1_n_1
    SLICE_X47Y63         LUT2 (Prop_lut2_I1_O)        0.153     5.415 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_3/O
                         net (fo=1, routed)           0.657     6.073    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_3_n_1
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     6.796 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.796    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.953 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.178     8.131    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X45Y63         LUT3 (Prop_lut3_I0_O)        0.332     8.463 r  model3_user1/studyer/studyer/score1/score_reg_i_271/O
                         net (fo=1, routed)           0.000     8.463    model3_user1/studyer/studyer/score1/score_reg_i_271_n_1
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  model3_user1/studyer/studyer/score1/score_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.013    model3_user1/studyer/studyer/score1/score_reg_i_241_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.235 r  model3_user1/studyer/studyer/score1/score_reg_i_237/O[0]
                         net (fo=2, routed)           1.094    10.329    model3_user1/studyer/studyer/score1/score_reg_i_237_n_8
    SLICE_X44Y67         LUT3 (Prop_lut3_I2_O)        0.299    10.628 r  model3_user1/studyer/studyer/score1/score_reg_i_244/O
                         net (fo=1, routed)           0.000    10.628    model3_user1/studyer/studyer/score1/score_reg_i_244_n_1
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.178 r  model3_user1/studyer/studyer/score1/score_reg_i_211/CO[3]
                         net (fo=1, routed)           0.000    11.178    model3_user1/studyer/studyer/score1/score_reg_i_211_n_1
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.406 r  model3_user1/studyer/studyer/score1/score_reg_i_210/CO[2]
                         net (fo=12, routed)          1.087    12.493    model3_user1/studyer/studyer/score1/score_reg_i_210_n_2
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.313    12.806 r  model3_user1/studyer/studyer/score1/score_reg_i_218/O
                         net (fo=1, routed)           0.000    12.806    model3_user1/studyer/studyer/score1/score_reg_i_218_n_1
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.356 r  model3_user1/studyer/studyer/score1/score_reg_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.356    model3_user1/studyer/studyer/score1/score_reg_i_161_n_1
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.584 r  model3_user1/studyer/studyer/score1/score_reg_i_160/CO[2]
                         net (fo=12, routed)          1.198    14.782    model3_user1/studyer/studyer/score1/score_reg_i_160_n_2
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.313    15.095 r  model3_user1/studyer/studyer/score1/score_reg_i_168/O
                         net (fo=1, routed)           0.000    15.095    model3_user1/studyer/studyer/score1/score_reg_i_168_n_1
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.645 r  model3_user1/studyer/studyer/score1/score_reg_i_91/CO[3]
                         net (fo=1, routed)           0.000    15.645    model3_user1/studyer/studyer/score1/score_reg_i_91_n_1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.873 r  model3_user1/studyer/studyer/score1/score_reg_i_90/CO[2]
                         net (fo=12, routed)          1.202    17.075    model3_user1/studyer/studyer/score1/score_reg_i_90_n_2
    SLICE_X38Y65         LUT3 (Prop_lut3_I0_O)        0.313    17.388 r  model3_user1/studyer/studyer/score1/score_reg_i_159/O
                         net (fo=1, routed)           0.000    17.388    model3_user1/studyer/studyer/score1/score_reg_i_159_n_1
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.921 r  model3_user1/studyer/studyer/score1/score_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000    17.921    model3_user1/studyer/studyer/score1/score_reg_i_85_n_1
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.038 r  model3_user1/studyer/studyer/score1/score_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.038    model3_user1/studyer/studyer/score1/score_reg_i_34_n_1
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.267 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[2]
                         net (fo=12, routed)          0.965    19.232    model3_user1/studyer/studyer/score1/score_reg_i_33_n_2
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.310    19.542 r  model3_user1/studyer/studyer/score1/score_reg_i_154/O
                         net (fo=1, routed)           0.000    19.542    model3_user1/studyer/studyer/score1/score_reg_i_154_n_1
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.943 r  model3_user1/studyer/studyer/score1/score_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.943    model3_user1/studyer/studyer/score1/score_reg_i_84_n_1
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.057 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.057    model3_user1/studyer/studyer/score1/score_reg_i_32_n_1
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.285 r  model3_user1/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=13, routed)          0.903    21.188    model3_user1/studyer/studyer/score1/score_reg_i_18_n_2
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313    21.501 r  model3_user1/studyer/studyer/score1/score_reg_i_175/O
                         net (fo=1, routed)           0.000    21.501    model3_user1/studyer/studyer/score1/score_reg_i_175_n_1
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.034 r  model3_user1/studyer/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.034    model3_user1/studyer/studyer/score1/score_reg_i_100_n_1
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.151 r  model3_user1/studyer/studyer/score1/score_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.151    model3_user1/studyer/studyer/score1/score_reg_i_39_n_1
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.380 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.233    23.614    model3_user1/studyer/studyer/score1/score_reg_i_20_n_2
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.310    23.924 r  model3_user1/studyer/studyer/score1/score_reg_i_108/O
                         net (fo=1, routed)           0.000    23.924    model3_user1/studyer/studyer/score1/score_reg_i_108_n_1
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.457 r  model3_user1/studyer/studyer/score1/score_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.457    model3_user1/studyer/studyer/score1/score_reg_i_43_n_1
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.686 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          0.999    25.685    model3_user1/studyer/studyer/score1/score_reg_i_21_n_2
    SLICE_X35Y62         LUT3 (Prop_lut3_I0_O)        0.310    25.995 r  model3_user1/studyer/studyer/score1/score_reg_i_181/O
                         net (fo=1, routed)           0.000    25.995    model3_user1/studyer/studyer/score1/score_reg_i_181_n_1
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.545 r  model3_user1/studyer/studyer/score1/score_reg_i_110/CO[3]
                         net (fo=1, routed)           0.000    26.545    model3_user1/studyer/studyer/score1/score_reg_i_110_n_1
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.659 r  model3_user1/studyer/studyer/score1/score_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.659    model3_user1/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.887 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.347    28.234    model3_user1/studyer/studyer/score1/score_reg_i_22_n_2
    SLICE_X30Y61         LUT3 (Prop_lut3_I0_O)        0.313    28.547 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    28.547    model3_user1/studyer/studyer/score1/score0__501_carry_i_27_n_1
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.080 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.080    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_1
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.197 r  model3_user1/studyer/studyer/score1/score_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.197    model3_user1/studyer/studyer/score1/score_reg_i_51_n_1
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.426 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=13, routed)          1.518    30.944    model3_user1/studyer/studyer/score1/score_reg_i_23_n_2
    SLICE_X34Y60         LUT3 (Prop_lut3_I0_O)        0.310    31.254 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_24/O
                         net (fo=1, routed)           0.000    31.254    model3_user1/studyer/studyer/score1/score0__501_carry_i_24_n_1
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.787 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.787    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_1
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.904 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.904    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_1
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.133 r  model3_user1/studyer/studyer/score1/score_reg_i_24/CO[2]
                         net (fo=14, routed)          1.475    33.608    model3_user1/studyer/studyer/score1/score_reg_i_24_n_2
    SLICE_X43Y60         LUT3 (Prop_lut3_I0_O)        0.310    33.918 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_15/O
                         net (fo=1, routed)           0.000    33.918    model3_user1/studyer/studyer/score1/score0__501_carry_i_15_n_1
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    34.316 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.316    model3_user1/studyer/studyer/score1/score0__501_carry_i_2_n_1
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.430 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.430    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1_n_1
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    34.658 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          1.314    35.972    model3_user1/studyer/studyer/score1/score0__501_carry_i_1_n_2
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.313    36.285 r  model3_user1/studyer/studyer/score1/score_reg_i_8/O
                         net (fo=1, routed)           0.865    37.150    model3_user1/studyer/studyer/score1/score_reg_i_8_n_1
    RAMB18_X1Y28         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.584ns  (logic 15.933ns (43.551%)  route 20.651ns (56.449%))
  Logic Levels:           50  (CARRY4=32 FDRE=1 LUT2=2 LUT3=13 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[1]/C
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/studyer/counter_reg[1]/Q
                         net (fo=55, routed)          1.548     2.004    model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0_0[0]
    SLICE_X53Y57         LUT3 (Prop_lut3_I1_O)        0.124     2.128 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0/O
                         net (fo=1, routed)           0.541     2.669    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0_n_1
    SLICE_X53Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.195 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.195    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.529 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           1.027     4.555    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X57Y59         LUT6 (Prop_lut6_I2_O)        0.303     4.858 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=6, routed)           0.287     5.145    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_1
    SLICE_X57Y59         LUT5 (Prop_lut5_I2_O)        0.124     5.269 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0/O
                         net (fo=13, routed)          0.680     5.949    model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0_n_1
    SLICE_X57Y60         LUT2 (Prop_lut2_I1_O)        0.152     6.101 r  model3_user2/studyer/studyer/score1/score0__8_carry__0_i_3__0/O
                         net (fo=1, routed)           0.622     6.723    model3_user2/studyer/studyer/score1/score0__8_carry__0_i_3__0_n_1
    SLICE_X54Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     7.451 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.608 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.082     8.690    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.332     9.022 r  model3_user2/studyer/studyer/score1/score_reg_i_277/O
                         net (fo=1, routed)           0.000     9.022    model3_user2/studyer/studyer/score1/score_reg_i_277_n_1
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.572 r  model3_user2/studyer/studyer/score1/score_reg_i_250/CO[3]
                         net (fo=1, routed)           0.000     9.572    model3_user2/studyer/studyer/score1/score_reg_i_250_n_1
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.800 r  model3_user2/studyer/studyer/score1/score_reg_i_249/CO[2]
                         net (fo=12, routed)          1.199    10.999    model3_user2/studyer/studyer/score1/score_reg_i_249_n_2
    SLICE_X56Y62         LUT3 (Prop_lut3_I0_O)        0.313    11.312 r  model3_user2/studyer/studyer/score1/score_reg_i_257/O
                         net (fo=1, routed)           0.000    11.312    model3_user2/studyer/studyer/score1/score_reg_i_257_n_1
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.845 r  model3_user2/studyer/studyer/score1/score_reg_i_224/CO[3]
                         net (fo=1, routed)           0.000    11.845    model3_user2/studyer/studyer/score1/score_reg_i_224_n_1
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.074 r  model3_user2/studyer/studyer/score1/score_reg_i_223/CO[2]
                         net (fo=12, routed)          1.042    13.116    model3_user2/studyer/studyer/score1/score_reg_i_223_n_2
    SLICE_X55Y62         LUT3 (Prop_lut3_I0_O)        0.310    13.426 r  model3_user2/studyer/studyer/score1/score_reg_i_235/O
                         net (fo=1, routed)           0.000    13.426    model3_user2/studyer/studyer/score1/score_reg_i_235_n_1
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.976 r  model3_user2/studyer/studyer/score1/score_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.976    model3_user2/studyer/studyer/score1/score_reg_i_193_n_1
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.090 r  model3_user2/studyer/studyer/score1/score_reg_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.090    model3_user2/studyer/studyer/score1/score_reg_i_189_n_1
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.318 r  model3_user2/studyer/studyer/score1/score_reg_i_188/CO[2]
                         net (fo=12, routed)          1.082    15.399    model3_user2/studyer/studyer/score1/score_reg_i_188_n_2
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.313    15.712 r  model3_user2/studyer/studyer/score1/score_reg_i_198/O
                         net (fo=1, routed)           0.000    15.712    model3_user2/studyer/studyer/score1/score_reg_i_198_n_1
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.088 r  model3_user2/studyer/studyer/score1/score_reg_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.088    model3_user2/studyer/studyer/score1/score_reg_i_130_n_1
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.205 r  model3_user2/studyer/studyer/score1/score_reg_i_126/CO[3]
                         net (fo=1, routed)           0.000    16.205    model3_user2/studyer/studyer/score1/score_reg_i_126_n_1
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.434 r  model3_user2/studyer/studyer/score1/score_reg_i_125/CO[2]
                         net (fo=12, routed)          1.237    17.672    model3_user2/studyer/studyer/score1/score_reg_i_125_n_2
    SLICE_X50Y63         LUT3 (Prop_lut3_I0_O)        0.310    17.982 r  model3_user2/studyer/studyer/score1/score_reg_i_133/O
                         net (fo=1, routed)           0.000    17.982    model3_user2/studyer/studyer/score1/score_reg_i_133_n_1
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.515 r  model3_user2/studyer/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.515    model3_user2/studyer/studyer/score1/score_reg_i_60_n_1
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.744 r  model3_user2/studyer/studyer/score1/score_reg_i_59/CO[2]
                         net (fo=12, routed)          1.069    19.813    model3_user2/studyer/studyer/score1/score_reg_i_59_n_2
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.310    20.123 r  model3_user2/studyer/studyer/score1/score_reg_i_123/O
                         net (fo=1, routed)           0.000    20.123    model3_user2/studyer/studyer/score1/score_reg_i_123_n_1
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.673 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    20.673    model3_user2/studyer/studyer/score1/score_reg_i_58_n_1
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.901 r  model3_user2/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=13, routed)          1.227    22.128    model3_user2/studyer/studyer/score1/score_reg_i_25_n_2
    SLICE_X52Y60         LUT3 (Prop_lut3_I0_O)        0.313    22.441 r  model3_user2/studyer/studyer/score1/score_reg_i_201/O
                         net (fo=1, routed)           0.000    22.441    model3_user2/studyer/studyer/score1/score_reg_i_201_n_1
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.817 r  model3_user2/studyer/studyer/score1/score_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000    22.817    model3_user2/studyer/studyer/score1/score_reg_i_135_n_1
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.934 r  model3_user2/studyer/studyer/score1/score_reg_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.934    model3_user2/studyer/studyer/score1/score_reg_i_65_n_1
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.163 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          1.366    24.529    model3_user2/studyer/studyer/score1/score_reg_i_27_n_2
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.310    24.839 r  model3_user2/studyer/studyer/score1/score_reg_i_141/O
                         net (fo=1, routed)           0.000    24.839    model3_user2/studyer/studyer/score1/score_reg_i_141_n_1
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.215 r  model3_user2/studyer/studyer/score1/score_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    25.215    model3_user2/studyer/studyer/score1/score_reg_i_69_n_1
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.434 r  model3_user2/studyer/studyer/score1/score_reg_i_28/O[0]
                         net (fo=2, routed)           1.151    26.584    model3_user2/studyer/studyer/score1/score_reg_i_28_n_8
    SLICE_X52Y69         LUT3 (Prop_lut3_I2_O)        0.295    26.879 r  model3_user2/studyer/studyer/score1/score_reg_i_75/O
                         net (fo=1, routed)           0.000    26.879    model3_user2/studyer/studyer/score1/score_reg_i_75_n_1
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    27.453 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.524    28.977    model3_user2/studyer/studyer/score1/score_reg_i_29_n_2
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.310    29.287 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_27__0/O
                         net (fo=1, routed)           0.000    29.287    model3_user2/studyer/studyer/score1/score0__501_carry_i_27__0_n_1
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.837 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    29.837    model3_user2/studyer/studyer/score1/score0__501_carry_i_17__0_n_1
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.951 r  model3_user2/studyer/studyer/score1/score_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000    29.951    model3_user2/studyer/studyer/score1/score_reg_i_77_n_1
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.179 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=13, routed)          1.349    31.528    model3_user2/studyer/studyer/score1/score_reg_i_30_n_2
    SLICE_X53Y68         LUT3 (Prop_lut3_I0_O)        0.313    31.841 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_20__0/O
                         net (fo=1, routed)           0.000    31.841    model3_user2/studyer/studyer/score1/score0__501_carry_i_20__0_n_1
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.391 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    32.391    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_1
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.619 r  model3_user2/studyer/studyer/score1/score_reg_i_31/CO[2]
                         net (fo=14, routed)          1.345    33.965    model3_user2/studyer/studyer/score1/score_reg_i_31_n_2
    SLICE_X50Y65         LUT3 (Prop_lut3_I0_O)        0.313    34.278 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_14__0/O
                         net (fo=1, routed)           0.000    34.278    model3_user2/studyer/studyer/score1/score0__501_carry_i_14__0_n_1
    SLICE_X50Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    34.654 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    34.654    model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0_n_1
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.771 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    34.771    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0_n_1
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    35.000 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0/CO[2]
                         net (fo=14, routed)          0.503    35.503    model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0_n_2
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.310    35.813 r  model3_user2/studyer/studyer/score1/score_reg_i_16__0/O
                         net (fo=1, routed)           0.772    36.584    model3_user1/studyer/studyer/score1/ADDRBWRADDR[1]
    RAMB18_X1Y28         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.017ns  (logic 14.931ns (42.639%)  route 20.086ns (57.361%))
  Logic Levels:           46  (CARRY4=29 FDRE=1 LUT2=2 LUT3=12 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y56         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[1]/C
    SLICE_X53Y56         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user2/studyer/studyer/counter_reg[1]/Q
                         net (fo=55, routed)          1.548     2.004    model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0_0[0]
    SLICE_X53Y57         LUT3 (Prop_lut3_I1_O)        0.124     2.128 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0/O
                         net (fo=1, routed)           0.541     2.669    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0_n_1
    SLICE_X53Y59         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     3.195 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.195    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.529 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           1.027     4.555    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X57Y59         LUT6 (Prop_lut6_I2_O)        0.303     4.858 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0/O
                         net (fo=6, routed)           0.287     5.145    model3_user2/studyer/studyer/score1/score0__8_carry_i_9__0_n_1
    SLICE_X57Y59         LUT5 (Prop_lut5_I2_O)        0.124     5.269 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0/O
                         net (fo=13, routed)          0.680     5.949    model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0_n_1
    SLICE_X57Y60         LUT2 (Prop_lut2_I1_O)        0.152     6.101 r  model3_user2/studyer/studyer/score1/score0__8_carry__0_i_3__0/O
                         net (fo=1, routed)           0.622     6.723    model3_user2/studyer/studyer/score1/score0__8_carry__0_i_3__0_n_1
    SLICE_X54Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728     7.451 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.451    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X54Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.608 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.082     8.690    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X55Y60         LUT3 (Prop_lut3_I0_O)        0.332     9.022 r  model3_user2/studyer/studyer/score1/score_reg_i_277/O
                         net (fo=1, routed)           0.000     9.022    model3_user2/studyer/studyer/score1/score_reg_i_277_n_1
    SLICE_X55Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.572 r  model3_user2/studyer/studyer/score1/score_reg_i_250/CO[3]
                         net (fo=1, routed)           0.000     9.572    model3_user2/studyer/studyer/score1/score_reg_i_250_n_1
    SLICE_X55Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.800 r  model3_user2/studyer/studyer/score1/score_reg_i_249/CO[2]
                         net (fo=12, routed)          1.199    10.999    model3_user2/studyer/studyer/score1/score_reg_i_249_n_2
    SLICE_X56Y62         LUT3 (Prop_lut3_I0_O)        0.313    11.312 r  model3_user2/studyer/studyer/score1/score_reg_i_257/O
                         net (fo=1, routed)           0.000    11.312    model3_user2/studyer/studyer/score1/score_reg_i_257_n_1
    SLICE_X56Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.845 r  model3_user2/studyer/studyer/score1/score_reg_i_224/CO[3]
                         net (fo=1, routed)           0.000    11.845    model3_user2/studyer/studyer/score1/score_reg_i_224_n_1
    SLICE_X56Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.074 r  model3_user2/studyer/studyer/score1/score_reg_i_223/CO[2]
                         net (fo=12, routed)          1.042    13.116    model3_user2/studyer/studyer/score1/score_reg_i_223_n_2
    SLICE_X55Y62         LUT3 (Prop_lut3_I0_O)        0.310    13.426 r  model3_user2/studyer/studyer/score1/score_reg_i_235/O
                         net (fo=1, routed)           0.000    13.426    model3_user2/studyer/studyer/score1/score_reg_i_235_n_1
    SLICE_X55Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.976 r  model3_user2/studyer/studyer/score1/score_reg_i_193/CO[3]
                         net (fo=1, routed)           0.000    13.976    model3_user2/studyer/studyer/score1/score_reg_i_193_n_1
    SLICE_X55Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.090 r  model3_user2/studyer/studyer/score1/score_reg_i_189/CO[3]
                         net (fo=1, routed)           0.000    14.090    model3_user2/studyer/studyer/score1/score_reg_i_189_n_1
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.318 r  model3_user2/studyer/studyer/score1/score_reg_i_188/CO[2]
                         net (fo=12, routed)          1.082    15.399    model3_user2/studyer/studyer/score1/score_reg_i_188_n_2
    SLICE_X54Y62         LUT3 (Prop_lut3_I0_O)        0.313    15.712 r  model3_user2/studyer/studyer/score1/score_reg_i_198/O
                         net (fo=1, routed)           0.000    15.712    model3_user2/studyer/studyer/score1/score_reg_i_198_n_1
    SLICE_X54Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.088 r  model3_user2/studyer/studyer/score1/score_reg_i_130/CO[3]
                         net (fo=1, routed)           0.000    16.088    model3_user2/studyer/studyer/score1/score_reg_i_130_n_1
    SLICE_X54Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.205 r  model3_user2/studyer/studyer/score1/score_reg_i_126/CO[3]
                         net (fo=1, routed)           0.000    16.205    model3_user2/studyer/studyer/score1/score_reg_i_126_n_1
    SLICE_X54Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.434 r  model3_user2/studyer/studyer/score1/score_reg_i_125/CO[2]
                         net (fo=12, routed)          1.237    17.672    model3_user2/studyer/studyer/score1/score_reg_i_125_n_2
    SLICE_X50Y63         LUT3 (Prop_lut3_I0_O)        0.310    17.982 r  model3_user2/studyer/studyer/score1/score_reg_i_133/O
                         net (fo=1, routed)           0.000    17.982    model3_user2/studyer/studyer/score1/score_reg_i_133_n_1
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.515 r  model3_user2/studyer/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.515    model3_user2/studyer/studyer/score1/score_reg_i_60_n_1
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.744 r  model3_user2/studyer/studyer/score1/score_reg_i_59/CO[2]
                         net (fo=12, routed)          1.069    19.813    model3_user2/studyer/studyer/score1/score_reg_i_59_n_2
    SLICE_X53Y62         LUT3 (Prop_lut3_I0_O)        0.310    20.123 r  model3_user2/studyer/studyer/score1/score_reg_i_123/O
                         net (fo=1, routed)           0.000    20.123    model3_user2/studyer/studyer/score1/score_reg_i_123_n_1
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.673 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    20.673    model3_user2/studyer/studyer/score1/score_reg_i_58_n_1
    SLICE_X53Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.901 r  model3_user2/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=13, routed)          1.227    22.128    model3_user2/studyer/studyer/score1/score_reg_i_25_n_2
    SLICE_X52Y60         LUT3 (Prop_lut3_I0_O)        0.313    22.441 r  model3_user2/studyer/studyer/score1/score_reg_i_201/O
                         net (fo=1, routed)           0.000    22.441    model3_user2/studyer/studyer/score1/score_reg_i_201_n_1
    SLICE_X52Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    22.817 r  model3_user2/studyer/studyer/score1/score_reg_i_135/CO[3]
                         net (fo=1, routed)           0.000    22.817    model3_user2/studyer/studyer/score1/score_reg_i_135_n_1
    SLICE_X52Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.934 r  model3_user2/studyer/studyer/score1/score_reg_i_65/CO[3]
                         net (fo=1, routed)           0.000    22.934    model3_user2/studyer/studyer/score1/score_reg_i_65_n_1
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.163 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          1.366    24.529    model3_user2/studyer/studyer/score1/score_reg_i_27_n_2
    SLICE_X52Y65         LUT3 (Prop_lut3_I0_O)        0.310    24.839 r  model3_user2/studyer/studyer/score1/score_reg_i_141/O
                         net (fo=1, routed)           0.000    24.839    model3_user2/studyer/studyer/score1/score_reg_i_141_n_1
    SLICE_X52Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.215 r  model3_user2/studyer/studyer/score1/score_reg_i_69/CO[3]
                         net (fo=1, routed)           0.000    25.215    model3_user2/studyer/studyer/score1/score_reg_i_69_n_1
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.434 r  model3_user2/studyer/studyer/score1/score_reg_i_28/O[0]
                         net (fo=2, routed)           1.151    26.584    model3_user2/studyer/studyer/score1/score_reg_i_28_n_8
    SLICE_X52Y69         LUT3 (Prop_lut3_I2_O)        0.295    26.879 r  model3_user2/studyer/studyer/score1/score_reg_i_75/O
                         net (fo=1, routed)           0.000    26.879    model3_user2/studyer/studyer/score1/score_reg_i_75_n_1
    SLICE_X52Y69         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    27.453 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.524    28.977    model3_user2/studyer/studyer/score1/score_reg_i_29_n_2
    SLICE_X53Y64         LUT3 (Prop_lut3_I0_O)        0.310    29.287 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_27__0/O
                         net (fo=1, routed)           0.000    29.287    model3_user2/studyer/studyer/score1/score0__501_carry_i_27__0_n_1
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.837 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    29.837    model3_user2/studyer/studyer/score1/score0__501_carry_i_17__0_n_1
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.951 r  model3_user2/studyer/studyer/score1/score_reg_i_77/CO[3]
                         net (fo=1, routed)           0.000    29.951    model3_user2/studyer/studyer/score1/score_reg_i_77_n_1
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.179 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=13, routed)          1.349    31.528    model3_user2/studyer/studyer/score1/score_reg_i_30_n_2
    SLICE_X53Y68         LUT3 (Prop_lut3_I0_O)        0.313    31.841 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_20__0/O
                         net (fo=1, routed)           0.000    31.841    model3_user2/studyer/studyer/score1/score0__501_carry_i_20__0_n_1
    SLICE_X53Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.391 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    32.391    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_1
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.619 r  model3_user2/studyer/studyer/score1/score_reg_i_31/CO[2]
                         net (fo=14, routed)          1.267    33.887    model3_user2/studyer/studyer/score1/score_reg_i_31_n_2
    SLICE_X48Y67         LUT2 (Prop_lut2_I0_O)        0.343    34.230 r  model3_user2/studyer/studyer/score1/score_reg_i_15__0/O
                         net (fo=1, routed)           0.788    35.017    model3_user1/studyer/studyer/score1/ADDRBWRADDR[2]
    RAMB18_X1Y28         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.743ns  (logic 15.426ns (44.400%)  route 19.317ns (55.600%))
  Logic Levels:           50  (CARRY4=33 FDRE=1 LUT2=2 LUT3=11 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[4]/C
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user3/studyer/studyer/counter_reg[4]/Q
                         net (fo=24, routed)          1.681     2.137    model3_user3/studyer/studyer/score1/counter[2]
    SLICE_X36Y52         LUT5 (Prop_lut5_I2_O)        0.124     2.261 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     2.261    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_7__1_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.811 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.811    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.145 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.989     4.134    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     4.437 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1/O
                         net (fo=6, routed)           0.302     4.739    model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     4.863 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1/O
                         net (fo=13, routed)          1.348     6.211    model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1_n_1
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.149     6.360 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_1__1/O
                         net (fo=1, routed)           0.763     7.123    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_1__1_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     7.716 r  model3_user3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.716    model3_user3/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.873 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.102     8.975    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.329     9.304 r  model3_user3/studyer/studyer/score1/score_reg_i_136__0/O
                         net (fo=1, routed)           0.000     9.304    model3_user3/studyer/studyer/score1/score_reg_i_136__0_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.837 r  model3_user3/studyer/studyer/score1/score_reg_i_119__0/CO[3]
                         net (fo=1, routed)           0.000     9.837    model3_user3/studyer/studyer/score1/score_reg_i_119__0_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.066 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[2]
                         net (fo=12, routed)          0.881    10.947    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_2
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.310    11.257 r  model3_user3/studyer/studyer/score1/score_reg_i_130__0/O
                         net (fo=1, routed)           0.000    11.257    model3_user3/studyer/studyer/score1/score_reg_i_130__0_n_1
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.790 r  model3_user3/studyer/studyer/score1/score_reg_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    11.790    model3_user3/studyer/studyer/score1/score_reg_i_110__0_n_1
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.907 r  model3_user3/studyer/studyer/score1/score_reg_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    11.907    model3_user3/studyer/studyer/score1/score_reg_i_106__0_n_1
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.136 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[2]
                         net (fo=12, routed)          1.049    13.185    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_2
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.310    13.495 r  model3_user3/studyer/studyer/score1/score_reg_i_115__0/O
                         net (fo=1, routed)           0.000    13.495    model3_user3/studyer/studyer/score1/score_reg_i_115__0_n_1
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.896 r  model3_user3/studyer/studyer/score1/score_reg_i_88__0/CO[3]
                         net (fo=1, routed)           0.000    13.896    model3_user3/studyer/studyer/score1/score_reg_i_88__0_n_1
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  model3_user3/studyer/studyer/score1/score_reg_i_84__0/CO[3]
                         net (fo=1, routed)           0.000    14.010    model3_user3/studyer/studyer/score1/score_reg_i_84__0_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.238 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/CO[2]
                         net (fo=12, routed)          1.162    15.400    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_2
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.313    15.713 r  model3_user3/studyer/studyer/score1/score_reg_i_94__0/O
                         net (fo=1, routed)           0.000    15.713    model3_user3/studyer/studyer/score1/score_reg_i_94__0_n_1
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.111 r  model3_user3/studyer/studyer/score1/score_reg_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    16.111    model3_user3/studyer/studyer/score1/score_reg_i_53__0_n_1
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  model3_user3/studyer/studyer/score1/score_reg_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    16.225    model3_user3/studyer/studyer/score1/score_reg_i_49__0_n_1
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.453 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[2]
                         net (fo=12, routed)          1.195    17.648    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_2
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.313    17.961 r  model3_user3/studyer/studyer/score1/score_reg_i_56__0/O
                         net (fo=1, routed)           0.000    17.961    model3_user3/studyer/studyer/score1/score_reg_i_56__0_n_1
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.511 r  model3_user3/studyer/studyer/score1/score_reg_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    18.511    model3_user3/studyer/studyer/score1/score_reg_i_18__0_n_1
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.739 r  model3_user3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.440    20.180    model3_user3/studyer/studyer/score1/score_reg_i_17_n_2
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.313    20.493 r  model3_user3/studyer/studyer/score1/score_reg_i_79__0/O
                         net (fo=1, routed)           0.000    20.493    model3_user3/studyer/studyer/score1/score_reg_i_79__0_n_1
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.043 r  model3_user3/studyer/studyer/score1/score_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    21.043    model3_user3/studyer/studyer/score1/score_reg_i_42__0_n_1
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.157 r  model3_user3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.157    model3_user3/studyer/studyer/score1/score_reg_i_16_n_1
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.385 r  model3_user3/studyer/studyer/score1/score_reg_i_9/CO[2]
                         net (fo=13, routed)          1.089    22.474    model3_user3/studyer/studyer/score1/score_reg_i_9_n_2
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.313    22.787 r  model3_user3/studyer/studyer/score1/score_reg_i_61__0/O
                         net (fo=1, routed)           0.000    22.787    model3_user3/studyer/studyer/score1/score_reg_i_61__0_n_1
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.320 r  model3_user3/studyer/studyer/score1/score_reg_i_23__0/CO[3]
                         net (fo=1, routed)           0.000    23.320    model3_user3/studyer/studyer/score1/score_reg_i_23__0_n_1
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.549 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.338    24.887    model3_user3/studyer/studyer/score1/score_reg_i_11_n_2
    SLICE_X41Y50         LUT3 (Prop_lut3_I0_O)        0.310    25.197 r  model3_user3/studyer/studyer/score1/score_reg_i_99__0/O
                         net (fo=1, routed)           0.000    25.197    model3_user3/studyer/studyer/score1/score_reg_i_99__0_n_1
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.598 r  model3_user3/studyer/studyer/score1/score_reg_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    25.598    model3_user3/studyer/studyer/score1/score_reg_i_63__0_n_1
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.712 r  model3_user3/studyer/studyer/score1/score_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    25.712    model3_user3/studyer/studyer/score1/score_reg_i_27__0_n_1
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.940 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.102    27.042    model3_user3/studyer/studyer/score1/score_reg_i_12_n_2
    SLICE_X40Y50         LUT3 (Prop_lut3_I0_O)        0.313    27.355 r  model3_user3/studyer/studyer/score1/score_reg_i_71__0/O
                         net (fo=1, routed)           0.000    27.355    model3_user3/studyer/studyer/score1/score_reg_i_71__0_n_1
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  model3_user3/studyer/studyer/score1/score_reg_i_31__0/CO[3]
                         net (fo=1, routed)           0.000    27.905    model3_user3/studyer/studyer/score1/score_reg_i_31__0_n_1
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.133 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.165    29.298    model3_user3/studyer/studyer/score1/score_reg_i_13_n_2
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.313    29.611 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1/O
                         net (fo=1, routed)           0.000    29.611    model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.161 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    30.161    model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1_n_1
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.275 r  model3_user3/studyer/studyer/score1/score_reg_i_35__0/CO[3]
                         net (fo=1, routed)           0.001    30.275    model3_user3/studyer/studyer/score1/score_reg_i_35__0_n_1
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.503 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          0.884    31.387    model3_user3/studyer/studyer/score1/score_reg_i_14_n_2
    SLICE_X38Y48         LUT3 (Prop_lut3_I0_O)        0.313    31.700 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_24__1/O
                         net (fo=1, routed)           0.000    31.700    model3_user3/studyer/studyer/score1/score0__501_carry_i_24__1_n_1
    SLICE_X38Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.233 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    32.233    model3_user3/studyer/studyer/score1/score0__501_carry_i_12__1_n_1
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.350 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.001    32.351    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_1
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.580 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          1.161    33.741    model3_user3/studyer/studyer/score1/score_reg_i_15_n_2
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.338    34.079 r  model3_user3/studyer/studyer/score1/score_reg_i_6__0/O
                         net (fo=1, routed)           0.665    34.743    model3_user3/studyer/studyer/score1/score_reg_i_6__0_n_1
    RAMB18_X1Y20         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.687ns  (logic 15.694ns (45.244%)  route 18.993ns (54.756%))
  Logic Levels:           49  (CARRY4=32 FDRE=1 LUT2=2 LUT3=12 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[3]/C
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  model3_user1/studyer/studyer/counter_reg[3]/Q
                         net (fo=31, routed)          1.221     1.677    model3_user1/studyer/studyer/score1/counter[1]
    SLICE_X45Y61         LUT3 (Prop_lut3_I0_O)        0.124     1.801 r  model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4/O
                         net (fo=1, routed)           0.338     2.139    model3_user1/studyer/studyer/score1/score1__0_carry__0_i_4_n_1
    SLICE_X44Y61         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     2.665 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.665    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.999 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.842     3.841    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X44Y63         LUT6 (Prop_lut6_I2_O)        0.303     4.144 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_9/O
                         net (fo=6, routed)           0.170     4.314    model3_user1/studyer/studyer/score1/score0__8_carry_i_9_n_1
    SLICE_X44Y63         LUT5 (Prop_lut5_I2_O)        0.124     4.438 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=13, routed)          0.824     5.262    model3_user1/studyer/studyer/score1/score0__8_carry_i_1_n_1
    SLICE_X47Y63         LUT2 (Prop_lut2_I1_O)        0.153     5.415 r  model3_user1/studyer/studyer/score1/score0__8_carry__0_i_3/O
                         net (fo=1, routed)           0.657     6.073    model3_user1/studyer/studyer/score1/score0__8_carry__0_i_3_n_1
    SLICE_X46Y64         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.723     6.796 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.796    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X46Y65         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.953 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.178     8.131    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X45Y63         LUT3 (Prop_lut3_I0_O)        0.332     8.463 r  model3_user1/studyer/studyer/score1/score_reg_i_271/O
                         net (fo=1, routed)           0.000     8.463    model3_user1/studyer/studyer/score1/score_reg_i_271_n_1
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.013 r  model3_user1/studyer/studyer/score1/score_reg_i_241/CO[3]
                         net (fo=1, routed)           0.000     9.013    model3_user1/studyer/studyer/score1/score_reg_i_241_n_1
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.235 r  model3_user1/studyer/studyer/score1/score_reg_i_237/O[0]
                         net (fo=2, routed)           1.094    10.329    model3_user1/studyer/studyer/score1/score_reg_i_237_n_8
    SLICE_X44Y67         LUT3 (Prop_lut3_I2_O)        0.299    10.628 r  model3_user1/studyer/studyer/score1/score_reg_i_244/O
                         net (fo=1, routed)           0.000    10.628    model3_user1/studyer/studyer/score1/score_reg_i_244_n_1
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.178 r  model3_user1/studyer/studyer/score1/score_reg_i_211/CO[3]
                         net (fo=1, routed)           0.000    11.178    model3_user1/studyer/studyer/score1/score_reg_i_211_n_1
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    11.406 r  model3_user1/studyer/studyer/score1/score_reg_i_210/CO[2]
                         net (fo=12, routed)          1.087    12.493    model3_user1/studyer/studyer/score1/score_reg_i_210_n_2
    SLICE_X43Y67         LUT3 (Prop_lut3_I0_O)        0.313    12.806 r  model3_user1/studyer/studyer/score1/score_reg_i_218/O
                         net (fo=1, routed)           0.000    12.806    model3_user1/studyer/studyer/score1/score_reg_i_218_n_1
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.356 r  model3_user1/studyer/studyer/score1/score_reg_i_161/CO[3]
                         net (fo=1, routed)           0.000    13.356    model3_user1/studyer/studyer/score1/score_reg_i_161_n_1
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.584 r  model3_user1/studyer/studyer/score1/score_reg_i_160/CO[2]
                         net (fo=12, routed)          1.198    14.782    model3_user1/studyer/studyer/score1/score_reg_i_160_n_2
    SLICE_X41Y66         LUT3 (Prop_lut3_I0_O)        0.313    15.095 r  model3_user1/studyer/studyer/score1/score_reg_i_168/O
                         net (fo=1, routed)           0.000    15.095    model3_user1/studyer/studyer/score1/score_reg_i_168_n_1
    SLICE_X41Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.645 r  model3_user1/studyer/studyer/score1/score_reg_i_91/CO[3]
                         net (fo=1, routed)           0.000    15.645    model3_user1/studyer/studyer/score1/score_reg_i_91_n_1
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.873 r  model3_user1/studyer/studyer/score1/score_reg_i_90/CO[2]
                         net (fo=12, routed)          1.202    17.075    model3_user1/studyer/studyer/score1/score_reg_i_90_n_2
    SLICE_X38Y65         LUT3 (Prop_lut3_I0_O)        0.313    17.388 r  model3_user1/studyer/studyer/score1/score_reg_i_159/O
                         net (fo=1, routed)           0.000    17.388    model3_user1/studyer/studyer/score1/score_reg_i_159_n_1
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.921 r  model3_user1/studyer/studyer/score1/score_reg_i_85/CO[3]
                         net (fo=1, routed)           0.000    17.921    model3_user1/studyer/studyer/score1/score_reg_i_85_n_1
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.038 r  model3_user1/studyer/studyer/score1/score_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    18.038    model3_user1/studyer/studyer/score1/score_reg_i_34_n_1
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.267 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[2]
                         net (fo=12, routed)          0.965    19.232    model3_user1/studyer/studyer/score1/score_reg_i_33_n_2
    SLICE_X35Y66         LUT3 (Prop_lut3_I0_O)        0.310    19.542 r  model3_user1/studyer/studyer/score1/score_reg_i_154/O
                         net (fo=1, routed)           0.000    19.542    model3_user1/studyer/studyer/score1/score_reg_i_154_n_1
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.943 r  model3_user1/studyer/studyer/score1/score_reg_i_84/CO[3]
                         net (fo=1, routed)           0.000    19.943    model3_user1/studyer/studyer/score1/score_reg_i_84_n_1
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.057 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000    20.057    model3_user1/studyer/studyer/score1/score_reg_i_32_n_1
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.285 r  model3_user1/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=13, routed)          0.903    21.188    model3_user1/studyer/studyer/score1/score_reg_i_18_n_2
    SLICE_X34Y66         LUT3 (Prop_lut3_I0_O)        0.313    21.501 r  model3_user1/studyer/studyer/score1/score_reg_i_175/O
                         net (fo=1, routed)           0.000    21.501    model3_user1/studyer/studyer/score1/score_reg_i_175_n_1
    SLICE_X34Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.034 r  model3_user1/studyer/studyer/score1/score_reg_i_100/CO[3]
                         net (fo=1, routed)           0.000    22.034    model3_user1/studyer/studyer/score1/score_reg_i_100_n_1
    SLICE_X34Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.151 r  model3_user1/studyer/studyer/score1/score_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000    22.151    model3_user1/studyer/studyer/score1/score_reg_i_39_n_1
    SLICE_X34Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    22.380 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.233    23.614    model3_user1/studyer/studyer/score1/score_reg_i_20_n_2
    SLICE_X34Y64         LUT3 (Prop_lut3_I0_O)        0.310    23.924 r  model3_user1/studyer/studyer/score1/score_reg_i_108/O
                         net (fo=1, routed)           0.000    23.924    model3_user1/studyer/studyer/score1/score_reg_i_108_n_1
    SLICE_X34Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.457 r  model3_user1/studyer/studyer/score1/score_reg_i_43/CO[3]
                         net (fo=1, routed)           0.000    24.457    model3_user1/studyer/studyer/score1/score_reg_i_43_n_1
    SLICE_X34Y65         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    24.686 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          0.999    25.685    model3_user1/studyer/studyer/score1/score_reg_i_21_n_2
    SLICE_X35Y62         LUT3 (Prop_lut3_I0_O)        0.310    25.995 r  model3_user1/studyer/studyer/score1/score_reg_i_181/O
                         net (fo=1, routed)           0.000    25.995    model3_user1/studyer/studyer/score1/score_reg_i_181_n_1
    SLICE_X35Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.545 r  model3_user1/studyer/studyer/score1/score_reg_i_110/CO[3]
                         net (fo=1, routed)           0.000    26.545    model3_user1/studyer/studyer/score1/score_reg_i_110_n_1
    SLICE_X35Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.659 r  model3_user1/studyer/studyer/score1/score_reg_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.659    model3_user1/studyer/studyer/score1/score_reg_i_47_n_1
    SLICE_X35Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.887 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.347    28.234    model3_user1/studyer/studyer/score1/score_reg_i_22_n_2
    SLICE_X30Y61         LUT3 (Prop_lut3_I0_O)        0.313    28.547 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_27/O
                         net (fo=1, routed)           0.000    28.547    model3_user1/studyer/studyer/score1/score0__501_carry_i_27_n_1
    SLICE_X30Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.080 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    29.080    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_1
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.197 r  model3_user1/studyer/studyer/score1/score_reg_i_51/CO[3]
                         net (fo=1, routed)           0.000    29.197    model3_user1/studyer/studyer/score1/score_reg_i_51_n_1
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    29.426 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=13, routed)          1.518    30.944    model3_user1/studyer/studyer/score1/score_reg_i_23_n_2
    SLICE_X34Y60         LUT3 (Prop_lut3_I0_O)        0.310    31.254 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_24/O
                         net (fo=1, routed)           0.000    31.254    model3_user1/studyer/studyer/score1/score0__501_carry_i_24_n_1
    SLICE_X34Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.787 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_12/CO[3]
                         net (fo=1, routed)           0.000    31.787    model3_user1/studyer/studyer/score1/score0__501_carry_i_12_n_1
    SLICE_X34Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.904 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    31.904    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_1
    SLICE_X34Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.133 r  model3_user1/studyer/studyer/score1/score_reg_i_24/CO[2]
                         net (fo=14, routed)          1.338    33.471    model3_user1/studyer/studyer/score1/score_reg_i_24_n_2
    SLICE_X46Y67         LUT2 (Prop_lut2_I0_O)        0.339    33.810 r  model3_user1/studyer/studyer/score1/score_reg_i_7/O
                         net (fo=1, routed)           0.877    34.687    model3_user1/studyer/studyer/score1/score_reg_i_7_n_1
    RAMB18_X1Y28         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.599ns  (logic 14.209ns (43.587%)  route 18.390ns (56.413%))
  Logic Levels:           46  (CARRY4=30 FDRE=1 LUT2=2 LUT3=10 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[4]/C
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user3/studyer/studyer/counter_reg[4]/Q
                         net (fo=24, routed)          1.681     2.137    model3_user3/studyer/studyer/score1/counter[2]
    SLICE_X36Y52         LUT5 (Prop_lut5_I2_O)        0.124     2.261 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_7__1/O
                         net (fo=1, routed)           0.000     2.261    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_7__1_n_1
    SLICE_X36Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.811 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.811    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_1
    SLICE_X36Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.145 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=6, routed)           0.989     4.134    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X40Y52         LUT6 (Prop_lut6_I2_O)        0.303     4.437 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1/O
                         net (fo=6, routed)           0.302     4.739    model3_user3/studyer/studyer/score1/score0__8_carry_i_9__1_n_1
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124     4.863 r  model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1/O
                         net (fo=13, routed)          1.348     6.211    model3_user3/studyer/studyer/score1/score0__8_carry_i_1__1_n_1
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.149     6.360 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_1__1/O
                         net (fo=1, routed)           0.763     7.123    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_1__1_n_1
    SLICE_X43Y51         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.593     7.716 r  model3_user3/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.716    model3_user3/studyer/studyer/score1/score0__8_carry__0_n_1
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.873 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.102     8.975    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_3
    SLICE_X42Y51         LUT3 (Prop_lut3_I0_O)        0.329     9.304 r  model3_user3/studyer/studyer/score1/score_reg_i_136__0/O
                         net (fo=1, routed)           0.000     9.304    model3_user3/studyer/studyer/score1/score_reg_i_136__0_n_1
    SLICE_X42Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.837 r  model3_user3/studyer/studyer/score1/score_reg_i_119__0/CO[3]
                         net (fo=1, routed)           0.000     9.837    model3_user3/studyer/studyer/score1/score_reg_i_119__0_n_1
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.066 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[2]
                         net (fo=12, routed)          0.881    10.947    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_2
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.310    11.257 r  model3_user3/studyer/studyer/score1/score_reg_i_130__0/O
                         net (fo=1, routed)           0.000    11.257    model3_user3/studyer/studyer/score1/score_reg_i_130__0_n_1
    SLICE_X42Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.790 r  model3_user3/studyer/studyer/score1/score_reg_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    11.790    model3_user3/studyer/studyer/score1/score_reg_i_110__0_n_1
    SLICE_X42Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.907 r  model3_user3/studyer/studyer/score1/score_reg_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    11.907    model3_user3/studyer/studyer/score1/score_reg_i_106__0_n_1
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.136 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[2]
                         net (fo=12, routed)          1.049    13.185    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_2
    SLICE_X43Y53         LUT3 (Prop_lut3_I0_O)        0.310    13.495 r  model3_user3/studyer/studyer/score1/score_reg_i_115__0/O
                         net (fo=1, routed)           0.000    13.495    model3_user3/studyer/studyer/score1/score_reg_i_115__0_n_1
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.896 r  model3_user3/studyer/studyer/score1/score_reg_i_88__0/CO[3]
                         net (fo=1, routed)           0.000    13.896    model3_user3/studyer/studyer/score1/score_reg_i_88__0_n_1
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.010 r  model3_user3/studyer/studyer/score1/score_reg_i_84__0/CO[3]
                         net (fo=1, routed)           0.000    14.010    model3_user3/studyer/studyer/score1/score_reg_i_84__0_n_1
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.238 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/CO[2]
                         net (fo=12, routed)          1.162    15.400    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_2
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.313    15.713 r  model3_user3/studyer/studyer/score1/score_reg_i_94__0/O
                         net (fo=1, routed)           0.000    15.713    model3_user3/studyer/studyer/score1/score_reg_i_94__0_n_1
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.111 r  model3_user3/studyer/studyer/score1/score_reg_i_53__0/CO[3]
                         net (fo=1, routed)           0.000    16.111    model3_user3/studyer/studyer/score1/score_reg_i_53__0_n_1
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.225 r  model3_user3/studyer/studyer/score1/score_reg_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    16.225    model3_user3/studyer/studyer/score1/score_reg_i_49__0_n_1
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.453 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[2]
                         net (fo=12, routed)          1.195    17.648    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_2
    SLICE_X35Y54         LUT3 (Prop_lut3_I0_O)        0.313    17.961 r  model3_user3/studyer/studyer/score1/score_reg_i_56__0/O
                         net (fo=1, routed)           0.000    17.961    model3_user3/studyer/studyer/score1/score_reg_i_56__0_n_1
    SLICE_X35Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.511 r  model3_user3/studyer/studyer/score1/score_reg_i_18__0/CO[3]
                         net (fo=1, routed)           0.000    18.511    model3_user3/studyer/studyer/score1/score_reg_i_18__0_n_1
    SLICE_X35Y55         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    18.739 r  model3_user3/studyer/studyer/score1/score_reg_i_17/CO[2]
                         net (fo=12, routed)          1.440    20.180    model3_user3/studyer/studyer/score1/score_reg_i_17_n_2
    SLICE_X39Y52         LUT3 (Prop_lut3_I0_O)        0.313    20.493 r  model3_user3/studyer/studyer/score1/score_reg_i_79__0/O
                         net (fo=1, routed)           0.000    20.493    model3_user3/studyer/studyer/score1/score_reg_i_79__0_n_1
    SLICE_X39Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.043 r  model3_user3/studyer/studyer/score1/score_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    21.043    model3_user3/studyer/studyer/score1/score_reg_i_42__0_n_1
    SLICE_X39Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.157 r  model3_user3/studyer/studyer/score1/score_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.157    model3_user3/studyer/studyer/score1/score_reg_i_16_n_1
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.385 r  model3_user3/studyer/studyer/score1/score_reg_i_9/CO[2]
                         net (fo=13, routed)          1.089    22.474    model3_user3/studyer/studyer/score1/score_reg_i_9_n_2
    SLICE_X38Y52         LUT3 (Prop_lut3_I0_O)        0.313    22.787 r  model3_user3/studyer/studyer/score1/score_reg_i_61__0/O
                         net (fo=1, routed)           0.000    22.787    model3_user3/studyer/studyer/score1/score_reg_i_61__0_n_1
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.320 r  model3_user3/studyer/studyer/score1/score_reg_i_23__0/CO[3]
                         net (fo=1, routed)           0.000    23.320    model3_user3/studyer/studyer/score1/score_reg_i_23__0_n_1
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.549 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          1.338    24.887    model3_user3/studyer/studyer/score1/score_reg_i_11_n_2
    SLICE_X41Y50         LUT3 (Prop_lut3_I0_O)        0.310    25.197 r  model3_user3/studyer/studyer/score1/score_reg_i_99__0/O
                         net (fo=1, routed)           0.000    25.197    model3_user3/studyer/studyer/score1/score_reg_i_99__0_n_1
    SLICE_X41Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.598 r  model3_user3/studyer/studyer/score1/score_reg_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    25.598    model3_user3/studyer/studyer/score1/score_reg_i_63__0_n_1
    SLICE_X41Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.712 r  model3_user3/studyer/studyer/score1/score_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    25.712    model3_user3/studyer/studyer/score1/score_reg_i_27__0_n_1
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.940 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.102    27.042    model3_user3/studyer/studyer/score1/score_reg_i_12_n_2
    SLICE_X40Y50         LUT3 (Prop_lut3_I0_O)        0.313    27.355 r  model3_user3/studyer/studyer/score1/score_reg_i_71__0/O
                         net (fo=1, routed)           0.000    27.355    model3_user3/studyer/studyer/score1/score_reg_i_71__0_n_1
    SLICE_X40Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.905 r  model3_user3/studyer/studyer/score1/score_reg_i_31__0/CO[3]
                         net (fo=1, routed)           0.000    27.905    model3_user3/studyer/studyer/score1/score_reg_i_31__0_n_1
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.133 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.165    29.298    model3_user3/studyer/studyer/score1/score_reg_i_13_n_2
    SLICE_X39Y48         LUT3 (Prop_lut3_I0_O)        0.313    29.611 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1/O
                         net (fo=1, routed)           0.000    29.611    model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1_n_1
    SLICE_X39Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.161 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    30.161    model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1_n_1
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.275 r  model3_user3/studyer/studyer/score1/score_reg_i_35__0/CO[3]
                         net (fo=1, routed)           0.001    30.275    model3_user3/studyer/studyer/score1/score_reg_i_35__0_n_1
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.503 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.124    31.628    model3_user3/studyer/studyer/score1/score_reg_i_14_n_2
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.313    31.941 r  model3_user3/studyer/studyer/score1/score_reg_i_5__0/O
                         net (fo=1, routed)           0.659    32.599    model3_user3/studyer/studyer/score1/score_reg_i_5__0_n_1
    RAMB18_X1Y20         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user2/studyer/studyer/note_code_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/studyer/music_play_reg_0_15_0_0__0/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y60         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/note_code_reg[1]/C
    SLICE_X59Y60         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/note_code_reg[1]/Q
                         net (fo=6, routed)           0.111     0.252    model3_user2/studyer/studyer/music_play_reg_0_15_0_0__0/D
    SLICE_X60Y61         RAMS32                                       r  model3_user2/studyer/studyer/music_play_reg_0_15_0_0__0/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/note_code_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/studyer/music_play_reg_0_15_0_0__5/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/note_code_reg[6]/C
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/note_code_reg[6]/Q
                         net (fo=11, routed)          0.114     0.255    model3_user2/studyer/studyer/music_play_reg_0_15_0_0__5/D
    SLICE_X60Y59         RAMS32                                       r  model3_user2/studyer/studyer/music_play_reg_0_15_0_0__5/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/note_code_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/studyer/music_play_reg_0_127_0_0__6/HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/note_code_reg[7]/C
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/note_code_reg[7]/Q
                         net (fo=6, routed)           0.124     0.265    model3_user2/studyer/studyer/music_play_reg_0_127_0_0__6/D
    SLICE_X60Y60         RAMS64E                                      r  model3_user2/studyer/studyer/music_play_reg_0_127_0_0__6/HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/note_code_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/studyer/music_play_reg_0_127_0_0__6/LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.293%)  route 0.124ns (46.707%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/note_code_reg[7]/C
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/note_code_reg[7]/Q
                         net (fo=6, routed)           0.124     0.265    model3_user2/studyer/studyer/music_play_reg_0_127_0_0__6/D
    SLICE_X60Y60         RAMS64E                                      r  model3_user2/studyer/studyer/music_play_reg_0_127_0_0__6/LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/note_code_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/music_play_reg_0_127_0_0__5/HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.992%)  route 0.125ns (47.008%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/note_code_reg[6]/C
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user3/studyer/studyer/note_code_reg[6]/Q
                         net (fo=11, routed)          0.125     0.266    model3_user3/studyer/studyer/music_play_reg_0_127_0_0__5/D
    SLICE_X30Y53         RAMS64E                                      r  model3_user3/studyer/studyer/music_play_reg_0_127_0_0__5/HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/note_code_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/music_play_reg_0_127_0_0__5/LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.992%)  route 0.125ns (47.008%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y53         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/note_code_reg[6]/C
    SLICE_X32Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user3/studyer/studyer/note_code_reg[6]/Q
                         net (fo=11, routed)          0.125     0.266    model3_user3/studyer/studyer/music_play_reg_0_127_0_0__5/D
    SLICE_X30Y53         RAMS64E                                      r  model3_user3/studyer/studyer/music_play_reg_0_127_0_0__5/LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/note_code_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/studyer/music_play_reg_0_15_0_0__6/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.730%)  route 0.126ns (47.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/note_code_reg[7]/C
    SLICE_X59Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/note_code_reg[7]/Q
                         net (fo=6, routed)           0.126     0.267    model3_user2/studyer/studyer/music_play_reg_0_15_0_0__6/D
    SLICE_X60Y59         RAMS32                                       r  model3_user2/studyer/studyer/music_play_reg_0_15_0_0__6/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/note_code_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/studyer/music_play_reg_0_15_0_0__4/SP/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.380%)  route 0.128ns (47.620%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/note_code_reg[5]/C
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/note_code_reg[5]/Q
                         net (fo=6, routed)           0.128     0.269    model3_user2/studyer/studyer/music_play_reg_0_15_0_0__4/D
    SLICE_X60Y59         RAMS32                                       r  model3_user2/studyer/studyer/music_play_reg_0_15_0_0__4/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode_sel/en1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model1/key_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.164%)  route 0.113ns (37.836%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE                         0.000     0.000 r  mode_sel/en1_reg/C
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mode_sel/en1_reg/Q
                         net (fo=2, routed)           0.113     0.254    mode_sel/en1
    SLICE_X41Y71         LUT6 (Prop_lut6_I4_O)        0.045     0.299 r  mode_sel/key[1]_i_1/O
                         net (fo=1, routed)           0.000     0.299    model1/key_reg[1]_0
    SLICE_X41Y71         FDRE                                         r  model1/key_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/music_over_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/music_over_reg/C
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  model3_user3/studyer/studyer/music_over_reg/Q
                         net (fo=3, routed)           0.119     0.260    model3_user3/music_over
    SLICE_X32Y57         LUT6 (Prop_lut6_I2_O)        0.045     0.305 r  model3_user3/studyer_en_i_1/O
                         net (fo=1, routed)           0.000     0.305    model3_user3/studyer/studyer_en_reg_1
    SLICE_X32Y57         FDRE                                         r  model3_user3/studyer/studyer_en_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  c0_clk_gen
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.498ns  (logic 4.478ns (47.149%)  route 5.020ns (52.851%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623    -2.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.773 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.028    -0.745    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.152    -0.593 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.895     0.302    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_1
    SLICE_X62Y56         LUT6 (Prop_lut6_I1_O)        0.326     0.628 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.097     3.725    rgb_OBUF[9]
    C5                   OBUF (Prop_obuf_I_O)         3.544     7.269 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     7.269    rgb[9]
    C5                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.390ns  (logic 4.493ns (47.855%)  route 4.896ns (52.145%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623    -2.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.773 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.028    -0.745    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.152    -0.593 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.691     0.097    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_1
    SLICE_X62Y56         LUT6 (Prop_lut6_I1_O)        0.326     0.423 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           3.178     3.601    rgb_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         3.559     7.161 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.161    rgb[7]
    B6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.376ns  (logic 4.491ns (47.898%)  route 4.885ns (52.102%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623    -2.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.773 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.028    -0.745    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.152    -0.593 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.718     0.125    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_1
    SLICE_X60Y55         LUT6 (Prop_lut6_I1_O)        0.326     0.451 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.139     3.590    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         3.557     7.147 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.147    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.249ns  (logic 4.494ns (48.589%)  route 4.755ns (51.411%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623    -2.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.773 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.028    -0.745    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.152    -0.593 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.691     0.097    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_1
    SLICE_X62Y56         LUT6 (Prop_lut6_I1_O)        0.326     0.423 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           3.037     3.460    rgb_OBUF[4]
    A6                   OBUF (Prop_obuf_I_O)         3.560     7.020 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.020    rgb[6]
    A6                                                                r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.105ns  (logic 4.249ns (46.673%)  route 4.855ns (53.327%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623    -2.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.773 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/Q
                         net (fo=22, routed)          0.865    -0.908    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[8]
    SLICE_X59Y53         LUT6 (Prop_lut6_I0_O)        0.124    -0.784 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           1.249     0.465    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_1
    SLICE_X62Y55         LUT6 (Prop_lut6_I4_O)        0.124     0.589 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.741     3.330    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         3.545     6.876 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.876    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.096ns  (logic 4.492ns (49.385%)  route 4.604ns (50.615%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623    -2.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.773 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.028    -0.745    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.152    -0.593 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.691     0.097    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_1
    SLICE_X62Y56         LUT6 (Prop_lut6_I1_O)        0.326     0.423 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.886     3.309    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         3.558     6.867 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.867    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.085ns  (logic 4.502ns (49.558%)  route 4.583ns (50.442%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623    -2.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.456    -1.773 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          1.323    -0.450    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X62Y55         LUT4 (Prop_lut4_I3_O)        0.152    -0.298 f  vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.581     0.283    vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_2_n_1
    SLICE_X63Y55         LUT6 (Prop_lut6_I5_O)        0.332     0.615 r  vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.678     3.294    vsync_OBUF
    C4                   OBUF (Prop_obuf_I_O)         3.562     6.856 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.856    vsync
    C4                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.069ns  (logic 4.431ns (48.863%)  route 4.638ns (51.137%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623    -2.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.773 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.028    -0.745    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.152    -0.593 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.494    -0.099    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_1
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.326     0.227 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           3.116     3.343    rgb_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         3.497     6.840 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.840    rgb[11]
    F5                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.985ns  (logic 4.479ns (49.850%)  route 4.506ns (50.150%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623    -2.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.773 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.028    -0.745    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.152    -0.593 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.555    -0.038    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_1
    SLICE_X62Y56         LUT6 (Prop_lut6_I1_O)        0.326     0.288 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.923     3.211    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         3.545     6.756 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.756    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.977ns  (logic 4.480ns (49.907%)  route 4.497ns (50.093%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.336     1.336    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.950    -5.614 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.948    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -3.852 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623    -2.229    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.456    -1.773 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           1.028    -0.745    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X63Y55         LUT5 (Prop_lut5_I0_O)        0.152    -0.593 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.494    -0.099    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_1
    SLICE_X61Y56         LUT6 (Prop_lut6_I1_O)        0.326     0.227 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.975     3.202    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         3.546     6.748 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.748    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.432ns (59.433%)  route 0.978ns (40.567%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_pic_inst/CLK
    SLICE_X59Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.466    vga_display_inst/vga_ctrl_inst/Q[0]
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.421 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.803     0.382    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         1.246     1.628 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.628    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.415ns  (logic 1.449ns (59.985%)  route 0.967ns (40.015%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y54         FDCE (Prop_fdce_C_Q)         0.141    -0.641 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/Q
                         net (fo=10, routed)          0.199    -0.442    vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]
    SLICE_X63Y55         LUT6 (Prop_lut6_I3_O)        0.045    -0.397 r  vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.767     0.371    vsync_OBUF
    C4                   OBUF (Prop_obuf_I_O)         1.263     1.634 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.634    vsync
    C4                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.447ns (59.069%)  route 1.003ns (40.931%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_pic_inst/CLK
    SLICE_X59Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/Q
                         net (fo=1, routed)           0.199    -0.441    vga_display_inst/vga_ctrl_inst/Q[5]
    SLICE_X61Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.396 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.804     0.407    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         1.261     1.668 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.668    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.461ns  (logic 1.431ns (58.140%)  route 1.030ns (41.860%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.306    -0.335    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X62Y56         LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.724     0.434    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.245     1.679 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.679    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.500ns  (logic 1.443ns (57.732%)  route 1.057ns (42.268%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_pic_inst/CLK
    SLICE_X58Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/Q
                         net (fo=1, routed)           0.102    -0.539    vga_display_inst/vga_ctrl_inst/Q[2]
    SLICE_X60Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.494 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.955     0.461    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         1.257     1.718 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.718    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.433ns (57.195%)  route 1.072ns (42.805%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_pic_inst/CLK
    SLICE_X59Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/Q
                         net (fo=1, routed)           0.199    -0.441    vga_display_inst/vga_ctrl_inst/Q[5]
    SLICE_X61Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.396 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.873     0.476    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         1.247     1.723 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.723    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.512ns  (logic 1.385ns (55.122%)  route 1.127ns (44.878%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_pic_inst/CLK
    SLICE_X59Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/Q
                         net (fo=1, routed)           0.199    -0.441    vga_display_inst/vga_ctrl_inst/Q[5]
    SLICE_X61Y56         LUT6 (Prop_lut6_I5_O)        0.045    -0.396 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.928     0.531    rgb_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         1.199     1.730 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.730    rgb[11]
    F5                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.528ns  (logic 1.445ns (57.154%)  route 1.083ns (42.846%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.306    -0.335    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X62Y56         LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.777     0.487    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.259     1.746 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.746    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.547ns  (logic 1.432ns (56.212%)  route 1.115ns (43.788%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y55         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.641 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.306    -0.335    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X62Y56         LUT6 (Prop_lut6_I3_O)        0.045    -0.290 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.809     0.520    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         1.246     1.765 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.765    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.582ns  (logic 1.453ns (56.292%)  route 1.128ns (43.708%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.472     0.472    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.359    -1.886 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.397    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.371 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590    -0.782    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDCE (Prop_fdce_C_Q)         0.164    -0.618 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/Q
                         net (fo=11, routed)          0.271    -0.346    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_1_[5]
    SLICE_X60Y54         LUT5 (Prop_lut5_I0_O)        0.045    -0.301 r  vga_display_inst/vga_ctrl_inst/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.857     0.556    hsync_OBUF
    D7                   OBUF (Prop_obuf_I_O)         1.244     1.800 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.800    hsync
    D7                                                                r  hsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_core
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 1.200ns (14.936%)  route 6.834ns (85.064%))
  Logic Levels:           6  (LUT6=6)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.565    -2.404    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X39Y45         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.948 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/Q
                         net (fo=25, routed)          1.390    -0.558    nolabel_line153/cmd_parse_i0/bt_data32[16]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.124    -0.434 r  nolabel_line153/cmd_parse_i0/note_code[4]_i_21__0/O
                         net (fo=1, routed)           0.795     0.361    model3_user2/studyer/studyer/music_pack_out[2]
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     0.485 r  model3_user2/studyer/studyer/note_code[4]_i_16__0/O
                         net (fo=1, routed)           1.107     1.592    model3_user2/studyer/studyer/note_code[4]_i_16__0_n_1
    SLICE_X49Y47         LUT6 (Prop_lut6_I5_O)        0.124     1.716 r  model3_user2/studyer/studyer/note_code[4]_i_12__1/O
                         net (fo=1, routed)           1.010     2.727    model3_user2/studyer/studyer/note_code[4]_i_12__1_n_1
    SLICE_X51Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.851 r  model3_user2/studyer/studyer/note_code[4]_i_7__0/O
                         net (fo=1, routed)           1.143     3.993    model3_user2/studyer/studyer/note_code[4]_i_7__0_n_1
    SLICE_X50Y56         LUT6 (Prop_lut6_I5_O)        0.124     4.117 r  model3_user2/studyer/studyer/note_code[4]_i_3__1/O
                         net (fo=1, routed)           1.389     5.507    model3_user2/studyer/studyer/music[4]
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.124     5.631 r  model3_user2/studyer/studyer/note_code[4]_i_1/O
                         net (fo=1, routed)           0.000     5.631    model3_user2/studyer/studyer/note_code[4]_i_1_n_1
    SLICE_X58Y59         FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.915ns  (logic 1.262ns (15.944%)  route 6.653ns (84.056%))
  Logic Levels:           6  (LUT5=1 LUT6=5)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.565    -2.404    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X38Y46         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.886 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[12]/Q
                         net (fo=25, routed)          1.659    -0.226    nolabel_line153/cmd_parse_i0/bt_data32[12]
    SLICE_X45Y46         LUT6 (Prop_lut6_I1_O)        0.124    -0.102 r  nolabel_line153/cmd_parse_i0/note_code[7]_i_22__0/O
                         net (fo=1, routed)           0.433     0.330    model3_user2/studyer/studyer/music_pack_out[11]
    SLICE_X45Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.454 r  model3_user2/studyer/studyer/note_code[7]_i_18__0/O
                         net (fo=1, routed)           1.063     1.518    model3_user2/studyer/studyer/note_code[7]_i_18__0_n_1
    SLICE_X48Y46         LUT6 (Prop_lut6_I5_O)        0.124     1.642 r  model3_user2/studyer/studyer/note_code[7]_i_14__1/O
                         net (fo=1, routed)           1.133     2.775    model3_user2/studyer/studyer/note_code[7]_i_14__1_n_1
    SLICE_X52Y52         LUT6 (Prop_lut6_I3_O)        0.124     2.899 r  model3_user2/studyer/studyer/note_code[7]_i_8__1/O
                         net (fo=1, routed)           0.948     3.847    model3_user2/studyer/studyer/note_code[7]_i_8__1_n_1
    SLICE_X53Y55         LUT5 (Prop_lut5_I4_O)        0.124     3.971 r  model3_user2/studyer/studyer/note_code[7]_i_4__0/O
                         net (fo=1, routed)           1.416     5.387    model3_user2/studyer/studyer/music[7]
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124     5.511 r  model3_user2/studyer/studyer/note_code[7]_i_2/O
                         net (fo=1, routed)           0.000     5.511    model3_user2/studyer/studyer/note_code[7]_i_2_n_1
    SLICE_X59Y59         FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.532ns  (logic 1.917ns (25.451%)  route 5.615ns (74.549%))
  Logic Levels:           7  (LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.565    -2.404    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X38Y46         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.886 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[12]/Q
                         net (fo=25, routed)          1.936     0.050    nolabel_line153/cmd_parse_i0/bt_data32[12]
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.124     0.174 r  nolabel_line153/cmd_parse_i0/note_code[5]_i_22__0/O
                         net (fo=1, routed)           0.695     0.869    model3_user2/studyer/studyer/music_pack_out[9]
    SLICE_X44Y46         LUT6 (Prop_lut6_I0_O)        0.124     0.993 r  model3_user2/studyer/studyer/note_code[5]_i_21__0/O
                         net (fo=1, routed)           1.007     2.001    model3_user2/studyer/studyer/note_code[5]_i_21__0_n_1
    SLICE_X49Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.125 r  model3_user2/studyer/studyer/note_code[5]_i_15__1/O
                         net (fo=1, routed)           0.000     2.125    model3_user2/studyer/studyer/note_code[5]_i_15__1_n_1
    SLICE_X49Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     2.342 r  model3_user2/studyer/studyer/note_code_reg[5]_i_10__0/O
                         net (fo=1, routed)           0.673     3.015    model3_user2/studyer/studyer/note_code_reg[5]_i_10__0_n_1
    SLICE_X53Y54         LUT6 (Prop_lut6_I5_O)        0.299     3.314 r  model3_user2/studyer/studyer/note_code[5]_i_5__0/O
                         net (fo=1, routed)           0.000     3.314    model3_user2/studyer/studyer/note_code[5]_i_5__0_n_1
    SLICE_X53Y54         MUXF7 (Prop_muxf7_I0_O)      0.212     3.526 r  model3_user2/studyer/studyer/note_code_reg[5]_i_3__0/O
                         net (fo=1, routed)           1.303     4.829    model3_user2/studyer/studyer/music[5]
    SLICE_X58Y59         LUT6 (Prop_lut6_I1_O)        0.299     5.128 r  model3_user2/studyer/studyer/note_code[5]_i_1/O
                         net (fo=1, routed)           0.000     5.128    model3_user2/studyer/studyer/note_code[5]_i_1_n_1
    SLICE_X58Y59         FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.294ns  (logic 1.855ns (25.431%)  route 5.439ns (74.569%))
  Logic Levels:           7  (LUT6=5 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X40Y45         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[14]/Q
                         net (fo=25, routed)          1.457    -0.490    nolabel_line153/cmd_parse_i0/bt_data32[14]
    SLICE_X41Y48         LUT6 (Prop_lut6_I2_O)        0.124    -0.366 r  nolabel_line153/cmd_parse_i0/note_code[2]_i_18/O
                         net (fo=1, routed)           1.109     0.742    model3_user1/studyer/studyer/music_pack_out[6]
    SLICE_X41Y49         LUT6 (Prop_lut6_I0_O)        0.124     0.866 r  model3_user1/studyer/studyer/note_code[2]_i_17/O
                         net (fo=1, routed)           0.789     1.656    model3_user1/studyer/studyer/note_code[2]_i_17_n_1
    SLICE_X43Y49         LUT6 (Prop_lut6_I5_O)        0.124     1.780 r  model3_user1/studyer/studyer/note_code[2]_i_11__0/O
                         net (fo=1, routed)           0.000     1.780    model3_user1/studyer/studyer/note_code[2]_i_11__0_n_1
    SLICE_X43Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     1.997 r  model3_user1/studyer/studyer/note_code_reg[2]_i_9/O
                         net (fo=1, routed)           1.042     3.039    model3_user1/studyer/studyer/note_code_reg[2]_i_9_n_1
    SLICE_X48Y52         LUT6 (Prop_lut6_I5_O)        0.299     3.338 r  model3_user1/studyer/studyer/note_code[2]_i_5__0/O
                         net (fo=1, routed)           0.000     3.338    model3_user1/studyer/studyer/note_code[2]_i_5__0_n_1
    SLICE_X48Y52         MUXF7 (Prop_muxf7_I0_O)      0.212     3.550 r  model3_user1/studyer/studyer/note_code_reg[2]_i_3__0/O
                         net (fo=1, routed)           1.042     4.592    model3_user1/studyer/studyer/music[2]
    SLICE_X48Y61         LUT6 (Prop_lut6_I1_O)        0.299     4.891 r  model3_user1/studyer/studyer/note_code[2]_i_1/O
                         net (fo=1, routed)           0.000     4.891    model3_user1/studyer/studyer/note_code[2]_i_1_n_1
    SLICE_X48Y61         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.014ns  (logic 1.493ns (21.286%)  route 5.521ns (78.714%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X41Y46         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/Q
                         net (fo=25, routed)          2.639     0.692    nolabel_line153/cmd_parse_i0/bt_data32[21]
    SLICE_X47Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.816 r  nolabel_line153/cmd_parse_i0/note_code[1]_i_10__2/O
                         net (fo=4, routed)           0.975     1.791    model3_user1/studyer/studyer/music_pack0[2]
    SLICE_X45Y51         LUT6 (Prop_lut6_I0_O)        0.124     1.915 r  model3_user1/studyer/studyer/note_code[1]_i_10/O
                         net (fo=1, routed)           0.000     1.915    model3_user1/studyer/studyer/note_code[1]_i_10_n_1
    SLICE_X45Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     2.160 r  model3_user1/studyer/studyer/note_code_reg[1]_i_7/O
                         net (fo=1, routed)           0.000     2.160    model3_user1/studyer/studyer/note_code_reg[1]_i_7_n_1
    SLICE_X45Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     2.264 r  model3_user1/studyer/studyer/note_code_reg[1]_i_6/O
                         net (fo=1, routed)           0.624     2.888    model3_user1/studyer/studyer/note_code_reg[1]_i_6_n_1
    SLICE_X49Y52         LUT6 (Prop_lut6_I4_O)        0.316     3.204 r  model3_user1/studyer/studyer/note_code[1]_i_3__0/O
                         net (fo=1, routed)           1.283     4.487    model3_user1/studyer/studyer/note_code[1]_i_3__0_n_1
    SLICE_X48Y61         LUT6 (Prop_lut6_I1_O)        0.124     4.611 r  model3_user1/studyer/studyer/note_code[1]_i_1/O
                         net (fo=1, routed)           0.000     4.611    model3_user1/studyer/studyer/note_code[1]_i_1_n_1
    SLICE_X48Y61         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 1.492ns (21.599%)  route 5.416ns (78.401%))
  Logic Levels:           6  (LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X41Y46         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/Q
                         net (fo=25, routed)          2.639     0.692    nolabel_line153/cmd_parse_i0/bt_data32[21]
    SLICE_X47Y49         LUT4 (Prop_lut4_I2_O)        0.124     0.816 r  nolabel_line153/cmd_parse_i0/note_code[1]_i_10__2/O
                         net (fo=4, routed)           0.831     1.647    model3_user2/studyer/studyer/music_pack0[2]
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.124     1.771 r  model3_user2/studyer/studyer/note_code[1]_i_10__0/O
                         net (fo=1, routed)           0.000     1.771    model3_user2/studyer/studyer/note_code[1]_i_10__0_n_1
    SLICE_X46Y51         MUXF7 (Prop_muxf7_I1_O)      0.247     2.018 r  model3_user2/studyer/studyer/note_code_reg[1]_i_7__0/O
                         net (fo=1, routed)           0.000     2.018    model3_user2/studyer/studyer/note_code_reg[1]_i_7__0_n_1
    SLICE_X46Y51         MUXF8 (Prop_muxf8_I0_O)      0.098     2.116 r  model3_user2/studyer/studyer/note_code_reg[1]_i_6__0/O
                         net (fo=1, routed)           0.684     2.800    model3_user2/studyer/studyer/note_code_reg[1]_i_6__0_n_1
    SLICE_X50Y53         LUT6 (Prop_lut6_I4_O)        0.319     3.119 r  model3_user2/studyer/studyer/note_code[1]_i_3__1/O
                         net (fo=1, routed)           1.262     4.381    model3_user2/studyer/studyer/note_code[1]_i_3__1_n_1
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     4.505 r  model3_user2/studyer/studyer/note_code[1]_i_1/O
                         net (fo=1, routed)           0.000     4.505    model3_user2/studyer/studyer/note_code[1]_i_1_n_1
    SLICE_X59Y60         FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.823ns  (logic 1.200ns (17.588%)  route 5.623ns (82.412%))
  Logic Levels:           6  (LUT6=6)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.565    -2.404    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X39Y45         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.948 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[16]/Q
                         net (fo=25, routed)          1.795    -0.153    nolabel_line153/cmd_parse_i0/bt_data32[16]
    SLICE_X44Y48         LUT6 (Prop_lut6_I0_O)        0.124    -0.029 r  nolabel_line153/cmd_parse_i0/note_code[6]_i_19__0/O
                         net (fo=1, routed)           0.162     0.133    model3_user2/studyer/studyer/music_pack_out[4]
    SLICE_X44Y48         LUT6 (Prop_lut6_I2_O)        0.124     0.257 r  model3_user2/studyer/studyer/note_code[6]_i_14__1/O
                         net (fo=1, routed)           0.405     0.661    model3_user2/studyer/studyer/note_code[6]_i_14__1_n_1
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.124     0.785 r  model3_user2/studyer/studyer/note_code[6]_i_10__1/O
                         net (fo=1, routed)           1.089     1.874    model3_user2/studyer/studyer/note_code[6]_i_10__1_n_1
    SLICE_X51Y53         LUT6 (Prop_lut6_I3_O)        0.124     1.998 r  model3_user2/studyer/studyer/note_code[6]_i_7__0/O
                         net (fo=1, routed)           0.784     2.782    model3_user2/studyer/studyer/note_code[6]_i_7__0_n_1
    SLICE_X53Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.906 r  model3_user2/studyer/studyer/note_code[6]_i_3__1/O
                         net (fo=1, routed)           1.389     4.295    model3_user2/studyer/studyer/music[6]
    SLICE_X59Y59         LUT6 (Prop_lut6_I1_O)        0.124     4.419 r  model3_user2/studyer/studyer/note_code[6]_i_1/O
                         net (fo=1, routed)           0.000     4.419    model3_user2/studyer/studyer/note_code[6]_i_1_n_1
    SLICE_X59Y59         FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.734ns  (logic 1.721ns (25.556%)  route 5.013ns (74.444%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X41Y46         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[21]/Q
                         net (fo=25, routed)          2.472     0.525    nolabel_line153/cmd_parse_i0/bt_data32[21]
    SLICE_X46Y48         LUT6 (Prop_lut6_I3_O)        0.124     0.649 r  nolabel_line153/cmd_parse_i0/note_code[2]_i_12__1/O
                         net (fo=1, routed)           0.498     1.147    nolabel_line153/cmd_parse_i0/model3_user2/studyer/music_pack_out[26]
    SLICE_X47Y48         LUT6 (Prop_lut6_I0_O)        0.124     1.271 r  nolabel_line153/cmd_parse_i0/note_code[2]_i_10__0/O
                         net (fo=1, routed)           0.000     1.271    model3_user2/studyer/studyer/note_code[2]_i_5__1_0
    SLICE_X47Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     1.483 r  model3_user2/studyer/studyer/note_code_reg[2]_i_9__0/O
                         net (fo=1, routed)           1.241     2.724    model3_user2/studyer/studyer/note_code_reg[2]_i_9__0_n_1
    SLICE_X52Y53         LUT6 (Prop_lut6_I5_O)        0.299     3.023 r  model3_user2/studyer/studyer/note_code[2]_i_5__1/O
                         net (fo=1, routed)           0.000     3.023    model3_user2/studyer/studyer/note_code[2]_i_5__1_n_1
    SLICE_X52Y53         MUXF7 (Prop_muxf7_I0_O)      0.209     3.232 r  model3_user2/studyer/studyer/note_code_reg[2]_i_3__1/O
                         net (fo=1, routed)           0.802     4.034    model3_user2/studyer/studyer/music[2]
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.297     4.331 r  model3_user2/studyer/studyer/note_code[2]_i_1/O
                         net (fo=1, routed)           0.000     4.331    model3_user2/studyer/studyer/note_code[2]_i_1_n_1
    SLICE_X58Y60         FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user2/studyer/studyer/note_code_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.645ns  (logic 1.721ns (25.899%)  route 4.924ns (74.101%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.566    -2.403    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X39Y47         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y47         FDRE (Prop_fdre_C_Q)         0.456    -1.947 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[8]/Q
                         net (fo=25, routed)          2.418     0.471    nolabel_line153/cmd_parse_i0/bt_data32[8]
    SLICE_X49Y48         LUT6 (Prop_lut6_I3_O)        0.124     0.595 r  nolabel_line153/cmd_parse_i0/note_code[3]_i_20__0/O
                         net (fo=1, routed)           0.829     1.425    model3_user2/studyer/studyer/music_pack_out[13]
    SLICE_X50Y48         LUT6 (Prop_lut6_I2_O)        0.124     1.549 r  model3_user2/studyer/studyer/note_code[3]_i_15__0/O
                         net (fo=1, routed)           0.000     1.549    model3_user2/studyer/studyer/note_code[3]_i_15__0_n_1
    SLICE_X50Y48         MUXF7 (Prop_muxf7_I1_O)      0.214     1.763 r  model3_user2/studyer/studyer/note_code_reg[3]_i_10__0/O
                         net (fo=1, routed)           0.883     2.646    model3_user2/studyer/studyer/note_code_reg[3]_i_10__0_n_1
    SLICE_X50Y54         LUT6 (Prop_lut6_I5_O)        0.297     2.943 r  model3_user2/studyer/studyer/note_code[3]_i_5__0/O
                         net (fo=1, routed)           0.000     2.943    model3_user2/studyer/studyer/note_code[3]_i_5__0_n_1
    SLICE_X50Y54         MUXF7 (Prop_muxf7_I0_O)      0.209     3.152 r  model3_user2/studyer/studyer/note_code_reg[3]_i_3__1/O
                         net (fo=1, routed)           0.793     3.945    model3_user2/studyer/studyer/music[3]
    SLICE_X58Y60         LUT6 (Prop_lut6_I1_O)        0.297     4.242 r  model3_user2/studyer/studyer/note_code[3]_i_1/O
                         net (fo=1, routed)           0.000     4.242    model3_user2/studyer/studyer/note_code[3]_i_1_n_1
    SLICE_X58Y60         FDRE                                         r  model3_user2/studyer/studyer/note_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.619ns  (logic 1.726ns (26.076%)  route 4.893ns (73.924%))
  Logic Levels:           6  (LUT6=4 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.565    -2.404    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X39Y45         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[20]/Q
                         net (fo=25, routed)          2.823     0.875    nolabel_line153/cmd_parse_i0/bt_data32[20]
    SLICE_X48Y48         LUT6 (Prop_lut6_I1_O)        0.124     0.999 r  nolabel_line153/cmd_parse_i0/note_code[3]_i_17/O
                         net (fo=1, routed)           0.159     1.158    nolabel_line153/cmd_parse_i0/model3_user1/studyer/music_pack_out[27]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.124     1.282 r  nolabel_line153/cmd_parse_i0/note_code[3]_i_14__0/O
                         net (fo=1, routed)           0.000     1.282    model3_user1/studyer/studyer/note_code[3]_i_5_0
    SLICE_X48Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     1.494 r  model3_user1/studyer/studyer/note_code_reg[3]_i_10/O
                         net (fo=1, routed)           0.766     2.259    model3_user1/studyer/studyer/note_code_reg[3]_i_10_n_1
    SLICE_X48Y53         LUT6 (Prop_lut6_I5_O)        0.299     2.558 r  model3_user1/studyer/studyer/note_code[3]_i_5/O
                         net (fo=1, routed)           0.000     2.558    model3_user1/studyer/studyer/note_code[3]_i_5_n_1
    SLICE_X48Y53         MUXF7 (Prop_muxf7_I0_O)      0.212     2.770 r  model3_user1/studyer/studyer/note_code_reg[3]_i_3__0/O
                         net (fo=1, routed)           1.146     3.916    model3_user1/studyer/studyer/music[3]
    SLICE_X48Y62         LUT6 (Prop_lut6_I1_O)        0.299     4.215 r  model3_user1/studyer/studyer/note_code[3]_i_1/O
                         net (fo=1, routed)           0.000     4.215    model3_user1/studyer/studyer/note_code[3]_i_1_n_1
    SLICE_X48Y62         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.366ns  (logic 0.667ns (28.195%)  route 1.699ns (71.805%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448    -2.933    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X43Y47         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.367    -2.566 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[0]/Q
                         net (fo=8, routed)           0.305    -2.261    nolabel_line153/cmd_parse_i0/bt_data32[0]
    SLICE_X44Y47         LUT4 (Prop_lut4_I1_O)        0.100    -2.161 r  nolabel_line153/cmd_parse_i0/note_code[1]_i_4__2/O
                         net (fo=4, routed)           1.007    -1.154    model2/player/music_pack0[46]
    SLICE_X50Y50         LUT6 (Prop_lut6_I3_O)        0.100    -1.054 r  model2/player/note_code[1]_i_2/O
                         net (fo=1, routed)           0.386    -0.667    model2/player/note_code[1]_i_2_n_1
    SLICE_X54Y50         LUT6 (Prop_lut6_I1_O)        0.100    -0.567 r  model2/player/note_code[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.567    model2/player/note_code[1]_i_1_n_1
    SLICE_X54Y50         FDRE                                         r  model2/player/note_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.708ns  (logic 0.983ns (36.305%)  route 1.725ns (63.695%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449    -2.932    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X44Y47         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.367    -2.565 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/Q
                         net (fo=8, routed)           0.530    -2.035    nolabel_line153/cmd_parse_i0/bt_data32[3]
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.100    -1.935 r  nolabel_line153/cmd_parse_i0/note_code[2]_i_10__2/O
                         net (fo=4, routed)           0.778    -1.157    model2/player/music_pack0[47]
    SLICE_X53Y47         LUT6 (Prop_lut6_I2_O)        0.100    -1.057 r  model2/player/note_code[2]_i_6/O
                         net (fo=1, routed)           0.000    -1.057    model2/player/note_code[2]_i_6_n_1
    SLICE_X53Y47         MUXF7 (Prop_muxf7_I1_O)      0.175    -0.882 r  model2/player/note_code_reg[2]_i_3/O
                         net (fo=1, routed)           0.416    -0.465    model2/player/note_code_reg[2]_i_3_n_1
    SLICE_X54Y49         LUT6 (Prop_lut6_I5_O)        0.241    -0.224 r  model2/player/note_code[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    model2/player/music[2]
    SLICE_X54Y49         FDRE                                         r  model2/player/note_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.760ns  (logic 0.979ns (35.473%)  route 1.781ns (64.527%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448    -2.933    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X43Y47         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.367    -2.566 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[1]/Q
                         net (fo=8, routed)           0.399    -2.167    nolabel_line153/cmd_parse_i0/bt_data32[1]
    SLICE_X44Y47         LUT6 (Prop_lut6_I0_O)        0.100    -2.067 r  nolabel_line153/cmd_parse_i0/note_code[3]_i_12/O
                         net (fo=1, routed)           0.693    -1.374    model2/player/music_pack_out[0]
    SLICE_X52Y49         LUT6 (Prop_lut6_I4_O)        0.100    -1.274 r  model2/player/note_code[3]_i_8/O
                         net (fo=1, routed)           0.000    -1.274    model2/player/note_code[3]_i_8_n_1
    SLICE_X52Y49         MUXF7 (Prop_muxf7_I1_O)      0.172    -1.102 r  model2/player/note_code_reg[3]_i_4/O
                         net (fo=1, routed)           0.689    -0.413    model2/player/note_code_reg[3]_i_4_n_1
    SLICE_X54Y50         LUT6 (Prop_lut6_I5_O)        0.240    -0.173 r  model2/player/note_code[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.173    model2/player/music[3]
    SLICE_X54Y50         FDRE                                         r  model2/player/note_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.051ns  (logic 1.143ns (37.465%)  route 1.908ns (62.535%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=2)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449    -2.932    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X44Y47         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.367    -2.565 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/Q
                         net (fo=8, routed)           0.394    -2.171    nolabel_line153/cmd_parse_i0/bt_data32[3]
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.100    -2.071 r  nolabel_line153/cmd_parse_i0/note_code[5]_i_14__2/O
                         net (fo=4, routed)           1.237    -0.834    model2/player/music_pack0[49]
    SLICE_X52Y51         LUT6 (Prop_lut6_I4_O)        0.100    -0.734 r  model2/player/note_code[5]_i_10/O
                         net (fo=1, routed)           0.000    -0.734    model2/player/note_code[5]_i_10_n_1
    SLICE_X52Y51         MUXF7 (Prop_muxf7_I0_O)      0.168    -0.566 r  model2/player/note_code_reg[5]_i_5/O
                         net (fo=1, routed)           0.277    -0.289    model2/player/note_code_reg[5]_i_5_n_1
    SLICE_X54Y51         LUT5 (Prop_lut5_I2_O)        0.240    -0.049 r  model2/player/note_code[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.049    model2/player/note_code[5]_i_2_n_1
    SLICE_X54Y51         MUXF7 (Prop_muxf7_I0_O)      0.168     0.119 r  model2/player/note_code_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.119    model2/player/music[5]
    SLICE_X54Y51         FDRE                                         r  model2/player/note_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user3/studyer/studyer/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.059ns  (logic 0.978ns (31.971%)  route 2.081ns (68.029%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447    -2.934    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X40Y45         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.337    -2.597 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[9]/Q
                         net (fo=25, routed)          0.304    -2.293    nolabel_line153/cmd_parse_i0/bt_data32[9]
    SLICE_X38Y45         LUT6 (Prop_lut6_I0_O)        0.241    -2.052 r  nolabel_line153/cmd_parse_i0/note_code[4]_i_15__1/O
                         net (fo=1, routed)           0.246    -1.806    model3_user3/studyer/studyer/music_pack_out[14]
    SLICE_X36Y45         LUT6 (Prop_lut6_I2_O)        0.100    -1.706 r  model3_user3/studyer/studyer/note_code[4]_i_12__2/O
                         net (fo=1, routed)           0.374    -1.331    model3_user3/studyer/studyer/note_code[4]_i_12__2_n_1
    SLICE_X36Y48         LUT6 (Prop_lut6_I3_O)        0.100    -1.231 r  model3_user3/studyer/studyer/note_code[4]_i_7__1/O
                         net (fo=1, routed)           0.657    -0.574    model3_user3/studyer/studyer/note_code[4]_i_7__1_n_1
    SLICE_X34Y48         LUT6 (Prop_lut6_I5_O)        0.100    -0.474 r  model3_user3/studyer/studyer/note_code[4]_i_3__2/O
                         net (fo=1, routed)           0.499     0.025    model3_user3/studyer/studyer/music[4]
    SLICE_X31Y52         LUT6 (Prop_lut6_I1_O)        0.100     0.125 r  model3_user3/studyer/studyer/note_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.125    model3_user3/studyer/studyer/note_code[4]_i_1_n_1
    SLICE_X31Y52         FDRE                                         r  model3_user3/studyer/studyer/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.124ns  (logic 0.931ns (29.799%)  route 2.193ns (70.201%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449    -2.932    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X44Y47         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.367    -2.565 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/Q
                         net (fo=8, routed)           0.394    -2.171    nolabel_line153/cmd_parse_i0/bt_data32[3]
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.096    -2.075 r  nolabel_line153/cmd_parse_i0/note_code[6]_i_9__2/O
                         net (fo=4, routed)           0.943    -1.132    model2/player/music_pack0[50]
    SLICE_X52Y47         LUT6 (Prop_lut6_I2_O)        0.268    -0.864 r  model2/player/note_code[6]_i_6__2/O
                         net (fo=1, routed)           0.232    -0.632    model2/player/note_code[6]_i_6__2_n_1
    SLICE_X52Y47         LUT6 (Prop_lut6_I1_O)        0.100    -0.532 r  model2/player/note_code[6]_i_4/O
                         net (fo=1, routed)           0.624     0.092    model2/player/note_code[6]_i_4_n_1
    SLICE_X54Y49         LUT6 (Prop_lut6_I5_O)        0.100     0.192 r  model2/player/note_code[6]_i_1/O
                         net (fo=1, routed)           0.000     0.192    model2/player/music[6]
    SLICE_X54Y49         FDRE                                         r  model2/player/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user3/studyer/studyer/note_code_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.182ns  (logic 0.767ns (24.105%)  route 2.415ns (75.895%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448    -2.933    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X43Y47         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.367    -2.566 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[0]/Q
                         net (fo=8, routed)           0.305    -2.261    nolabel_line153/cmd_parse_i0/bt_data32[0]
    SLICE_X44Y47         LUT4 (Prop_lut4_I1_O)        0.100    -2.161 r  nolabel_line153/cmd_parse_i0/note_code[1]_i_4__2/O
                         net (fo=4, routed)           0.989    -1.172    model3_user3/studyer/studyer/music_pack0[7]
    SLICE_X37Y51         LUT6 (Prop_lut6_I3_O)        0.100    -1.072 r  model3_user3/studyer/studyer/note_code[1]_i_5__1/O
                         net (fo=1, routed)           0.354    -0.718    model3_user3/studyer/studyer/note_code[1]_i_5__1_n_1
    SLICE_X37Y51         LUT6 (Prop_lut6_I1_O)        0.100    -0.618 r  model3_user3/studyer/studyer/note_code[1]_i_3__2/O
                         net (fo=1, routed)           0.767     0.149    model3_user3/studyer/studyer/note_code[1]_i_3__2_n_1
    SLICE_X31Y56         LUT6 (Prop_lut6_I1_O)        0.100     0.249 r  model3_user3/studyer/studyer/note_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.249    model3_user3/studyer/studyer/note_code[1]_i_1_n_1
    SLICE_X31Y56         FDRE                                         r  model3_user3/studyer/studyer/note_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user1/studyer/studyer/note_code_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.195ns  (logic 0.867ns (27.136%)  route 2.328ns (72.864%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447    -2.934    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X40Y45         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.367    -2.567 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[5]/Q
                         net (fo=25, routed)          0.517    -2.050    nolabel_line153/cmd_parse_i0/bt_data32[5]
    SLICE_X43Y48         LUT6 (Prop_lut6_I4_O)        0.100    -1.950 r  nolabel_line153/cmd_parse_i0/note_code[6]_i_12__0/O
                         net (fo=1, routed)           0.129    -1.821    model3_user1/studyer/studyer/music_pack_out[22]
    SLICE_X43Y48         LUT6 (Prop_lut6_I0_O)        0.100    -1.721 r  model3_user1/studyer/studyer/note_code[6]_i_10__0/O
                         net (fo=1, routed)           0.615    -1.106    model3_user1/studyer/studyer/note_code[6]_i_10__0_n_1
    SLICE_X49Y51         LUT6 (Prop_lut6_I3_O)        0.100    -1.006 r  model3_user1/studyer/studyer/note_code[6]_i_7/O
                         net (fo=1, routed)           0.424    -0.583    model3_user1/studyer/studyer/note_code[6]_i_7_n_1
    SLICE_X48Y58         LUT6 (Prop_lut6_I5_O)        0.100    -0.483 r  model3_user1/studyer/studyer/note_code[6]_i_3__0/O
                         net (fo=1, routed)           0.643     0.161    model3_user1/studyer/studyer/music[6]
    SLICE_X48Y61         LUT6 (Prop_lut6_I1_O)        0.100     0.261 r  model3_user1/studyer/studyer/note_code[6]_i_1/O
                         net (fo=1, routed)           0.000     0.261    model3_user1/studyer/studyer/note_code[6]_i_1_n_1
    SLICE_X48Y61         FDRE                                         r  model3_user1/studyer/studyer/note_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model2/player/note_code_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.325ns  (logic 0.923ns (27.759%)  route 2.402ns (72.241%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.447    -2.934    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X42Y46         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.385    -2.549 r  nolabel_line153/cmd_parse_i0/bt_data32_reg[30]/Q
                         net (fo=26, routed)          1.183    -1.366    nolabel_line153/cmd_parse_i0/bt_data32[30]
    SLICE_X52Y47         LUT4 (Prop_lut4_I0_O)        0.238    -1.128 r  nolabel_line153/cmd_parse_i0/note_code[4]_i_13__2/O
                         net (fo=1, routed)           0.244    -0.884    model2/player/music_pack0[0]
    SLICE_X53Y48         LUT6 (Prop_lut6_I4_O)        0.100    -0.784 r  model2/player/note_code[4]_i_8/O
                         net (fo=1, routed)           0.129    -0.654    model2/player/note_code[4]_i_8_n_1
    SLICE_X53Y48         LUT6 (Prop_lut6_I5_O)        0.100    -0.554 r  model2/player/note_code[4]_i_4/O
                         net (fo=1, routed)           0.845     0.291    model2/player/note_code[4]_i_4_n_1
    SLICE_X54Y51         LUT6 (Prop_lut6_I5_O)        0.100     0.391 r  model2/player/note_code[4]_i_1/O
                         net (fo=1, routed)           0.000     0.391    model2/player/music[4]
    SLICE_X54Y51         FDRE                                         r  model2/player/note_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            model3_user3/studyer/studyer/note_code_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.336ns  (logic 1.079ns (32.347%)  route 2.257ns (67.653%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.449    -2.932    nolabel_line153/cmd_parse_i0/CLK
    SLICE_X44Y47         FDRE                                         r  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y47         FDRE (Prop_fdre_C_Q)         0.367    -2.565 f  nolabel_line153/cmd_parse_i0/bt_data32_reg[3]/Q
                         net (fo=8, routed)           0.530    -2.035    nolabel_line153/cmd_parse_i0/bt_data32[3]
    SLICE_X43Y47         LUT4 (Prop_lut4_I2_O)        0.100    -1.935 r  nolabel_line153/cmd_parse_i0/note_code[2]_i_10__2/O
                         net (fo=4, routed)           0.430    -1.505    model3_user3/studyer/studyer/music_pack0[8]
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.100    -1.405 r  model3_user3/studyer/studyer/note_code[2]_i_8__2/O
                         net (fo=1, routed)           0.499    -0.906    model3_user3/studyer/studyer/note_code[2]_i_8__2_n_1
    SLICE_X36Y50         LUT6 (Prop_lut6_I2_O)        0.100    -0.806 r  model3_user3/studyer/studyer/note_code[2]_i_5__2/O
                         net (fo=1, routed)           0.000    -0.806    model3_user3/studyer/studyer/note_code[2]_i_5__2_n_1
    SLICE_X36Y50         MUXF7 (Prop_muxf7_I0_O)      0.171    -0.635 r  model3_user3/studyer/studyer/note_code_reg[2]_i_3__2/O
                         net (fo=1, routed)           0.797     0.163    model3_user3/studyer/studyer/music[2]
    SLICE_X32Y52         LUT6 (Prop_lut6_I1_O)        0.241     0.404 r  model3_user3/studyer/studyer/note_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.404    model3_user3/studyer/studyer/note_code[2]_i_1_n_1
    SLICE_X32Y52         FDRE                                         r  model3_user3/studyer/studyer/note_code_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.664ns  (logic 3.992ns (59.901%)  route 2.672ns (40.099%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.233     1.233    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -5.732 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -4.065    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -3.969 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         1.565    -2.404    nolabel_line153/lb_ctl_i0/clk_out2
    SLICE_X41Y42         FDRE                                         r  nolabel_line153/lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.456    -1.948 r  nolabel_line153/lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           2.672     0.724    nolabel_line153/txd_o
    N2                   OBUF (Prop_obuf_I_O)         3.536     4.261 r  nolabel_line153/OBUF_txd/O
                         net (fo=0)                   0.000     4.261    txd_pin
    N2                                                                r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.378ns (62.881%)  route 0.813ns (37.119%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.440     0.440    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.922 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.433    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=136, routed)         0.562    -0.846    nolabel_line153/lb_ctl_i0/clk_out2
    SLICE_X41Y42         FDRE                                         r  nolabel_line153/lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  nolabel_line153/lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.813     0.109    nolabel_line153/txd_o
    N2                   OBUF (Prop_obuf_I_O)         1.237     1.345 r  nolabel_line153/OBUF_txd/O
                         net (fo=0)                   0.000     1.345    txd_pin
    N2                                                                r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core fall edge)
                                                      5.000     5.000 f  
    P17                  IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     5.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.335 f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.869    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.029     2.898 f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     3.713    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.926    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.374ns  (logic 0.029ns (2.110%)  route 1.345ns (97.890%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen fall edge)
                                                      5.000     5.000 f  
    P17                  IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     5.517    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.141     2.376 f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     2.910    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.939 f  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.812     3.750    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.120ns  (logic 0.091ns (2.917%)  route 3.029ns (97.083%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.442    -2.827    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  c0_clk_gen

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.932ns  (logic 1.587ns (22.893%)  route 5.345ns (77.107%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.104     6.932    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X61Y54         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    -2.764    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.932ns  (logic 1.587ns (22.893%)  route 5.345ns (77.107%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.104     6.932    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X61Y54         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    -2.764    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.932ns  (logic 1.587ns (22.893%)  route 5.345ns (77.107%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.104     6.932    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X61Y54         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    -2.764    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.932ns  (logic 1.587ns (22.893%)  route 5.345ns (77.107%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.104     6.932    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X61Y54         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    -2.764    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X61Y54         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.932ns  (logic 1.587ns (22.893%)  route 5.345ns (77.107%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.104     6.932    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X60Y54         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    -2.764    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.634ns  (logic 1.587ns (23.921%)  route 5.047ns (76.079%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.764ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.806     6.634    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X60Y53         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    -2.764    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y53         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.462ns  (logic 1.587ns (24.559%)  route 4.875ns (75.441%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.634     6.462    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X58Y52         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.506    -2.763    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y52         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.462ns  (logic 1.587ns (24.559%)  route 4.875ns (75.441%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.634     6.462    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X58Y52         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.506    -2.763    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y52         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.462ns  (logic 1.587ns (24.559%)  route 4.875ns (75.441%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.634     6.462    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X58Y52         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.506    -2.763    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y52         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.462ns  (logic 1.587ns (24.559%)  route 4.875ns (75.441%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -2.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.763ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           2.242     3.705    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X0Y51          LUT2 (Prop_lut2_I1_O)        0.124     3.829 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.634     6.462    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X58Y52         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.261     1.261    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.208    -5.947 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.360    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.269 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.506    -2.763    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X58Y52         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.203ns (48.342%)  route 0.217ns (51.658%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         LDCE                         0.000     0.000 r  display_data_reg[0]/G
    SLICE_X58Y56         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[0]/Q
                         net (fo=2, routed)           0.217     0.375    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][0]
    SLICE_X58Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.420 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.420    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X58Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_pic_inst/CLK
    SLICE_X58Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 display_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.466ns  (logic 0.268ns (57.554%)  route 0.198ns (42.446%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         LDCE                         0.000     0.000 r  display_data_reg[3]/G
    SLICE_X60Y56         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[3]/Q
                         net (fo=6, routed)           0.147     0.325    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][3]
    SLICE_X59Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.370 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_5/O
                         net (fo=1, routed)           0.050     0.421    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_5_n_1
    SLICE_X59Y55         LUT6 (Prop_lut6_I3_O)        0.045     0.466 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.466    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X59Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_pic_inst/CLK
    SLICE_X59Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 display_data_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.203ns (43.260%)  route 0.266ns (56.740%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         LDCE                         0.000     0.000 r  display_data_reg[1]/G
    SLICE_X59Y56         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[1]/Q
                         net (fo=7, routed)           0.266     0.424    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][1]
    SLICE_X58Y55         LUT5 (Prop_lut5_I1_O)        0.045     0.469 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.469    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X58Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_pic_inst/CLK
    SLICE_X58Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 display_data_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.248ns (47.241%)  route 0.277ns (52.759%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         LDCE                         0.000     0.000 r  display_data_reg[6]/G
    SLICE_X59Y56         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  display_data_reg[6]/Q
                         net (fo=4, routed)           0.227     0.385    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][6]
    SLICE_X59Y54         LUT6 (Prop_lut6_I3_O)        0.045     0.430 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5/O
                         net (fo=1, routed)           0.050     0.480    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5_n_1
    SLICE_X59Y54         LUT5 (Prop_lut5_I4_O)        0.045     0.525 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     0.525    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X59Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_pic_inst/CLK
    SLICE_X59Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 display_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.268ns (46.199%)  route 0.312ns (53.801%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         LDCE                         0.000     0.000 r  display_data_reg[3]/G
    SLICE_X60Y56         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[3]/Q
                         net (fo=6, routed)           0.211     0.389    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][3]
    SLICE_X59Y54         LUT6 (Prop_lut6_I0_O)        0.045     0.434 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3/O
                         net (fo=1, routed)           0.101     0.535    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3_n_1
    SLICE_X60Y54         LUT5 (Prop_lut5_I1_O)        0.045     0.580 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.580    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X60Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y54         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 display_data_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.268ns (42.638%)  route 0.361ns (57.362%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         LDCE                         0.000     0.000 r  display_data_reg[3]/G
    SLICE_X60Y56         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  display_data_reg[3]/Q
                         net (fo=6, routed)           0.147     0.325    vga_display_inst/vga_ctrl_inst/pix_data_reg[7][3]
    SLICE_X59Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.370 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2/O
                         net (fo=1, routed)           0.213     0.584    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2_n_1
    SLICE_X59Y55         LUT6 (Prop_lut6_I0_O)        0.045     0.629 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     0.629    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X59Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_pic_inst/CLK
    SLICE_X59Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.045ns (3.168%)  route 1.375ns (96.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.032     1.420    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X59Y55         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_pic_inst/CLK
    SLICE_X59Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.420ns  (logic 0.045ns (3.168%)  route 1.375ns (96.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.032     1.420    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X59Y55         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_pic_inst/CLK
    SLICE_X59Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.045ns (3.158%)  route 1.380ns (96.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.036     1.425    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X58Y55         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_pic_inst/CLK
    SLICE_X58Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.045ns (3.158%)  route 1.380ns (96.842%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.344     0.344    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X0Y51          LUT2 (Prop_lut2_I0_O)        0.045     0.389 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          1.036     1.425    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X58Y55         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.517     0.517    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.141    -2.624 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.090    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.061 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860    -1.202    vga_display_inst/vga_pic_inst/CLK
    SLICE_X58Y55         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.072ns  (logic 1.464ns (47.648%)  route 1.608ns (52.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.933ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line153/rxd_pin
    L3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  nolabel_line153/IBUF_rxd_i0/O
                         net (fo=1, routed)           1.608     3.072    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X46Y44         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         1.162     1.162    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -6.060 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -4.472    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.381 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         1.448    -2.933    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X46Y44         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rxd_pin
                            (input port)
  Destination:            nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.966ns  (logic 0.232ns (23.982%)  route 0.734ns (76.018%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.269ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    nolabel_line153/rxd_pin
    L3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  nolabel_line153/IBUF_rxd_i0/O
                         net (fo=1, routed)           0.734     0.966    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X46Y44         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    P17                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=592, routed)         0.480     0.480    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.665 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -2.132    nolabel_line153/clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.103 r  nolabel_line153/clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=213, routed)         0.834    -1.269    nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X46Y44         FDRE                                         r  nolabel_line153/uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C





