<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Analysis &amp; Synthesis Messages</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="jquery-ui/1.10.2/css/smoothness/jquery-ui-1.10.2.custom.min.css">
<link rel="stylesheet" type="text/css" href="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="jquery/1.11.3/jquery-1.11.3.min.js"></script>
<script type="text/javascript" src="jquery-ui/1.10.2/js/jquery-ui-1.10.2.custom.min.js"></script>
<script type="text/javascript" src="jquery-layout/1.3.0.rc30.79/jquery.layout-1.3.0.rc30.79.min.js"></script>


</HEAD>

<BODY>
<div class="messages"><ul><li class="info_message">Info: *******************************************************************</li><li class="info_message">Info: Running Quartus Prime Analysis &amp; Synthesis<ul><li class="info_message">Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition</li><li class="info_message">Info: Processing started: Wed Jun 25 22:37:05 2025</li></ul></li><li class="info_message">Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reaction_game -c reaction_game</li><li class="warning_message">Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.</li><li class="info_message">Info: Parallel compilation is enabled and will use 12 of the 12 processors detected</li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file rtl/new_highscore.v<ul><li class="info_message">Info: Found entity 1: new_highscore File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/new_highscore.v Line: 1</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file rtl/btn_pulse.v<ul><li class="info_message">Info: Found entity 1: btn_pulse File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/btn_pulse.v Line: 1</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file rtl/hex_to_7seg.v<ul><li class="info_message">Info: Found entity 1: hex_to_7seg File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/hex_to_7seg.v Line: 1</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file rtl/lfsr_delay.v<ul><li class="info_message">Info: Found entity 1: lfsr_delay File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/lfsr_delay.v Line: 1</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file rtl/timer.v<ul><li class="info_message">Info: Found entity 1: timer File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/timer.v Line: 1</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file tb/tb_reaction_game.v<ul><li class="info_message">Info: Found entity 1: tb_reaction_game File: C:/intelFPGA_lite/Projects/My projects/Reaction game/tb/tb_reaction_game.v Line: 2</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file rtl/update_highscore.v<ul><li class="info_message">Info: Found entity 1: update_highscore File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/update_highscore.v Line: 1</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file highscore.v<ul><li class="info_message">Info: Found entity 1: highscore File: C:/intelFPGA_lite/Projects/My projects/Reaction game/highscore.v Line: 40</li></ul></li><li class="warning_message">Warning: Verilog HDL Declaration warning at reaction_game.v(58): &quot;new&quot; is SystemVerilog-2005 keyword File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 58</li><li class="warning_message">Warning: Using design file reaction_game.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project<ul><li class="info_message">Info: Found entity 1: reaction_game File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 1</li></ul></li><li class="info_message">Info: Elaborating entity &quot;reaction_game&quot; for the top level hierarchy</li><li class="warning_message">Warning: Verilog HDL assignment warning at reaction_game.v(63): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 63</li><li class="warning_message">Warning: Verilog HDL assignment warning at reaction_game.v(64): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 64</li><li class="warning_message">Warning: Verilog HDL assignment warning at reaction_game.v(65): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 65</li><li class="warning_message">Warning: Verilog HDL assignment warning at reaction_game.v(66): truncated value with size 32 to match size of target (4) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 66</li><li class="info_message">Info: Elaborating entity &quot;btn_pulse&quot; for hierarchy &quot;btn_pulse:btn0&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 31</li><li class="info_message">Info: Elaborating entity &quot;timer&quot; for hierarchy &quot;timer:timer1&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 42</li><li class="warning_message">Warning: Verilog HDL assignment warning at timer.v(54): truncated value with size 32 to match size of target (14) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/timer.v Line: 54</li><li class="warning_message">Warning: Verilog HDL assignment warning at timer.v(64): truncated value with size 32 to match size of target (26) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/timer.v Line: 64</li><li class="warning_message">Warning: Verilog HDL assignment warning at timer.v(67): truncated value with size 32 to match size of target (14) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/timer.v Line: 67</li><li class="info_message">Info: Elaborating entity &quot;lfsr_delay&quot; for hierarchy &quot;timer:timer1|lfsr_delay:delay&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/timer.v Line: 24</li><li class="warning_message">Warning: Verilog HDL assignment warning at lfsr_delay.v(38): truncated value with size 32 to match size of target (27) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/lfsr_delay.v Line: 38</li><li class="warning_message">Warning: Verilog HDL assignment warning at lfsr_delay.v(46): truncated value with size 32 to match size of target (27) File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/lfsr_delay.v Line: 46</li><li class="info_message">Info: Elaborating entity &quot;update_highscore&quot; for hierarchy &quot;update_highscore:hs&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 51</li><li class="info_message">Info: Elaborating entity &quot;highscore&quot; for hierarchy &quot;update_highscore:hs|highscore:hs_ram&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/update_highscore.v Line: 30</li><li class="info_message">Info: Elaborating entity &quot;altsyncram&quot; for hierarchy &quot;update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/highscore.v Line: 86</li><li class="info_message">Info: Elaborated megafunction instantiation &quot;update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/highscore.v Line: 86</li><li class="info_message">Info: Instantiated megafunction &quot;update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component&quot; with the following parameter: File: C:/intelFPGA_lite/Projects/My projects/Reaction game/highscore.v Line: 86<ul><li class="info_message">Info: Parameter &quot;clock_enable_input_a&quot; = &quot;BYPASS&quot;</li><li class="info_message">Info: Parameter &quot;clock_enable_output_a&quot; = &quot;BYPASS&quot;</li><li class="info_message">Info: Parameter &quot;intended_device_family&quot; = &quot;MAX 10&quot;</li><li class="info_message">Info: Parameter &quot;lpm_hint&quot; = &quot;ENABLE_RUNTIME_MOD=NO&quot;</li><li class="info_message">Info: Parameter &quot;lpm_type&quot; = &quot;altsyncram&quot;</li><li class="info_message">Info: Parameter &quot;numwords_a&quot; = &quot;1&quot;</li><li class="info_message">Info: Parameter &quot;operation_mode&quot; = &quot;SINGLE_PORT&quot;</li><li class="info_message">Info: Parameter &quot;outdata_aclr_a&quot; = &quot;NONE&quot;</li><li class="info_message">Info: Parameter &quot;outdata_reg_a&quot; = &quot;CLOCK0&quot;</li><li class="info_message">Info: Parameter &quot;power_up_uninitialized&quot; = &quot;TRUE&quot;</li><li class="info_message">Info: Parameter &quot;read_during_write_mode_port_a&quot; = &quot;NEW_DATA_NO_NBE_READ&quot;</li><li class="info_message">Info: Parameter &quot;widthad_a&quot; = &quot;1&quot;</li><li class="info_message">Info: Parameter &quot;width_a&quot; = &quot;14&quot;</li><li class="info_message">Info: Parameter &quot;width_byteena_a&quot; = &quot;1&quot;</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/altsyncram_nke1.tdf<ul><li class="info_message">Info: Found entity 1: altsyncram_nke1 File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/altsyncram_nke1.tdf Line: 28</li></ul></li><li class="info_message">Info: Elaborating entity &quot;altsyncram_nke1&quot; for hierarchy &quot;update_highscore:hs|highscore:hs_ram|altsyncram:altsyncram_component|altsyncram_nke1:auto_generated&quot; File: c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792</li><li class="info_message">Info: Elaborating entity &quot;new_highscore&quot; for hierarchy &quot;new_highscore:new&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 58</li><li class="warning_message">Warning: Output port &quot;leds&quot; at new_highscore.v(6) has no driver File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/new_highscore.v Line: 6</li><li class="info_message">Info: Elaborating entity &quot;hex_to_7seg&quot; for hierarchy &quot;hex_to_7seg:display0&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 68</li><li class="info_message">Info: Inferred 8 megafunctions from design logic<ul><li class="info_message">Info: Inferred divider/modulo megafunction (&quot;lpm_divide&quot;) from the following logic: &quot;Mod0&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 63</li><li class="info_message">Info: Inferred divider/modulo megafunction (&quot;lpm_divide&quot;) from the following logic: &quot;Div0&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 64</li><li class="info_message">Info: Inferred divider/modulo megafunction (&quot;lpm_divide&quot;) from the following logic: &quot;Mod1&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 64</li><li class="info_message">Info: Inferred divider/modulo megafunction (&quot;lpm_divide&quot;) from the following logic: &quot;Div1&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 65</li><li class="info_message">Info: Inferred divider/modulo megafunction (&quot;lpm_divide&quot;) from the following logic: &quot;Mod2&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 65</li><li class="info_message">Info: Inferred divider/modulo megafunction (&quot;lpm_divide&quot;) from the following logic: &quot;Div2&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 66</li><li class="info_message">Info: Inferred divider/modulo megafunction (&quot;lpm_divide&quot;) from the following logic: &quot;Mod3&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 66</li><li class="info_message">Info: Inferred divider/modulo megafunction (&quot;lpm_divide&quot;) from the following logic: &quot;timer:timer1|lfsr_delay:delay|Mod0&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/lfsr_delay.v Line: 38</li></ul></li><li class="info_message">Info: Elaborated megafunction instantiation &quot;lpm_divide:Mod0&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 63</li><li class="info_message">Info: Instantiated megafunction &quot;lpm_divide:Mod0&quot; with the following parameter: File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 63<ul><li class="info_message">Info: Parameter &quot;LPM_WIDTHN&quot; = &quot;14&quot;</li><li class="info_message">Info: Parameter &quot;LPM_WIDTHD&quot; = &quot;4&quot;</li><li class="info_message">Info: Parameter &quot;LPM_NREPRESENTATION&quot; = &quot;UNSIGNED&quot;</li><li class="info_message">Info: Parameter &quot;LPM_DREPRESENTATION&quot; = &quot;UNSIGNED&quot;</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf<ul><li class="info_message">Info: Found entity 1: lpm_divide_pll File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_pll.tdf Line: 25</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf<ul><li class="info_message">Info: Found entity 1: sign_div_unsign_olh File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_olh.tdf Line: 25</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf<ul><li class="info_message">Info: Found entity 1: alt_u_div_qhe File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 27</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf<ul><li class="info_message">Info: Found entity 1: add_sub_t3c File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/add_sub_t3c.tdf Line: 23</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf<ul><li class="info_message">Info: Found entity 1: add_sub_u3c File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/add_sub_u3c.tdf Line: 23</li></ul></li><li class="info_message">Info: Elaborated megafunction instantiation &quot;lpm_divide:Div0&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 64</li><li class="info_message">Info: Instantiated megafunction &quot;lpm_divide:Div0&quot; with the following parameter: File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 64<ul><li class="info_message">Info: Parameter &quot;LPM_WIDTHN&quot; = &quot;14&quot;</li><li class="info_message">Info: Parameter &quot;LPM_WIDTHD&quot; = &quot;4&quot;</li><li class="info_message">Info: Parameter &quot;LPM_NREPRESENTATION&quot; = &quot;UNSIGNED&quot;</li><li class="info_message">Info: Parameter &quot;LPM_DREPRESENTATION&quot; = &quot;UNSIGNED&quot;</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf<ul><li class="info_message">Info: Found entity 1: lpm_divide_mtl File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_mtl.tdf Line: 25</li></ul></li><li class="info_message">Info: Elaborated megafunction instantiation &quot;lpm_divide:Div1&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 65</li><li class="info_message">Info: Instantiated megafunction &quot;lpm_divide:Div1&quot; with the following parameter: File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 65<ul><li class="info_message">Info: Parameter &quot;LPM_WIDTHN&quot; = &quot;14&quot;</li><li class="info_message">Info: Parameter &quot;LPM_WIDTHD&quot; = &quot;7&quot;</li><li class="info_message">Info: Parameter &quot;LPM_NREPRESENTATION&quot; = &quot;UNSIGNED&quot;</li><li class="info_message">Info: Parameter &quot;LPM_DREPRESENTATION&quot; = &quot;UNSIGNED&quot;</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf<ul><li class="info_message">Info: Found entity 1: lpm_divide_ptl File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_ptl.tdf Line: 25</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf<ul><li class="info_message">Info: Found entity 1: sign_div_unsign_rlh File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_rlh.tdf Line: 25</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf<ul><li class="info_message">Info: Found entity 1: alt_u_div_0ie File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_0ie.tdf Line: 27</li></ul></li><li class="info_message">Info: Elaborated megafunction instantiation &quot;lpm_divide:Div2&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 66</li><li class="info_message">Info: Instantiated megafunction &quot;lpm_divide:Div2&quot; with the following parameter: File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 66<ul><li class="info_message">Info: Parameter &quot;LPM_WIDTHN&quot; = &quot;14&quot;</li><li class="info_message">Info: Parameter &quot;LPM_WIDTHD&quot; = &quot;10&quot;</li><li class="info_message">Info: Parameter &quot;LPM_NREPRESENTATION&quot; = &quot;UNSIGNED&quot;</li><li class="info_message">Info: Parameter &quot;LPM_DREPRESENTATION&quot; = &quot;UNSIGNED&quot;</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3vl.tdf<ul><li class="info_message">Info: Found entity 1: lpm_divide_3vl File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_3vl.tdf Line: 25</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf<ul><li class="info_message">Info: Found entity 1: sign_div_unsign_5nh File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_5nh.tdf Line: 25</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_kke.tdf<ul><li class="info_message">Info: Found entity 1: alt_u_div_kke File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_kke.tdf Line: 27</li></ul></li><li class="info_message">Info: Elaborated megafunction instantiation &quot;timer:timer1|lfsr_delay:delay|lpm_divide:Mod0&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/lfsr_delay.v Line: 38</li><li class="info_message">Info: Instantiated megafunction &quot;timer:timer1|lfsr_delay:delay|lpm_divide:Mod0&quot; with the following parameter: File: C:/intelFPGA_lite/Projects/My projects/Reaction game/RTL/lfsr_delay.v Line: 38<ul><li class="info_message">Info: Parameter &quot;LPM_WIDTHN&quot; = &quot;27&quot;</li><li class="info_message">Info: Parameter &quot;LPM_WIDTHD&quot; = &quot;27&quot;</li><li class="info_message">Info: Parameter &quot;LPM_NREPRESENTATION&quot; = &quot;UNSIGNED&quot;</li><li class="info_message">Info: Parameter &quot;LPM_DREPRESENTATION&quot; = &quot;UNSIGNED&quot;</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_inl.tdf<ul><li class="info_message">Info: Found entity 1: lpm_divide_inl File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/lpm_divide_inl.tdf Line: 25</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hnh.tdf<ul><li class="info_message">Info: Found entity 1: sign_div_unsign_hnh File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/sign_div_unsign_hnh.tdf Line: 25</li></ul></li><li class="info_message">Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_cle.tdf<ul><li class="info_message">Info: Found entity 1: alt_u_div_cle File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_cle.tdf Line: 27</li></ul></li><li class="warning_message">Warning: 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder</li><li class="warning_message">Warning: Output pins are stuck at VCC or GND<ul><li class="warning_message">Warning: Pin &quot;HEX4[0]&quot; is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12</li><li class="warning_message">Warning: Pin &quot;HEX4[1]&quot; is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12</li><li class="warning_message">Warning: Pin &quot;HEX4[2]&quot; is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12</li><li class="warning_message">Warning: Pin &quot;HEX4[3]&quot; is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12</li><li class="warning_message">Warning: Pin &quot;HEX4[4]&quot; is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12</li><li class="warning_message">Warning: Pin &quot;HEX4[5]&quot; is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12</li><li class="warning_message">Warning: Pin &quot;HEX4[6]&quot; is stuck at VCC File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12</li><li class="warning_message">Warning: Pin &quot;HEX5[1]&quot; is stuck at GND File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 12</li><li class="warning_message">Warning: Pin &quot;HEX3[7]&quot; is stuck at GND File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 13</li></ul></li><li class="info_message">Info: Timing-Driven Synthesis is running</li><li class="info_message">Info: Found the following redundant logic cells in design<ul><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~0&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 52</li><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_6_result_int[0]~10&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 77</li><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_7_result_int[0]~10&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 82</li><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_8_result_int[0]~10&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 87</li><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_9_result_int[0]~10&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 92</li><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_10_result_int[0]~10&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 37</li><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_11_result_int[0]~10&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 42</li><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod1|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 47</li><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~0&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 52</li><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_9_result_int[0]~10&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 92</li><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_10_result_int[0]~10&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 37</li><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_11_result_int[0]~10&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 42</li><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod2|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 47</li><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_13_result_int[0]~0&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 52</li><li class="info_message">Info: Logic cell &quot;lpm_divide:Mod3|lpm_divide_pll:auto_generated|sign_div_unsign_olh:divider|alt_u_div_qhe:divider|add_sub_12_result_int[0]~10&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/db/alt_u_div_qhe.tdf Line: 47</li></ul></li><li class="info_message">Info: Generated suppressed messages file C:/intelFPGA_lite/Projects/My projects/Reaction game/output_files/reaction_game.map.smsg</li><li class="info_message">Info: Generating hard_block partition &quot;hard_block:auto_generated_inst&quot;<ul><li class="info_message">Info: Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL</li></ul></li><li class="warning_message">Warning: Design contains 8 input pin(s) that do not drive logic<ul><li class="warning_message">Warning: No output dependent on input pin &quot;SW[2]&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="warning_message">Warning: No output dependent on input pin &quot;SW[3]&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="warning_message">Warning: No output dependent on input pin &quot;SW[4]&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="warning_message">Warning: No output dependent on input pin &quot;SW[5]&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="warning_message">Warning: No output dependent on input pin &quot;SW[6]&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="warning_message">Warning: No output dependent on input pin &quot;SW[7]&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="warning_message">Warning: No output dependent on input pin &quot;SW[8]&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li><li class="warning_message">Warning: No output dependent on input pin &quot;SW[9]&quot; File: C:/intelFPGA_lite/Projects/My projects/Reaction game/reaction_game.v Line: 6</li></ul></li><li class="info_message">Info: Implemented 1170 device resources after synthesis - the final resource count might be different<ul><li class="info_message">Info: Implemented 13 input pins</li><li class="info_message">Info: Implemented 53 output pins</li><li class="info_message">Info: Implemented 1090 logic cells</li><li class="info_message">Info: Implemented 14 RAM segments</li></ul></li><li class="info_message">Info: Quartus Prime Analysis &amp; Synthesis was successful. 0 errors, 33 warnings<ul><li class="info_message">Info: Peak virtual memory: 4883 megabytes</li><li class="info_message">Info: Processing ended: Wed Jun 25 22:37:38 2025</li><li class="info_message">Info: Elapsed time: 00:00:33</li><li class="info_message">Info: Total CPU time (on all processors): 00:00:59</li></ul></li></ul></div>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
