Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Nov 23 18:13:32 2024
| Host         : it-rdia running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file mainFPGA_timing_summary_routed.rpt -pb mainFPGA_timing_summary_routed.pb -rpx mainFPGA_timing_summary_routed.rpx -warn_on_violation
| Design       : mainFPGA
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 29 register/latch pins with no clock driven by root clock pin: nBC/count_reg[26]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 82 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.429        0.000                      0                   47        0.254        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.429        0.000                      0                   47        0.254        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.429ns  (required time - arrival time)
  Source:                 nBC/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nBC/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 2.083ns (79.393%)  route 0.541ns (20.607%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  nBC/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  nBC/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.381    nBC/count_reg_n_0_[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.038 r  nBC/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    nBC/count_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  nBC/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    nBC/count_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  nBC/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    nBC/count_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  nBC/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.389    nBC/count_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  nBC/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    nBC/count_reg[16]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  nBC/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.623    nBC/count_reg[20]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.946 r  nBC/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.946    nBC/count_reg[24]_i_1_n_6
    SLICE_X2Y92          FDCE                                         r  nBC/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  nBC/count_reg[25]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.109    15.375    nBC/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.946    
  -------------------------------------------------------------------
                         slack                                  7.429    

Slack (MET) :             7.513ns  (required time - arrival time)
  Source:                 nBC/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nBC/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.999ns (78.712%)  route 0.541ns (21.288%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  nBC/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  nBC/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.381    nBC/count_reg_n_0_[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.038 r  nBC/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    nBC/count_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  nBC/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    nBC/count_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  nBC/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    nBC/count_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  nBC/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.389    nBC/count_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  nBC/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    nBC/count_reg[16]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  nBC/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.623    nBC/count_reg[20]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.862 r  nBC/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.862    nBC/count_reg[24]_i_1_n_5
    SLICE_X2Y92          FDCE                                         r  nBC/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  nBC/count_reg[26]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.109    15.375    nBC/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.862    
  -------------------------------------------------------------------
                         slack                                  7.513    

Slack (MET) :             7.533ns  (required time - arrival time)
  Source:                 nBC/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nBC/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.979ns (78.543%)  route 0.541ns (21.457%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  nBC/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  nBC/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.381    nBC/count_reg_n_0_[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.038 r  nBC/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    nBC/count_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  nBC/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    nBC/count_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  nBC/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    nBC/count_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  nBC/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.389    nBC/count_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  nBC/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    nBC/count_reg[16]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.623 r  nBC/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.623    nBC/count_reg[20]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.842 r  nBC/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.842    nBC/count_reg[24]_i_1_n_7
    SLICE_X2Y92          FDCE                                         r  nBC/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y92          FDCE                                         r  nBC/count_reg[24]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.109    15.375    nBC/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                  7.533    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 nBC/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nBC/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 1.966ns (78.431%)  route 0.541ns (21.569%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  nBC/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  nBC/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.381    nBC/count_reg_n_0_[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.038 r  nBC/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    nBC/count_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  nBC/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    nBC/count_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  nBC/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    nBC/count_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  nBC/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.389    nBC/count_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  nBC/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    nBC/count_reg[16]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.829 r  nBC/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.829    nBC/count_reg[20]_i_1_n_6
    SLICE_X2Y91          FDCE                                         r  nBC/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  nBC/count_reg[21]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.375    nBC/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 nBC/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nBC/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.499ns  (logic 1.958ns (78.362%)  route 0.541ns (21.638%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  nBC/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  nBC/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.381    nBC/count_reg_n_0_[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.038 r  nBC/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    nBC/count_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  nBC/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    nBC/count_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  nBC/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    nBC/count_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  nBC/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.389    nBC/count_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  nBC/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    nBC/count_reg[16]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.821 r  nBC/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.821    nBC/count_reg[20]_i_1_n_4
    SLICE_X2Y91          FDCE                                         r  nBC/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  nBC/count_reg[23]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.375    nBC/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.821    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.598ns  (required time - arrival time)
  Source:                 ssc/counter/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.408ns  (logic 1.657ns (68.822%)  route 0.751ns (31.178%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.716     5.319    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  ssc/counter/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  ssc/counter/count_reg[3]/Q
                         net (fo=1, routed)           0.751     6.525    ssc/counter/count_reg_n_0_[3]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.050 r  ssc/counter/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.050    ssc/counter/count_reg[0]_i_1__0_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  ssc/counter/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.164    ssc/counter/count_reg[4]_i_1__0_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  ssc/counter/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.278    ssc/counter/count_reg[8]_i_1__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  ssc/counter/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.392    ssc/counter/count_reg[12]_i_1__0_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.726 r  ssc/counter/count_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.726    ssc/counter/count_reg[16]_i_1__0_n_6
    SLICE_X0Y86          FDRE                                         r  ssc/counter/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600    15.023    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  ssc/counter/count_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.062    15.324    ssc/counter/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.726    
  -------------------------------------------------------------------
                         slack                                  7.598    

Slack (MET) :             7.619ns  (required time - arrival time)
  Source:                 ssc/counter/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.387ns  (logic 1.636ns (68.548%)  route 0.751ns (31.452%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.716     5.319    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  ssc/counter/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  ssc/counter/count_reg[3]/Q
                         net (fo=1, routed)           0.751     6.525    ssc/counter/count_reg_n_0_[3]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     7.050 r  ssc/counter/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.050    ssc/counter/count_reg[0]_i_1__0_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  ssc/counter/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.164    ssc/counter/count_reg[4]_i_1__0_n_0
    SLICE_X0Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  ssc/counter/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.278    ssc/counter/count_reg[8]_i_1__0_n_0
    SLICE_X0Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  ssc/counter/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.392    ssc/counter/count_reg[12]_i_1__0_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.705 r  ssc/counter/count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.705    ssc/counter/count_reg[16]_i_1__0_n_4
    SLICE_X0Y86          FDRE                                         r  ssc/counter/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.600    15.023    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  ssc/counter/count_reg[19]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y86          FDRE (Setup_fdre_C_D)        0.062    15.324    ssc/counter/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  7.619    

Slack (MET) :             7.630ns  (required time - arrival time)
  Source:                 nBC/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nBC/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 1.882ns (77.684%)  route 0.541ns (22.316%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  nBC/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  nBC/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.381    nBC/count_reg_n_0_[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.038 r  nBC/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    nBC/count_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  nBC/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    nBC/count_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  nBC/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    nBC/count_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  nBC/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.389    nBC/count_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  nBC/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    nBC/count_reg[16]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.745 r  nBC/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.745    nBC/count_reg[20]_i_1_n_5
    SLICE_X2Y91          FDCE                                         r  nBC/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  nBC/count_reg[22]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.375    nBC/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.745    
  -------------------------------------------------------------------
                         slack                                  7.630    

Slack (MET) :             7.650ns  (required time - arrival time)
  Source:                 nBC/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nBC/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.862ns (77.498%)  route 0.541ns (22.502%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  nBC/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  nBC/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.381    nBC/count_reg_n_0_[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.038 r  nBC/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    nBC/count_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  nBC/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    nBC/count_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  nBC/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    nBC/count_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  nBC/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.389    nBC/count_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.506 r  nBC/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.506    nBC/count_reg[16]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.725 r  nBC/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.725    nBC/count_reg[20]_i_1_n_7
    SLICE_X2Y91          FDCE                                         r  nBC/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.604    15.027    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  nBC/count_reg[20]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.375    nBC/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                  7.650    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 nBC/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nBC/count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.390ns  (logic 1.849ns (77.375%)  route 0.541ns (22.625%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.720     5.323    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  nBC/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  nBC/count_reg[1]/Q
                         net (fo=1, routed)           0.541     6.381    nBC/count_reg_n_0_[1]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     7.038 r  nBC/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.038    nBC/count_reg[0]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.155 r  nBC/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.155    nBC/count_reg[4]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.272 r  nBC/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.272    nBC/count_reg[8]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.389 r  nBC/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.389    nBC/count_reg[12]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.712 r  nBC/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.712    nBC/count_reg[16]_i_1_n_6
    SLICE_X2Y90          FDCE                                         r  nBC/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  nBC/count_reg[17]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.109    15.374    nBC/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                          -7.712    
  -------------------------------------------------------------------
                         slack                                  7.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nBC/count_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nBC/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  nBC/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  nBC/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.800    nBC/count_reg_n_0_[10]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  nBC/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    nBC/count_reg[8]_i_1_n_5
    SLICE_X2Y88          FDCE                                         r  nBC/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.875     2.040    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  nBC/count_reg[10]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDCE (Hold_fdce_C_D)         0.134     1.655    nBC/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nBC/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nBC/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nBC/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  nBC/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.800    nBC/count_reg_n_0_[14]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  nBC/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    nBC/count_reg[12]_i_1_n_5
    SLICE_X2Y89          FDCE                                         r  nBC/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.875     2.040    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  nBC/count_reg[14]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.134     1.655    nBC/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nBC/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nBC/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  nBC/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.164     1.684 r  nBC/count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.799    nBC/count_reg_n_0_[6]
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.909 r  nBC/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    nBC/count_reg[4]_i_1_n_5
    SLICE_X2Y87          FDCE                                         r  nBC/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  nBC/count_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X2Y87          FDCE (Hold_fdce_C_D)         0.134     1.654    nBC/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nBC/count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nBC/count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.603     1.522    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  nBC/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  nBC/count_reg[18]/Q
                         net (fo=1, routed)           0.114     1.801    nBC/count_reg_n_0_[18]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  nBC/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    nBC/count_reg[16]_i_1_n_5
    SLICE_X2Y90          FDCE                                         r  nBC/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  nBC/count_reg[18]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)         0.134     1.656    nBC/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nBC/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nBC/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.603     1.522    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  nBC/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     1.686 r  nBC/count_reg[22]/Q
                         net (fo=1, routed)           0.114     1.801    nBC/count_reg_n_0_[22]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.911 r  nBC/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.911    nBC/count_reg[20]_i_1_n_5
    SLICE_X2Y91          FDCE                                         r  nBC/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y91          FDCE                                         r  nBC/count_reg[22]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.134     1.656    nBC/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nBC/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nBC/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  nBC/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  nBC/count_reg[2]/Q
                         net (fo=1, routed)           0.114     1.798    nBC/count_reg_n_0_[2]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.908 r  nBC/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    nBC/count_reg[0]_i_1_n_5
    SLICE_X2Y86          FDCE                                         r  nBC/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    nBC/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  nBC/count_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.134     1.653    nBC/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  ssc/counter/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  ssc/counter/count_reg[2]/Q
                         net (fo=1, routed)           0.121     1.780    ssc/counter/count_reg_n_0_[2]
    SLICE_X0Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  ssc/counter/count_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.891    ssc/counter/count_reg[0]_i_1__0_n_5
    SLICE_X0Y82          FDRE                                         r  ssc/counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.869     2.034    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  ssc/counter/count_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.105     1.622    ssc/counter/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.599     1.518    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssc/counter/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ssc/counter/count_reg[6]/Q
                         net (fo=1, routed)           0.121     1.781    ssc/counter/count_reg_n_0_[6]
    SLICE_X0Y83          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  ssc/counter/count_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.892    ssc/counter/count_reg[4]_i_1__0_n_5
    SLICE_X0Y83          FDRE                                         r  ssc/counter/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.870     2.035    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ssc/counter/count_reg[6]/C
                         clock pessimism             -0.516     1.518    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.105     1.623    ssc/counter/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ssc/counter/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ssc/counter/count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.782    ssc/counter/count_reg_n_0_[10]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  ssc/counter/count_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.893    ssc/counter/count_reg[8]_i_1__0_n_5
    SLICE_X0Y84          FDRE                                         r  ssc/counter/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  ssc/counter/count_reg[10]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    ssc/counter/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  ssc/counter/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ssc/counter/count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.782    ssc/counter/count_reg_n_0_[14]
    SLICE_X0Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  ssc/counter/count_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.893    ssc/counter/count_reg[12]_i_1__0_n_5
    SLICE_X0Y85          FDRE                                         r  ssc/counter/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    ssc/counter/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y85          FDRE                                         r  ssc/counter/count_reg[14]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.105     1.624    ssc/counter/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     nBC/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     nBC/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     nBC/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     nBC/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     nBC/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     nBC/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     nBC/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     nBC/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     nBC/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     nBC/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     nBC/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     nBC/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     nBC/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     nBC/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     nBC/count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     nBC/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     nBC/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     ssc/counter/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     ssc/counter/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ssc/counter/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ssc/counter/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     ssc/counter/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     ssc/counter/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     ssc/counter/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     ssc/counter/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ssc/counter/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     ssc/counter/count_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     nBC/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y86     nBC/count_reg[0]/C



