Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.4 (lin64) Build 353583 Mon Dec  9 17:26:26 MST 2013
| Date             : Wed Apr 30 12:02:52 2014
| Host             : ee-boxer0 running 64-bit Ubuntu 10.04.4 LTS
| Command          : report_power -file zynq_system_wrapper_power_routed.rpt -pb zynq_system_wrapper_power_summary_routed.pb
| Design           : zynq_system_wrapper
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.611 |
| Dynamic (W)              | 1.463 |
| Device Static (W)        | 0.148 |
| Total Off-Chip Power (W) | 0.121 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 66.4  |
| Junction Temperature (C) | 43.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.010 |        6 |       --- |             --- |
| Slice Logic              |     0.002 |    29050 |       --- |             --- |
|   LUT as Logic           |     0.002 |    17429 |     53200 |           32.76 |
|   Register               |    <0.001 |     4420 |    106400 |            4.15 |
|   CARRY4                 |    <0.001 |     2998 |     13300 |           22.54 |
|   LUT as Distributed RAM |    <0.001 |       76 |     17400 |            0.43 |
|   F7/F8 Muxes            |    <0.001 |      391 |     53200 |            0.73 |
|   LUT as Shift Register  |    <0.001 |      193 |     17400 |            1.10 |
|   Others                 |     0.000 |      483 |       --- |             --- |
| Signals                  |     0.003 |    25966 |       --- |             --- |
| MMCM                     |     0.105 |        1 |         4 |           25.00 |
| DSPs                     |     0.000 |       38 |       220 |           17.27 |
| PS7                      |     1.343 |        1 |       --- |             --- |
| Static Power             |     0.148 |          |           |                 |
| Total                    |     1.611 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.015 |      0.014 |
| Vccaux    |       1.800 |     0.079 |       0.058 |      0.020 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.420 |       0.391 |      0.029 |
| Vccpaux   |       1.800 |     0.067 |       0.057 |      0.010 |
| Vccpll    |       1.800 |     0.116 |       0.113 |      0.003 |
| Vcco_ddr  |       1.500 |     0.511 |       0.509 |      0.002 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                     | Domain                                                                                    | Constraint (ns) |
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------+
| zynq_system_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zynq_system_clk_wiz_0_0     | zynq_system_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_zynq_system_clk_wiz_0_0     |            20.0 |
| zynq_system_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_zynq_system_clk_wiz_0_0 | zynq_system_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_buf_zynq_system_clk_wiz_0_0 |            20.0 |
| zynq_system_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_zynq_system_clk_wiz_0_0     | zynq_system_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_zynq_system_clk_wiz_0_0     |            20.0 |
| zynq_system_i/clk_wiz_0/inst/clk_out1                                                     | zynq_system_i/clk_wiz_0/inst/clk_out1                                                     |            20.0 |
| zynq_system_i/processing_system7_0/inst/FCLK_CLK0                                         | zynq_system_i/processing_system7_0/inst/FCLK_CLK0                                         |            20.0 |
| zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                            | zynq_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                            |            20.0 |
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                                                                                     | Power (W) |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+
| zynq_system_wrapper                                                                                                                                                                                      |     1.463 |
|   zynq_system_i                                                                                                                                                                                          |     1.463 |
|     axi_clock_converter_0                                                                                                                                                                                |     0.003 |
|       inst                                                                                                                                                                                               |     0.003 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                           |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_8                                           |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                           |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                         |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                         |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                         |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_33                                         |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                          |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                          |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_8                                          |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5                                          |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_17                                        |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_18_23                                        |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_24_29                                        |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_30_35                                        |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11                                         |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_0                                          |    <0.001 |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_1_1                                          |    <0.001 |
|     axi_mem_intercon                                                                                                                                                                                     |     0.002 |
|       m00_couplers/auto_pc                                                                                                                                                                               |     0.001 |
|         inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_0 |    <0.001 |
|         inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5              |    <0.001 |
|         inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_4         |    <0.001 |
|       xbar                                                                                                                                                                                               |    <0.001 |
|     clk_wiz_0                                                                                                                                                                                            |     0.109 |
|       inst                                                                                                                                                                                               |     0.109 |
|     hhb_query_0                                                                                                                                                                                          |     0.002 |
|     hwfreqscale_simple_adder_0                                                                                                                                                                           |    <0.001 |
|     processing_system7_0                                                                                                                                                                                 |     1.344 |
|       inst                                                                                                                                                                                               |     1.344 |
|     processing_system7_0_axi_periph                                                                                                                                                                      |     0.002 |
|       s00_couplers/auto_pc                                                                                                                                                                               |     0.002 |
|       xbar                                                                                                                                                                                               |    <0.001 |
|     rst_processing_system7_0_50M                                                                                                                                                                         |    <0.001 |
|       U0                                                                                                                                                                                                 |    <0.001 |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+


