<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="assignment1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="outputFn_beh_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="outputTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="outputTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="outputTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="outputTest_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="stateTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="stateTransFn_beh.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="stateTransFn_beh.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="stateTransFn_beh.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="stateTransFn_beh.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="stateTransFn_beh.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="stateTransFn_beh_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1500918019" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1500918019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501141279" xil_pn:in_ck="-2633555170632673839" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1501141279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="delaElem_beh.v"/>
      <outfile xil_pn:name="fsm_beh.v"/>
      <outfile xil_pn:name="outputFn_beh.v"/>
      <outfile xil_pn:name="outputTest.v"/>
      <outfile xil_pn:name="stateTest.v"/>
      <outfile xil_pn:name="stateTransFn_beh.v"/>
      <outfile xil_pn:name="testBench.v"/>
      <outfile xil_pn:name="testdelay.v"/>
      <outfile xil_pn:name="top.v"/>
    </transform>
    <transform xil_pn:end_ts="1501141279" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="1246302350266020680" xil_pn:start_ts="1501141279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501141279" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-42635769446694144" xil_pn:start_ts="1501141279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501090490" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5296409557518840160" xil_pn:start_ts="1501090490">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501141279" xil_pn:in_ck="-2633555170632673839" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1501141279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="delaElem_beh.v"/>
      <outfile xil_pn:name="fsm_beh.v"/>
      <outfile xil_pn:name="outputFn_beh.v"/>
      <outfile xil_pn:name="outputTest.v"/>
      <outfile xil_pn:name="stateTest.v"/>
      <outfile xil_pn:name="stateTransFn_beh.v"/>
      <outfile xil_pn:name="testBench.v"/>
      <outfile xil_pn:name="testdelay.v"/>
      <outfile xil_pn:name="top.v"/>
    </transform>
    <transform xil_pn:end_ts="1501155115" xil_pn:in_ck="-2633555170632673839" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2662222059096733196" xil_pn:start_ts="1501155107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="outputTest_beh.prj"/>
      <outfile xil_pn:name="outputTest_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1501155115" xil_pn:in_ck="-6629535423221975348" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5865928023924026769" xil_pn:start_ts="1501155115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="outputTest_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1500991145" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1500991145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501089837" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5755431836787613314" xil_pn:start_ts="1501089837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501089837" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5296409557518840160" xil_pn:start_ts="1501089837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500991145" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1500991145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501089837" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4861304912705368374" xil_pn:start_ts="1501089837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1500991145" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-6388418249795389316" xil_pn:start_ts="1500991145">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501089837" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5374520401649072726" xil_pn:start_ts="1501089837">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1501090312" xil_pn:in_ck="3681634401167026116" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="206018823057598388" xil_pn:start_ts="1501090306">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1501089853" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952611957" xil_pn:start_ts="1501089853">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
