design_1_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_gpio_0_0/sim/design_1_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_rst_ps7_0_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_rst_ps7_0_200M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_ps7_0_200M_0/sim/design_1_rst_ps7_0_200M_0.vhd,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_RED_SLICE_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_RED_SLICE_0/sim/design_1_RED_SLICE_0.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_RED_SLICE_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_RED_SLICE_1/sim/design_1_RED_SLICE_1.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_c_counter_binary_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_xlslice_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_c_counter_binary_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_c_counter_binary_1_0/sim/design_1_c_counter_binary_1_0.vhd,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
zedboard_axi_vga.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/2730/zedboard_axi_vga.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
zedboard_axi_vga_top.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/2730/zedboard_axi_vga_top.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_Zedboard_AXI_VGA_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Zedboard_AXI_VGA_0_0/sim/design_1_Zedboard_AXI_VGA_0_0.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
Zedboard_InterCPU_IRQ_axi_ctrl.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/1182/Zedboard_InterCPU_IRQ_axi_ctrl.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
ZedBoard_InterCPU_IRQ.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/1182/ZedBoard_InterCPU_IRQ.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_ZedBoard_InterCPU_IRQ_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_ZedBoard_InterCPU_IRQ_0_0/sim/design_1_ZedBoard_InterCPU_IRQ_0_0.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
charLib.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Zedboard_OLED_v1_0_0_0/charLib/sim/charLib.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
Delay.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/76ce/Delay.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
SpiCtrl.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/76ce/SpiCtrl.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
ZedboardOLED_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/76ce/ZedboardOLED_v1_0_S00_AXI.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
ZedboardOLED_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/76ce/ZedboardOLED_v1_0.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_Zedboard_OLED_v1_0_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_Zedboard_OLED_v1_0_0_0/sim/design_1_Zedboard_OLED_v1_0_0_0.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1_auto_us_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../ZedBoard_VGA.gen/sources_1/bd/design_1/ipshared/5765/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
