#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jan  1 17:41:41 2024
# Process ID: 9136
# Current directory: D:/Project/FPGA/023_UART_RS232
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30288 D:\Project\FPGA\023_UART_RS232\023_UART_RS232.xpr
# Log file: D:/Project/FPGA/023_UART_RS232/vivado.log
# Journal file: D:/Project/FPGA/023_UART_RS232\vivado.jou
# Running On: Smile, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 14, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project D:/Project/FPGA/023_UART_RS232/023_UART_RS232.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_tx_test_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
