#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Oct  8 19:00:22 2022
# Process ID: 124664
# Current directory: C:/ece4743/lab6/lab6_part2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent103864 C:\ece4743\lab6\lab6_part2\empty_template.xpr
# Log file: C:/ece4743/lab6/lab6_part2/vivado.log
# Journal file: C:/ece4743/lab6/lab6_part2\vivado.jou
# Running On: Lenovo-9i-Joe-Laptop, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 4, Host memory: 16901 MB
#-----------------------------------------------------------
start_gui
open_project C:/ece4743/lab6/lab6_part2/empty_template.xpr
import_files -norecurse {C:/ece4743/lab6/lab6_part2/lab6dpath.v C:/ece4743/lab6/lab6_part2/sevenseg.v C:/ece4743/lab6/lab6_part2/pulsegenms.v C:/ece4743/lab6/lab6_part2/lfsr.v C:/ece4743/lab6/lab6_part2/hw_testbench.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {C:/ece4743/lab6/lab6_part2/tb_hw_testbench.v C:/ece4743/lab6/lab6_part2/tb_lab6dpath.v}
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse C:/ece4743/lab6/lab6_part2/Basys3_Master.xdc
import_files -fileset constrs_1 C:/ece4743/lab6/lab6_part2/Basys3_Master.xdc
update_compile_order -fileset sim_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz
set_property -dict [list CONFIG.Component_Name {clk_wiz} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {50} CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false} CONFIG.MMCM_CLKOUT0_DIVIDE_F {20.000} CONFIG.CLKOUT1_JITTER {151.636}] [get_ips clk_wiz]
generate_target {instantiation_template} [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
generate_target all [get_files  c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
export_ip_user_files -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci]
launch_runs clk_wiz_synth_1 -jobs 4
wait_on_run clk_wiz_synth_1
export_simulation -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/clk_wiz/clk_wiz.xci] -directory C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files -ipstatic_source_dir C:/ece4743/lab6/lab6_part2/empty_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/questa} {riviera=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0
set_property -dict [list CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.OutputWidthHigh {23} CONFIG.PipeStages {0}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
launch_runs mult_gen_0_synth_1 -jobs 4
wait_on_run mult_gen_0_synth_1
export_simulation -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files -ipstatic_source_dir C:/ece4743/lab6/lab6_part2/empty_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/questa} {riviera=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset mult_gen_0 c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci
file delete -force c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult_gen_0
file delete -force c:/ece4743/lab6/lab6_part2/empty_template.gen/sources_1/ip/mult_gen_0
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult1
set_property -dict [list CONFIG.Component_Name {mult1} CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {23} CONFIG.PipeStages {0}] [get_ips mult1]
generate_target {instantiation_template} [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci]
update_compile_order -fileset sources_1
generate_target all [get_files  c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci]
export_ip_user_files -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci]
launch_runs mult1_synth_1 -jobs 4
wait_on_run mult1_synth_1
export_simulation -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci] -directory C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files -ipstatic_source_dir C:/ece4743/lab6/lab6_part2/empty_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/questa} {riviera=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci] -no_script -reset -force -quiet
remove_files  -fileset mult1 c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1/mult1.xci
file delete -force c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/mult1
file delete -force c:/ece4743/lab6/lab6_part2/empty_template.gen/sources_1/ip/mult1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name multiply
set_property -dict [list CONFIG.Component_Name {multiply} CONFIG.PortAWidth {12} CONFIG.PortBWidth {12} CONFIG.Multiplier_Construction {Use_Mults} CONFIG.OutputWidthHigh {23} CONFIG.PipeStages {0}] [get_ips multiply]
generate_target {instantiation_template} [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/multiply/multiply.xci]
generate_target all [get_files  c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/multiply/multiply.xci]
export_ip_user_files -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/multiply/multiply.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/multiply/multiply.xci]
launch_runs multiply_synth_1 -jobs 4
wait_on_run multiply_synth_1
export_simulation -of_objects [get_files c:/ece4743/lab6/lab6_part2/empty_template.srcs/sources_1/ip/multiply/multiply.xci] -directory C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files/sim_scripts -ip_user_files_dir C:/ece4743/vivado_2016/empty_template/empty_template.ip_user_files -ipstatic_source_dir C:/ece4743/lab6/lab6_part2/empty_template.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/modelsim} {questa=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/questa} {riviera=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/riviera} {activehdl=C:/ece4743/lab6/lab6_part2/empty_template.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_simulation
source tb_hw_testbench.tcl
restart
run 10 us
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_hw_manager
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/ece4743/lab6/lab6_part2/empty_template.runs/impl_1/hw_testbench.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/ece4743/lab6/lab6_part2/empty_template.runs/impl_1/hw_testbench.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
