{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 26 17:52:21 2008 " "Info: Processing started: Fri Dec 26 17:52:21 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DCDS_Module -c DCDS_Module --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DCDS_Module -c DCDS_Module --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_16 " "Info: Assuming node \"Clk_16\" is an undefined clock" {  } { { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } } { "c:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_16" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_16 register register lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[0\] lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[23\] 250.0 MHz Internal " "Info: Clock \"Clk_16\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[0\]\" and destination register \"lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[23\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.194 ns + Longest register register " "Info: + Longest register to register delay is 3.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[0\] 1 REG FF_X30_Y19_N9 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X30_Y19_N9; Fanout = 5; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0] } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.593 ns) + CELL(0.509 ns) 1.102 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[0\]~150 2 COMB LCCOMB_X29_Y19_N8 2 " "Info: 2: + IC(0.593 ns) + CELL(0.509 ns) = 1.102 ns; Loc. = LCCOMB_X29_Y19_N8; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[0\]~150'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.102 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0] lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[0]~150 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.168 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[1\]~152 3 COMB LCCOMB_X29_Y19_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.066 ns) = 1.168 ns; Loc. = LCCOMB_X29_Y19_N10; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[1\]~152'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[0]~150 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[1]~152 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.234 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[2\]~154 4 COMB LCCOMB_X29_Y19_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.066 ns) = 1.234 ns; Loc. = LCCOMB_X29_Y19_N12; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[2\]~154'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[1]~152 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[2]~154 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.300 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[3\]~156 5 COMB LCCOMB_X29_Y19_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.066 ns) = 1.300 ns; Loc. = LCCOMB_X29_Y19_N14; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[3\]~156'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[2]~154 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[3]~156 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.366 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[4\]~158 6 COMB LCCOMB_X29_Y19_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.066 ns) = 1.366 ns; Loc. = LCCOMB_X29_Y19_N16; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[4\]~158'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[3]~156 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[4]~158 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.432 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[5\]~160 7 COMB LCCOMB_X29_Y19_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.066 ns) = 1.432 ns; Loc. = LCCOMB_X29_Y19_N18; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[5\]~160'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[4]~158 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[5]~160 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.498 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[6\]~162 8 COMB LCCOMB_X29_Y19_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.066 ns) = 1.498 ns; Loc. = LCCOMB_X29_Y19_N20; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[6\]~162'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[5]~160 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[6]~162 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.564 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[7\]~164 9 COMB LCCOMB_X29_Y19_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.066 ns) = 1.564 ns; Loc. = LCCOMB_X29_Y19_N22; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[7\]~164'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[6]~162 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[7]~164 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.630 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[8\]~166 10 COMB LCCOMB_X29_Y19_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.066 ns) = 1.630 ns; Loc. = LCCOMB_X29_Y19_N24; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[8\]~166'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[7]~164 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[8]~166 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.696 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[9\]~168 11 COMB LCCOMB_X29_Y19_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.066 ns) = 1.696 ns; Loc. = LCCOMB_X29_Y19_N26; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[9\]~168'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[8]~166 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[9]~168 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.762 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[10\]~170 12 COMB LCCOMB_X29_Y19_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.066 ns) = 1.762 ns; Loc. = LCCOMB_X29_Y19_N28; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[10\]~170'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[9]~168 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[10]~170 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.828 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[11\]~172 13 COMB LCCOMB_X29_Y19_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.066 ns) = 1.828 ns; Loc. = LCCOMB_X29_Y19_N30; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[11\]~172'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[10]~170 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[11]~172 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.894 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[12\]~174 14 COMB LCCOMB_X29_Y18_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.066 ns) = 1.894 ns; Loc. = LCCOMB_X29_Y18_N0; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[12\]~174'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[11]~172 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[12]~174 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.960 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[13\]~176 15 COMB LCCOMB_X29_Y18_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.066 ns) = 1.960 ns; Loc. = LCCOMB_X29_Y18_N2; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[13\]~176'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[12]~174 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[13]~176 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 2.026 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[14\]~178 16 COMB LCCOMB_X29_Y18_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.066 ns) = 2.026 ns; Loc. = LCCOMB_X29_Y18_N4; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[14\]~178'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[13]~176 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[14]~178 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 2.092 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[15\]~180 17 COMB LCCOMB_X29_Y18_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.066 ns) = 2.092 ns; Loc. = LCCOMB_X29_Y18_N6; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[15\]~180'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[14]~178 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[15]~180 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 2.158 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[16\]~182 18 COMB LCCOMB_X29_Y18_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.066 ns) = 2.158 ns; Loc. = LCCOMB_X29_Y18_N8; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[16\]~182'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[15]~180 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[16]~182 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 2.224 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[17\]~184 19 COMB LCCOMB_X29_Y18_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.066 ns) = 2.224 ns; Loc. = LCCOMB_X29_Y18_N10; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[17\]~184'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[16]~182 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[17]~184 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 2.290 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[18\]~186 20 COMB LCCOMB_X29_Y18_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.066 ns) = 2.290 ns; Loc. = LCCOMB_X29_Y18_N12; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[18\]~186'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[17]~184 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[18]~186 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 2.356 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[19\]~188 21 COMB LCCOMB_X29_Y18_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.066 ns) = 2.356 ns; Loc. = LCCOMB_X29_Y18_N14; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[19\]~188'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[18]~186 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[19]~188 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 2.422 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[20\]~190 22 COMB LCCOMB_X29_Y18_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.066 ns) = 2.422 ns; Loc. = LCCOMB_X29_Y18_N16; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[20\]~190'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[19]~188 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[20]~190 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 2.488 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[21\]~192 23 COMB LCCOMB_X29_Y18_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.066 ns) = 2.488 ns; Loc. = LCCOMB_X29_Y18_N18; Fanout = 2; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[21\]~192'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[20]~190 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[21]~192 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 2.554 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[22\]~194 24 COMB LCCOMB_X29_Y18_N20 1 " "Info: 24: + IC(0.000 ns) + CELL(0.066 ns) = 2.554 ns; Loc. = LCCOMB_X29_Y18_N20; Fanout = 1; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[22\]~194'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[21]~192 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[22]~194 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.536 ns) 3.090 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[23\]~195 25 COMB LCCOMB_X29_Y18_N22 1 " "Info: 25: + IC(0.000 ns) + CELL(0.536 ns) = 3.090 ns; Loc. = LCCOMB_X29_Y18_N22; Fanout = 1; COMB Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[23\]~195'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[22]~194 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23]~195 } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 3.194 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[23\] 26 REG FF_X29_Y18_N23 1 " "Info: 26: + IC(0.000 ns) + CELL(0.104 ns) = 3.194 ns; Loc. = FF_X29_Y18_N23; Fanout = 1; REG Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[23\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23]~195 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23] } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.601 ns ( 81.43 % ) " "Info: Total cell delay = 2.601 ns ( 81.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.593 ns ( 18.57 % ) " "Info: Total interconnect delay = 0.593 ns ( 18.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0] lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[0]~150 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[1]~152 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[2]~154 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[3]~156 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[4]~158 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[5]~160 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[6]~162 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[7]~164 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[8]~166 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[9]~168 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[10]~170 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[11]~172 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[12]~174 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[13]~176 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[14]~178 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[15]~180 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[16]~182 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[17]~184 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[18]~186 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[19]~188 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[20]~190 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[21]~192 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[22]~194 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23]~195 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0] {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[0]~150 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[1]~152 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[2]~154 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[3]~156 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[4]~158 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[5]~160 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[6]~162 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[7]~164 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[8]~166 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[9]~168 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[10]~170 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[11]~172 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[12]~174 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[13]~176 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[14]~178 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[15]~180 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[16]~182 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[17]~184 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[18]~186 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[19]~188 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[20]~190 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[21]~192 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[22]~194 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23]~195 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23] {} } { 0.000ns 0.593ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.509ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_16 destination 2.839 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_16\" to destination register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_16 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_16'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_16 } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_16~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_16~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_16 Clk_16~input } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_16~inputclkctrl 3 COMB CLKCTRL_G4 72 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 72; COMB Node = 'Clk_16~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_16~input Clk_16~inputclkctrl } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.613 ns) 2.839 ns lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[23\] 4 REG FF_X29_Y18_N23 1 " "Info: 4: + IC(1.148 ns) + CELL(0.613 ns) = 2.839 ns; Loc. = FF_X29_Y18_N23; Fanout = 1; REG Node = 'lpm_add_sub1:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_bnk:auto_generated\|pipeline_dffe\[23\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { Clk_16~inputclkctrl lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23] } "NODE_NAME" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.43 % ) " "Info: Total cell delay = 1.517 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.57 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_16 Clk_16~input Clk_16~inputclkctrl lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_16 {} Clk_16~input {} Clk_16~inputclkctrl {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_16 source 2.839 ns - Longest register " "Info: - Longest clock path from clock \"Clk_16\" to source register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_16 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_16'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_16 } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_16~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_16~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_16 Clk_16~input } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_16~inputclkctrl 3 COMB CLKCTRL_G4 72 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 72; COMB Node = 'Clk_16~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_16~input Clk_16~inputclkctrl } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.613 ns) 2.839 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[0\] 4 REG FF_X30_Y19_N9 5 " "Info: 4: + IC(1.148 ns) + CELL(0.613 ns) = 2.839 ns; Loc. = FF_X30_Y19_N9; Fanout = 5; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { Clk_16~inputclkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0] } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.43 % ) " "Info: Total cell delay = 1.517 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.57 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_16 Clk_16~input Clk_16~inputclkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_16 {} Clk_16~input {} Clk_16~inputclkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_16 Clk_16~input Clk_16~inputclkctrl lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_16 {} Clk_16~input {} Clk_16~inputclkctrl {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_16 Clk_16~input Clk_16~inputclkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_16 {} Clk_16~input {} Clk_16~inputclkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.194 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0] lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[0]~150 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[1]~152 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[2]~154 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[3]~156 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[4]~158 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[5]~160 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[6]~162 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[7]~164 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[8]~166 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[9]~168 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[10]~170 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[11]~172 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[12]~174 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[13]~176 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[14]~178 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[15]~180 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[16]~182 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[17]~184 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[18]~186 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[19]~188 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[20]~190 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[21]~192 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[22]~194 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23]~195 lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "3.194 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0] {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[0]~150 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[1]~152 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[2]~154 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[3]~156 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[4]~158 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[5]~160 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[6]~162 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[7]~164 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[8]~166 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[9]~168 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[10]~170 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[11]~172 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[12]~174 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[13]~176 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[14]~178 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[15]~180 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[16]~182 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[17]~184 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[18]~186 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[19]~188 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[20]~190 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[21]~192 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[22]~194 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23]~195 {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23] {} } { 0.000ns 0.593ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.509ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.104ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_16 Clk_16~input Clk_16~inputclkctrl lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_16 {} Clk_16~input {} Clk_16~inputclkctrl {} lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_16 Clk_16~input Clk_16~inputclkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_16 {} Clk_16~input {} Clk_16~inputclkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { lpm_add_sub1:inst1|lpm_add_sub:lpm_add_sub_component|add_sub_bnk:auto_generated|pipeline_dffe[23] {} } {  } {  } "" } } { "db/add_sub_bnk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_bnk.tdf" 32 15 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[23\] ADC_Dat\[0\] Clk_16 5.393 ns register " "Info: tsu for register \"lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[23\]\" (data pin = \"ADC_Dat\[0\]\", clock pin = \"Clk_16\") is 5.393 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.251 ns + Longest pin register " "Info: + Longest pin to register delay is 8.251 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC_Dat\[0\] 1 PIN PIN_V14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_V14; Fanout = 1; PIN Node = 'ADC_Dat\[0\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Dat[0] } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 64 -72 96 80 "ADC_Dat\[15..0\]" "" } { 136 136 259 152 "Z\[7..0\],ADC_Dat\[15..0\]" "" } { 336 136 259 352 "Z\[7..0\],ADC_Dat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns ADC_Dat\[0\]~input 2 COMB IOIBUF_X36_Y0_N8 4 " "Info: 2: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = IOIBUF_X36_Y0_N8; Fanout = 4; COMB Node = 'ADC_Dat\[0\]~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { ADC_Dat[0] ADC_Dat[0]~input } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 64 -72 96 80 "ADC_Dat\[15..0\]" "" } { 136 136 259 152 "Z\[7..0\],ADC_Dat\[15..0\]" "" } { 336 136 259 352 "Z\[7..0\],ADC_Dat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.768 ns) + CELL(0.498 ns) 6.159 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[0\]~146 3 COMB LCCOMB_X28_Y19_N8 2 " "Info: 3: + IC(4.768 ns) + CELL(0.498 ns) = 6.159 ns; Loc. = LCCOMB_X28_Y19_N8; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[0\]~146'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.266 ns" { ADC_Dat[0]~input lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0]~146 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 6.225 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[1\]~148 4 COMB LCCOMB_X28_Y19_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.066 ns) = 6.225 ns; Loc. = LCCOMB_X28_Y19_N10; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[1\]~148'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0]~146 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[1]~148 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 6.291 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[2\]~150 5 COMB LCCOMB_X28_Y19_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.066 ns) = 6.291 ns; Loc. = LCCOMB_X28_Y19_N12; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[2\]~150'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[1]~148 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[2]~150 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 6.357 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[3\]~152 6 COMB LCCOMB_X28_Y19_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.066 ns) = 6.357 ns; Loc. = LCCOMB_X28_Y19_N14; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[3\]~152'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[2]~150 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[3]~152 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 6.423 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[4\]~154 7 COMB LCCOMB_X28_Y19_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.066 ns) = 6.423 ns; Loc. = LCCOMB_X28_Y19_N16; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[4\]~154'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[3]~152 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[4]~154 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 6.489 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[5\]~156 8 COMB LCCOMB_X28_Y19_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.066 ns) = 6.489 ns; Loc. = LCCOMB_X28_Y19_N18; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[5\]~156'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[4]~154 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[5]~156 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 6.555 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[6\]~158 9 COMB LCCOMB_X28_Y19_N20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.066 ns) = 6.555 ns; Loc. = LCCOMB_X28_Y19_N20; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[6\]~158'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[5]~156 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[6]~158 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 6.621 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[7\]~160 10 COMB LCCOMB_X28_Y19_N22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.066 ns) = 6.621 ns; Loc. = LCCOMB_X28_Y19_N22; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[7\]~160'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[6]~158 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7]~160 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 6.687 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[8\]~162 11 COMB LCCOMB_X28_Y19_N24 2 " "Info: 11: + IC(0.000 ns) + CELL(0.066 ns) = 6.687 ns; Loc. = LCCOMB_X28_Y19_N24; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[8\]~162'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7]~160 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[8]~162 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 6.753 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[9\]~164 12 COMB LCCOMB_X28_Y19_N26 2 " "Info: 12: + IC(0.000 ns) + CELL(0.066 ns) = 6.753 ns; Loc. = LCCOMB_X28_Y19_N26; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[9\]~164'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[8]~162 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[9]~164 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 6.819 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[10\]~166 13 COMB LCCOMB_X28_Y19_N28 2 " "Info: 13: + IC(0.000 ns) + CELL(0.066 ns) = 6.819 ns; Loc. = LCCOMB_X28_Y19_N28; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[10\]~166'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[9]~164 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[10]~166 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 6.885 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[11\]~168 14 COMB LCCOMB_X28_Y19_N30 2 " "Info: 14: + IC(0.000 ns) + CELL(0.066 ns) = 6.885 ns; Loc. = LCCOMB_X28_Y19_N30; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[11\]~168'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[10]~166 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[11]~168 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 6.951 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[12\]~170 15 COMB LCCOMB_X28_Y18_N0 2 " "Info: 15: + IC(0.000 ns) + CELL(0.066 ns) = 6.951 ns; Loc. = LCCOMB_X28_Y18_N0; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[12\]~170'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[11]~168 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[12]~170 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 7.017 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[13\]~172 16 COMB LCCOMB_X28_Y18_N2 2 " "Info: 16: + IC(0.000 ns) + CELL(0.066 ns) = 7.017 ns; Loc. = LCCOMB_X28_Y18_N2; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[13\]~172'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[12]~170 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[13]~172 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 7.083 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[14\]~174 17 COMB LCCOMB_X28_Y18_N4 2 " "Info: 17: + IC(0.000 ns) + CELL(0.066 ns) = 7.083 ns; Loc. = LCCOMB_X28_Y18_N4; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[14\]~174'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[13]~172 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[14]~174 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 7.149 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[15\]~176 18 COMB LCCOMB_X28_Y18_N6 2 " "Info: 18: + IC(0.000 ns) + CELL(0.066 ns) = 7.149 ns; Loc. = LCCOMB_X28_Y18_N6; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[15\]~176'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[14]~174 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[15]~176 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 7.215 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[16\]~178 19 COMB LCCOMB_X28_Y18_N8 2 " "Info: 19: + IC(0.000 ns) + CELL(0.066 ns) = 7.215 ns; Loc. = LCCOMB_X28_Y18_N8; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[16\]~178'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[15]~176 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[16]~178 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 7.281 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[17\]~180 20 COMB LCCOMB_X28_Y18_N10 2 " "Info: 20: + IC(0.000 ns) + CELL(0.066 ns) = 7.281 ns; Loc. = LCCOMB_X28_Y18_N10; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[17\]~180'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[16]~178 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17]~180 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 7.347 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[18\]~182 21 COMB LCCOMB_X28_Y18_N12 2 " "Info: 21: + IC(0.000 ns) + CELL(0.066 ns) = 7.347 ns; Loc. = LCCOMB_X28_Y18_N12; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[18\]~182'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17]~180 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[18]~182 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 7.413 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[19\]~184 22 COMB LCCOMB_X28_Y18_N14 2 " "Info: 22: + IC(0.000 ns) + CELL(0.066 ns) = 7.413 ns; Loc. = LCCOMB_X28_Y18_N14; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[19\]~184'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[18]~182 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[19]~184 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 7.479 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[20\]~186 23 COMB LCCOMB_X28_Y18_N16 2 " "Info: 23: + IC(0.000 ns) + CELL(0.066 ns) = 7.479 ns; Loc. = LCCOMB_X28_Y18_N16; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[20\]~186'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[19]~184 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[20]~186 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 7.545 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[21\]~188 24 COMB LCCOMB_X28_Y18_N18 2 " "Info: 24: + IC(0.000 ns) + CELL(0.066 ns) = 7.545 ns; Loc. = LCCOMB_X28_Y18_N18; Fanout = 2; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[21\]~188'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[20]~186 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[21]~188 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 7.611 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[22\]~190 25 COMB LCCOMB_X28_Y18_N20 1 " "Info: 25: + IC(0.000 ns) + CELL(0.066 ns) = 7.611 ns; Loc. = LCCOMB_X28_Y18_N20; Fanout = 1; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[22\]~190'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[21]~188 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[22]~190 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.536 ns) 8.147 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[23\]~191 26 COMB LCCOMB_X28_Y18_N22 1 " "Info: 26: + IC(0.000 ns) + CELL(0.536 ns) = 8.147 ns; Loc. = LCCOMB_X28_Y18_N22; Fanout = 1; COMB Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[23\]~191'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[22]~190 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23]~191 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 8.251 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[23\] 27 REG FF_X28_Y18_N23 3 " "Info: 27: + IC(0.000 ns) + CELL(0.104 ns) = 8.251 ns; Loc. = FF_X28_Y18_N23; Fanout = 3; REG Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[23\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23]~191 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23] } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.483 ns ( 42.21 % ) " "Info: Total cell delay = 3.483 ns ( 42.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.768 ns ( 57.79 % ) " "Info: Total interconnect delay = 4.768 ns ( 57.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.251 ns" { ADC_Dat[0] ADC_Dat[0]~input lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0]~146 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[1]~148 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[2]~150 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[3]~152 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[4]~154 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[5]~156 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[6]~158 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7]~160 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[8]~162 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[9]~164 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[10]~166 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[11]~168 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[12]~170 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[13]~172 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[14]~174 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[15]~176 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[16]~178 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17]~180 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[18]~182 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[19]~184 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[20]~186 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[21]~188 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[22]~190 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23]~191 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "8.251 ns" { ADC_Dat[0] {} ADC_Dat[0]~input {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0]~146 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[1]~148 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[2]~150 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[3]~152 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[4]~154 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[5]~156 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[6]~158 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7]~160 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[8]~162 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[9]~164 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[10]~166 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[11]~168 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[12]~170 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[13]~172 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[14]~174 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[15]~176 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[16]~178 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17]~180 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[18]~182 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[19]~184 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[20]~186 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[21]~188 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[22]~190 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23]~191 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23] {} } { 0.000ns 0.000ns 4.768ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.893ns 0.498ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_16 destination 2.840 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_16\" to destination register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_16 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_16'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_16 } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_16~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_16~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_16 Clk_16~input } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_16~inputclkctrl 3 COMB CLKCTRL_G4 72 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 72; COMB Node = 'Clk_16~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_16~input Clk_16~inputclkctrl } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.613 ns) 2.840 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[23\] 4 REG FF_X28_Y18_N23 3 " "Info: 4: + IC(1.149 ns) + CELL(0.613 ns) = 2.840 ns; Loc. = FF_X28_Y18_N23; Fanout = 3; REG Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[23\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { Clk_16~inputclkctrl lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23] } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.42 % ) " "Info: Total cell delay = 1.517 ns ( 53.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.323 ns ( 46.58 % ) " "Info: Total interconnect delay = 1.323 ns ( 46.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { Clk_16 Clk_16~input Clk_16~inputclkctrl lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { Clk_16 {} Clk_16~input {} Clk_16~inputclkctrl {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23] {} } { 0.000ns 0.000ns 0.174ns 1.149ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.251 ns" { ADC_Dat[0] ADC_Dat[0]~input lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0]~146 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[1]~148 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[2]~150 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[3]~152 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[4]~154 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[5]~156 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[6]~158 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7]~160 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[8]~162 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[9]~164 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[10]~166 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[11]~168 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[12]~170 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[13]~172 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[14]~174 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[15]~176 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[16]~178 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17]~180 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[18]~182 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[19]~184 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[20]~186 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[21]~188 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[22]~190 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23]~191 lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "8.251 ns" { ADC_Dat[0] {} ADC_Dat[0]~input {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[0]~146 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[1]~148 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[2]~150 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[3]~152 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[4]~154 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[5]~156 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[6]~158 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7]~160 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[8]~162 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[9]~164 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[10]~166 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[11]~168 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[12]~170 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[13]~172 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[14]~174 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[15]~176 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[16]~178 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17]~180 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[18]~182 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[19]~184 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[20]~186 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[21]~188 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[22]~190 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23]~191 {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23] {} } { 0.000ns 0.000ns 4.768ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.893ns 0.498ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.104ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { Clk_16 Clk_16~input Clk_16~inputclkctrl lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { Clk_16 {} Clk_16~input {} Clk_16~inputclkctrl {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[23] {} } { 0.000ns 0.000ns 0.174ns 1.149ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_16 D_Sum\[17\] lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[17\] 8.928 ns register " "Info: tco from clock \"Clk_16\" to destination pin \"D_Sum\[17\]\" through register \"lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[17\]\" is 8.928 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_16 source 2.840 ns + Longest register " "Info: + Longest clock path from clock \"Clk_16\" to source register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_16 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_16'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_16 } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_16~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_16~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_16 Clk_16~input } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_16~inputclkctrl 3 COMB CLKCTRL_G4 72 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 72; COMB Node = 'Clk_16~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_16~input Clk_16~inputclkctrl } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.613 ns) 2.840 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[17\] 4 REG FF_X28_Y18_N11 5 " "Info: 4: + IC(1.149 ns) + CELL(0.613 ns) = 2.840 ns; Loc. = FF_X28_Y18_N11; Fanout = 5; REG Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[17\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { Clk_16~inputclkctrl lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17] } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.42 % ) " "Info: Total cell delay = 1.517 ns ( 53.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.323 ns ( 46.58 % ) " "Info: Total interconnect delay = 1.323 ns ( 46.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { Clk_16 Clk_16~input Clk_16~inputclkctrl lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { Clk_16 {} Clk_16~input {} Clk_16~inputclkctrl {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17] {} } { 0.000ns 0.000ns 0.174ns 1.149ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.856 ns + Longest register pin " "Info: + Longest register to pin delay is 5.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[17\] 1 REG FF_X28_Y18_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X28_Y18_N11; Fanout = 5; REG Node = 'lpm_add_sub0:inst9\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[17\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17] } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.285 ns) + CELL(3.571 ns) 5.856 ns D_Sum\[17\]~output 2 COMB IOOBUF_X53_Y9_N9 1 " "Info: 2: + IC(2.285 ns) + CELL(3.571 ns) = 5.856 ns; Loc. = IOOBUF_X53_Y9_N9; Fanout = 1; COMB Node = 'D_Sum\[17\]~output'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.856 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17] D_Sum[17]~output } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 328 464 640 344 "D_Sum\[23..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 5.856 ns D_Sum\[17\] 3 PIN PIN_N16 0 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 5.856 ns; Loc. = PIN_N16; Fanout = 0; PIN Node = 'D_Sum\[17\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { D_Sum[17]~output D_Sum[17] } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 328 464 640 344 "D_Sum\[23..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.571 ns ( 60.98 % ) " "Info: Total cell delay = 3.571 ns ( 60.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.285 ns ( 39.02 % ) " "Info: Total interconnect delay = 2.285 ns ( 39.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.856 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17] D_Sum[17]~output D_Sum[17] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "5.856 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17] {} D_Sum[17]~output {} D_Sum[17] {} } { 0.000ns 2.285ns 0.000ns } { 0.000ns 3.571ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { Clk_16 Clk_16~input Clk_16~inputclkctrl lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { Clk_16 {} Clk_16~input {} Clk_16~inputclkctrl {} lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17] {} } { 0.000ns 0.000ns 0.174ns 1.149ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.856 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17] D_Sum[17]~output D_Sum[17] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "5.856 ns" { lpm_add_sub0:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[17] {} D_Sum[17]~output {} D_Sum[17] {} } { 0.000ns 2.285ns 0.000ns } { 0.000ns 3.571ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[7\] ADC_Dat\[7\] Clk_16 -2.211 ns register " "Info: th for register \"lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[7\]\" (data pin = \"ADC_Dat\[7\]\", clock pin = \"Clk_16\") is -2.211 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_16 destination 2.839 ns + Longest register " "Info: + Longest clock path from clock \"Clk_16\" to destination register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_16 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Clk_16'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_16 } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_16~input 2 COMB IOIBUF_X0_Y16_N1 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 1; COMB Node = 'Clk_16~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_16 Clk_16~input } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_16~inputclkctrl 3 COMB CLKCTRL_G4 72 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 72; COMB Node = 'Clk_16~inputclkctrl'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_16~input Clk_16~inputclkctrl } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 128 -72 96 144 "Clk_16" "" } { 320 136 248 336 "Clk_16" "" } { 200 504 560 216 "Clk_16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.613 ns) 2.839 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[7\] 4 REG FF_X30_Y19_N23 5 " "Info: 4: + IC(1.148 ns) + CELL(0.613 ns) = 2.839 ns; Loc. = FF_X30_Y19_N23; Fanout = 5; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[7\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { Clk_16~inputclkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.43 % ) " "Info: Total cell delay = 1.517 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.57 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_16 Clk_16~input Clk_16~inputclkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_16 {} Clk_16~input {} Clk_16~inputclkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.186 ns + " "Info: + Micro hold delay of destination is 0.186 ns" {  } { { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.236 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ADC_Dat\[7\] 1 PIN PIN_B13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_B13; Fanout = 1; PIN Node = 'ADC_Dat\[7\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_Dat[7] } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 64 -72 96 80 "ADC_Dat\[15..0\]" "" } { 136 136 259 152 "Z\[7..0\],ADC_Dat\[15..0\]" "" } { 336 136 259 352 "Z\[7..0\],ADC_Dat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.883 ns) 0.883 ns ADC_Dat\[7\]~input 2 COMB IOIBUF_X31_Y34_N8 4 " "Info: 2: + IC(0.000 ns) + CELL(0.883 ns) = 0.883 ns; Loc. = IOIBUF_X31_Y34_N8; Fanout = 4; COMB Node = 'ADC_Dat\[7\]~input'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { ADC_Dat[7] ADC_Dat[7]~input } "NODE_NAME" } } { "DCDS_Module.bdf" "" { Schematic "C:/Altera/qdesigns/Main/DCDS_Module.bdf" { { 64 -72 96 80 "ADC_Dat\[15..0\]" "" } { 136 136 259 152 "Z\[7..0\],ADC_Dat\[15..0\]" "" } { 336 136 259 352 "Z\[7..0\],ADC_Dat\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.806 ns) + CELL(0.443 ns) 5.132 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[7\]~159 3 COMB LCCOMB_X30_Y19_N22 1 " "Info: 3: + IC(3.806 ns) + CELL(0.443 ns) = 5.132 ns; Loc. = LCCOMB_X30_Y19_N22; Fanout = 1; COMB Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[7\]~159'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.249 ns" { ADC_Dat[7]~input lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7]~159 } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 5.236 ns lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[7\] 4 REG FF_X30_Y19_N23 5 " "Info: 4: + IC(0.000 ns) + CELL(0.104 ns) = 5.236 ns; Loc. = FF_X30_Y19_N23; Fanout = 5; REG Node = 'lpm_add_sub0:inst\|lpm_add_sub:lpm_add_sub_component\|add_sub_amk:auto_generated\|pipeline_dffe\[7\]'" {  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7]~159 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "db/add_sub_amk.tdf" "" { Text "C:/Altera/qdesigns/Main/db/add_sub_amk.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.430 ns ( 27.31 % ) " "Info: Total cell delay = 1.430 ns ( 27.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.806 ns ( 72.69 % ) " "Info: Total interconnect delay = 3.806 ns ( 72.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.236 ns" { ADC_Dat[7] ADC_Dat[7]~input lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7]~159 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "5.236 ns" { ADC_Dat[7] {} ADC_Dat[7]~input {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7]~159 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 3.806ns 0.000ns } { 0.000ns 0.883ns 0.443ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_16 Clk_16~input Clk_16~inputclkctrl lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_16 {} Clk_16~input {} Clk_16~inputclkctrl {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.236 ns" { ADC_Dat[7] ADC_Dat[7]~input lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7]~159 lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7] } "NODE_NAME" } } { "c:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/quartus/bin/Technology_Viewer.qrui" "5.236 ns" { ADC_Dat[7] {} ADC_Dat[7]~input {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7]~159 {} lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_amk:auto_generated|pipeline_dffe[7] {} } { 0.000ns 0.000ns 3.806ns 0.000ns } { 0.000ns 0.883ns 0.443ns 0.104ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 26 17:52:24 2008 " "Info: Processing ended: Fri Dec 26 17:52:24 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
