

================================================================
== Vitis HLS Report for 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4'
================================================================
* Date:           Thu Sep 11 18:20:12 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_62_4  |        ?|        ?|         7|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      101|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      257|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      257|      210|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |            Instance           |           Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |uitofp_32ns_32_4_no_dsp_1_U76  |uitofp_32ns_32_4_no_dsp_1  |        0|   0|  0|   0|    0|
    +-------------------------------+---------------------------+---------+----+---+----+-----+
    |Total                          |                           |        0|   0|  0|   0|    0|
    +-------------------------------+---------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln62_fu_248_p2                |         +|   0|  0|  38|          31|           1|
    |add_ln64_1_fu_278_p2              |         +|   0|  0|  10|           3|           3|
    |add_ln64_fu_262_p2                |         +|   0|  0|  27|          20|          20|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln62_fu_242_p2               |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 101|          89|          60|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|   31|         62|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |j_fu_86                  |   9|          2|   31|         62|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   65|        130|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln64_1_reg_327                |   3|   0|    3|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |conv_reg_336                      |  32|   0|   32|          0|
    |gmem1_addr_read_reg_331           |  32|   0|   32|          0|
    |icmp_ln62_reg_318                 |   1|   0|    1|          0|
    |j_fu_86                           |  31|   0|   31|          0|
    |lshr_ln_reg_322                   |  17|   0|   17|          0|
    |add_ln64_1_reg_327                |  64|  32|    3|          0|
    |lshr_ln_reg_322                   |  64|  32|   17|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 257|  64|  149|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                  Source Object                 |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                                           gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                                           gmem1|       pointer|
|sext_ln62             |   in|   62|     ap_none|                                       sext_ln62|        scalar|
|K                     |   in|   32|     ap_none|                                               K|        scalar|
|dense_ptr_7_address0  |  out|   17|   ap_memory|                                     dense_ptr_7|         array|
|dense_ptr_7_ce0       |  out|    1|   ap_memory|                                     dense_ptr_7|         array|
|dense_ptr_7_we0       |  out|    1|   ap_memory|                                     dense_ptr_7|         array|
|dense_ptr_7_d0        |  out|   32|   ap_memory|                                     dense_ptr_7|         array|
|dense_ptr_6_address0  |  out|   17|   ap_memory|                                     dense_ptr_6|         array|
|dense_ptr_6_ce0       |  out|    1|   ap_memory|                                     dense_ptr_6|         array|
|dense_ptr_6_we0       |  out|    1|   ap_memory|                                     dense_ptr_6|         array|
|dense_ptr_6_d0        |  out|   32|   ap_memory|                                     dense_ptr_6|         array|
|dense_ptr_5_address0  |  out|   17|   ap_memory|                                     dense_ptr_5|         array|
|dense_ptr_5_ce0       |  out|    1|   ap_memory|                                     dense_ptr_5|         array|
|dense_ptr_5_we0       |  out|    1|   ap_memory|                                     dense_ptr_5|         array|
|dense_ptr_5_d0        |  out|   32|   ap_memory|                                     dense_ptr_5|         array|
|dense_ptr_4_address0  |  out|   17|   ap_memory|                                     dense_ptr_4|         array|
|dense_ptr_4_ce0       |  out|    1|   ap_memory|                                     dense_ptr_4|         array|
|dense_ptr_4_we0       |  out|    1|   ap_memory|                                     dense_ptr_4|         array|
|dense_ptr_4_d0        |  out|   32|   ap_memory|                                     dense_ptr_4|         array|
|dense_ptr_3_address0  |  out|   17|   ap_memory|                                     dense_ptr_3|         array|
|dense_ptr_3_ce0       |  out|    1|   ap_memory|                                     dense_ptr_3|         array|
|dense_ptr_3_we0       |  out|    1|   ap_memory|                                     dense_ptr_3|         array|
|dense_ptr_3_d0        |  out|   32|   ap_memory|                                     dense_ptr_3|         array|
|dense_ptr_2_address0  |  out|   17|   ap_memory|                                     dense_ptr_2|         array|
|dense_ptr_2_ce0       |  out|    1|   ap_memory|                                     dense_ptr_2|         array|
|dense_ptr_2_we0       |  out|    1|   ap_memory|                                     dense_ptr_2|         array|
|dense_ptr_2_d0        |  out|   32|   ap_memory|                                     dense_ptr_2|         array|
|dense_ptr_1_address0  |  out|   17|   ap_memory|                                     dense_ptr_1|         array|
|dense_ptr_1_ce0       |  out|    1|   ap_memory|                                     dense_ptr_1|         array|
|dense_ptr_1_we0       |  out|    1|   ap_memory|                                     dense_ptr_1|         array|
|dense_ptr_1_d0        |  out|   32|   ap_memory|                                     dense_ptr_1|         array|
|dense_ptr_0_address0  |  out|   17|   ap_memory|                                     dense_ptr_0|         array|
|dense_ptr_0_ce0       |  out|    1|   ap_memory|                                     dense_ptr_0|         array|
|dense_ptr_0_we0       |  out|    1|   ap_memory|                                     dense_ptr_0|         array|
|dense_ptr_0_d0        |  out|   32|   ap_memory|                                     dense_ptr_0|         array|
|trunc_ln62_1          |   in|   20|     ap_none|                                    trunc_ln62_1|        scalar|
|trunc_ln8             |   in|    3|     ap_none|                                       trunc_ln8|        scalar|
+----------------------+-----+-----+------------+------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 10 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln8_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln8"   --->   Operation 11 'read' 'trunc_ln8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln62_1_read = read i20 @_ssdm_op_Read.ap_auto.i20, i20 %trunc_ln62_1"   --->   Operation 12 'read' 'trunc_ln62_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 13 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln62_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln62"   --->   Operation 14 'read' 'sext_ln62_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln62_cast = sext i62 %sext_ln62_read"   --->   Operation 15 'sext' 'sext_ln62_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_8, void @empty_14, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i31 0, i31 %j"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc37"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_1 = load i31 %j" [src/spmm_device_fpga.cpp:64]   --->   Operation 19 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i31 %j_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 20 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.85ns)   --->   "%icmp_ln62 = icmp_slt  i32 %zext_ln62, i32 %K_read" [src/spmm_device_fpga.cpp:62]   --->   Operation 21 'icmp' 'icmp_ln62' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.87ns)   --->   "%add_ln62 = add i31 %j_1, i31 1" [src/spmm_device_fpga.cpp:62]   --->   Operation 22 'add' 'add_ln62' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln62 = br i1 %icmp_ln62, void %for.inc42.loopexit.exitStub, void %for.inc37.split" [src/spmm_device_fpga.cpp:62]   --->   Operation 23 'br' 'br_ln62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i31 %j_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 24 'trunc' 'trunc_ln62' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i31 %j_1" [src/spmm_device_fpga.cpp:64]   --->   Operation 25 'trunc' 'trunc_ln64' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%add_ln64 = add i20 %trunc_ln62, i20 %trunc_ln62_1_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 26 'add' 'add_ln64' <Predicate = (icmp_ln62)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i17 @_ssdm_op_PartSelect.i17.i20.i32.i32, i20 %add_ln64, i32 3, i32 19" [src/spmm_device_fpga.cpp:64]   --->   Operation 27 'partselect' 'lshr_ln' <Predicate = (icmp_ln62)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.57ns)   --->   "%add_ln64_1 = add i3 %trunc_ln64, i3 %trunc_ln8_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 28 'add' 'add_ln64_1' <Predicate = (icmp_ln62)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.34ns)   --->   "%switch_ln64 = switch i3 %add_ln64_1, void %arrayidx369.case.7, i3 0, void %arrayidx369.case.0, i3 1, void %arrayidx369.case.1, i3 2, void %arrayidx369.case.2, i3 3, void %arrayidx369.case.3, i3 4, void %arrayidx369.case.4, i3 5, void %arrayidx369.case.5, i3 6, void %arrayidx369.case.6" [src/spmm_device_fpga.cpp:64]   --->   Operation 29 'switch' 'switch_ln64' <Predicate = (icmp_ln62)> <Delay = 0.34>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%store_ln62 = store i31 %add_ln62, i31 %j" [src/spmm_device_fpga.cpp:62]   --->   Operation 30 'store' 'store_ln62' <Predicate = (icmp_ln62)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln62 = br void %for.inc37" [src/spmm_device_fpga.cpp:62]   --->   Operation 31 'br' 'br_ln62' <Predicate = (icmp_ln62)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln62_cast" [src/spmm_device_fpga.cpp:62]   --->   Operation 32 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (2.92ns)   --->   "%gmem1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem1_addr"   --->   Operation 33 'read' 'gmem1_addr_read' <Predicate = (icmp_ln62)> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 34 [4/4] (2.66ns)   --->   "%conv = uitofp i32 %gmem1_addr_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 34 'uitofp' 'conv' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 35 [3/4] (2.66ns)   --->   "%conv = uitofp i32 %gmem1_addr_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 35 'uitofp' 'conv' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 36 [2/4] (2.66ns)   --->   "%conv = uitofp i32 %gmem1_addr_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 36 'uitofp' 'conv' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.66>
ST_6 : Operation 37 [1/4] (2.66ns)   --->   "%conv = uitofp i32 %gmem1_addr_read" [src/spmm_device_fpga.cpp:64]   --->   Operation 37 'uitofp' 'conv' <Predicate = true> <Delay = 2.66> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (!icmp_ln62)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.24>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln63 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/spmm_device_fpga.cpp:63]   --->   Operation 38 'specpipeline' 'specpipeline_ln63' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln62 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/spmm_device_fpga.cpp:62]   --->   Operation 39 'specloopname' 'specloopname_ln62' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i17 %lshr_ln" [src/spmm_device_fpga.cpp:64]   --->   Operation 40 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "%dense_ptr_0_addr = getelementptr i32 %dense_ptr_0, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 41 'getelementptr' 'dense_ptr_0_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%dense_ptr_1_addr = getelementptr i32 %dense_ptr_1, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 42 'getelementptr' 'dense_ptr_1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%dense_ptr_2_addr = getelementptr i32 %dense_ptr_2, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 43 'getelementptr' 'dense_ptr_2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%dense_ptr_3_addr = getelementptr i32 %dense_ptr_3, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 44 'getelementptr' 'dense_ptr_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%dense_ptr_4_addr = getelementptr i32 %dense_ptr_4, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 45 'getelementptr' 'dense_ptr_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "%dense_ptr_5_addr = getelementptr i32 %dense_ptr_5, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 46 'getelementptr' 'dense_ptr_5_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 47 [1/1] (0.00ns)   --->   "%dense_ptr_6_addr = getelementptr i32 %dense_ptr_6, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 47 'getelementptr' 'dense_ptr_6_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%dense_ptr_7_addr = getelementptr i32 %dense_ptr_7, i64 0, i64 %zext_ln64" [src/spmm_device_fpga.cpp:64]   --->   Operation 48 'getelementptr' 'dense_ptr_7_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_6_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 49 'store' 'store_ln64' <Predicate = (add_ln64_1 == 6)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 50 'br' 'br_ln64' <Predicate = (add_ln64_1 == 6)> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_5_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 51 'store' 'store_ln64' <Predicate = (add_ln64_1 == 5)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 52 'br' 'br_ln64' <Predicate = (add_ln64_1 == 5)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_4_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 53 'store' 'store_ln64' <Predicate = (add_ln64_1 == 4)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 54 'br' 'br_ln64' <Predicate = (add_ln64_1 == 4)> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_3_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 55 'store' 'store_ln64' <Predicate = (add_ln64_1 == 3)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 56 'br' 'br_ln64' <Predicate = (add_ln64_1 == 3)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_2_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 57 'store' 'store_ln64' <Predicate = (add_ln64_1 == 2)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 58 'br' 'br_ln64' <Predicate = (add_ln64_1 == 2)> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_1_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 59 'store' 'store_ln64' <Predicate = (add_ln64_1 == 1)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 60 'br' 'br_ln64' <Predicate = (add_ln64_1 == 1)> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_0_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 61 'store' 'store_ln64' <Predicate = (add_ln64_1 == 0)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 62 'br' 'br_ln64' <Predicate = (add_ln64_1 == 0)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (1.24ns)   --->   "%store_ln64 = store i32 %conv, i17 %dense_ptr_7_addr" [src/spmm_device_fpga.cpp:64]   --->   Operation 63 'store' 'store_ln64' <Predicate = (add_ln64_1 == 7)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 131072> <RAM>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln64 = br void %arrayidx369.exit" [src/spmm_device_fpga.cpp:64]   --->   Operation 64 'br' 'br_ln64' <Predicate = (add_ln64_1 == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln62]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ K]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dense_ptr_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_ptr_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_ptr_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_ptr_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_ptr_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_ptr_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_ptr_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_ptr_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ trunc_ln62_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca       ) [ 01000000]
trunc_ln8_read    (read         ) [ 00000000]
trunc_ln62_1_read (read         ) [ 00000000]
K_read            (read         ) [ 00000000]
sext_ln62_read    (read         ) [ 00000000]
sext_ln62_cast    (sext         ) [ 01100000]
specinterface_ln0 (specinterface) [ 00000000]
store_ln0         (store        ) [ 00000000]
br_ln0            (br           ) [ 00000000]
j_1               (load         ) [ 00000000]
zext_ln62         (zext         ) [ 00000000]
icmp_ln62         (icmp         ) [ 01111110]
add_ln62          (add          ) [ 00000000]
br_ln62           (br           ) [ 00000000]
trunc_ln62        (trunc        ) [ 00000000]
trunc_ln64        (trunc        ) [ 00000000]
add_ln64          (add          ) [ 00000000]
lshr_ln           (partselect   ) [ 01111111]
add_ln64_1        (add          ) [ 01111111]
switch_ln64       (switch       ) [ 00000000]
store_ln62        (store        ) [ 00000000]
br_ln62           (br           ) [ 00000000]
gmem1_addr        (getelementptr) [ 00000000]
gmem1_addr_read   (read         ) [ 01011110]
conv              (uitofp       ) [ 01000001]
specpipeline_ln63 (specpipeline ) [ 00000000]
specloopname_ln62 (specloopname ) [ 00000000]
zext_ln64         (zext         ) [ 00000000]
dense_ptr_0_addr  (getelementptr) [ 00000000]
dense_ptr_1_addr  (getelementptr) [ 00000000]
dense_ptr_2_addr  (getelementptr) [ 00000000]
dense_ptr_3_addr  (getelementptr) [ 00000000]
dense_ptr_4_addr  (getelementptr) [ 00000000]
dense_ptr_5_addr  (getelementptr) [ 00000000]
dense_ptr_6_addr  (getelementptr) [ 00000000]
dense_ptr_7_addr  (getelementptr) [ 00000000]
store_ln64        (store        ) [ 00000000]
br_ln64           (br           ) [ 00000000]
store_ln64        (store        ) [ 00000000]
br_ln64           (br           ) [ 00000000]
store_ln64        (store        ) [ 00000000]
br_ln64           (br           ) [ 00000000]
store_ln64        (store        ) [ 00000000]
br_ln64           (br           ) [ 00000000]
store_ln64        (store        ) [ 00000000]
br_ln64           (br           ) [ 00000000]
store_ln64        (store        ) [ 00000000]
br_ln64           (br           ) [ 00000000]
store_ln64        (store        ) [ 00000000]
br_ln64           (br           ) [ 00000000]
store_ln64        (store        ) [ 00000000]
br_ln64           (br           ) [ 00000000]
ret_ln0           (ret          ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln62">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln62"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="K">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="K"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_ptr_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dense_ptr_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dense_ptr_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_ptr_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dense_ptr_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dense_ptr_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dense_ptr_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dense_ptr_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_ptr_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="trunc_ln62_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln62_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="trunc_ln8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i20.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="j_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="trunc_ln8_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="3" slack="0"/>
<pin id="93" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln8_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="trunc_ln62_1_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="20" slack="0"/>
<pin id="98" dir="0" index="1" bw="20" slack="0"/>
<pin id="99" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln62_1_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="K_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="K_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="sext_ln62_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="62" slack="0"/>
<pin id="110" dir="0" index="1" bw="62" slack="0"/>
<pin id="111" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln62_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="gmem1_addr_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="dense_ptr_0_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="17" slack="0"/>
<pin id="123" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_0_addr/7 "/>
</bind>
</comp>

<comp id="126" class="1004" name="dense_ptr_1_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="17" slack="0"/>
<pin id="130" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_1_addr/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="dense_ptr_2_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="17" slack="0"/>
<pin id="137" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_2_addr/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="dense_ptr_3_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="17" slack="0"/>
<pin id="144" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_3_addr/7 "/>
</bind>
</comp>

<comp id="147" class="1004" name="dense_ptr_4_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="17" slack="0"/>
<pin id="151" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_4_addr/7 "/>
</bind>
</comp>

<comp id="154" class="1004" name="dense_ptr_5_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="17" slack="0"/>
<pin id="158" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_5_addr/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="dense_ptr_6_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="17" slack="0"/>
<pin id="165" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_6_addr/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="dense_ptr_7_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="17" slack="0"/>
<pin id="172" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_ptr_7_addr/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln64_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="17" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="1"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln64_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="17" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln64_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="17" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="1"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln64_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="17" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln64_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="17" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="1"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln64_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="17" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln64_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="17" slack="0"/>
<pin id="213" dir="0" index="1" bw="32" slack="1"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln64_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="17" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="1"/>
<pin id="220" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/7 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="uitofp(38) " fcode="uitofp"/>
<opset="conv/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln62_cast_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="62" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln62_cast/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="31" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="j_1_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="31" slack="0"/>
<pin id="237" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="zext_ln62_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="31" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln62/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln62_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln62_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="31" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln62/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="trunc_ln62_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="31" slack="0"/>
<pin id="256" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln62/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln64_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="31" slack="0"/>
<pin id="260" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln64/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln64_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="20" slack="0"/>
<pin id="264" dir="0" index="1" bw="20" slack="0"/>
<pin id="265" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="lshr_ln_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="17" slack="0"/>
<pin id="270" dir="0" index="1" bw="20" slack="0"/>
<pin id="271" dir="0" index="2" bw="3" slack="0"/>
<pin id="272" dir="0" index="3" bw="6" slack="0"/>
<pin id="273" dir="1" index="4" bw="17" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln64_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="3" slack="0"/>
<pin id="280" dir="0" index="1" bw="3" slack="0"/>
<pin id="281" dir="1" index="2" bw="3" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="store_ln62_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="31" slack="0"/>
<pin id="286" dir="0" index="1" bw="31" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="gmem1_addr_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="1"/>
<pin id="292" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln64_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="17" slack="6"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/7 "/>
</bind>
</comp>

<comp id="306" class="1005" name="j_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="31" slack="0"/>
<pin id="308" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="313" class="1005" name="sext_ln62_cast_reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="1"/>
<pin id="315" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln62_cast "/>
</bind>
</comp>

<comp id="318" class="1005" name="icmp_ln62_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln62 "/>
</bind>
</comp>

<comp id="322" class="1005" name="lshr_ln_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="17" slack="6"/>
<pin id="324" dir="1" index="1" bw="17" slack="6"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

<comp id="327" class="1005" name="add_ln64_1_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="6"/>
<pin id="329" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="add_ln64_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="gmem1_addr_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem1_addr_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="conv_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="26" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="32" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="76" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="84" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="84" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="84" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="84" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="84" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="84" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="84" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="84" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="161" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="154" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="147" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="198"><net_src comp="140" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="133" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="210"><net_src comp="126" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="119" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="168" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="229"><net_src comp="108" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="102" pin="2"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="235" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="54" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="235" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="235" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="254" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="96" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="262" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="276"><net_src comp="58" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="282"><net_src comp="258" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="90" pin="2"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="248" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="0" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="289" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="298"><net_src comp="295" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="304"><net_src comp="295" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="309"><net_src comp="86" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="316"><net_src comp="226" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="321"><net_src comp="242" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="268" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="330"><net_src comp="278" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="114" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="339"><net_src comp="223" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="343"><net_src comp="336" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="345"><net_src comp="336" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="346"><net_src comp="336" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="347"><net_src comp="336" pin="1"/><net_sink comp="217" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {}
	Port: dense_ptr_7 | {7 }
	Port: dense_ptr_6 | {7 }
	Port: dense_ptr_5 | {7 }
	Port: dense_ptr_4 | {7 }
	Port: dense_ptr_3 | {7 }
	Port: dense_ptr_2 | {7 }
	Port: dense_ptr_1 | {7 }
	Port: dense_ptr_0 | {7 }
 - Input state : 
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 : gmem1 | {2 }
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 : sext_ln62 | {1 }
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 : K | {1 }
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 : dense_ptr_7 | {}
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 : dense_ptr_6 | {}
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 : dense_ptr_5 | {}
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 : dense_ptr_4 | {}
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 : dense_ptr_3 | {}
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 : dense_ptr_2 | {}
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 : dense_ptr_1 | {}
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 : dense_ptr_0 | {}
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 : trunc_ln62_1 | {1 }
	Port: load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 : trunc_ln8 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		zext_ln62 : 2
		icmp_ln62 : 3
		add_ln62 : 2
		br_ln62 : 4
		trunc_ln62 : 2
		trunc_ln64 : 2
		add_ln64 : 3
		lshr_ln : 4
		add_ln64_1 : 3
		switch_ln64 : 4
		store_ln62 : 3
	State 2
		gmem1_addr_read : 1
	State 3
	State 4
	State 5
	State 6
	State 7
		dense_ptr_0_addr : 1
		dense_ptr_1_addr : 1
		dense_ptr_2_addr : 1
		dense_ptr_3_addr : 1
		dense_ptr_4_addr : 1
		dense_ptr_5_addr : 1
		dense_ptr_6_addr : 1
		dense_ptr_7_addr : 1
		store_ln64 : 2
		store_ln64 : 2
		store_ln64 : 2
		store_ln64 : 2
		store_ln64 : 2
		store_ln64 : 2
		store_ln64 : 2
		store_ln64 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |        add_ln62_fu_248       |    0    |    38   |
|    add   |        add_ln64_fu_262       |    0    |    27   |
|          |       add_ln64_1_fu_278      |    0    |    10   |
|----------|------------------------------|---------|---------|
|   icmp   |       icmp_ln62_fu_242       |    0    |    20   |
|----------|------------------------------|---------|---------|
|          |   trunc_ln8_read_read_fu_90  |    0    |    0    |
|          | trunc_ln62_1_read_read_fu_96 |    0    |    0    |
|   read   |      K_read_read_fu_102      |    0    |    0    |
|          |  sext_ln62_read_read_fu_108  |    0    |    0    |
|          |  gmem1_addr_read_read_fu_114 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  uitofp  |          grp_fu_223          |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |     sext_ln62_cast_fu_226    |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln62_fu_238       |    0    |    0    |
|          |       zext_ln64_fu_295       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   trunc  |       trunc_ln62_fu_254      |    0    |    0    |
|          |       trunc_ln64_fu_258      |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|        lshr_ln_fu_268        |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |    95   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln64_1_reg_327  |    3   |
|      conv_reg_336     |   32   |
|gmem1_addr_read_reg_331|   32   |
|   icmp_ln62_reg_318   |    1   |
|       j_reg_306       |   31   |
|    lshr_ln_reg_322    |   17   |
| sext_ln62_cast_reg_313|   64   |
+-----------------------+--------+
|         Total         |   180  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   95   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   180  |    -   |
+-----------+--------+--------+
|   Total   |   180  |   95   |
+-----------+--------+--------+
