bg_pole.v,verilog,xil_defaultlib,../../../../VGA.srcs/sources_1/ip/bg_pole/sim/bg_pole.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
