{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583253635578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583253635579 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar  3 10:40:35 2020 " "Processing started: Tue Mar  3 10:40:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583253635579 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253635579 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off taller -c taller " "Command: quartus_map --read_settings_files=on --write_settings_files=off taller -c taller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253635579 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583253635789 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583253635789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_ " "Found entity 1: and_" {  } { { "and_.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/and_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_.sv 1 1 " "Found 1 design units, including 1 entities, in source file or_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_ " "Found entity 1: or_" {  } { { "or_.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/or_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_.sv 1 1 " "Found 1 design units, including 1 entities, in source file nor_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nor_ " "Found entity 1: nor_" {  } { { "nor_.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/nor_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_.sv 1 1 " "Found 1 design units, including 1 entities, in source file not_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_ " "Found entity 1: not_" {  } { { "not_.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/not_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_ " "Found entity 1: xor_" {  } { { "xor_.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/xor_.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file xor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_tb " "Found entity 1: xor_tb" {  } { { "xor_tb.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/xor_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco2_4 " "Found entity 1: deco2_4" {  } { { "deco2_4.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/deco2_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux1_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2_1 " "Found entity 1: mux1_2_1" {  } { { "mux1_2_1.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/mux1_2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.sv 1 1 " "Found 1 design units, including 1 entities, in source file ffd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "ffd.sv" "" { Text "/home/isaac/Documents/Proyectos/Adder/ffd.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_ent.vhd 3 1 " "Found 3 design units, including 1 entities, in source file or_ent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_ent-or_arch " "Found design unit 1: or_ent-or_arch" {  } { { "or_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/or_ent.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644530 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 or_conf " "Found design unit 2: or_conf" {  } { { "or_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/or_ent.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644530 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_ent " "Found entity 1: or_ent" {  } { { "or_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/or_ent.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_ent.vhd 3 1 " "Found 3 design units, including 1 entities, in source file and_ent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_ent-and_arch " "Found design unit 1: and_ent-and_arch" {  } { { "and_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/and_ent.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 and_conf " "Found design unit 2: and_conf" {  } { { "and_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/and_ent.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644531 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_ent " "Found entity 1: and_ent" {  } { { "and_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/and_ent.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_ent.vhd 3 1 " "Found 3 design units, including 1 entities, in source file xor_ent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_ent-xor_arch " "Found design unit 1: xor_ent-xor_arch" {  } { { "xor_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/xor_ent.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644531 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 xor_conf " "Found design unit 2: xor_conf" {  } { { "xor_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/xor_ent.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644531 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_ent " "Found entity 1: xor_ent" {  } { { "xor_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/xor_ent.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_ent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_ent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_ent-fulladder_arch " "Found design unit 1: fulladder_ent-fulladder_arch" {  } { { "fulladder_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/fulladder_ent.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644532 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_ent " "Found entity 1: fulladder_ent" {  } { { "fulladder_ent.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/fulladder_ent.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4bit-adder4bit_arch " "Found design unit 1: adder4bit-adder4bit_arch" {  } { { "adder4bit.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/adder4bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644532 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4bit " "Found entity 1: adder4bit" {  } { { "adder4bit.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/adder4bit.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addertodisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addertodisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addertodisplay-addertodisplay_arch " "Found design unit 1: addertodisplay-addertodisplay_arch" {  } { { "addertodisplay.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/addertodisplay.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644533 ""} { "Info" "ISGN_ENTITY_NAME" "1 addertodisplay " "Found entity 1: addertodisplay" {  } { { "addertodisplay.vhd" "" { Text "/home/isaac/Documents/Proyectos/Adder/addertodisplay.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583253644533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253644533 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "addertodisplay " "Elaborating entity \"addertodisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583253644580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder4bit adder4bit:add4 " "Elaborating entity \"adder4bit\" for hierarchy \"adder4bit:add4\"" {  } { { "addertodisplay.vhd" "add4" { Text "/home/isaac/Documents/Proyectos/Adder/addertodisplay.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583253644753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder_ent adder4bit:add4\|fulladder_ent:fa0 " "Elaborating entity \"fulladder_ent\" for hierarchy \"adder4bit:add4\|fulladder_ent:fa0\"" {  } { { "adder4bit.vhd" "fa0" { Text "/home/isaac/Documents/Proyectos/Adder/adder4bit.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583253644868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_ent adder4bit:add4\|fulladder_ent:fa0\|xor_ent:p1 " "Elaborating entity \"xor_ent\" for hierarchy \"adder4bit:add4\|fulladder_ent:fa0\|xor_ent:p1\"" {  } { { "fulladder_ent.vhd" "p1" { Text "/home/isaac/Documents/Proyectos/Adder/fulladder_ent.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583253644889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_ent adder4bit:add4\|fulladder_ent:fa0\|and_ent:p3 " "Elaborating entity \"and_ent\" for hierarchy \"adder4bit:add4\|fulladder_ent:fa0\|and_ent:p3\"" {  } { { "fulladder_ent.vhd" "p3" { Text "/home/isaac/Documents/Proyectos/Adder/fulladder_ent.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583253644914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_ent adder4bit:add4\|fulladder_ent:fa0\|or_ent:p5 " "Elaborating entity \"or_ent\" for hierarchy \"adder4bit:add4\|fulladder_ent:fa0\|or_ent:p5\"" {  } { { "fulladder_ent.vhd" "p5" { Text "/home/isaac/Documents/Proyectos/Adder/fulladder_ent.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583253644934 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583253645818 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583253646340 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583253646340 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "30 " "Implemented 30 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583253646967 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583253646967 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583253646967 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583253646967 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1031 " "Peak virtual memory: 1031 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583253646987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar  3 10:40:46 2020 " "Processing ended: Tue Mar  3 10:40:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583253646987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583253646987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583253646987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583253646987 ""}
