# Synopsys Constraint Checker(syntax only), version maplat, Build 1346R, built Dec  9 2015
# Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

# Written on Sun Jun 05 21:31:27 2016


##### DESIGN INFO #######################################################

Top View:                "uart_top"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start              Requested     Requested     Clock        Clock                
Clock              Frequency     Period        Type         Group                
---------------------------------------------------------------------------------
uart_top|CLK_i     76.6 MHz      13.060        inferred     Autoconstr_clkgroup_0
=================================================================================
