
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000734                       # Number of seconds simulated
sim_ticks                                   734233500                       # Number of ticks simulated
final_tick                                  734233500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  63156                       # Simulator instruction rate (inst/s)
host_op_rate                                   102996                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               15493240                       # Simulator tick rate (ticks/s)
host_mem_usage                                 671660                       # Number of bytes of host memory used
host_seconds                                    47.39                       # Real time elapsed on the host
sim_insts                                     2992996                       # Number of instructions simulated
sim_ops                                       4881025                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           250                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52928                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             827                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3330                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          72086060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         218175826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             290261885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     72086060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         72086060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         72086060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        218175826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            290261885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2503.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001102500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6718                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3330                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3330                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213120                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     734172000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3330                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     293                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          518                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    409.451737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   271.132364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   325.146419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          116     22.39%     22.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          100     19.31%     41.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           33      6.37%     48.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           51      9.85%     57.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          107     20.66%     78.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      5.21%     83.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      1.35%     85.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.39%     85.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           75     14.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          518                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        52928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 72086059.816121160984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 218175825.537788718939                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          827                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2503                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26904750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     82327500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32532.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32891.53                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     46794750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               109232250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16650000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14052.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32802.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       290.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    290.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2804                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     220472.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1977780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1039830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13644540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         51629760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             30996030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2281920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       229017450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        31488960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         21021300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              383097570                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            521.765310                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            660178000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3567250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      21840000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     76082750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     81983500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      48548250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    502211750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1777860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   925980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10131660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         25200240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20459580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               870720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       105019080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        16842240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        100760820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              281988180                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            384.057905                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            687064500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1079750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      10660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    412933250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     43854750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      35398250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    230307500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1373983                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1373983                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            114265                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               762299                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   19025                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3349                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          762299                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             408066                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           354233                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        42373                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      562024                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      394367                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           476                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            90                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 4000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      344602                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       734233500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2936935                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             428421                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7793794                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1373983                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             427091                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2288118                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  228728                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        260                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           641                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    344561                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 18694                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2831905                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.379813                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.678197                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1000273     35.32%     35.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   111205      3.93%     39.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    35670      1.26%     40.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    77419      2.73%     43.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   112776      3.98%     47.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    54225      1.91%     49.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    96197      3.40%     52.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    64118      2.26%     54.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1280022     45.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2831905                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.467829                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.653717                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   423646                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                796750                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1339521                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                157624                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 114364                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11227993                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 114364                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   521490                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  712587                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5877                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1355419                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                122168                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10545660                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3176                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11334                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    896                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  62286                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13368762                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25088852                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15376538                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             58732                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107000                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7261762                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 88                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             61                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    428708                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               703052                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              566339                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            102312                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            62273                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9161725                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  67                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7699158                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            244180                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4280766                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5226399                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             40                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2831905                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.718720                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.878647                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1307832     46.18%     46.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               72962      2.58%     48.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              118183      4.17%     52.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              145475      5.14%     58.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              246652      8.71%     66.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              136383      4.82%     71.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              480969     16.98%     88.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              188524      6.66%     95.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              134925      4.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2831905                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  473909     99.74%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     15      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     3      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    622      0.13%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   403      0.08%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               141      0.03%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               28      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             48131      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6629943     86.11%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1148      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 166      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  388      0.01%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  820      0.01%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  979      0.01%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 604      0.01%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                199      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               542457      7.05%     93.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              387173      5.03%     98.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45299      0.59%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41822      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7699158                       # Type of FU issued
system.cpu.iq.rate                           2.621494                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      475134                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.061712                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18768563                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13333156                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7341993                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              180972                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             109506                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        87034                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8035615                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90546                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            29142                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       283574                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          119                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          109                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       257600                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           283                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 114364                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  586825                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9429                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9161792                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              6303                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                703052                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               566339                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    799                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  8320                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            109                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          44707                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        84659                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               129366                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7516102                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                561992                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            183056                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       956354                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   778587                       # Number of branches executed
system.cpu.iew.exec_stores                     394362                       # Number of stores executed
system.cpu.iew.exec_rate                     2.559165                       # Inst execution rate
system.cpu.iew.wb_sent                        7478901                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7429027                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5420077                       # num instructions producing a value
system.cpu.iew.wb_consumers                   7939636                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.529517                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.682661                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4280812                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            114282                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2226627                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.192116                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.903933                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1076245     48.34%     48.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       257199     11.55%     59.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       181940      8.17%     68.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       147137      6.61%     74.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85133      3.82%     78.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        55792      2.51%     80.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        61450      2.76%     83.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        63505      2.85%     86.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       298226     13.39%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2226627                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2992996                       # Number of instructions committed
system.cpu.commit.committedOps                4881025                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         728217                       # Number of memory references committed
system.cpu.commit.loads                        419478                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542915                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862780                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133242     84.68%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377856      7.74%     92.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267443      5.48%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881025                       # Class of committed instruction
system.cpu.commit.bw_lim_events                298226                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11090238                       # The number of ROB reads
system.cpu.rob.rob_writes                    18936547                       # The number of ROB writes
system.cpu.timesIdled                             545                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          105030                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2992996                       # Number of Instructions Simulated
system.cpu.committedOps                       4881025                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.981269                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.981269                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.019088                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.019088                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10222694                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6216776                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     48273                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    46007                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3568620                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3228098                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2650716                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           951.555975                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              835111                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2946                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            283.472845                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            146750                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   951.555975                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.929254                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.929254                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          882                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1684810                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1684810                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       524520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          524520                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307645                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307645                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       832165                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           832165                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       832165                       # number of overall hits
system.cpu.dcache.overall_hits::total          832165                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7673                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7673                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1094                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1094                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data         8767                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8767                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8767                       # number of overall misses
system.cpu.dcache.overall_misses::total          8767                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    374408250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    374408250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     63238250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     63238250                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    437646500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    437646500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    437646500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    437646500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       532193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       532193                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308739                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       840932                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       840932                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       840932                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       840932                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014418                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014418                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003543                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010425                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010425                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010425                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010425                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48795.549329                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48795.549329                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57804.616088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57804.616088                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49919.755903                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49919.755903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49919.755903                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49919.755903                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        21658                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               271                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    79.918819                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          865                       # number of writebacks
system.cpu.dcache.writebacks::total               865                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5813                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5813                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         5821                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5821                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5821                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5821                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1860                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1860                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1086                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1086                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         2946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2946                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2946                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2946                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    106429750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    106429750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     62437250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     62437250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    168867000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    168867000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    168867000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    168867000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003495                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003495                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003518                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003518                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003503                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003503                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57220.295699                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57220.295699                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57492.863720                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57492.863720                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57320.773931                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57320.773931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57320.773931                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57320.773931                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1922                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           672.390106                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              344235                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               840                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            409.803571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             74000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   672.390106                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.656631                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.656631                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          729                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          681                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.711914                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            689962                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           689962                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       343395                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          343395                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       343395                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           343395                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       343395                       # number of overall hits
system.cpu.icache.overall_hits::total          343395                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1166                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1166                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1166                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1166                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1166                       # number of overall misses
system.cpu.icache.overall_misses::total          1166                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71387748                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71387748                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     71387748                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71387748                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71387748                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71387748                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       344561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       344561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       344561                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       344561                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       344561                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       344561                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003384                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003384                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003384                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003384                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003384                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003384                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61224.483705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61224.483705                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61224.483705                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61224.483705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61224.483705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61224.483705                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          699                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    77.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          111                       # number of writebacks
system.cpu.icache.writebacks::total               111                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          326                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          326                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          326                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          326                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          326                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          326                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          840                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          840                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          840                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          840                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          840                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54690498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54690498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54690498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54690498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54690498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54690498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002438                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002438                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002438                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002438                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002438                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002438                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65107.735714                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65107.735714                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65107.735714                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65107.735714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65107.735714                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65107.735714                       # average overall mshr miss latency
system.cpu.icache.replacements                    111                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2629.655197                       # Cycle average of tags in use
system.l2.tags.total_refs                        5813                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3330                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.745646                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       744.388459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1885.266738                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.022717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.057534                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.080251                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3330                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3206                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101624                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     49834                       # Number of tag accesses
system.l2.tags.data_accesses                    49834                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks          865                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              865                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          110                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              110                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               158                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   158                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           285                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               285                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  443                       # number of demand (read+write) hits
system.l2.demand_hits::total                      456                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data                 443                       # number of overall hits
system.l2.overall_hits::total                     456                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             928                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 928                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          827                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              827                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1575                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1575                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                827                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2503                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3330                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               827                       # number of overall misses
system.l2.overall_misses::.cpu.data              2503                       # number of overall misses
system.l2.overall_misses::total                  3330                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     60784750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      60784750                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     53989000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53989000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    103516000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    103516000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     53989000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    164300750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        218289750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     53989000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    164300750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       218289750                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks          865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          110                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          110                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1086                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            840                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         1860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              840                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2946                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3786                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             840                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2946                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3786                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.854512                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.854512                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984524                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.846774                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.846774                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.849627                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.879556                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.849627                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.879556                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 65500.808190                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65500.808190                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 65282.950423                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 65282.950423                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 65724.444444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 65724.444444                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 65282.950423                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 65641.530164                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 65552.477477                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 65282.950423                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 65641.530164                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 65552.477477                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          928                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            928                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          827                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1575                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1575                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3330                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3330                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     56144750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     56144750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49854000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49854000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     95641000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     95641000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     49854000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    151785750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    201639750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     49854000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    151785750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    201639750                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.854512                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.854512                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984524                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.846774                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.846774                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.849627                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.879556                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.849627                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.879556                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60500.808190                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60500.808190                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 60282.950423                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 60282.950423                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60724.444444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60724.444444                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 60282.950423                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 60641.530164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60552.477477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 60282.950423                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 60641.530164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60552.477477                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3330                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2402                       # Transaction distribution
system.membus.trans_dist::ReadExReq               928                       # Transaction distribution
system.membus.trans_dist::ReadExResp              928                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2402                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3330                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3330    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3330                       # Request fanout histogram
system.membus.reqLayer2.occupancy              832500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4162500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         5819                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    734233500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2700                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          865                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          111                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1057                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1086                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1086                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           840                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1860                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  9605                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       243904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 304768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3786                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001585                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039783                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3780     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3786                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1942750                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            630249                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2209500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
