
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//free_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010f0 <.init>:
  4010f0:	stp	x29, x30, [sp, #-16]!
  4010f4:	mov	x29, sp
  4010f8:	bl	401330 <ferror@plt+0x60>
  4010fc:	ldp	x29, x30, [sp], #16
  401100:	ret

Disassembly of section .plt:

0000000000401110 <_exit@plt-0x20>:
  401110:	stp	x16, x30, [sp, #-16]!
  401114:	adrp	x16, 416000 <ferror@plt+0x14d30>
  401118:	ldr	x17, [x16, #4088]
  40111c:	add	x16, x16, #0xff8
  401120:	br	x17
  401124:	nop
  401128:	nop
  40112c:	nop

0000000000401130 <_exit@plt>:
  401130:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401134:	ldr	x17, [x16]
  401138:	add	x16, x16, #0x0
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401144:	ldr	x17, [x16, #8]
  401148:	add	x16, x16, #0x8
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401154:	ldr	x17, [x16, #16]
  401158:	add	x16, x16, #0x10
  40115c:	br	x17

0000000000401160 <error@plt>:
  401160:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401164:	ldr	x17, [x16, #24]
  401168:	add	x16, x16, #0x18
  40116c:	br	x17

0000000000401170 <strtod@plt>:
  401170:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401174:	ldr	x17, [x16, #32]
  401178:	add	x16, x16, #0x20
  40117c:	br	x17

0000000000401180 <meminfo@plt>:
  401180:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401184:	ldr	x17, [x16, #40]
  401188:	add	x16, x16, #0x28
  40118c:	br	x17

0000000000401190 <__cxa_atexit@plt>:
  401190:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401194:	ldr	x17, [x16, #48]
  401198:	add	x16, x16, #0x30
  40119c:	br	x17

00000000004011a0 <__fpending@plt>:
  4011a0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011a4:	ldr	x17, [x16, #56]
  4011a8:	add	x16, x16, #0x38
  4011ac:	br	x17

00000000004011b0 <snprintf@plt>:
  4011b0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011b4:	ldr	x17, [x16, #64]
  4011b8:	add	x16, x16, #0x40
  4011bc:	br	x17

00000000004011c0 <fclose@plt>:
  4011c0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011c4:	ldr	x17, [x16, #72]
  4011c8:	add	x16, x16, #0x48
  4011cc:	br	x17

00000000004011d0 <bindtextdomain@plt>:
  4011d0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011d4:	ldr	x17, [x16, #80]
  4011d8:	add	x16, x16, #0x50
  4011dc:	br	x17

00000000004011e0 <__libc_start_main@plt>:
  4011e0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011e4:	ldr	x17, [x16, #88]
  4011e8:	add	x16, x16, #0x58
  4011ec:	br	x17

00000000004011f0 <__gmon_start__@plt>:
  4011f0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4011f4:	ldr	x17, [x16, #96]
  4011f8:	add	x16, x16, #0x60
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401204:	ldr	x17, [x16, #104]
  401208:	add	x16, x16, #0x68
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401214:	ldr	x17, [x16, #112]
  401218:	add	x16, x16, #0x70
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401224:	ldr	x17, [x16, #120]
  401228:	add	x16, x16, #0x78
  40122c:	br	x17

0000000000401230 <__ctype_b_loc@plt>:
  401230:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401234:	ldr	x17, [x16, #128]
  401238:	add	x16, x16, #0x80
  40123c:	br	x17

0000000000401240 <strtol@plt>:
  401240:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401244:	ldr	x17, [x16, #136]
  401248:	add	x16, x16, #0x88
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401254:	ldr	x17, [x16, #144]
  401258:	add	x16, x16, #0x90
  40125c:	br	x17

0000000000401260 <usleep@plt>:
  401260:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401264:	ldr	x17, [x16, #152]
  401268:	add	x16, x16, #0x98
  40126c:	br	x17

0000000000401270 <dcgettext@plt>:
  401270:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401274:	ldr	x17, [x16, #160]
  401278:	add	x16, x16, #0xa0
  40127c:	br	x17

0000000000401280 <printf@plt>:
  401280:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401284:	ldr	x17, [x16, #168]
  401288:	add	x16, x16, #0xa8
  40128c:	br	x17

0000000000401290 <__errno_location@plt>:
  401290:	adrp	x16, 417000 <ferror@plt+0x15d30>
  401294:	ldr	x17, [x16, #176]
  401298:	add	x16, x16, #0xb0
  40129c:	br	x17

00000000004012a0 <putchar@plt>:
  4012a0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4012a4:	ldr	x17, [x16, #184]
  4012a8:	add	x16, x16, #0xb8
  4012ac:	br	x17

00000000004012b0 <fprintf@plt>:
  4012b0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4012b4:	ldr	x17, [x16, #192]
  4012b8:	add	x16, x16, #0xc0
  4012bc:	br	x17

00000000004012c0 <setlocale@plt>:
  4012c0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4012c4:	ldr	x17, [x16, #200]
  4012c8:	add	x16, x16, #0xc8
  4012cc:	br	x17

00000000004012d0 <ferror@plt>:
  4012d0:	adrp	x16, 417000 <ferror@plt+0x15d30>
  4012d4:	ldr	x17, [x16, #208]
  4012d8:	add	x16, x16, #0xd0
  4012dc:	br	x17

Disassembly of section .text:

00000000004012e0 <.text>:
  4012e0:	mov	x29, #0x0                   	// #0
  4012e4:	mov	x30, #0x0                   	// #0
  4012e8:	mov	x5, x0
  4012ec:	ldr	x1, [sp]
  4012f0:	add	x2, sp, #0x8
  4012f4:	mov	x6, sp
  4012f8:	movz	x0, #0x0, lsl #48
  4012fc:	movk	x0, #0x0, lsl #32
  401300:	movk	x0, #0x40, lsl #16
  401304:	movk	x0, #0x1420
  401308:	movz	x3, #0x0, lsl #48
  40130c:	movk	x3, #0x0, lsl #32
  401310:	movk	x3, #0x40, lsl #16
  401314:	movk	x3, #0x56c0
  401318:	movz	x4, #0x0, lsl #48
  40131c:	movk	x4, #0x0, lsl #32
  401320:	movk	x4, #0x40, lsl #16
  401324:	movk	x4, #0x5740
  401328:	bl	4011e0 <__libc_start_main@plt>
  40132c:	bl	401200 <abort@plt>
  401330:	adrp	x0, 416000 <ferror@plt+0x14d30>
  401334:	ldr	x0, [x0, #4064]
  401338:	cbz	x0, 401340 <ferror@plt+0x70>
  40133c:	b	4011f0 <__gmon_start__@plt>
  401340:	ret
  401344:	nop
  401348:	adrp	x0, 417000 <ferror@plt+0x15d30>
  40134c:	add	x0, x0, #0xe8
  401350:	adrp	x1, 417000 <ferror@plt+0x15d30>
  401354:	add	x1, x1, #0xe8
  401358:	cmp	x1, x0
  40135c:	b.eq	401374 <ferror@plt+0xa4>  // b.none
  401360:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401364:	ldr	x1, [x1, #1912]
  401368:	cbz	x1, 401374 <ferror@plt+0xa4>
  40136c:	mov	x16, x1
  401370:	br	x16
  401374:	ret
  401378:	adrp	x0, 417000 <ferror@plt+0x15d30>
  40137c:	add	x0, x0, #0xe8
  401380:	adrp	x1, 417000 <ferror@plt+0x15d30>
  401384:	add	x1, x1, #0xe8
  401388:	sub	x1, x1, x0
  40138c:	lsr	x2, x1, #63
  401390:	add	x1, x2, x1, asr #3
  401394:	cmp	xzr, x1, asr #1
  401398:	asr	x1, x1, #1
  40139c:	b.eq	4013b4 <ferror@plt+0xe4>  // b.none
  4013a0:	adrp	x2, 405000 <ferror@plt+0x3d30>
  4013a4:	ldr	x2, [x2, #1920]
  4013a8:	cbz	x2, 4013b4 <ferror@plt+0xe4>
  4013ac:	mov	x16, x2
  4013b0:	br	x16
  4013b4:	ret
  4013b8:	stp	x29, x30, [sp, #-32]!
  4013bc:	mov	x29, sp
  4013c0:	str	x19, [sp, #16]
  4013c4:	adrp	x19, 417000 <ferror@plt+0x15d30>
  4013c8:	ldrb	w0, [x19, #384]
  4013cc:	cbnz	w0, 4013dc <ferror@plt+0x10c>
  4013d0:	bl	401348 <ferror@plt+0x78>
  4013d4:	mov	w0, #0x1                   	// #1
  4013d8:	strb	w0, [x19, #384]
  4013dc:	ldr	x19, [sp, #16]
  4013e0:	ldp	x29, x30, [sp], #32
  4013e4:	ret
  4013e8:	b	401378 <ferror@plt+0xa8>
  4013ec:	cbz	w1, 401418 <ferror@plt+0x148>
  4013f0:	str	d8, [sp, #-32]!
  4013f4:	sub	w1, w1, #0x1
  4013f8:	stp	x29, x30, [sp, #16]
  4013fc:	mov	x29, sp
  401400:	ucvtf	d8, w0
  401404:	bl	4013ec <ferror@plt+0x11c>
  401408:	ldp	x29, x30, [sp, #16]
  40140c:	fmul	d0, d0, d8
  401410:	ldr	d8, [sp], #32
  401414:	ret
  401418:	fmov	d0, #1.000000000000000000e+00
  40141c:	ret
  401420:	sub	sp, sp, #0x130
  401424:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401428:	ldr	x8, [x8, #336]
  40142c:	stp	x22, x21, [sp, #272]
  401430:	mov	x21, x1
  401434:	adrp	x1, 406000 <ferror@plt+0x4d30>
  401438:	mov	w22, w0
  40143c:	adrp	x9, 417000 <ferror@plt+0x15d30>
  401440:	add	x1, x1, #0x1d0
  401444:	mov	w0, #0x6                   	// #6
  401448:	str	d8, [sp, #192]
  40144c:	stp	x29, x30, [sp, #208]
  401450:	stp	x28, x27, [sp, #224]
  401454:	stp	x26, x25, [sp, #240]
  401458:	stp	x24, x23, [sp, #256]
  40145c:	stp	x20, x19, [sp, #288]
  401460:	add	x29, sp, #0xc0
  401464:	str	x8, [x9, #240]
  401468:	bl	4012c0 <setlocale@plt>
  40146c:	adrp	x19, 405000 <ferror@plt+0x3d30>
  401470:	add	x19, x19, #0xbfc
  401474:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401478:	add	x1, x1, #0xc06
  40147c:	mov	x0, x19
  401480:	bl	4011d0 <bindtextdomain@plt>
  401484:	mov	x0, x19
  401488:	bl	401210 <textdomain@plt>
  40148c:	adrp	x0, 402000 <ferror@plt+0xd30>
  401490:	add	x0, x0, #0xa3c
  401494:	bl	405748 <ferror@plt+0x4478>
  401498:	mov	w20, #0x2400                	// #9216
  40149c:	adrp	x23, 405000 <ferror@plt+0x3d30>
  4014a0:	adrp	x24, 405000 <ferror@plt+0x3d30>
  4014a4:	adrp	x26, 405000 <ferror@plt+0x3d30>
  4014a8:	mov	w25, wzr
  4014ac:	mov	w19, wzr
  4014b0:	mov	w28, wzr
  4014b4:	movk	w20, #0x4974, lsl #16
  4014b8:	add	x23, x23, #0xc18
  4014bc:	add	x24, x24, #0x8f0
  4014c0:	add	x26, x26, #0x788
  4014c4:	fmov	s8, #1.000000000000000000e+00
  4014c8:	str	xzr, [x29, #8]
  4014cc:	mov	w0, w22
  4014d0:	mov	x1, x21
  4014d4:	mov	x2, x23
  4014d8:	mov	x3, x24
  4014dc:	mov	x4, xzr
  4014e0:	mov	w27, w25
  4014e4:	bl	401220 <getopt_long@plt>
  4014e8:	sub	w8, w0, #0x56
  4014ec:	cmp	w8, #0xb2
  4014f0:	b.hi	4018a0 <ferror@plt+0x5d0>  // b.pmore
  4014f4:	adr	x9, 401504 <ferror@plt+0x234>
  4014f8:	ldrh	w10, [x26, x8, lsl #1]
  4014fc:	add	x9, x9, x10, lsl #2
  401500:	br	x9
  401504:	mov	w25, #0x1                   	// #1
  401508:	mov	w28, #0x1                   	// #1
  40150c:	cbz	w27, 4014cc <ferror@plt+0x1fc>
  401510:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401514:	mov	w2, #0x5                   	// #5
  401518:	mov	x0, xzr
  40151c:	add	x1, x1, #0xda0
  401520:	bl	401270 <dcgettext@plt>
  401524:	mov	x2, x0
  401528:	mov	w0, #0x1                   	// #1
  40152c:	mov	w1, wzr
  401530:	mov	w25, #0x1                   	// #1
  401534:	bl	401160 <error@plt>
  401538:	mov	w28, #0x1                   	// #1
  40153c:	b	4014cc <ferror@plt+0x1fc>
  401540:	mov	w28, #0x3                   	// #3
  401544:	mov	w25, #0x1                   	// #1
  401548:	cbz	w27, 4014cc <ferror@plt+0x1fc>
  40154c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401550:	mov	w2, #0x5                   	// #5
  401554:	mov	x0, xzr
  401558:	add	x1, x1, #0xda0
  40155c:	bl	401270 <dcgettext@plt>
  401560:	mov	x2, x0
  401564:	mov	w0, #0x1                   	// #1
  401568:	mov	w1, wzr
  40156c:	mov	w25, #0x1                   	// #1
  401570:	bl	401160 <error@plt>
  401574:	mov	w28, #0x3                   	// #3
  401578:	b	4014cc <ferror@plt+0x1fc>
  40157c:	cbz	w27, 4015a4 <ferror@plt+0x2d4>
  401580:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401584:	mov	w2, #0x5                   	// #5
  401588:	mov	x0, xzr
  40158c:	add	x1, x1, #0xda0
  401590:	bl	401270 <dcgettext@plt>
  401594:	mov	x2, x0
  401598:	mov	w0, #0x1                   	// #1
  40159c:	mov	w1, wzr
  4015a0:	bl	401160 <error@plt>
  4015a4:	orr	w19, w19, #0x20
  4015a8:	mov	w28, #0x3                   	// #3
  4015ac:	mov	w25, #0x1                   	// #1
  4015b0:	b	4014cc <ferror@plt+0x1fc>
  4015b4:	orr	w19, w19, #0x2
  4015b8:	mov	w25, w27
  4015bc:	b	4014cc <ferror@plt+0x1fc>
  4015c0:	orr	w19, w19, #0x10
  4015c4:	mov	w25, w27
  4015c8:	b	4014cc <ferror@plt+0x1fc>
  4015cc:	cbz	w27, 4015f4 <ferror@plt+0x324>
  4015d0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4015d4:	mov	w2, #0x5                   	// #5
  4015d8:	mov	x0, xzr
  4015dc:	add	x1, x1, #0xda0
  4015e0:	bl	401270 <dcgettext@plt>
  4015e4:	mov	x2, x0
  4015e8:	mov	w0, #0x1                   	// #1
  4015ec:	mov	w1, wzr
  4015f0:	bl	401160 <error@plt>
  4015f4:	orr	w19, w19, #0x20
  4015f8:	mov	w28, #0x6                   	// #6
  4015fc:	mov	w25, #0x1                   	// #1
  401600:	b	4014cc <ferror@plt+0x1fc>
  401604:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401608:	ldr	x25, [x8, #256]
  40160c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401610:	mov	w2, #0x5                   	// #5
  401614:	mov	x0, xzr
  401618:	add	x1, x1, #0xc6b
  40161c:	orr	w19, w19, #0xc0
  401620:	bl	401270 <dcgettext@plt>
  401624:	mov	x1, x0
  401628:	mov	x0, x25
  40162c:	bl	402648 <ferror@plt+0x1378>
  401630:	cmp	w0, #0x0
  401634:	mov	w25, w27
  401638:	str	x0, [x29, #8]
  40163c:	b.gt	4014cc <ferror@plt+0x1fc>
  401640:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401644:	mov	w2, #0x5                   	// #5
  401648:	mov	x0, xzr
  40164c:	add	x1, x1, #0xc8a
  401650:	bl	401270 <dcgettext@plt>
  401654:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401658:	ldr	x3, [x8, #256]
  40165c:	mov	x2, x0
  401660:	mov	w0, #0x1                   	// #1
  401664:	mov	w1, #0x22                  	// #34
  401668:	b	4017dc <ferror@plt+0x50c>
  40166c:	mov	w28, #0x4                   	// #4
  401670:	mov	w25, #0x1                   	// #1
  401674:	cbz	w27, 4014cc <ferror@plt+0x1fc>
  401678:	adrp	x1, 405000 <ferror@plt+0x3d30>
  40167c:	mov	w2, #0x5                   	// #5
  401680:	mov	x0, xzr
  401684:	add	x1, x1, #0xda0
  401688:	bl	401270 <dcgettext@plt>
  40168c:	mov	x2, x0
  401690:	mov	w0, #0x1                   	// #1
  401694:	mov	w1, wzr
  401698:	mov	w25, #0x1                   	// #1
  40169c:	bl	401160 <error@plt>
  4016a0:	mov	w28, #0x4                   	// #4
  4016a4:	b	4014cc <ferror@plt+0x1fc>
  4016a8:	mov	w28, #0x2                   	// #2
  4016ac:	mov	w25, #0x1                   	// #1
  4016b0:	cbz	w27, 4014cc <ferror@plt+0x1fc>
  4016b4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4016b8:	mov	w2, #0x5                   	// #5
  4016bc:	mov	x0, xzr
  4016c0:	add	x1, x1, #0xda0
  4016c4:	bl	401270 <dcgettext@plt>
  4016c8:	mov	x2, x0
  4016cc:	mov	w0, #0x1                   	// #1
  4016d0:	mov	w1, wzr
  4016d4:	mov	w25, #0x1                   	// #1
  4016d8:	bl	401160 <error@plt>
  4016dc:	mov	w28, #0x2                   	// #2
  4016e0:	b	4014cc <ferror@plt+0x1fc>
  4016e4:	orr	w19, w19, #0x20
  4016e8:	mov	w25, w27
  4016ec:	b	4014cc <ferror@plt+0x1fc>
  4016f0:	cbz	w27, 401718 <ferror@plt+0x448>
  4016f4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4016f8:	mov	w2, #0x5                   	// #5
  4016fc:	mov	x0, xzr
  401700:	add	x1, x1, #0xda0
  401704:	bl	401270 <dcgettext@plt>
  401708:	mov	x2, x0
  40170c:	mov	w0, #0x1                   	// #1
  401710:	mov	w1, wzr
  401714:	bl	401160 <error@plt>
  401718:	orr	w19, w19, #0x20
  40171c:	mov	w28, #0x4                   	// #4
  401720:	mov	w25, #0x1                   	// #1
  401724:	b	4014cc <ferror@plt+0x1fc>
  401728:	mov	w28, #0x6                   	// #6
  40172c:	mov	w25, #0x1                   	// #1
  401730:	cbz	w27, 4014cc <ferror@plt+0x1fc>
  401734:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401738:	mov	w2, #0x5                   	// #5
  40173c:	mov	x0, xzr
  401740:	add	x1, x1, #0xda0
  401744:	bl	401270 <dcgettext@plt>
  401748:	mov	x2, x0
  40174c:	mov	w0, #0x1                   	// #1
  401750:	mov	w1, wzr
  401754:	mov	w25, #0x1                   	// #1
  401758:	bl	401160 <error@plt>
  40175c:	mov	w28, #0x6                   	// #6
  401760:	b	4014cc <ferror@plt+0x1fc>
  401764:	orr	w19, w19, #0x4
  401768:	mov	w25, w27
  40176c:	b	4014cc <ferror@plt+0x1fc>
  401770:	orr	w19, w19, #0x40
  401774:	bl	401290 <__errno_location@plt>
  401778:	str	wzr, [x0]
  40177c:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401780:	ldr	x0, [x8, #256]
  401784:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401788:	add	x1, x1, #0xc26
  40178c:	bl	40277c <ferror@plt+0x14ac>
  401790:	mov	x8, #0x848000000000        	// #145685290680320
  401794:	movk	x8, #0x412e, lsl #48
  401798:	fmov	d1, x8
  40179c:	fmul	d0, d0, d1
  4017a0:	fcvt	s0, d0
  4017a4:	fcmp	s0, s8
  4017a8:	fmov	w20, s0
  4017ac:	mov	w25, w27
  4017b0:	b.pl	4014cc <ferror@plt+0x1fc>  // b.nfrst
  4017b4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4017b8:	mov	w2, #0x5                   	// #5
  4017bc:	mov	x0, xzr
  4017c0:	add	x1, x1, #0xc3e
  4017c4:	bl	401270 <dcgettext@plt>
  4017c8:	adrp	x8, 417000 <ferror@plt+0x15d30>
  4017cc:	ldr	x3, [x8, #256]
  4017d0:	mov	x2, x0
  4017d4:	mov	w0, #0x1                   	// #1
  4017d8:	mov	w1, wzr
  4017dc:	bl	401160 <error@plt>
  4017e0:	mov	w25, w27
  4017e4:	b	4014cc <ferror@plt+0x1fc>
  4017e8:	orr	w19, w19, #0x8
  4017ec:	mov	w25, w27
  4017f0:	b	4014cc <ferror@plt+0x1fc>
  4017f4:	cbz	w27, 40181c <ferror@plt+0x54c>
  4017f8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  4017fc:	mov	w2, #0x5                   	// #5
  401800:	mov	x0, xzr
  401804:	add	x1, x1, #0xda0
  401808:	bl	401270 <dcgettext@plt>
  40180c:	mov	x2, x0
  401810:	mov	w0, #0x1                   	// #1
  401814:	mov	w1, wzr
  401818:	bl	401160 <error@plt>
  40181c:	orr	w19, w19, #0x20
  401820:	mov	w28, #0x2                   	// #2
  401824:	mov	w25, #0x1                   	// #1
  401828:	b	4014cc <ferror@plt+0x1fc>
  40182c:	cbz	w27, 401854 <ferror@plt+0x584>
  401830:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401834:	mov	w2, #0x5                   	// #5
  401838:	mov	x0, xzr
  40183c:	add	x1, x1, #0xda0
  401840:	bl	401270 <dcgettext@plt>
  401844:	mov	x2, x0
  401848:	mov	w0, #0x1                   	// #1
  40184c:	mov	w1, wzr
  401850:	bl	401160 <error@plt>
  401854:	orr	w19, w19, #0x20
  401858:	mov	w28, #0x5                   	// #5
  40185c:	mov	w25, #0x1                   	// #1
  401860:	b	4014cc <ferror@plt+0x1fc>
  401864:	mov	w28, #0x5                   	// #5
  401868:	mov	w25, #0x1                   	// #1
  40186c:	cbz	w27, 4014cc <ferror@plt+0x1fc>
  401870:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401874:	mov	w2, #0x5                   	// #5
  401878:	mov	x0, xzr
  40187c:	add	x1, x1, #0xda0
  401880:	mov	w28, #0x5                   	// #5
  401884:	bl	401270 <dcgettext@plt>
  401888:	mov	x2, x0
  40188c:	mov	w0, #0x1                   	// #1
  401890:	mov	w1, wzr
  401894:	mov	w25, #0x1                   	// #1
  401898:	bl	401160 <error@plt>
  40189c:	b	4014cc <ferror@plt+0x1fc>
  4018a0:	cmn	w0, #0x1
  4018a4:	b.ne	401e18 <ferror@plt+0xb48>  // b.any
  4018a8:	fmov	s0, w20
  4018ac:	fcvtzu	w8, s0
  4018b0:	stur	w8, [x29, #-76]
  4018b4:	adrp	x8, 405000 <ferror@plt+0x3d30>
  4018b8:	adrp	x9, 405000 <ferror@plt+0x3d30>
  4018bc:	add	x8, x8, #0xd28
  4018c0:	add	x9, x9, #0xccc
  4018c4:	tst	w19, #0x8
  4018c8:	csel	x8, x9, x8, ne  // ne = any
  4018cc:	stur	x8, [x29, #-88]
  4018d0:	mov	w21, w28
  4018d4:	adrp	x22, 405000 <ferror@plt+0x3d30>
  4018d8:	adrp	x25, 405000 <ferror@plt+0x3d30>
  4018dc:	adrp	x26, 417000 <ferror@plt+0x15d30>
  4018e0:	add	x22, x22, #0xd78
  4018e4:	add	x25, x25, #0xd82
  4018e8:	add	x26, x26, #0x181
  4018ec:	adrp	x28, 417000 <ferror@plt+0x15d30>
  4018f0:	bfi	x21, x20, #32, #32
  4018f4:	adrp	x27, 417000 <ferror@plt+0x15d30>
  4018f8:	bl	401180 <meminfo@plt>
  4018fc:	ldur	x1, [x29, #-88]
  401900:	mov	w2, #0x5                   	// #5
  401904:	mov	x0, xzr
  401908:	bl	401270 <dcgettext@plt>
  40190c:	bl	401280 <printf@plt>
  401910:	mov	w0, #0xa                   	// #10
  401914:	bl	4012a0 <putchar@plt>
  401918:	adrp	x1, 405000 <ferror@plt+0x3d30>
  40191c:	mov	w2, #0x5                   	// #5
  401920:	mov	x0, xzr
  401924:	add	x1, x1, #0xd7d
  401928:	bl	401270 <dcgettext@plt>
  40192c:	mov	x1, x0
  401930:	mov	x0, x22
  401934:	mov	x24, x22
  401938:	bl	401280 <printf@plt>
  40193c:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401940:	ldr	x0, [x8, #376]
  401944:	ldr	x8, [x29, #8]
  401948:	mov	w1, w19
  40194c:	mov	x2, x21
  401950:	mov	w22, w8
  401954:	ldur	x8, [x29, #-16]
  401958:	and	x8, x8, #0xffffffff00000000
  40195c:	orr	x3, x8, x22
  401960:	stur	x3, [x29, #-16]
  401964:	bl	402158 <ferror@plt+0xe88>
  401968:	mov	x0, x25
  40196c:	mov	x1, x26
  401970:	bl	401280 <printf@plt>
  401974:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401978:	ldr	x0, [x8, #328]
  40197c:	ldur	x8, [x29, #-24]
  401980:	mov	w1, w19
  401984:	mov	x2, x21
  401988:	and	x8, x8, #0xffffffff00000000
  40198c:	orr	x3, x8, x22
  401990:	stur	x3, [x29, #-24]
  401994:	bl	402158 <ferror@plt+0xe88>
  401998:	mov	x0, x25
  40199c:	mov	x1, x26
  4019a0:	bl	401280 <printf@plt>
  4019a4:	adrp	x8, 417000 <ferror@plt+0x15d30>
  4019a8:	ldr	x0, [x8, #352]
  4019ac:	ldur	x8, [x29, #-32]
  4019b0:	mov	w1, w19
  4019b4:	mov	x2, x21
  4019b8:	and	x8, x8, #0xffffffff00000000
  4019bc:	orr	x3, x8, x22
  4019c0:	stur	x3, [x29, #-32]
  4019c4:	bl	402158 <ferror@plt+0xe88>
  4019c8:	mov	x0, x25
  4019cc:	mov	x1, x26
  4019d0:	bl	401280 <printf@plt>
  4019d4:	adrp	x8, 417000 <ferror@plt+0x15d30>
  4019d8:	ldr	x0, [x8, #304]
  4019dc:	ldur	x8, [x29, #-40]
  4019e0:	mov	w1, w19
  4019e4:	mov	x2, x21
  4019e8:	and	x8, x8, #0xffffffff00000000
  4019ec:	orr	x3, x8, x22
  4019f0:	stur	x3, [x29, #-40]
  4019f4:	bl	402158 <ferror@plt+0xe88>
  4019f8:	mov	x0, x25
  4019fc:	mov	x1, x26
  401a00:	bl	401280 <printf@plt>
  401a04:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401a08:	ldr	x0, [x8, #272]
  401a0c:	tbz	w19, #3, 401a54 <ferror@plt+0x784>
  401a10:	ldr	x8, [sp, #96]
  401a14:	mov	w1, w19
  401a18:	mov	x2, x21
  401a1c:	and	x8, x8, #0xffffffff00000000
  401a20:	orr	x3, x8, x22
  401a24:	str	x3, [sp, #96]
  401a28:	bl	402158 <ferror@plt+0xe88>
  401a2c:	mov	x0, x25
  401a30:	mov	x1, x26
  401a34:	bl	401280 <printf@plt>
  401a38:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401a3c:	ldr	x0, [x8, #320]
  401a40:	ldr	x8, [sp, #64]
  401a44:	and	x8, x8, #0xffffffff00000000
  401a48:	orr	x3, x8, x22
  401a4c:	str	x3, [sp, #64]
  401a50:	b	401a70 <ferror@plt+0x7a0>
  401a54:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401a58:	ldr	x9, [sp, #40]
  401a5c:	ldr	x8, [x8, #320]
  401a60:	and	x9, x9, #0xffffffff00000000
  401a64:	orr	x3, x9, x22
  401a68:	add	x0, x8, x0
  401a6c:	str	x3, [sp, #40]
  401a70:	mov	w1, w19
  401a74:	mov	x2, x21
  401a78:	mov	x20, x28
  401a7c:	bl	402158 <ferror@plt+0xe88>
  401a80:	mov	x0, x25
  401a84:	mov	x1, x26
  401a88:	bl	401280 <printf@plt>
  401a8c:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401a90:	ldr	x0, [x8, #288]
  401a94:	ldur	x8, [x29, #-48]
  401a98:	mov	w1, w19
  401a9c:	mov	x2, x21
  401aa0:	and	x8, x8, #0xffffffff00000000
  401aa4:	orr	x3, x8, x22
  401aa8:	stur	x3, [x29, #-48]
  401aac:	bl	402158 <ferror@plt+0xe88>
  401ab0:	mov	x0, x25
  401ab4:	mov	x1, x26
  401ab8:	bl	401280 <printf@plt>
  401abc:	mov	w0, #0xa                   	// #10
  401ac0:	bl	4012a0 <putchar@plt>
  401ac4:	tbnz	w19, #2, 401ad0 <ferror@plt+0x800>
  401ac8:	mov	x28, x24
  401acc:	b	401c4c <ferror@plt+0x97c>
  401ad0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ad4:	mov	w2, #0x5                   	// #5
  401ad8:	mov	x0, xzr
  401adc:	add	x1, x1, #0xd88
  401ae0:	bl	401270 <dcgettext@plt>
  401ae4:	mov	x1, x0
  401ae8:	mov	x0, x24
  401aec:	mov	x28, x24
  401af0:	bl	401280 <printf@plt>
  401af4:	ldr	x8, [sp, #88]
  401af8:	adrp	x23, 417000 <ferror@plt+0x15d30>
  401afc:	ldr	x0, [x23, #368]
  401b00:	mov	w1, w19
  401b04:	and	x8, x8, #0xffffffff00000000
  401b08:	orr	x3, x8, x22
  401b0c:	mov	x2, x21
  401b10:	str	x3, [sp, #88]
  401b14:	bl	402158 <ferror@plt+0xe88>
  401b18:	mov	x0, x25
  401b1c:	mov	x1, x26
  401b20:	bl	401280 <printf@plt>
  401b24:	ldr	x8, [x23, #368]
  401b28:	adrp	x23, 417000 <ferror@plt+0x15d30>
  401b2c:	ldr	x10, [sp, #80]
  401b30:	ldr	x9, [x23, #232]
  401b34:	mov	w1, w19
  401b38:	mov	x2, x21
  401b3c:	and	x10, x10, #0xffffffff00000000
  401b40:	sub	x0, x8, x9
  401b44:	orr	x3, x10, x22
  401b48:	str	x3, [sp, #80]
  401b4c:	bl	402158 <ferror@plt+0xe88>
  401b50:	mov	x0, x25
  401b54:	mov	x1, x26
  401b58:	bl	401280 <printf@plt>
  401b5c:	ldr	x8, [sp, #72]
  401b60:	ldr	x0, [x23, #232]
  401b64:	mov	w1, w19
  401b68:	mov	x2, x21
  401b6c:	and	x8, x8, #0xffffffff00000000
  401b70:	orr	x3, x8, x22
  401b74:	str	x3, [sp, #72]
  401b78:	bl	402158 <ferror@plt+0xe88>
  401b7c:	mov	x0, x25
  401b80:	mov	x1, x26
  401b84:	bl	401280 <printf@plt>
  401b88:	mov	w0, #0xa                   	// #10
  401b8c:	bl	4012a0 <putchar@plt>
  401b90:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401b94:	mov	w2, #0x5                   	// #5
  401b98:	mov	x0, xzr
  401b9c:	add	x1, x1, #0xd8d
  401ba0:	bl	401270 <dcgettext@plt>
  401ba4:	mov	x1, x0
  401ba8:	mov	x0, x24
  401bac:	bl	401280 <printf@plt>
  401bb0:	ldr	x8, [sp, #56]
  401bb4:	adrp	x23, 417000 <ferror@plt+0x15d30>
  401bb8:	ldr	x0, [x23, #312]
  401bbc:	mov	w1, w19
  401bc0:	and	x8, x8, #0xffffffff00000000
  401bc4:	orr	x3, x8, x22
  401bc8:	mov	x2, x21
  401bcc:	str	x3, [sp, #56]
  401bd0:	bl	402158 <ferror@plt+0xe88>
  401bd4:	mov	x0, x25
  401bd8:	mov	x1, x26
  401bdc:	bl	401280 <printf@plt>
  401be0:	ldr	x8, [x23, #312]
  401be4:	adrp	x23, 417000 <ferror@plt+0x15d30>
  401be8:	ldr	x10, [sp, #48]
  401bec:	ldr	x9, [x23, #280]
  401bf0:	mov	w1, w19
  401bf4:	mov	x2, x21
  401bf8:	and	x10, x10, #0xffffffff00000000
  401bfc:	sub	x0, x8, x9
  401c00:	orr	x3, x10, x22
  401c04:	str	x3, [sp, #48]
  401c08:	bl	402158 <ferror@plt+0xe88>
  401c0c:	mov	x0, x25
  401c10:	mov	x1, x26
  401c14:	bl	401280 <printf@plt>
  401c18:	ldr	x8, [sp, #32]
  401c1c:	ldr	x0, [x23, #280]
  401c20:	mov	w1, w19
  401c24:	mov	x2, x21
  401c28:	and	x8, x8, #0xffffffff00000000
  401c2c:	orr	x3, x8, x22
  401c30:	str	x3, [sp, #32]
  401c34:	bl	402158 <ferror@plt+0xe88>
  401c38:	mov	x0, x25
  401c3c:	mov	x1, x26
  401c40:	bl	401280 <printf@plt>
  401c44:	mov	w0, #0xa                   	// #10
  401c48:	bl	4012a0 <putchar@plt>
  401c4c:	ldur	x23, [x29, #-56]
  401c50:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401c54:	mov	w2, #0x5                   	// #5
  401c58:	mov	x0, xzr
  401c5c:	add	x1, x1, #0xd93
  401c60:	bl	401270 <dcgettext@plt>
  401c64:	mov	x1, x0
  401c68:	mov	x0, x28
  401c6c:	bl	401280 <printf@plt>
  401c70:	ldr	x0, [x20, #360]
  401c74:	and	x8, x23, #0xffffffff00000000
  401c78:	orr	x3, x8, x22
  401c7c:	mov	w1, w19
  401c80:	mov	x2, x21
  401c84:	stur	x3, [x29, #-56]
  401c88:	bl	402158 <ferror@plt+0xe88>
  401c8c:	mov	x0, x25
  401c90:	mov	x1, x26
  401c94:	bl	401280 <printf@plt>
  401c98:	ldur	x8, [x29, #-64]
  401c9c:	adrp	x23, 417000 <ferror@plt+0x15d30>
  401ca0:	ldr	x0, [x23, #296]
  401ca4:	mov	w1, w19
  401ca8:	and	x8, x8, #0xffffffff00000000
  401cac:	orr	x3, x8, x22
  401cb0:	mov	x2, x21
  401cb4:	stur	x3, [x29, #-64]
  401cb8:	bl	402158 <ferror@plt+0xe88>
  401cbc:	mov	x0, x25
  401cc0:	mov	x1, x26
  401cc4:	bl	401280 <printf@plt>
  401cc8:	ldur	x8, [x29, #-72]
  401ccc:	ldr	x0, [x27, #344]
  401cd0:	mov	w1, w19
  401cd4:	mov	x2, x21
  401cd8:	and	x8, x8, #0xffffffff00000000
  401cdc:	orr	x3, x8, x22
  401ce0:	stur	x3, [x29, #-72]
  401ce4:	bl	402158 <ferror@plt+0xe88>
  401ce8:	mov	x0, x25
  401cec:	mov	x1, x26
  401cf0:	bl	401280 <printf@plt>
  401cf4:	mov	w0, #0xa                   	// #10
  401cf8:	bl	4012a0 <putchar@plt>
  401cfc:	tbz	w19, #4, 401dd0 <ferror@plt+0xb00>
  401d00:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401d04:	mov	w2, #0x5                   	// #5
  401d08:	mov	x0, xzr
  401d0c:	add	x1, x1, #0xd99
  401d10:	bl	401270 <dcgettext@plt>
  401d14:	mov	x1, x0
  401d18:	mov	x0, x28
  401d1c:	bl	401280 <printf@plt>
  401d20:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401d24:	ldr	x10, [sp, #24]
  401d28:	ldr	x8, [x8, #376]
  401d2c:	ldr	x9, [x20, #360]
  401d30:	mov	w1, w19
  401d34:	and	x10, x10, #0xffffffff00000000
  401d38:	orr	x3, x10, x22
  401d3c:	add	x0, x9, x8
  401d40:	mov	x2, x21
  401d44:	str	x3, [sp, #24]
  401d48:	bl	402158 <ferror@plt+0xe88>
  401d4c:	mov	x0, x25
  401d50:	mov	x1, x26
  401d54:	bl	401280 <printf@plt>
  401d58:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401d5c:	ldr	x10, [sp, #16]
  401d60:	ldr	x8, [x8, #328]
  401d64:	ldr	x9, [x23, #296]
  401d68:	mov	w1, w19
  401d6c:	and	x10, x10, #0xffffffff00000000
  401d70:	orr	x3, x10, x22
  401d74:	add	x0, x9, x8
  401d78:	mov	x2, x21
  401d7c:	str	x3, [sp, #16]
  401d80:	bl	402158 <ferror@plt+0xe88>
  401d84:	mov	x0, x25
  401d88:	mov	x1, x26
  401d8c:	bl	401280 <printf@plt>
  401d90:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401d94:	ldr	x10, [sp, #8]
  401d98:	ldr	x8, [x8, #352]
  401d9c:	ldr	x9, [x27, #344]
  401da0:	mov	w1, w19
  401da4:	and	x10, x10, #0xffffffff00000000
  401da8:	orr	x3, x10, x22
  401dac:	add	x0, x9, x8
  401db0:	mov	x2, x21
  401db4:	str	x3, [sp, #8]
  401db8:	bl	402158 <ferror@plt+0xe88>
  401dbc:	mov	x0, x25
  401dc0:	mov	x1, x26
  401dc4:	bl	401280 <printf@plt>
  401dc8:	mov	w0, #0xa                   	// #10
  401dcc:	bl	4012a0 <putchar@plt>
  401dd0:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401dd4:	ldr	x0, [x8, #264]
  401dd8:	mov	x28, x20
  401ddc:	bl	401250 <fflush@plt>
  401de0:	tbz	w19, #7, 401df4 <ferror@plt+0xb24>
  401de4:	ldr	x8, [x29, #8]
  401de8:	subs	w8, w8, #0x1
  401dec:	str	x8, [x29, #8]
  401df0:	b.le	401e10 <ferror@plt+0xb40>
  401df4:	mov	x22, x24
  401df8:	tbz	w19, #6, 401e10 <ferror@plt+0xb40>
  401dfc:	mov	w0, #0xa                   	// #10
  401e00:	bl	4012a0 <putchar@plt>
  401e04:	ldur	w0, [x29, #-76]
  401e08:	bl	401260 <usleep@plt>
  401e0c:	b	4018f8 <ferror@plt+0x628>
  401e10:	mov	w0, wzr
  401e14:	bl	401150 <exit@plt>
  401e18:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401e1c:	ldr	x0, [x8, #248]
  401e20:	bl	401e60 <ferror@plt+0xb90>
  401e24:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e28:	add	x1, x1, #0xcaf
  401e2c:	mov	w2, #0x5                   	// #5
  401e30:	mov	x0, xzr
  401e34:	bl	401270 <dcgettext@plt>
  401e38:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401e3c:	ldr	x1, [x8, #336]
  401e40:	adrp	x2, 405000 <ferror@plt+0x3d30>
  401e44:	add	x2, x2, #0xcbb
  401e48:	bl	401280 <printf@plt>
  401e4c:	mov	w0, wzr
  401e50:	bl	401150 <exit@plt>
  401e54:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401e58:	ldr	x0, [x8, #264]
  401e5c:	bl	401e60 <ferror@plt+0xb90>
  401e60:	stp	x29, x30, [sp, #-32]!
  401e64:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e68:	str	x19, [sp, #16]
  401e6c:	mov	x19, x0
  401e70:	add	x1, x1, #0xdca
  401e74:	mov	w2, #0x5                   	// #5
  401e78:	mov	x0, xzr
  401e7c:	mov	x29, sp
  401e80:	bl	401270 <dcgettext@plt>
  401e84:	mov	x1, x19
  401e88:	bl	401140 <fputs@plt>
  401e8c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401e90:	add	x1, x1, #0xdd3
  401e94:	mov	w2, #0x5                   	// #5
  401e98:	mov	x0, xzr
  401e9c:	bl	401270 <dcgettext@plt>
  401ea0:	adrp	x8, 417000 <ferror@plt+0x15d30>
  401ea4:	ldr	x2, [x8, #336]
  401ea8:	mov	x1, x0
  401eac:	mov	x0, x19
  401eb0:	bl	4012b0 <fprintf@plt>
  401eb4:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401eb8:	add	x1, x1, #0xde2
  401ebc:	mov	w2, #0x5                   	// #5
  401ec0:	mov	x0, xzr
  401ec4:	bl	401270 <dcgettext@plt>
  401ec8:	mov	x1, x19
  401ecc:	bl	401140 <fputs@plt>
  401ed0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ed4:	add	x1, x1, #0xded
  401ed8:	mov	w2, #0x5                   	// #5
  401edc:	mov	x0, xzr
  401ee0:	bl	401270 <dcgettext@plt>
  401ee4:	mov	x1, x19
  401ee8:	bl	401140 <fputs@plt>
  401eec:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401ef0:	add	x1, x1, #0xe18
  401ef4:	mov	w2, #0x5                   	// #5
  401ef8:	mov	x0, xzr
  401efc:	bl	401270 <dcgettext@plt>
  401f00:	mov	x1, x19
  401f04:	bl	401140 <fputs@plt>
  401f08:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f0c:	add	x1, x1, #0xe47
  401f10:	mov	w2, #0x5                   	// #5
  401f14:	mov	x0, xzr
  401f18:	bl	401270 <dcgettext@plt>
  401f1c:	mov	x1, x19
  401f20:	bl	401140 <fputs@plt>
  401f24:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f28:	add	x1, x1, #0xe76
  401f2c:	mov	w2, #0x5                   	// #5
  401f30:	mov	x0, xzr
  401f34:	bl	401270 <dcgettext@plt>
  401f38:	mov	x1, x19
  401f3c:	bl	401140 <fputs@plt>
  401f40:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f44:	add	x1, x1, #0xea5
  401f48:	mov	w2, #0x5                   	// #5
  401f4c:	mov	x0, xzr
  401f50:	bl	401270 <dcgettext@plt>
  401f54:	mov	x1, x19
  401f58:	bl	401140 <fputs@plt>
  401f5c:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f60:	add	x1, x1, #0xed4
  401f64:	mov	w2, #0x5                   	// #5
  401f68:	mov	x0, xzr
  401f6c:	bl	401270 <dcgettext@plt>
  401f70:	mov	x1, x19
  401f74:	bl	401140 <fputs@plt>
  401f78:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f7c:	add	x1, x1, #0xf03
  401f80:	mov	w2, #0x5                   	// #5
  401f84:	mov	x0, xzr
  401f88:	bl	401270 <dcgettext@plt>
  401f8c:	mov	x1, x19
  401f90:	bl	401140 <fputs@plt>
  401f94:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401f98:	add	x1, x1, #0xf32
  401f9c:	mov	w2, #0x5                   	// #5
  401fa0:	mov	x0, xzr
  401fa4:	bl	401270 <dcgettext@plt>
  401fa8:	mov	x1, x19
  401fac:	bl	401140 <fputs@plt>
  401fb0:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401fb4:	add	x1, x1, #0xf61
  401fb8:	mov	w2, #0x5                   	// #5
  401fbc:	mov	x0, xzr
  401fc0:	bl	401270 <dcgettext@plt>
  401fc4:	mov	x1, x19
  401fc8:	bl	401140 <fputs@plt>
  401fcc:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401fd0:	add	x1, x1, #0xf90
  401fd4:	mov	w2, #0x5                   	// #5
  401fd8:	mov	x0, xzr
  401fdc:	bl	401270 <dcgettext@plt>
  401fe0:	mov	x1, x19
  401fe4:	bl	401140 <fputs@plt>
  401fe8:	adrp	x1, 405000 <ferror@plt+0x3d30>
  401fec:	add	x1, x1, #0xfbf
  401ff0:	mov	w2, #0x5                   	// #5
  401ff4:	mov	x0, xzr
  401ff8:	bl	401270 <dcgettext@plt>
  401ffc:	mov	x1, x19
  402000:	bl	401140 <fputs@plt>
  402004:	adrp	x1, 405000 <ferror@plt+0x3d30>
  402008:	add	x1, x1, #0xfee
  40200c:	mov	w2, #0x5                   	// #5
  402010:	mov	x0, xzr
  402014:	bl	401270 <dcgettext@plt>
  402018:	mov	x1, x19
  40201c:	bl	401140 <fputs@plt>
  402020:	adrp	x1, 406000 <ferror@plt+0x4d30>
  402024:	add	x1, x1, #0x1f
  402028:	mov	w2, #0x5                   	// #5
  40202c:	mov	x0, xzr
  402030:	bl	401270 <dcgettext@plt>
  402034:	mov	x1, x19
  402038:	bl	401140 <fputs@plt>
  40203c:	adrp	x1, 406000 <ferror@plt+0x4d30>
  402040:	add	x1, x1, #0x51
  402044:	mov	w2, #0x5                   	// #5
  402048:	mov	x0, xzr
  40204c:	bl	401270 <dcgettext@plt>
  402050:	mov	x1, x19
  402054:	bl	401140 <fputs@plt>
  402058:	adrp	x1, 406000 <ferror@plt+0x4d30>
  40205c:	add	x1, x1, #0x94
  402060:	mov	w2, #0x5                   	// #5
  402064:	mov	x0, xzr
  402068:	bl	401270 <dcgettext@plt>
  40206c:	mov	x1, x19
  402070:	bl	401140 <fputs@plt>
  402074:	adrp	x1, 406000 <ferror@plt+0x4d30>
  402078:	add	x1, x1, #0xc4
  40207c:	mov	w2, #0x5                   	// #5
  402080:	mov	x0, xzr
  402084:	bl	401270 <dcgettext@plt>
  402088:	mov	x1, x19
  40208c:	bl	401140 <fputs@plt>
  402090:	adrp	x1, 406000 <ferror@plt+0x4d30>
  402094:	add	x1, x1, #0xfa
  402098:	mov	w2, #0x5                   	// #5
  40209c:	mov	x0, xzr
  4020a0:	bl	401270 <dcgettext@plt>
  4020a4:	mov	x1, x19
  4020a8:	bl	401140 <fputs@plt>
  4020ac:	adrp	x1, 406000 <ferror@plt+0x4d30>
  4020b0:	add	x1, x1, #0x133
  4020b4:	mov	w2, #0x5                   	// #5
  4020b8:	mov	x0, xzr
  4020bc:	bl	401270 <dcgettext@plt>
  4020c0:	mov	x1, x19
  4020c4:	bl	401140 <fputs@plt>
  4020c8:	adrp	x1, 406000 <ferror@plt+0x4d30>
  4020cc:	add	x1, x1, #0x1cf
  4020d0:	mov	w2, #0x5                   	// #5
  4020d4:	mov	x0, xzr
  4020d8:	bl	401270 <dcgettext@plt>
  4020dc:	mov	x1, x19
  4020e0:	bl	401140 <fputs@plt>
  4020e4:	adrp	x1, 406000 <ferror@plt+0x4d30>
  4020e8:	add	x1, x1, #0x155
  4020ec:	mov	w2, #0x5                   	// #5
  4020f0:	mov	x0, xzr
  4020f4:	bl	401270 <dcgettext@plt>
  4020f8:	mov	x1, x19
  4020fc:	bl	401140 <fputs@plt>
  402100:	adrp	x1, 406000 <ferror@plt+0x4d30>
  402104:	add	x1, x1, #0x181
  402108:	mov	w2, #0x5                   	// #5
  40210c:	mov	x0, xzr
  402110:	bl	401270 <dcgettext@plt>
  402114:	mov	x1, x19
  402118:	bl	401140 <fputs@plt>
  40211c:	adrp	x1, 406000 <ferror@plt+0x4d30>
  402120:	add	x1, x1, #0x1b6
  402124:	mov	w2, #0x5                   	// #5
  402128:	mov	x0, xzr
  40212c:	bl	401270 <dcgettext@plt>
  402130:	adrp	x2, 406000 <ferror@plt+0x4d30>
  402134:	mov	x1, x0
  402138:	add	x2, x2, #0x1d1
  40213c:	mov	x0, x19
  402140:	bl	4012b0 <fprintf@plt>
  402144:	adrp	x8, 417000 <ferror@plt+0x15d30>
  402148:	ldr	x8, [x8, #248]
  40214c:	cmp	x8, x19
  402150:	cset	w0, eq  // eq = none
  402154:	bl	401150 <exit@plt>
  402158:	stp	d9, d8, [sp, #-48]!
  40215c:	mov	w9, #0x44800000            	// #1149239296
  402160:	mov	w10, #0x447a0000            	// #1148846080
  402164:	tst	w1, #0x20
  402168:	and	w8, w1, #0x2
  40216c:	fmov	s0, w9
  402170:	fmov	s1, w10
  402174:	mov	x3, x0
  402178:	orr	w9, w8, w2
  40217c:	fcsel	s0, s1, s0, ne  // ne = any
  402180:	stp	x29, x30, [sp, #16]
  402184:	stp	x20, x19, [sp, #32]
  402188:	mov	x29, sp
  40218c:	cbz	w9, 4021b8 <ferror@plt+0xee8>
  402190:	mov	w20, w1
  402194:	cbnz	w8, 402218 <ferror@plt+0xf48>
  402198:	subs	w1, w2, #0x1
  40219c:	b.ne	4021dc <ferror@plt+0xf0c>  // b.any
  4021a0:	adrp	x0, 417000 <ferror@plt+0x15d30>
  4021a4:	adrp	x2, 406000 <ferror@plt+0x4d30>
  4021a8:	lsl	x3, x3, #10
  4021ac:	add	x0, x0, #0x181
  4021b0:	add	x2, x2, #0x1dd
  4021b4:	b	4021c8 <ferror@plt+0xef8>
  4021b8:	adrp	x0, 417000 <ferror@plt+0x15d30>
  4021bc:	adrp	x2, 406000 <ferror@plt+0x4d30>
  4021c0:	add	x0, x0, #0x181
  4021c4:	add	x2, x2, #0x1d9
  4021c8:	ldp	x20, x19, [sp, #32]
  4021cc:	ldp	x29, x30, [sp, #16]
  4021d0:	mov	w1, #0x2000                	// #8192
  4021d4:	ldp	d9, d8, [sp], #48
  4021d8:	b	4011b0 <snprintf@plt>
  4021dc:	cmp	w2, #0x2
  4021e0:	b.lt	402218 <ferror@plt+0xf48>  // b.tstop
  4021e4:	mov	x8, #0x4090000000000000    	// #4652218415073722368
  4021e8:	ucvtf	d1, x3
  4021ec:	fmov	d2, x8
  4021f0:	fcvtzu	w0, s0
  4021f4:	fmul	d8, d1, d2
  4021f8:	bl	4013ec <ferror@plt+0x11c>
  4021fc:	fdiv	d0, d8, d0
  402200:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402204:	adrp	x2, 406000 <ferror@plt+0x4d30>
  402208:	add	x0, x0, #0x181
  40220c:	add	x2, x2, #0x1d9
  402210:	fcvtzs	x3, d0
  402214:	b	4021c8 <ferror@plt+0xef8>
  402218:	lsr	x8, x3, #10
  40221c:	ucvtf	s1, x8
  402220:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402224:	adrp	x2, 406000 <ferror@plt+0x4d30>
  402228:	lsl	x3, x3, #10
  40222c:	fmul	s1, s0, s1
  402230:	add	x0, x0, #0x181
  402234:	add	x2, x2, #0x1e2
  402238:	mov	w1, #0x2000                	// #8192
  40223c:	mov	w4, #0x42                  	// #66
  402240:	fcvt	d8, s1
  402244:	fcvtzu	w19, s0
  402248:	bl	4011b0 <snprintf@plt>
  40224c:	cmp	w0, #0x5
  402250:	tbz	w20, #5, 40243c <ferror@plt+0x116c>
  402254:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  402258:	mov	w0, w19
  40225c:	mov	w1, wzr
  402260:	bl	4013ec <ferror@plt+0x11c>
  402264:	fdiv	d9, d8, d0
  402268:	fcvt	s0, d9
  40226c:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402270:	adrp	x2, 406000 <ferror@plt+0x4d30>
  402274:	fcvt	d0, s0
  402278:	add	x0, x0, #0x181
  40227c:	add	x2, x2, #0x1f7
  402280:	mov	w1, #0x2000                	// #8192
  402284:	mov	w3, #0x4b                  	// #75
  402288:	bl	4011b0 <snprintf@plt>
  40228c:	cmp	w0, #0x5
  402290:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  402294:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402298:	adrp	x2, 406000 <ferror@plt+0x4d30>
  40229c:	fcvtzs	x3, d9
  4022a0:	add	x0, x0, #0x181
  4022a4:	add	x2, x2, #0x1e2
  4022a8:	mov	w1, #0x2000                	// #8192
  4022ac:	mov	w4, #0x4b                  	// #75
  4022b0:	bl	4011b0 <snprintf@plt>
  4022b4:	cmp	w0, #0x5
  4022b8:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  4022bc:	mov	w1, #0x1                   	// #1
  4022c0:	mov	w0, w19
  4022c4:	bl	4013ec <ferror@plt+0x11c>
  4022c8:	fdiv	d9, d8, d0
  4022cc:	fcvt	s0, d9
  4022d0:	adrp	x0, 417000 <ferror@plt+0x15d30>
  4022d4:	adrp	x2, 406000 <ferror@plt+0x4d30>
  4022d8:	fcvt	d0, s0
  4022dc:	add	x0, x0, #0x181
  4022e0:	add	x2, x2, #0x1f7
  4022e4:	mov	w1, #0x2000                	// #8192
  4022e8:	mov	w3, #0x4d                  	// #77
  4022ec:	bl	4011b0 <snprintf@plt>
  4022f0:	cmp	w0, #0x5
  4022f4:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  4022f8:	adrp	x0, 417000 <ferror@plt+0x15d30>
  4022fc:	adrp	x2, 406000 <ferror@plt+0x4d30>
  402300:	fcvtzs	x3, d9
  402304:	add	x0, x0, #0x181
  402308:	add	x2, x2, #0x1e2
  40230c:	mov	w1, #0x2000                	// #8192
  402310:	mov	w4, #0x4d                  	// #77
  402314:	bl	4011b0 <snprintf@plt>
  402318:	cmp	w0, #0x5
  40231c:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  402320:	mov	w1, #0x2                   	// #2
  402324:	mov	w0, w19
  402328:	bl	4013ec <ferror@plt+0x11c>
  40232c:	fdiv	d9, d8, d0
  402330:	fcvt	s0, d9
  402334:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402338:	adrp	x2, 406000 <ferror@plt+0x4d30>
  40233c:	fcvt	d0, s0
  402340:	add	x0, x0, #0x181
  402344:	add	x2, x2, #0x1f7
  402348:	mov	w1, #0x2000                	// #8192
  40234c:	mov	w3, #0x47                  	// #71
  402350:	bl	4011b0 <snprintf@plt>
  402354:	cmp	w0, #0x5
  402358:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  40235c:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402360:	adrp	x2, 406000 <ferror@plt+0x4d30>
  402364:	fcvtzs	x3, d9
  402368:	add	x0, x0, #0x181
  40236c:	add	x2, x2, #0x1e2
  402370:	mov	w1, #0x2000                	// #8192
  402374:	mov	w4, #0x47                  	// #71
  402378:	bl	4011b0 <snprintf@plt>
  40237c:	cmp	w0, #0x5
  402380:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  402384:	mov	w1, #0x3                   	// #3
  402388:	mov	w0, w19
  40238c:	bl	4013ec <ferror@plt+0x11c>
  402390:	fdiv	d9, d8, d0
  402394:	fcvt	s0, d9
  402398:	adrp	x0, 417000 <ferror@plt+0x15d30>
  40239c:	adrp	x2, 406000 <ferror@plt+0x4d30>
  4023a0:	fcvt	d0, s0
  4023a4:	add	x0, x0, #0x181
  4023a8:	add	x2, x2, #0x1f7
  4023ac:	mov	w1, #0x2000                	// #8192
  4023b0:	mov	w3, #0x54                  	// #84
  4023b4:	bl	4011b0 <snprintf@plt>
  4023b8:	cmp	w0, #0x5
  4023bc:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  4023c0:	adrp	x0, 417000 <ferror@plt+0x15d30>
  4023c4:	adrp	x2, 406000 <ferror@plt+0x4d30>
  4023c8:	fcvtzs	x3, d9
  4023cc:	add	x0, x0, #0x181
  4023d0:	add	x2, x2, #0x1e2
  4023d4:	mov	w1, #0x2000                	// #8192
  4023d8:	mov	w4, #0x54                  	// #84
  4023dc:	bl	4011b0 <snprintf@plt>
  4023e0:	cmp	w0, #0x5
  4023e4:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  4023e8:	mov	w1, #0x4                   	// #4
  4023ec:	mov	w0, w19
  4023f0:	bl	4013ec <ferror@plt+0x11c>
  4023f4:	fdiv	d8, d8, d0
  4023f8:	fcvt	s0, d8
  4023fc:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402400:	adrp	x2, 406000 <ferror@plt+0x4d30>
  402404:	fcvt	d0, s0
  402408:	add	x0, x0, #0x181
  40240c:	add	x2, x2, #0x1f7
  402410:	mov	w1, #0x2000                	// #8192
  402414:	mov	w3, #0x50                  	// #80
  402418:	bl	4011b0 <snprintf@plt>
  40241c:	cmp	w0, #0x5
  402420:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  402424:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402428:	adrp	x2, 406000 <ferror@plt+0x4d30>
  40242c:	fcvtzs	x3, d8
  402430:	add	x0, x0, #0x181
  402434:	add	x2, x2, #0x1e2
  402438:	b	402630 <ferror@plt+0x1360>
  40243c:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  402440:	mov	w0, w19
  402444:	mov	w1, wzr
  402448:	bl	4013ec <ferror@plt+0x11c>
  40244c:	fdiv	d9, d8, d0
  402450:	fcvt	s0, d9
  402454:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402458:	adrp	x2, 406000 <ferror@plt+0x4d30>
  40245c:	fcvt	d0, s0
  402460:	add	x0, x0, #0x181
  402464:	add	x2, x2, #0x1e8
  402468:	mov	w1, #0x2000                	// #8192
  40246c:	mov	w3, #0x4b                  	// #75
  402470:	bl	4011b0 <snprintf@plt>
  402474:	cmp	w0, #0x5
  402478:	b.le	40260c <ferror@plt+0x133c>
  40247c:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402480:	adrp	x2, 406000 <ferror@plt+0x4d30>
  402484:	fcvtzs	x3, d9
  402488:	add	x0, x0, #0x181
  40248c:	add	x2, x2, #0x1f0
  402490:	mov	w1, #0x2000                	// #8192
  402494:	mov	w4, #0x4b                  	// #75
  402498:	bl	4011b0 <snprintf@plt>
  40249c:	cmp	w0, #0x6
  4024a0:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  4024a4:	mov	w1, #0x1                   	// #1
  4024a8:	mov	w0, w19
  4024ac:	bl	4013ec <ferror@plt+0x11c>
  4024b0:	fdiv	d9, d8, d0
  4024b4:	fcvt	s0, d9
  4024b8:	adrp	x0, 417000 <ferror@plt+0x15d30>
  4024bc:	adrp	x2, 406000 <ferror@plt+0x4d30>
  4024c0:	fcvt	d0, s0
  4024c4:	add	x0, x0, #0x181
  4024c8:	add	x2, x2, #0x1e8
  4024cc:	mov	w1, #0x2000                	// #8192
  4024d0:	mov	w3, #0x4d                  	// #77
  4024d4:	bl	4011b0 <snprintf@plt>
  4024d8:	cmp	w0, #0x6
  4024dc:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  4024e0:	adrp	x0, 417000 <ferror@plt+0x15d30>
  4024e4:	adrp	x2, 406000 <ferror@plt+0x4d30>
  4024e8:	fcvtzs	x3, d9
  4024ec:	add	x0, x0, #0x181
  4024f0:	add	x2, x2, #0x1f0
  4024f4:	mov	w1, #0x2000                	// #8192
  4024f8:	mov	w4, #0x4d                  	// #77
  4024fc:	bl	4011b0 <snprintf@plt>
  402500:	cmp	w0, #0x6
  402504:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  402508:	mov	w1, #0x2                   	// #2
  40250c:	mov	w0, w19
  402510:	bl	4013ec <ferror@plt+0x11c>
  402514:	fdiv	d9, d8, d0
  402518:	fcvt	s0, d9
  40251c:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402520:	adrp	x2, 406000 <ferror@plt+0x4d30>
  402524:	fcvt	d0, s0
  402528:	add	x0, x0, #0x181
  40252c:	add	x2, x2, #0x1e8
  402530:	mov	w1, #0x2000                	// #8192
  402534:	mov	w3, #0x47                  	// #71
  402538:	bl	4011b0 <snprintf@plt>
  40253c:	cmp	w0, #0x6
  402540:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  402544:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402548:	adrp	x2, 406000 <ferror@plt+0x4d30>
  40254c:	fcvtzs	x3, d9
  402550:	add	x0, x0, #0x181
  402554:	add	x2, x2, #0x1f0
  402558:	mov	w1, #0x2000                	// #8192
  40255c:	mov	w4, #0x47                  	// #71
  402560:	bl	4011b0 <snprintf@plt>
  402564:	cmp	w0, #0x6
  402568:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  40256c:	mov	w1, #0x3                   	// #3
  402570:	mov	w0, w19
  402574:	bl	4013ec <ferror@plt+0x11c>
  402578:	fdiv	d9, d8, d0
  40257c:	fcvt	s0, d9
  402580:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402584:	adrp	x2, 406000 <ferror@plt+0x4d30>
  402588:	fcvt	d0, s0
  40258c:	add	x0, x0, #0x181
  402590:	add	x2, x2, #0x1e8
  402594:	mov	w1, #0x2000                	// #8192
  402598:	mov	w3, #0x54                  	// #84
  40259c:	bl	4011b0 <snprintf@plt>
  4025a0:	cmp	w0, #0x6
  4025a4:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  4025a8:	adrp	x0, 417000 <ferror@plt+0x15d30>
  4025ac:	adrp	x2, 406000 <ferror@plt+0x4d30>
  4025b0:	fcvtzs	x3, d9
  4025b4:	add	x0, x0, #0x181
  4025b8:	add	x2, x2, #0x1f0
  4025bc:	mov	w1, #0x2000                	// #8192
  4025c0:	mov	w4, #0x54                  	// #84
  4025c4:	bl	4011b0 <snprintf@plt>
  4025c8:	cmp	w0, #0x6
  4025cc:	b.lt	40260c <ferror@plt+0x133c>  // b.tstop
  4025d0:	mov	w1, #0x4                   	// #4
  4025d4:	mov	w0, w19
  4025d8:	bl	4013ec <ferror@plt+0x11c>
  4025dc:	fdiv	d8, d8, d0
  4025e0:	fcvt	s0, d8
  4025e4:	adrp	x0, 417000 <ferror@plt+0x15d30>
  4025e8:	adrp	x2, 406000 <ferror@plt+0x4d30>
  4025ec:	fcvt	d0, s0
  4025f0:	add	x0, x0, #0x181
  4025f4:	add	x2, x2, #0x1e8
  4025f8:	mov	w1, #0x2000                	// #8192
  4025fc:	mov	w3, #0x50                  	// #80
  402600:	bl	4011b0 <snprintf@plt>
  402604:	cmp	w0, #0x6
  402608:	b.ge	40261c <ferror@plt+0x134c>  // b.tcont
  40260c:	ldp	x20, x19, [sp, #32]
  402610:	ldp	x29, x30, [sp, #16]
  402614:	ldp	d9, d8, [sp], #48
  402618:	ret
  40261c:	adrp	x0, 417000 <ferror@plt+0x15d30>
  402620:	adrp	x2, 406000 <ferror@plt+0x4d30>
  402624:	fcvtzs	x3, d8
  402628:	add	x0, x0, #0x181
  40262c:	add	x2, x2, #0x1f0
  402630:	ldp	x20, x19, [sp, #32]
  402634:	ldp	x29, x30, [sp, #16]
  402638:	mov	w1, #0x2000                	// #8192
  40263c:	mov	w4, #0x50                  	// #80
  402640:	ldp	d9, d8, [sp], #48
  402644:	b	4011b0 <snprintf@plt>
  402648:	stp	x29, x30, [sp, #-48]!
  40264c:	stp	x20, x19, [sp, #32]
  402650:	mov	x29, sp
  402654:	mov	x20, x1
  402658:	mov	x19, x0
  40265c:	str	x21, [sp, #16]
  402660:	str	xzr, [x29, #24]
  402664:	cbz	x0, 402694 <ferror@plt+0x13c4>
  402668:	ldrb	w8, [x19]
  40266c:	cbz	w8, 402694 <ferror@plt+0x13c4>
  402670:	bl	401290 <__errno_location@plt>
  402674:	mov	x21, x0
  402678:	str	wzr, [x0]
  40267c:	add	x1, x29, #0x18
  402680:	mov	w2, #0xa                   	// #10
  402684:	mov	x0, x19
  402688:	bl	401240 <strtol@plt>
  40268c:	ldr	w8, [x21]
  402690:	cbz	w8, 4026c8 <ferror@plt+0x13f8>
  402694:	bl	401290 <__errno_location@plt>
  402698:	ldr	w1, [x0]
  40269c:	adrp	x2, 406000 <ferror@plt+0x4d30>
  4026a0:	add	x2, x2, #0x240
  4026a4:	mov	w0, #0x1                   	// #1
  4026a8:	mov	x3, x20
  4026ac:	mov	x4, x19
  4026b0:	bl	401160 <error@plt>
  4026b4:	mov	x0, xzr
  4026b8:	ldp	x20, x19, [sp, #32]
  4026bc:	ldr	x21, [sp, #16]
  4026c0:	ldp	x29, x30, [sp], #48
  4026c4:	ret
  4026c8:	ldr	x8, [x29, #24]
  4026cc:	cmp	x8, x19
  4026d0:	b.eq	402694 <ferror@plt+0x13c4>  // b.none
  4026d4:	cbz	x8, 402694 <ferror@plt+0x13c4>
  4026d8:	ldrb	w8, [x8]
  4026dc:	cbnz	w8, 402694 <ferror@plt+0x13c4>
  4026e0:	b	4026b8 <ferror@plt+0x13e8>
  4026e4:	stp	x29, x30, [sp, #-48]!
  4026e8:	stp	x20, x19, [sp, #32]
  4026ec:	mov	x29, sp
  4026f0:	mov	x20, x1
  4026f4:	mov	x19, x0
  4026f8:	str	x21, [sp, #16]
  4026fc:	str	xzr, [x29, #24]
  402700:	cbz	x0, 40272c <ferror@plt+0x145c>
  402704:	ldrb	w8, [x19]
  402708:	cbz	w8, 40272c <ferror@plt+0x145c>
  40270c:	bl	401290 <__errno_location@plt>
  402710:	mov	x21, x0
  402714:	str	wzr, [x0]
  402718:	add	x1, x29, #0x18
  40271c:	mov	x0, x19
  402720:	bl	401170 <strtod@plt>
  402724:	ldr	w8, [x21]
  402728:	cbz	w8, 402760 <ferror@plt+0x1490>
  40272c:	bl	401290 <__errno_location@plt>
  402730:	ldr	w1, [x0]
  402734:	adrp	x2, 406000 <ferror@plt+0x4d30>
  402738:	add	x2, x2, #0x240
  40273c:	mov	w0, #0x1                   	// #1
  402740:	mov	x3, x20
  402744:	mov	x4, x19
  402748:	bl	401160 <error@plt>
  40274c:	fmov	d0, xzr
  402750:	ldp	x20, x19, [sp, #32]
  402754:	ldr	x21, [sp, #16]
  402758:	ldp	x29, x30, [sp], #48
  40275c:	ret
  402760:	ldr	x8, [x29, #24]
  402764:	cmp	x8, x19
  402768:	b.eq	40272c <ferror@plt+0x145c>  // b.none
  40276c:	cbz	x8, 40272c <ferror@plt+0x145c>
  402770:	ldrb	w8, [x8]
  402774:	cbnz	w8, 40272c <ferror@plt+0x145c>
  402778:	b	402750 <ferror@plt+0x1480>
  40277c:	sub	sp, sp, #0x90
  402780:	stp	x20, x19, [sp, #128]
  402784:	mov	x20, x1
  402788:	mov	x19, x0
  40278c:	stp	x29, x30, [sp, #48]
  402790:	stp	x28, x27, [sp, #64]
  402794:	stp	x26, x25, [sp, #80]
  402798:	stp	x24, x23, [sp, #96]
  40279c:	stp	x22, x21, [sp, #112]
  4027a0:	add	x29, sp, #0x30
  4027a4:	cbz	x0, 402940 <ferror@plt+0x1670>
  4027a8:	ldrb	w22, [x19]
  4027ac:	cbz	x22, 402940 <ferror@plt+0x1670>
  4027b0:	bl	401230 <__ctype_b_loc@plt>
  4027b4:	ldr	x23, [x0]
  4027b8:	mov	x21, x0
  4027bc:	mov	x24, x19
  4027c0:	ldrh	w8, [x23, x22, lsl #1]
  4027c4:	tbz	w8, #13, 4027d8 <ferror@plt+0x1508>
  4027c8:	mov	x24, x19
  4027cc:	ldrb	w22, [x24, #1]!
  4027d0:	ldrh	w8, [x23, x22, lsl #1]
  4027d4:	tbnz	w8, #13, 4027cc <ferror@plt+0x14fc>
  4027d8:	cmp	w22, #0x2b
  4027dc:	b.eq	4027f4 <ferror@plt+0x1524>  // b.none
  4027e0:	cmp	w22, #0x2d
  4027e4:	b.ne	402800 <ferror@plt+0x1530>  // b.any
  4027e8:	add	x24, x24, #0x1
  4027ec:	mov	w22, #0x1                   	// #1
  4027f0:	b	402804 <ferror@plt+0x1534>
  4027f4:	mov	w22, wzr
  4027f8:	add	x24, x24, #0x1
  4027fc:	b	402804 <ferror@plt+0x1534>
  402800:	mov	w22, wzr
  402804:	ldrb	w25, [x24]
  402808:	adrp	x26, 406000 <ferror@plt+0x4d30>
  40280c:	ldr	q0, [x26, #512]
  402810:	ldrh	w27, [x23, x25, lsl #1]
  402814:	stur	q0, [x29, #-16]
  402818:	tbz	w27, #11, 402898 <ferror@plt+0x15c8>
  40281c:	adrp	x8, 406000 <ferror@plt+0x4d30>
  402820:	adrp	x9, 406000 <ferror@plt+0x4d30>
  402824:	ldr	q0, [x8, #528]
  402828:	ldr	q1, [x9, #544]
  40282c:	mov	w28, #0x1                   	// #1
  402830:	str	q1, [sp, #16]
  402834:	ldr	q1, [sp, #16]
  402838:	bl	403fd0 <ferror@plt+0x2d00>
  40283c:	ldrb	w8, [x24, x28]
  402840:	add	x28, x28, #0x1
  402844:	ldrh	w8, [x23, x8, lsl #1]
  402848:	tbnz	w8, #11, 402834 <ferror@plt+0x1564>
  40284c:	tbz	w27, #11, 402898 <ferror@plt+0x15c8>
  402850:	ldr	q2, [x26, #512]
  402854:	stur	q2, [x29, #-16]
  402858:	and	w8, w25, #0xff
  40285c:	sub	w0, w8, #0x30
  402860:	str	q0, [sp]
  402864:	bl	4052b0 <ferror@plt+0x3fe0>
  402868:	mov	v1.16b, v0.16b
  40286c:	ldr	q0, [sp]
  402870:	bl	403fd0 <ferror@plt+0x2d00>
  402874:	mov	v1.16b, v0.16b
  402878:	ldur	q0, [x29, #-16]
  40287c:	bl	402b78 <ferror@plt+0x18a8>
  402880:	stur	q0, [x29, #-16]
  402884:	ldp	q0, q1, [sp]
  402888:	bl	4036a0 <ferror@plt+0x23d0>
  40288c:	ldrb	w25, [x24, #1]!
  402890:	ldrh	w8, [x23, x25, lsl #1]
  402894:	tbnz	w8, #11, 402858 <ferror@plt+0x1588>
  402898:	cmp	w25, #0x2e
  40289c:	b.eq	4028d0 <ferror@plt+0x1600>  // b.none
  4028a0:	ldur	q1, [x29, #-16]
  4028a4:	cmp	w25, #0x2c
  4028a8:	b.eq	4028d0 <ferror@plt+0x1600>  // b.none
  4028ac:	cbz	w25, 402968 <ferror@plt+0x1698>
  4028b0:	adrp	x2, 406000 <ferror@plt+0x4d30>
  4028b4:	add	x2, x2, #0x240
  4028b8:	mov	w0, #0x1                   	// #1
  4028bc:	mov	w1, #0x16                  	// #22
  4028c0:	mov	x3, x20
  4028c4:	mov	x4, x19
  4028c8:	bl	401160 <error@plt>
  4028cc:	ldr	x23, [x21]
  4028d0:	ldrb	w8, [x24, #1]
  4028d4:	ldrh	w9, [x23, x8, lsl #1]
  4028d8:	tbz	w9, #11, 402938 <ferror@plt+0x1668>
  4028dc:	adrp	x9, 406000 <ferror@plt+0x4d30>
  4028e0:	adrp	x10, 406000 <ferror@plt+0x4d30>
  4028e4:	ldr	q1, [x9, #528]
  4028e8:	ldr	q0, [x10, #544]
  4028ec:	add	x21, x24, #0x2
  4028f0:	str	q0, [sp]
  4028f4:	and	w8, w8, #0xff
  4028f8:	sub	w0, w8, #0x30
  4028fc:	str	q1, [sp, #16]
  402900:	bl	4052b0 <ferror@plt+0x3fe0>
  402904:	mov	v1.16b, v0.16b
  402908:	ldr	q0, [sp, #16]
  40290c:	bl	403fd0 <ferror@plt+0x2d00>
  402910:	mov	v1.16b, v0.16b
  402914:	ldur	q0, [x29, #-16]
  402918:	bl	402b78 <ferror@plt+0x18a8>
  40291c:	stur	q0, [x29, #-16]
  402920:	ldp	q1, q0, [sp]
  402924:	bl	4036a0 <ferror@plt+0x23d0>
  402928:	ldrb	w8, [x21], #1
  40292c:	mov	v1.16b, v0.16b
  402930:	ldrh	w9, [x23, x8, lsl #1]
  402934:	tbnz	w9, #11, 4028f4 <ferror@plt+0x1624>
  402938:	ldur	q1, [x29, #-16]
  40293c:	cbz	w8, 402968 <ferror@plt+0x1698>
  402940:	bl	401290 <__errno_location@plt>
  402944:	ldr	w1, [x0]
  402948:	adrp	x2, 406000 <ferror@plt+0x4d30>
  40294c:	add	x2, x2, #0x240
  402950:	mov	w0, #0x1                   	// #1
  402954:	mov	x3, x20
  402958:	mov	x4, x19
  40295c:	bl	401160 <error@plt>
  402960:	fmov	d0, xzr
  402964:	b	402988 <ferror@plt+0x16b8>
  402968:	adrp	x8, 406000 <ferror@plt+0x4d30>
  40296c:	ldr	q0, [x8, #560]
  402970:	stur	q1, [x29, #-16]
  402974:	bl	4047b8 <ferror@plt+0x34e8>
  402978:	cmp	w22, #0x0
  40297c:	b.ne	402984 <ferror@plt+0x16b4>  // b.any
  402980:	ldur	q0, [x29, #-16]
  402984:	bl	405330 <ferror@plt+0x4060>
  402988:	ldp	x20, x19, [sp, #128]
  40298c:	ldp	x22, x21, [sp, #112]
  402990:	ldp	x24, x23, [sp, #96]
  402994:	ldp	x26, x25, [sp, #80]
  402998:	ldp	x28, x27, [sp, #64]
  40299c:	ldp	x29, x30, [sp, #48]
  4029a0:	add	sp, sp, #0x90
  4029a4:	ret
  4029a8:	stp	x29, x30, [sp, #-48]!
  4029ac:	str	x21, [sp, #16]
  4029b0:	stp	x20, x19, [sp, #32]
  4029b4:	mov	x29, sp
  4029b8:	mov	x20, x0
  4029bc:	bl	4011a0 <__fpending@plt>
  4029c0:	mov	x19, x0
  4029c4:	mov	x0, x20
  4029c8:	bl	4012d0 <ferror@plt>
  4029cc:	mov	w21, w0
  4029d0:	mov	x0, x20
  4029d4:	bl	4011c0 <fclose@plt>
  4029d8:	mov	w8, w0
  4029dc:	cbz	w21, 402a0c <ferror@plt+0x173c>
  4029e0:	cbnz	w8, 4029f8 <ferror@plt+0x1728>
  4029e4:	bl	401290 <__errno_location@plt>
  4029e8:	ldr	w8, [x0]
  4029ec:	cmp	w8, #0x20
  4029f0:	b.eq	4029f8 <ferror@plt+0x1728>  // b.none
  4029f4:	str	wzr, [x0]
  4029f8:	mov	w0, #0xffffffff            	// #-1
  4029fc:	ldp	x20, x19, [sp, #32]
  402a00:	ldr	x21, [sp, #16]
  402a04:	ldp	x29, x30, [sp], #48
  402a08:	ret
  402a0c:	cmp	w8, #0x0
  402a10:	csetm	w0, ne  // ne = any
  402a14:	cbnz	x19, 4029fc <ferror@plt+0x172c>
  402a18:	cbz	w8, 4029fc <ferror@plt+0x172c>
  402a1c:	bl	401290 <__errno_location@plt>
  402a20:	ldr	w8, [x0]
  402a24:	cmp	w8, #0x9
  402a28:	csetm	w0, ne  // ne = any
  402a2c:	ldp	x20, x19, [sp, #32]
  402a30:	ldr	x21, [sp, #16]
  402a34:	ldp	x29, x30, [sp], #48
  402a38:	ret
  402a3c:	stp	x29, x30, [sp, #-48]!
  402a40:	adrp	x8, 417000 <ferror@plt+0x15d30>
  402a44:	stp	x20, x19, [sp, #32]
  402a48:	ldr	x20, [x8, #264]
  402a4c:	str	x21, [sp, #16]
  402a50:	mov	x29, sp
  402a54:	mov	x0, x20
  402a58:	bl	4011a0 <__fpending@plt>
  402a5c:	mov	x19, x0
  402a60:	mov	x0, x20
  402a64:	bl	4012d0 <ferror@plt>
  402a68:	mov	w21, w0
  402a6c:	mov	x0, x20
  402a70:	bl	4011c0 <fclose@plt>
  402a74:	cbz	w21, 402a94 <ferror@plt+0x17c4>
  402a78:	cbnz	w0, 402ab4 <ferror@plt+0x17e4>
  402a7c:	bl	401290 <__errno_location@plt>
  402a80:	ldr	w8, [x0]
  402a84:	cmp	w8, #0x20
  402a88:	b.eq	402ab4 <ferror@plt+0x17e4>  // b.none
  402a8c:	str	wzr, [x0]
  402a90:	b	402ab4 <ferror@plt+0x17e4>
  402a94:	cbnz	x19, 402ab0 <ferror@plt+0x17e0>
  402a98:	cbz	w0, 402ab0 <ferror@plt+0x17e0>
  402a9c:	bl	401290 <__errno_location@plt>
  402aa0:	ldr	w8, [x0]
  402aa4:	cmp	w8, #0x9
  402aa8:	b.ne	402ab4 <ferror@plt+0x17e4>  // b.any
  402aac:	b	402ac4 <ferror@plt+0x17f4>
  402ab0:	cbz	w0, 402ac4 <ferror@plt+0x17f4>
  402ab4:	bl	401290 <__errno_location@plt>
  402ab8:	ldr	w8, [x0]
  402abc:	cmp	w8, #0x20
  402ac0:	b.ne	402b40 <ferror@plt+0x1870>  // b.any
  402ac4:	adrp	x8, 417000 <ferror@plt+0x15d30>
  402ac8:	ldr	x20, [x8, #248]
  402acc:	mov	x0, x20
  402ad0:	bl	4011a0 <__fpending@plt>
  402ad4:	mov	x19, x0
  402ad8:	mov	x0, x20
  402adc:	bl	4012d0 <ferror@plt>
  402ae0:	mov	w21, w0
  402ae4:	mov	x0, x20
  402ae8:	bl	4011c0 <fclose@plt>
  402aec:	cbnz	w21, 402b20 <ferror@plt+0x1850>
  402af0:	cbnz	x19, 402b0c <ferror@plt+0x183c>
  402af4:	cbz	w0, 402b0c <ferror@plt+0x183c>
  402af8:	bl	401290 <__errno_location@plt>
  402afc:	ldr	w8, [x0]
  402b00:	cmp	w8, #0x9
  402b04:	b.eq	402b10 <ferror@plt+0x1840>  // b.none
  402b08:	b	402b38 <ferror@plt+0x1868>
  402b0c:	cbnz	w0, 402b38 <ferror@plt+0x1868>
  402b10:	ldp	x20, x19, [sp, #32]
  402b14:	ldr	x21, [sp, #16]
  402b18:	ldp	x29, x30, [sp], #48
  402b1c:	ret
  402b20:	cbnz	w0, 402b38 <ferror@plt+0x1868>
  402b24:	bl	401290 <__errno_location@plt>
  402b28:	ldr	w8, [x0]
  402b2c:	cmp	w8, #0x20
  402b30:	b.eq	402b38 <ferror@plt+0x1868>  // b.none
  402b34:	str	wzr, [x0]
  402b38:	mov	w0, #0x1                   	// #1
  402b3c:	bl	401130 <_exit@plt>
  402b40:	adrp	x1, 406000 <ferror@plt+0x4d30>
  402b44:	add	x1, x1, #0x249
  402b48:	mov	w2, #0x5                   	// #5
  402b4c:	mov	x19, x0
  402b50:	mov	x0, xzr
  402b54:	bl	401270 <dcgettext@plt>
  402b58:	ldr	w1, [x19]
  402b5c:	adrp	x2, 406000 <ferror@plt+0x4d30>
  402b60:	mov	x3, x0
  402b64:	add	x2, x2, #0x255
  402b68:	mov	w0, wzr
  402b6c:	bl	401160 <error@plt>
  402b70:	mov	w0, #0x1                   	// #1
  402b74:	bl	401130 <_exit@plt>
  402b78:	stp	x29, x30, [sp, #-48]!
  402b7c:	mov	x29, sp
  402b80:	str	q0, [sp, #16]
  402b84:	str	q1, [sp, #32]
  402b88:	ldp	x4, x1, [sp, #16]
  402b8c:	ldp	x0, x3, [sp, #32]
  402b90:	mrs	x15, fpcr
  402b94:	mov	x11, x0
  402b98:	ubfiz	x0, x3, #3, #48
  402b9c:	lsr	x6, x1, #63
  402ba0:	lsr	x5, x3, #63
  402ba4:	ubfiz	x2, x1, #3, #48
  402ba8:	orr	x9, x0, x11, lsr #61
  402bac:	ubfx	x7, x1, #48, #15
  402bb0:	ubfx	x0, x3, #48, #15
  402bb4:	mov	x12, x6
  402bb8:	and	w10, w6, #0xff
  402bbc:	mov	x16, x6
  402bc0:	cmp	x6, x5
  402bc4:	orr	x2, x2, x4, lsr #61
  402bc8:	and	w6, w5, #0xff
  402bcc:	mov	x1, x7
  402bd0:	lsl	x8, x4, #3
  402bd4:	mov	x3, x0
  402bd8:	lsl	x13, x11, #3
  402bdc:	b.eq	402d88 <ferror@plt+0x1ab8>  // b.none
  402be0:	sub	w0, w7, w0
  402be4:	cmp	w0, #0x0
  402be8:	b.le	402d34 <ferror@plt+0x1a64>
  402bec:	cbz	x3, 402de8 <ferror@plt+0x1b18>
  402bf0:	orr	x9, x9, #0x8000000000000
  402bf4:	mov	x3, #0x7fff                	// #32767
  402bf8:	cmp	x1, x3
  402bfc:	b.eq	402fec <ferror@plt+0x1d1c>  // b.none
  402c00:	cmp	w0, #0x74
  402c04:	b.gt	403070 <ferror@plt+0x1da0>
  402c08:	cmp	w0, #0x3f
  402c0c:	b.gt	4031d0 <ferror@plt+0x1f00>
  402c10:	mov	w3, #0x40                  	// #64
  402c14:	sub	w3, w3, w0
  402c18:	lsr	x5, x13, x0
  402c1c:	lsl	x13, x13, x3
  402c20:	cmp	x13, #0x0
  402c24:	cset	x4, ne  // ne = any
  402c28:	lsl	x3, x9, x3
  402c2c:	orr	x3, x3, x5
  402c30:	lsr	x0, x9, x0
  402c34:	orr	x3, x3, x4
  402c38:	sub	x2, x2, x0
  402c3c:	subs	x8, x8, x3
  402c40:	sbc	x2, x2, xzr
  402c44:	and	x3, x2, #0x7ffffffffffff
  402c48:	tbz	x2, #51, 402e28 <ferror@plt+0x1b58>
  402c4c:	cbz	x3, 403054 <ferror@plt+0x1d84>
  402c50:	clz	x0, x3
  402c54:	sub	w0, w0, #0xc
  402c58:	neg	w2, w0
  402c5c:	lsl	x4, x3, x0
  402c60:	lsl	x3, x8, x0
  402c64:	lsr	x8, x8, x2
  402c68:	orr	x2, x8, x4
  402c6c:	cmp	x1, w0, sxtw
  402c70:	sxtw	x4, w0
  402c74:	b.gt	403034 <ferror@plt+0x1d64>
  402c78:	sub	w1, w0, w1
  402c7c:	add	w0, w1, #0x1
  402c80:	cmp	w0, #0x3f
  402c84:	b.gt	403198 <ferror@plt+0x1ec8>
  402c88:	mov	w1, #0x40                  	// #64
  402c8c:	sub	w1, w1, w0
  402c90:	lsr	x4, x3, x0
  402c94:	lsl	x3, x3, x1
  402c98:	cmp	x3, #0x0
  402c9c:	lsl	x8, x2, x1
  402ca0:	cset	x1, ne  // ne = any
  402ca4:	orr	x8, x8, x4
  402ca8:	lsr	x2, x2, x0
  402cac:	orr	x8, x8, x1
  402cb0:	orr	x5, x8, x2
  402cb4:	cbz	x5, 402e3c <ferror@plt+0x1b6c>
  402cb8:	and	x3, x8, #0x7
  402cbc:	mov	x1, #0x0                   	// #0
  402cc0:	mov	w7, #0x1                   	// #1
  402cc4:	cbz	x3, 403080 <ferror@plt+0x1db0>
  402cc8:	and	x3, x15, #0xc00000
  402ccc:	cmp	x3, #0x400, lsl #12
  402cd0:	b.eq	402fc4 <ferror@plt+0x1cf4>  // b.none
  402cd4:	cmp	x3, #0x800, lsl #12
  402cd8:	b.eq	402fa4 <ferror@plt+0x1cd4>  // b.none
  402cdc:	cbz	x3, 402fd0 <ferror@plt+0x1d00>
  402ce0:	and	x3, x2, #0x8000000000000
  402ce4:	mov	w0, #0x10                  	// #16
  402ce8:	cbz	w7, 402cf0 <ferror@plt+0x1a20>
  402cec:	orr	w0, w0, #0x8
  402cf0:	cbz	x3, 403008 <ferror@plt+0x1d38>
  402cf4:	add	x1, x1, #0x1
  402cf8:	mov	x3, #0x7fff                	// #32767
  402cfc:	cmp	x1, x3
  402d00:	b.eq	402eec <ferror@plt+0x1c1c>  // b.none
  402d04:	ubfx	x5, x2, #3, #48
  402d08:	extr	x8, x2, x8, #3
  402d0c:	and	w1, w1, #0x7fff
  402d10:	mov	x7, #0x0                   	// #0
  402d14:	orr	w1, w1, w10, lsl #15
  402d18:	bfxil	x7, x5, #0, #48
  402d1c:	fmov	d0, x8
  402d20:	bfi	x7, x1, #48, #16
  402d24:	fmov	v0.d[1], x7
  402d28:	cbnz	w0, 402f48 <ferror@plt+0x1c78>
  402d2c:	ldp	x29, x30, [sp], #48
  402d30:	ret
  402d34:	mov	x14, x5
  402d38:	b.eq	402e54 <ferror@plt+0x1b84>  // b.none
  402d3c:	cbnz	x7, 4030d8 <ferror@plt+0x1e08>
  402d40:	orr	x1, x2, x8
  402d44:	cbz	x1, 402e04 <ferror@plt+0x1b34>
  402d48:	cmn	w0, #0x1
  402d4c:	b.eq	4034f4 <ferror@plt+0x2224>  // b.none
  402d50:	mov	x1, #0x7fff                	// #32767
  402d54:	mvn	w0, w0
  402d58:	cmp	x3, x1
  402d5c:	b.ne	4030ec <ferror@plt+0x1e1c>  // b.any
  402d60:	orr	x0, x9, x13
  402d64:	cbnz	x0, 40344c <ferror@plt+0x217c>
  402d68:	mov	x16, x14
  402d6c:	nop
  402d70:	mov	x6, #0x0                   	// #0
  402d74:	fmov	d0, x6
  402d78:	lsl	x16, x16, #63
  402d7c:	orr	x7, x16, #0x7fff000000000000
  402d80:	fmov	v0.d[1], x7
  402d84:	b	402d2c <ferror@plt+0x1a5c>
  402d88:	sub	w7, w7, w0
  402d8c:	cmp	w7, #0x0
  402d90:	b.le	402f5c <ferror@plt+0x1c8c>
  402d94:	cbz	x0, 402e9c <ferror@plt+0x1bcc>
  402d98:	orr	x9, x9, #0x8000000000000
  402d9c:	mov	x0, #0x7fff                	// #32767
  402da0:	cmp	x1, x0
  402da4:	b.eq	402fec <ferror@plt+0x1d1c>  // b.none
  402da8:	cmp	w7, #0x74
  402dac:	b.gt	403180 <ferror@plt+0x1eb0>
  402db0:	cmp	w7, #0x3f
  402db4:	b.gt	403280 <ferror@plt+0x1fb0>
  402db8:	mov	w0, #0x40                  	// #64
  402dbc:	sub	w0, w0, w7
  402dc0:	lsr	x5, x13, x7
  402dc4:	lsl	x13, x13, x0
  402dc8:	cmp	x13, #0x0
  402dcc:	lsl	x3, x9, x0
  402dd0:	cset	x4, ne  // ne = any
  402dd4:	orr	x3, x3, x5
  402dd8:	lsr	x0, x9, x7
  402ddc:	orr	x3, x3, x4
  402de0:	add	x2, x2, x0
  402de4:	b	40318c <ferror@plt+0x1ebc>
  402de8:	orr	x3, x9, x13
  402dec:	cbz	x3, 40315c <ferror@plt+0x1e8c>
  402df0:	subs	w0, w0, #0x1
  402df4:	b.ne	402bf4 <ferror@plt+0x1924>  // b.any
  402df8:	subs	x8, x8, x13
  402dfc:	sbc	x2, x2, x9
  402e00:	b	402c44 <ferror@plt+0x1974>
  402e04:	mov	x0, #0x7fff                	// #32767
  402e08:	cmp	x3, x0
  402e0c:	b.eq	403540 <ferror@plt+0x2270>  // b.none
  402e10:	mov	w10, w6
  402e14:	mov	x2, x9
  402e18:	mov	x8, x13
  402e1c:	mov	x1, x3
  402e20:	mov	x12, x5
  402e24:	nop
  402e28:	orr	x5, x8, x2
  402e2c:	and	x3, x8, #0x7
  402e30:	mov	w7, #0x0                   	// #0
  402e34:	cbnz	x1, 402cc4 <ferror@plt+0x19f4>
  402e38:	cbnz	x5, 402cb8 <ferror@plt+0x19e8>
  402e3c:	mov	x8, #0x0                   	// #0
  402e40:	mov	x1, #0x0                   	// #0
  402e44:	mov	w0, #0x0                   	// #0
  402e48:	and	x5, x5, #0xffffffffffff
  402e4c:	and	w1, w1, #0x7fff
  402e50:	b	402d10 <ferror@plt+0x1a40>
  402e54:	add	x5, x7, #0x1
  402e58:	tst	x5, #0x7ffe
  402e5c:	b.ne	40312c <ferror@plt+0x1e5c>  // b.any
  402e60:	orr	x7, x2, x8
  402e64:	orr	x5, x9, x13
  402e68:	cbnz	x1, 4032ec <ferror@plt+0x201c>
  402e6c:	cbz	x7, 403394 <ferror@plt+0x20c4>
  402e70:	cbz	x5, 4033a8 <ferror@plt+0x20d8>
  402e74:	subs	x4, x8, x13
  402e78:	cmp	x8, x13
  402e7c:	sbc	x3, x2, x9
  402e80:	tbz	x3, #51, 403574 <ferror@plt+0x22a4>
  402e84:	subs	x8, x13, x8
  402e88:	mov	w10, w6
  402e8c:	sbc	x2, x9, x2
  402e90:	mov	x12, x14
  402e94:	orr	x5, x8, x2
  402e98:	b	402cb4 <ferror@plt+0x19e4>
  402e9c:	orr	x0, x9, x13
  402ea0:	cbz	x0, 403374 <ferror@plt+0x20a4>
  402ea4:	subs	w7, w7, #0x1
  402ea8:	b.ne	402d9c <ferror@plt+0x1acc>  // b.any
  402eac:	adds	x8, x8, x13
  402eb0:	adc	x2, x9, x2
  402eb4:	nop
  402eb8:	tbz	x2, #51, 402e28 <ferror@plt+0x1b58>
  402ebc:	add	x1, x1, #0x1
  402ec0:	mov	x0, #0x7fff                	// #32767
  402ec4:	cmp	x1, x0
  402ec8:	b.eq	4033b4 <ferror@plt+0x20e4>  // b.none
  402ecc:	and	x0, x8, #0x1
  402ed0:	and	x3, x2, #0xfff7ffffffffffff
  402ed4:	orr	x8, x0, x8, lsr #1
  402ed8:	mov	w7, #0x0                   	// #0
  402edc:	orr	x8, x8, x2, lsl #63
  402ee0:	lsr	x2, x3, #1
  402ee4:	and	x3, x8, #0x7
  402ee8:	b	402cc4 <ferror@plt+0x19f4>
  402eec:	and	x3, x15, #0xc00000
  402ef0:	cbz	x3, 402f28 <ferror@plt+0x1c58>
  402ef4:	cmp	x3, #0x400, lsl #12
  402ef8:	b.eq	402f20 <ferror@plt+0x1c50>  // b.none
  402efc:	cmp	x3, #0x800, lsl #12
  402f00:	csel	w12, w12, wzr, eq  // eq = none
  402f04:	cbnz	w12, 402f28 <ferror@plt+0x1c58>
  402f08:	mov	w1, #0x14                  	// #20
  402f0c:	mov	x8, #0xffffffffffffffff    	// #-1
  402f10:	orr	w0, w0, w1
  402f14:	mov	x5, #0x1fffffffffffffff    	// #2305843009213693951
  402f18:	mov	x1, #0x7ffe                	// #32766
  402f1c:	b	402e48 <ferror@plt+0x1b78>
  402f20:	cbnz	x12, 402f08 <ferror@plt+0x1c38>
  402f24:	nop
  402f28:	mov	w1, #0x14                  	// #20
  402f2c:	and	x16, x10, #0xff
  402f30:	orr	w0, w0, w1
  402f34:	mov	x6, #0x0                   	// #0
  402f38:	fmov	d0, x6
  402f3c:	lsl	x16, x16, #63
  402f40:	orr	x7, x16, #0x7fff000000000000
  402f44:	fmov	v0.d[1], x7
  402f48:	str	q0, [sp, #16]
  402f4c:	bl	405650 <ferror@plt+0x4380>
  402f50:	ldr	q0, [sp, #16]
  402f54:	ldp	x29, x30, [sp], #48
  402f58:	ret
  402f5c:	b.eq	40309c <ferror@plt+0x1dcc>  // b.none
  402f60:	cbnz	x1, 403220 <ferror@plt+0x1f50>
  402f64:	orr	x0, x2, x8
  402f68:	cbz	x0, 40348c <ferror@plt+0x21bc>
  402f6c:	cmn	w7, #0x1
  402f70:	b.eq	4035ec <ferror@plt+0x231c>  // b.none
  402f74:	mov	x0, #0x7fff                	// #32767
  402f78:	mvn	w7, w7
  402f7c:	cmp	x3, x0
  402f80:	b.ne	403234 <ferror@plt+0x1f64>  // b.any
  402f84:	orr	x0, x9, x13
  402f88:	cbz	x0, 402d70 <ferror@plt+0x1aa0>
  402f8c:	lsr	x7, x9, #50
  402f90:	mov	x8, x13
  402f94:	eor	x7, x7, #0x1
  402f98:	mov	x2, x9
  402f9c:	and	w7, w7, #0x1
  402fa0:	b	403000 <ferror@plt+0x1d30>
  402fa4:	mov	w0, #0x10                  	// #16
  402fa8:	cbz	x12, 402fb4 <ferror@plt+0x1ce4>
  402fac:	adds	x8, x8, #0x8
  402fb0:	cinc	x2, x2, cs  // cs = hs, nlast
  402fb4:	and	x3, x2, #0x8000000000000
  402fb8:	cbz	w7, 402cf0 <ferror@plt+0x1a20>
  402fbc:	orr	w0, w0, #0x8
  402fc0:	b	402cf0 <ferror@plt+0x1a20>
  402fc4:	mov	w0, #0x10                  	// #16
  402fc8:	cbnz	x12, 402fb4 <ferror@plt+0x1ce4>
  402fcc:	b	402fac <ferror@plt+0x1cdc>
  402fd0:	and	x3, x8, #0xf
  402fd4:	mov	w0, #0x10                  	// #16
  402fd8:	cmp	x3, #0x4
  402fdc:	b.eq	402fb4 <ferror@plt+0x1ce4>  // b.none
  402fe0:	adds	x8, x8, #0x4
  402fe4:	cinc	x2, x2, cs  // cs = hs, nlast
  402fe8:	b	402fb4 <ferror@plt+0x1ce4>
  402fec:	orr	x0, x2, x8
  402ff0:	cbz	x0, 402d70 <ferror@plt+0x1aa0>
  402ff4:	lsr	x7, x2, #50
  402ff8:	eor	x7, x7, #0x1
  402ffc:	and	w7, w7, #0x1
  403000:	mov	w0, w7
  403004:	mov	x1, #0x7fff                	// #32767
  403008:	lsr	x5, x2, #3
  40300c:	extr	x8, x2, x8, #3
  403010:	mov	x2, #0x7fff                	// #32767
  403014:	cmp	x1, x2
  403018:	b.ne	402e48 <ferror@plt+0x1b78>  // b.any
  40301c:	orr	x1, x5, x8
  403020:	cbz	x1, 40368c <ferror@plt+0x23bc>
  403024:	orr	x5, x5, #0x800000000000
  403028:	mov	w1, #0x7fff                	// #32767
  40302c:	and	x5, x5, #0xffffffffffff
  403030:	b	402d10 <ferror@plt+0x1a40>
  403034:	mov	x8, x3
  403038:	and	x2, x2, #0xfff7ffffffffffff
  40303c:	sub	x1, x1, x4
  403040:	orr	x5, x8, x2
  403044:	and	x3, x8, #0x7
  403048:	mov	w7, #0x0                   	// #0
  40304c:	cbz	x1, 402e38 <ferror@plt+0x1b68>
  403050:	b	402cc4 <ferror@plt+0x19f4>
  403054:	clz	x2, x8
  403058:	add	w0, w2, #0x34
  40305c:	cmp	w0, #0x3f
  403060:	b.le	402c58 <ferror@plt+0x1988>
  403064:	sub	w2, w2, #0xc
  403068:	lsl	x2, x8, x2
  40306c:	b	402c6c <ferror@plt+0x199c>
  403070:	orr	x0, x9, x13
  403074:	cmp	x0, #0x0
  403078:	cset	x3, ne  // ne = any
  40307c:	b	402c3c <ferror@plt+0x196c>
  403080:	and	x3, x2, #0x8000000000000
  403084:	mov	w0, #0x0                   	// #0
  403088:	cbz	w7, 402cf0 <ferror@plt+0x1a20>
  40308c:	mov	w0, #0x0                   	// #0
  403090:	tbz	w15, #11, 402cf0 <ferror@plt+0x1a20>
  403094:	orr	w0, w0, #0x8
  403098:	b	402cf0 <ferror@plt+0x1a20>
  40309c:	add	x0, x1, #0x1
  4030a0:	tst	x0, #0x7ffe
  4030a4:	b.ne	4032ac <ferror@plt+0x1fdc>  // b.any
  4030a8:	orr	x14, x2, x8
  4030ac:	cbnz	x1, 403468 <ferror@plt+0x2198>
  4030b0:	orr	x5, x9, x13
  4030b4:	cbz	x14, 4034bc <ferror@plt+0x21ec>
  4030b8:	cbz	x5, 4033a8 <ferror@plt+0x20d8>
  4030bc:	adds	x8, x8, x13
  4030c0:	adc	x2, x9, x2
  4030c4:	tbz	x2, #51, 402e94 <ferror@plt+0x1bc4>
  4030c8:	and	x2, x2, #0xfff7ffffffffffff
  4030cc:	and	x3, x8, #0x7
  4030d0:	mov	x1, #0x1                   	// #1
  4030d4:	b	402cc4 <ferror@plt+0x19f4>
  4030d8:	mov	x1, #0x7fff                	// #32767
  4030dc:	neg	w0, w0
  4030e0:	orr	x2, x2, #0x8000000000000
  4030e4:	cmp	x3, x1
  4030e8:	b.eq	402d60 <ferror@plt+0x1a90>  // b.none
  4030ec:	cmp	w0, #0x74
  4030f0:	b.gt	4031fc <ferror@plt+0x1f2c>
  4030f4:	cmp	w0, #0x3f
  4030f8:	b.gt	403418 <ferror@plt+0x2148>
  4030fc:	mov	w1, #0x40                  	// #64
  403100:	sub	w1, w1, w0
  403104:	lsr	x4, x8, x0
  403108:	lsl	x8, x8, x1
  40310c:	cmp	x8, #0x0
  403110:	lsl	x8, x2, x1
  403114:	cset	x1, ne  // ne = any
  403118:	orr	x8, x8, x4
  40311c:	lsr	x0, x2, x0
  403120:	orr	x8, x8, x1
  403124:	sub	x9, x9, x0
  403128:	b	403208 <ferror@plt+0x1f38>
  40312c:	subs	x4, x8, x13
  403130:	cmp	x8, x13
  403134:	sbc	x3, x2, x9
  403138:	tbnz	x3, #51, 4032d4 <ferror@plt+0x2004>
  40313c:	orr	x5, x4, x3
  403140:	cbnz	x5, 403400 <ferror@plt+0x2130>
  403144:	and	x15, x15, #0xc00000
  403148:	mov	x8, #0x0                   	// #0
  40314c:	cmp	x15, #0x800, lsl #12
  403150:	mov	x1, #0x0                   	// #0
  403154:	cset	w10, eq  // eq = none
  403158:	b	402e48 <ferror@plt+0x1b78>
  40315c:	mov	x0, #0x7fff                	// #32767
  403160:	cmp	x7, x0
  403164:	b.ne	402e28 <ferror@plt+0x1b58>  // b.any
  403168:	orr	x0, x2, x8
  40316c:	cbnz	x0, 402ff4 <ferror@plt+0x1d24>
  403170:	mov	x8, #0x0                   	// #0
  403174:	mov	x5, #0x0                   	// #0
  403178:	mov	w0, #0x0                   	// #0
  40317c:	b	40301c <ferror@plt+0x1d4c>
  403180:	orr	x0, x9, x13
  403184:	cmp	x0, #0x0
  403188:	cset	x3, ne  // ne = any
  40318c:	adds	x8, x3, x8
  403190:	cinc	x2, x2, cs  // cs = hs, nlast
  403194:	b	402eb8 <ferror@plt+0x1be8>
  403198:	mov	w4, #0x80                  	// #128
  40319c:	sub	w4, w4, w0
  4031a0:	cmp	w0, #0x40
  4031a4:	sub	w8, w1, #0x3f
  4031a8:	lsl	x0, x2, x4
  4031ac:	orr	x0, x3, x0
  4031b0:	csel	x3, x0, x3, ne  // ne = any
  4031b4:	lsr	x8, x2, x8
  4031b8:	cmp	x3, #0x0
  4031bc:	mov	x2, #0x0                   	// #0
  4031c0:	cset	x0, ne  // ne = any
  4031c4:	orr	x8, x0, x8
  4031c8:	mov	x5, x8
  4031cc:	b	402cb4 <ferror@plt+0x19e4>
  4031d0:	mov	w4, #0x80                  	// #128
  4031d4:	sub	w4, w4, w0
  4031d8:	subs	w0, w0, #0x40
  4031dc:	lsl	x4, x9, x4
  4031e0:	orr	x4, x13, x4
  4031e4:	csel	x13, x4, x13, ne  // ne = any
  4031e8:	lsr	x0, x9, x0
  4031ec:	cmp	x13, #0x0
  4031f0:	cset	x3, ne  // ne = any
  4031f4:	orr	x3, x3, x0
  4031f8:	b	402c3c <ferror@plt+0x196c>
  4031fc:	orr	x2, x2, x8
  403200:	cmp	x2, #0x0
  403204:	cset	x8, ne  // ne = any
  403208:	subs	x8, x13, x8
  40320c:	mov	w10, w6
  403210:	sbc	x2, x9, xzr
  403214:	mov	x1, x3
  403218:	mov	x12, x14
  40321c:	b	402c44 <ferror@plt+0x1974>
  403220:	mov	x0, #0x7fff                	// #32767
  403224:	neg	w7, w7
  403228:	orr	x2, x2, #0x8000000000000
  40322c:	cmp	x3, x0
  403230:	b.eq	402f84 <ferror@plt+0x1cb4>  // b.none
  403234:	cmp	w7, #0x74
  403238:	b.gt	403408 <ferror@plt+0x2138>
  40323c:	cmp	w7, #0x3f
  403240:	b.gt	4034c8 <ferror@plt+0x21f8>
  403244:	mov	w1, #0x40                  	// #64
  403248:	sub	w1, w1, w7
  40324c:	lsr	x4, x8, x7
  403250:	lsl	x8, x8, x1
  403254:	cmp	x8, #0x0
  403258:	cset	x0, ne  // ne = any
  40325c:	lsl	x8, x2, x1
  403260:	orr	x8, x8, x4
  403264:	lsr	x7, x2, x7
  403268:	orr	x8, x8, x0
  40326c:	add	x9, x9, x7
  403270:	adds	x8, x8, x13
  403274:	mov	x1, x3
  403278:	cinc	x2, x9, cs  // cs = hs, nlast
  40327c:	b	402eb8 <ferror@plt+0x1be8>
  403280:	mov	w3, #0x80                  	// #128
  403284:	sub	w3, w3, w7
  403288:	subs	w0, w7, #0x40
  40328c:	lsl	x3, x9, x3
  403290:	orr	x3, x13, x3
  403294:	csel	x13, x3, x13, ne  // ne = any
  403298:	lsr	x0, x9, x0
  40329c:	cmp	x13, #0x0
  4032a0:	cset	x3, ne  // ne = any
  4032a4:	orr	x3, x3, x0
  4032a8:	b	40318c <ferror@plt+0x1ebc>
  4032ac:	mov	x1, #0x7fff                	// #32767
  4032b0:	cmp	x0, x1
  4032b4:	b.eq	403510 <ferror@plt+0x2240>  // b.none
  4032b8:	adds	x8, x8, x13
  4032bc:	mov	x1, x0
  4032c0:	adc	x2, x9, x2
  4032c4:	ubfx	x3, x8, #1, #3
  4032c8:	extr	x8, x2, x8, #1
  4032cc:	lsr	x2, x2, #1
  4032d0:	b	402cc4 <ferror@plt+0x19f4>
  4032d4:	cmp	x13, x8
  4032d8:	mov	w10, w6
  4032dc:	sbc	x3, x9, x2
  4032e0:	sub	x8, x13, x8
  4032e4:	mov	x12, x14
  4032e8:	b	402c4c <ferror@plt+0x197c>
  4032ec:	mov	x12, #0x7fff                	// #32767
  4032f0:	cmp	x1, x12
  4032f4:	b.eq	403320 <ferror@plt+0x2050>  // b.none
  4032f8:	cmp	x3, x12
  4032fc:	b.eq	403550 <ferror@plt+0x2280>  // b.none
  403300:	cbnz	x7, 403338 <ferror@plt+0x2068>
  403304:	mov	w7, w0
  403308:	cbnz	x5, 403630 <ferror@plt+0x2360>
  40330c:	mov	x8, #0xffffffffffffffff    	// #-1
  403310:	mov	x5, #0xffffffffffff        	// #281474976710655
  403314:	mov	w0, #0x1                   	// #1
  403318:	mov	w10, #0x0                   	// #0
  40331c:	b	403024 <ferror@plt+0x1d54>
  403320:	cbz	x7, 40364c <ferror@plt+0x237c>
  403324:	lsr	x0, x2, #50
  403328:	cmp	x3, x1
  40332c:	eor	x0, x0, #0x1
  403330:	and	w0, w0, #0x1
  403334:	b.eq	403550 <ferror@plt+0x2280>  // b.none
  403338:	cbz	x5, 40356c <ferror@plt+0x229c>
  40333c:	bfi	x4, x2, #61, #3
  403340:	lsr	x5, x2, #3
  403344:	mov	x8, x4
  403348:	tbz	x2, #50, 403364 <ferror@plt+0x2094>
  40334c:	lsr	x1, x9, #3
  403350:	tbnz	x9, #50, 403364 <ferror@plt+0x2094>
  403354:	mov	x8, x11
  403358:	mov	w10, w6
  40335c:	bfi	x8, x9, #61, #3
  403360:	mov	x5, x1
  403364:	extr	x5, x5, x8, #61
  403368:	bfi	x8, x5, #61, #3
  40336c:	lsr	x5, x5, #3
  403370:	b	40301c <ferror@plt+0x1d4c>
  403374:	mov	x0, #0x7fff                	// #32767
  403378:	cmp	x1, x0
  40337c:	b.ne	402e28 <ferror@plt+0x1b58>  // b.any
  403380:	orr	x0, x2, x8
  403384:	cbz	x0, 403170 <ferror@plt+0x1ea0>
  403388:	lsr	x7, x2, #50
  40338c:	eor	w7, w7, #0x1
  403390:	b	403000 <ferror@plt+0x1d30>
  403394:	cbz	x5, 4034a8 <ferror@plt+0x21d8>
  403398:	mov	w10, w6
  40339c:	mov	x2, x9
  4033a0:	mov	x8, x13
  4033a4:	mov	x12, x14
  4033a8:	mov	x1, #0x0                   	// #0
  4033ac:	mov	x3, #0x0                   	// #0
  4033b0:	b	40308c <ferror@plt+0x1dbc>
  4033b4:	ands	x3, x15, #0xc00000
  4033b8:	b.eq	403444 <ferror@plt+0x2174>  // b.none
  4033bc:	cmp	x3, #0x400, lsl #12
  4033c0:	eor	w0, w10, #0x1
  4033c4:	cset	w1, eq  // eq = none
  4033c8:	tst	w1, w0
  4033cc:	b.ne	403668 <ferror@plt+0x2398>  // b.any
  4033d0:	cmp	x3, #0x800, lsl #12
  4033d4:	b.eq	403614 <ferror@plt+0x2344>  // b.none
  4033d8:	cmp	x3, #0x400, lsl #12
  4033dc:	mov	w0, #0x14                  	// #20
  4033e0:	b.ne	402ef0 <ferror@plt+0x1c20>  // b.any
  4033e4:	mov	x2, #0xffffffffffffffff    	// #-1
  4033e8:	mov	x1, #0x7ffe                	// #32766
  4033ec:	mov	x8, x2
  4033f0:	mov	w7, #0x0                   	// #0
  4033f4:	mov	w0, #0x14                  	// #20
  4033f8:	cbnz	x12, 402fb4 <ferror@plt+0x1ce4>
  4033fc:	b	402fac <ferror@plt+0x1cdc>
  403400:	mov	x8, x4
  403404:	b	402c4c <ferror@plt+0x197c>
  403408:	orr	x2, x2, x8
  40340c:	cmp	x2, #0x0
  403410:	cset	x8, ne  // ne = any
  403414:	b	403270 <ferror@plt+0x1fa0>
  403418:	mov	w1, #0x80                  	// #128
  40341c:	sub	w1, w1, w0
  403420:	subs	w0, w0, #0x40
  403424:	lsl	x1, x2, x1
  403428:	orr	x1, x8, x1
  40342c:	csel	x8, x1, x8, ne  // ne = any
  403430:	lsr	x2, x2, x0
  403434:	cmp	x8, #0x0
  403438:	cset	x8, ne  // ne = any
  40343c:	orr	x8, x8, x2
  403440:	b	403208 <ferror@plt+0x1f38>
  403444:	mov	w0, #0x14                  	// #20
  403448:	b	402f34 <ferror@plt+0x1c64>
  40344c:	lsr	x7, x9, #50
  403450:	mov	w10, w6
  403454:	eor	x7, x7, #0x1
  403458:	mov	x8, x13
  40345c:	and	w7, w7, #0x1
  403460:	mov	x2, x9
  403464:	b	403000 <ferror@plt+0x1d30>
  403468:	mov	x0, #0x7fff                	// #32767
  40346c:	cmp	x1, x0
  403470:	b.eq	403590 <ferror@plt+0x22c0>  // b.none
  403474:	cmp	x3, x0
  403478:	b.eq	403604 <ferror@plt+0x2334>  // b.none
  40347c:	cbnz	x14, 4035a8 <ferror@plt+0x22d8>
  403480:	mov	x2, x9
  403484:	mov	x8, x13
  403488:	b	403000 <ferror@plt+0x1d30>
  40348c:	mov	x0, #0x7fff                	// #32767
  403490:	cmp	x3, x0
  403494:	b.eq	403640 <ferror@plt+0x2370>  // b.none
  403498:	mov	x2, x9
  40349c:	mov	x8, x13
  4034a0:	mov	x1, x3
  4034a4:	b	402e28 <ferror@plt+0x1b58>
  4034a8:	and	x15, x15, #0xc00000
  4034ac:	mov	x8, #0x0                   	// #0
  4034b0:	cmp	x15, #0x800, lsl #12
  4034b4:	cset	w10, eq  // eq = none
  4034b8:	b	402e48 <ferror@plt+0x1b78>
  4034bc:	mov	x2, x9
  4034c0:	mov	x8, x13
  4034c4:	b	402cb4 <ferror@plt+0x19e4>
  4034c8:	mov	w0, #0x80                  	// #128
  4034cc:	sub	w0, w0, w7
  4034d0:	subs	w7, w7, #0x40
  4034d4:	lsl	x0, x2, x0
  4034d8:	orr	x0, x8, x0
  4034dc:	csel	x8, x0, x8, ne  // ne = any
  4034e0:	lsr	x2, x2, x7
  4034e4:	cmp	x8, #0x0
  4034e8:	cset	x8, ne  // ne = any
  4034ec:	orr	x8, x8, x2
  4034f0:	b	403270 <ferror@plt+0x1fa0>
  4034f4:	cmp	x13, x8
  4034f8:	mov	w10, w6
  4034fc:	sbc	x2, x9, x2
  403500:	sub	x8, x13, x8
  403504:	mov	x1, x3
  403508:	mov	x12, x5
  40350c:	b	402c44 <ferror@plt+0x1974>
  403510:	ands	x3, x15, #0xc00000
  403514:	b.eq	403444 <ferror@plt+0x2174>  // b.none
  403518:	cmp	x3, #0x400, lsl #12
  40351c:	eor	w0, w10, #0x1
  403520:	csel	w0, w0, wzr, eq  // eq = none
  403524:	cbnz	w0, 403668 <ferror@plt+0x2398>
  403528:	cmp	x3, #0x800, lsl #12
  40352c:	b.ne	4033d8 <ferror@plt+0x2108>  // b.any
  403530:	cbz	x12, 403618 <ferror@plt+0x2348>
  403534:	mov	w0, #0x14                  	// #20
  403538:	mov	x16, #0x1                   	// #1
  40353c:	b	402f34 <ferror@plt+0x1c64>
  403540:	orr	x0, x9, x13
  403544:	cbnz	x0, 40344c <ferror@plt+0x217c>
  403548:	mov	w10, w6
  40354c:	b	403170 <ferror@plt+0x1ea0>
  403550:	cbz	x5, 40365c <ferror@plt+0x238c>
  403554:	tst	x9, #0x4000000000000
  403558:	csinc	w0, w0, wzr, ne  // ne = any
  40355c:	cbnz	x7, 40333c <ferror@plt+0x206c>
  403560:	mov	w10, w6
  403564:	mov	x2, x9
  403568:	mov	x8, x13
  40356c:	mov	w7, w0
  403570:	b	403000 <ferror@plt+0x1d30>
  403574:	orr	x5, x4, x3
  403578:	cbz	x5, 4034a8 <ferror@plt+0x21d8>
  40357c:	mov	x2, x3
  403580:	mov	x8, x4
  403584:	and	x3, x4, #0x7
  403588:	mov	w7, #0x1                   	// #1
  40358c:	b	402cc4 <ferror@plt+0x19f4>
  403590:	cbz	x14, 4035fc <ferror@plt+0x232c>
  403594:	lsr	x7, x2, #50
  403598:	cmp	x3, x1
  40359c:	eor	x7, x7, #0x1
  4035a0:	and	w7, w7, #0x1
  4035a4:	b.eq	403674 <ferror@plt+0x23a4>  // b.none
  4035a8:	orr	x13, x9, x13
  4035ac:	cbz	x13, 403000 <ferror@plt+0x1d30>
  4035b0:	bfi	x4, x2, #61, #3
  4035b4:	lsr	x5, x2, #3
  4035b8:	mov	x8, x4
  4035bc:	tbz	x2, #50, 4035d8 <ferror@plt+0x2308>
  4035c0:	lsr	x0, x9, #3
  4035c4:	tbnz	x9, #50, 4035d8 <ferror@plt+0x2308>
  4035c8:	and	x8, x11, #0x1fffffffffffffff
  4035cc:	mov	w10, w6
  4035d0:	orr	x8, x8, x9, lsl #61
  4035d4:	mov	x5, x0
  4035d8:	mov	w0, w7
  4035dc:	extr	x5, x5, x8, #61
  4035e0:	bfi	x8, x5, #61, #3
  4035e4:	lsr	x5, x5, #3
  4035e8:	b	40301c <ferror@plt+0x1d4c>
  4035ec:	adds	x8, x8, x13
  4035f0:	mov	x1, x3
  4035f4:	adc	x2, x9, x2
  4035f8:	b	402eb8 <ferror@plt+0x1be8>
  4035fc:	cmp	x3, x1
  403600:	b.ne	403480 <ferror@plt+0x21b0>  // b.any
  403604:	orr	x0, x9, x13
  403608:	cbnz	x0, 40367c <ferror@plt+0x23ac>
  40360c:	cbz	x14, 403170 <ferror@plt+0x1ea0>
  403610:	b	403000 <ferror@plt+0x1d30>
  403614:	cbnz	x16, 403534 <ferror@plt+0x2264>
  403618:	mov	x2, #0xffffffffffffffff    	// #-1
  40361c:	mov	w10, #0x0                   	// #0
  403620:	mov	x8, x2
  403624:	mov	x1, #0x7ffe                	// #32766
  403628:	mov	w0, #0x14                  	// #20
  40362c:	b	402cf4 <ferror@plt+0x1a24>
  403630:	mov	w10, w6
  403634:	mov	x2, x9
  403638:	mov	x8, x13
  40363c:	b	403000 <ferror@plt+0x1d30>
  403640:	orr	x0, x9, x13
  403644:	cbz	x0, 403170 <ferror@plt+0x1ea0>
  403648:	b	402f8c <ferror@plt+0x1cbc>
  40364c:	cmp	x3, x1
  403650:	b.eq	403550 <ferror@plt+0x2280>  // b.none
  403654:	mov	w7, #0x0                   	// #0
  403658:	b	403308 <ferror@plt+0x2038>
  40365c:	cbnz	x7, 40356c <ferror@plt+0x229c>
  403660:	mov	w7, w0
  403664:	b	403308 <ferror@plt+0x2038>
  403668:	mov	w0, #0x14                  	// #20
  40366c:	mov	x16, #0x0                   	// #0
  403670:	b	402f34 <ferror@plt+0x1c64>
  403674:	orr	x0, x9, x13
  403678:	cbz	x0, 403000 <ferror@plt+0x1d30>
  40367c:	tst	x9, #0x4000000000000
  403680:	csinc	w7, w7, wzr, ne  // ne = any
  403684:	cbnz	x14, 4035b0 <ferror@plt+0x22e0>
  403688:	b	403480 <ferror@plt+0x21b0>
  40368c:	mov	x8, #0x0                   	// #0
  403690:	mov	w1, #0x7fff                	// #32767
  403694:	mov	x5, #0x0                   	// #0
  403698:	b	402d10 <ferror@plt+0x1a40>
  40369c:	nop
  4036a0:	stp	x29, x30, [sp, #-48]!
  4036a4:	mov	x29, sp
  4036a8:	str	q0, [sp, #16]
  4036ac:	str	q1, [sp, #32]
  4036b0:	ldp	x2, x0, [sp, #16]
  4036b4:	ldp	x5, x3, [sp, #32]
  4036b8:	mrs	x11, fpcr
  4036bc:	lsr	x1, x0, #63
  4036c0:	ubfx	x6, x0, #0, #48
  4036c4:	and	w13, w1, #0xff
  4036c8:	mov	x9, x1
  4036cc:	ubfx	x7, x0, #48, #15
  4036d0:	cbz	w7, 403ae8 <ferror@plt+0x2818>
  4036d4:	mov	w1, #0x7fff                	// #32767
  4036d8:	cmp	w7, w1
  4036dc:	b.eq	403b28 <ferror@plt+0x2858>  // b.none
  4036e0:	and	x7, x7, #0xffff
  4036e4:	extr	x6, x6, x2, #61
  4036e8:	mov	x15, #0xffffffffffffc001    	// #-16383
  4036ec:	orr	x4, x6, #0x8000000000000
  4036f0:	add	x7, x7, x15
  4036f4:	lsl	x2, x2, #3
  4036f8:	mov	x14, #0x2                   	// #2
  4036fc:	mov	x12, #0x1                   	// #1
  403700:	mov	x1, #0x3                   	// #3
  403704:	mov	x16, #0x0                   	// #0
  403708:	mov	x17, #0x0                   	// #0
  40370c:	mov	w0, #0x0                   	// #0
  403710:	lsr	x8, x3, #63
  403714:	ubfx	x6, x3, #0, #48
  403718:	and	w15, w8, #0xff
  40371c:	ubfx	x10, x3, #48, #15
  403720:	cbz	w10, 403aa0 <ferror@plt+0x27d0>
  403724:	mov	w12, #0x7fff                	// #32767
  403728:	cmp	w10, w12
  40372c:	b.eq	403a6c <ferror@plt+0x279c>  // b.none
  403730:	and	x10, x10, #0xffff
  403734:	extr	x6, x6, x5, #61
  403738:	mov	x14, #0xffffffffffffc001    	// #-16383
  40373c:	add	x10, x10, x14
  403740:	orr	x6, x6, #0x8000000000000
  403744:	sub	x7, x7, x10
  403748:	lsl	x5, x5, #3
  40374c:	mov	x1, x16
  403750:	mov	x3, #0x0                   	// #0
  403754:	eor	w10, w13, w15
  403758:	cmp	x1, #0x9
  40375c:	and	x12, x10, #0xff
  403760:	mov	x14, x12
  403764:	b.gt	40382c <ferror@plt+0x255c>
  403768:	cmp	x1, #0x7
  40376c:	b.gt	403be4 <ferror@plt+0x2914>
  403770:	cmp	x1, #0x3
  403774:	b.eq	403790 <ferror@plt+0x24c0>  // b.none
  403778:	b.le	403854 <ferror@plt+0x2584>
  40377c:	cmp	x1, #0x5
  403780:	b.eq	40383c <ferror@plt+0x256c>  // b.none
  403784:	b.le	403884 <ferror@plt+0x25b4>
  403788:	cmp	x1, #0x6
  40378c:	b.eq	4037f8 <ferror@plt+0x2528>  // b.none
  403790:	cmp	x3, #0x1
  403794:	b.eq	4037f4 <ferror@plt+0x2524>  // b.none
  403798:	cbz	x3, 4037ac <ferror@plt+0x24dc>
  40379c:	cmp	x3, #0x2
  4037a0:	b.eq	403be0 <ferror@plt+0x2910>  // b.none
  4037a4:	cmp	x3, #0x3
  4037a8:	b.eq	403dd8 <ferror@plt+0x2b08>  // b.none
  4037ac:	mov	x1, #0x3fff                	// #16383
  4037b0:	mov	w10, w15
  4037b4:	mov	x14, x8
  4037b8:	add	x3, x7, x1
  4037bc:	cmp	x3, #0x0
  4037c0:	b.le	403cb0 <ferror@plt+0x29e0>
  4037c4:	tst	x5, #0x7
  4037c8:	b.ne	403c10 <ferror@plt+0x2940>  // b.any
  4037cc:	tbz	x6, #52, 4037d8 <ferror@plt+0x2508>
  4037d0:	and	x6, x6, #0xffefffffffffffff
  4037d4:	add	x3, x7, #0x4, lsl #12
  4037d8:	mov	x1, #0x7ffe                	// #32766
  4037dc:	cmp	x3, x1
  4037e0:	b.gt	403d94 <ferror@plt+0x2ac4>
  4037e4:	and	w1, w3, #0x7fff
  4037e8:	extr	x2, x6, x5, #3
  4037ec:	ubfx	x6, x6, #3, #48
  4037f0:	b	403804 <ferror@plt+0x2534>
  4037f4:	mov	w10, w15
  4037f8:	mov	w1, #0x0                   	// #0
  4037fc:	mov	x6, #0x0                   	// #0
  403800:	mov	x2, #0x0                   	// #0
  403804:	mov	x5, #0x0                   	// #0
  403808:	orr	w1, w1, w10, lsl #15
  40380c:	bfxil	x5, x6, #0, #48
  403810:	fmov	d0, x2
  403814:	bfi	x5, x1, #48, #16
  403818:	fmov	v0.d[1], x5
  40381c:	cbnz	w0, 403874 <ferror@plt+0x25a4>
  403820:	ldp	x29, x30, [sp], #48
  403824:	ret
  403828:	mov	x3, #0x3                   	// #3
  40382c:	cmp	x1, #0xb
  403830:	b.gt	403b54 <ferror@plt+0x2884>
  403834:	cmp	x1, #0xa
  403838:	b.ne	403790 <ferror@plt+0x24c0>  // b.any
  40383c:	mov	w10, #0x0                   	// #0
  403840:	mov	x6, #0xffffffffffff        	// #281474976710655
  403844:	mov	x2, #0xffffffffffffffff    	// #-1
  403848:	mov	w0, #0x1                   	// #1
  40384c:	mov	w1, #0x7fff                	// #32767
  403850:	b	403804 <ferror@plt+0x2534>
  403854:	cmp	x1, #0x1
  403858:	b.ne	403a60 <ferror@plt+0x2790>  // b.any
  40385c:	mov	x4, #0x0                   	// #0
  403860:	fmov	d0, x4
  403864:	lsl	x12, x12, #63
  403868:	orr	w0, w0, #0x2
  40386c:	orr	x5, x12, #0x7fff000000000000
  403870:	fmov	v0.d[1], x5
  403874:	str	q0, [sp, #16]
  403878:	bl	405650 <ferror@plt+0x4380>
  40387c:	ldr	q0, [sp, #16]
  403880:	b	403820 <ferror@plt+0x2550>
  403884:	cmp	x1, #0x4
  403888:	b.eq	4037f8 <ferror@plt+0x2528>  // b.none
  40388c:	cmp	x4, x6
  403890:	b.ls	403bf4 <ferror@plt+0x2924>  // b.plast
  403894:	lsr	x3, x4, #1
  403898:	extr	x8, x4, x2, #1
  40389c:	lsl	x2, x2, #63
  4038a0:	ubfx	x13, x6, #20, #32
  4038a4:	extr	x9, x6, x5, #52
  4038a8:	lsl	x12, x5, #12
  4038ac:	and	x15, x9, #0xffffffff
  4038b0:	udiv	x5, x3, x13
  4038b4:	msub	x3, x5, x13, x3
  4038b8:	mul	x1, x15, x5
  4038bc:	extr	x3, x3, x8, #32
  4038c0:	cmp	x1, x3
  4038c4:	b.ls	4038d8 <ferror@plt+0x2608>  // b.plast
  4038c8:	adds	x3, x9, x3
  4038cc:	ccmp	x1, x3, #0x0, cc  // cc = lo, ul, last
  4038d0:	b.hi	403eb0 <ferror@plt+0x2be0>  // b.pmore
  4038d4:	sub	x5, x5, #0x1
  4038d8:	sub	x3, x3, x1
  4038dc:	mov	x4, x8
  4038e0:	udiv	x1, x3, x13
  4038e4:	msub	x3, x1, x13, x3
  4038e8:	mul	x6, x15, x1
  4038ec:	bfi	x4, x3, #32, #32
  4038f0:	cmp	x6, x4
  4038f4:	b.ls	403908 <ferror@plt+0x2638>  // b.plast
  4038f8:	adds	x4, x9, x4
  4038fc:	ccmp	x6, x4, #0x0, cc  // cc = lo, ul, last
  403900:	b.hi	403ebc <ferror@plt+0x2bec>  // b.pmore
  403904:	sub	x1, x1, #0x1
  403908:	orr	x8, x1, x5, lsl #32
  40390c:	and	x17, x12, #0xffffffff
  403910:	and	x1, x8, #0xffffffff
  403914:	lsr	x16, x12, #32
  403918:	lsr	x5, x8, #32
  40391c:	sub	x4, x4, x6
  403920:	mov	x18, #0x100000000           	// #4294967296
  403924:	mul	x3, x1, x17
  403928:	mul	x30, x5, x17
  40392c:	madd	x6, x16, x1, x30
  403930:	and	x1, x3, #0xffffffff
  403934:	mul	x5, x5, x16
  403938:	add	x3, x6, x3, lsr #32
  40393c:	add	x6, x5, x18
  403940:	cmp	x30, x3
  403944:	csel	x5, x6, x5, hi  // hi = pmore
  403948:	add	x1, x1, x3, lsl #32
  40394c:	add	x5, x5, x3, lsr #32
  403950:	cmp	x4, x5
  403954:	b.cc	403c7c <ferror@plt+0x29ac>  // b.lo, b.ul, b.last
  403958:	ccmp	x2, x1, #0x2, eq  // eq = none
  40395c:	mov	x6, x8
  403960:	b.cc	403c7c <ferror@plt+0x29ac>  // b.lo, b.ul, b.last
  403964:	subs	x8, x2, x1
  403968:	mov	x3, #0x3fff                	// #16383
  40396c:	cmp	x2, x1
  403970:	add	x3, x7, x3
  403974:	sbc	x4, x4, x5
  403978:	cmp	x9, x4
  40397c:	b.eq	403ec8 <ferror@plt+0x2bf8>  // b.none
  403980:	udiv	x5, x4, x13
  403984:	msub	x4, x5, x13, x4
  403988:	mul	x2, x15, x5
  40398c:	extr	x1, x4, x8, #32
  403990:	cmp	x2, x1
  403994:	b.ls	4039a8 <ferror@plt+0x26d8>  // b.plast
  403998:	adds	x1, x9, x1
  40399c:	ccmp	x2, x1, #0x0, cc  // cc = lo, ul, last
  4039a0:	b.hi	403f80 <ferror@plt+0x2cb0>  // b.pmore
  4039a4:	sub	x5, x5, #0x1
  4039a8:	sub	x1, x1, x2
  4039ac:	udiv	x2, x1, x13
  4039b0:	msub	x1, x2, x13, x1
  4039b4:	mul	x15, x15, x2
  4039b8:	bfi	x8, x1, #32, #32
  4039bc:	mov	x1, x8
  4039c0:	cmp	x15, x8
  4039c4:	b.ls	4039d8 <ferror@plt+0x2708>  // b.plast
  4039c8:	adds	x1, x9, x8
  4039cc:	ccmp	x15, x1, #0x0, cc  // cc = lo, ul, last
  4039d0:	b.hi	403f8c <ferror@plt+0x2cbc>  // b.pmore
  4039d4:	sub	x2, x2, #0x1
  4039d8:	orr	x5, x2, x5, lsl #32
  4039dc:	sub	x1, x1, x15
  4039e0:	and	x4, x5, #0xffffffff
  4039e4:	mov	x13, #0x100000000           	// #4294967296
  4039e8:	lsr	x15, x5, #32
  4039ec:	mul	x2, x17, x4
  4039f0:	mul	x17, x15, x17
  4039f4:	madd	x4, x16, x4, x17
  4039f8:	and	x8, x2, #0xffffffff
  4039fc:	mul	x16, x16, x15
  403a00:	add	x2, x4, x2, lsr #32
  403a04:	add	x4, x16, x13
  403a08:	cmp	x17, x2
  403a0c:	csel	x16, x4, x16, hi  // hi = pmore
  403a10:	add	x4, x8, x2, lsl #32
  403a14:	add	x16, x16, x2, lsr #32
  403a18:	cmp	x1, x16
  403a1c:	b.cs	403e00 <ferror@plt+0x2b30>  // b.hs, b.nlast
  403a20:	adds	x2, x9, x1
  403a24:	sub	x8, x5, #0x1
  403a28:	mov	x1, x2
  403a2c:	b.cs	403a40 <ferror@plt+0x2770>  // b.hs, b.nlast
  403a30:	cmp	x2, x16
  403a34:	b.cc	403f00 <ferror@plt+0x2c30>  // b.lo, b.ul, b.last
  403a38:	ccmp	x12, x4, #0x2, eq  // eq = none
  403a3c:	b.cc	403f00 <ferror@plt+0x2c30>  // b.lo, b.ul, b.last
  403a40:	cmp	x12, x4
  403a44:	mov	x5, x8
  403a48:	cset	w2, ne  // ne = any
  403a4c:	cmp	w2, #0x0
  403a50:	orr	x2, x5, #0x1
  403a54:	ccmp	x1, x16, #0x0, eq  // eq = none
  403a58:	csel	x5, x2, x5, ne  // ne = any
  403a5c:	b	4037bc <ferror@plt+0x24ec>
  403a60:	cmp	x1, #0x2
  403a64:	b.eq	4037f8 <ferror@plt+0x2528>  // b.none
  403a68:	b	40388c <ferror@plt+0x25bc>
  403a6c:	mov	x10, #0xffffffffffff8001    	// #-32767
  403a70:	orr	x3, x6, x5
  403a74:	add	x7, x7, x10
  403a78:	cbz	x3, 403bcc <ferror@plt+0x28fc>
  403a7c:	eor	w10, w13, w15
  403a80:	ands	x3, x6, #0x800000000000
  403a84:	and	x12, x10, #0xff
  403a88:	csinc	w0, w0, wzr, ne  // ne = any
  403a8c:	mov	x14, x12
  403a90:	cmp	x1, #0x9
  403a94:	b.gt	403c44 <ferror@plt+0x2974>
  403a98:	mov	x3, #0x3                   	// #3
  403a9c:	b	403768 <ferror@plt+0x2498>
  403aa0:	orr	x1, x6, x5
  403aa4:	cbz	x1, 403bb8 <ferror@plt+0x28e8>
  403aa8:	cbz	x6, 403d4c <ferror@plt+0x2a7c>
  403aac:	clz	x1, x6
  403ab0:	sub	x3, x1, #0xf
  403ab4:	add	w12, w3, #0x3
  403ab8:	mov	w10, #0x3d                  	// #61
  403abc:	sub	w3, w10, w3
  403ac0:	lsl	x6, x6, x12
  403ac4:	lsr	x3, x5, x3
  403ac8:	orr	x6, x3, x6
  403acc:	lsl	x5, x5, x12
  403ad0:	add	x7, x1, x7
  403ad4:	mov	x12, #0x3fef                	// #16367
  403ad8:	mov	x1, x16
  403adc:	add	x7, x7, x12
  403ae0:	mov	x3, #0x0                   	// #0
  403ae4:	b	403754 <ferror@plt+0x2484>
  403ae8:	orr	x4, x6, x2
  403aec:	cbz	x4, 403b94 <ferror@plt+0x28c4>
  403af0:	cbz	x6, 403d70 <ferror@plt+0x2aa0>
  403af4:	clz	x0, x6
  403af8:	sub	x4, x0, #0xf
  403afc:	add	w7, w4, #0x3
  403b00:	mov	w1, #0x3d                  	// #61
  403b04:	sub	w4, w1, w4
  403b08:	lsl	x6, x6, x7
  403b0c:	lsr	x4, x2, x4
  403b10:	orr	x4, x4, x6
  403b14:	lsl	x2, x2, x7
  403b18:	mov	x7, #0xffffffffffffc011    	// #-16367
  403b1c:	mov	x14, #0x2                   	// #2
  403b20:	sub	x7, x7, x0
  403b24:	b	4036fc <ferror@plt+0x242c>
  403b28:	orr	x4, x6, x2
  403b2c:	cbnz	x4, 403b6c <ferror@plt+0x289c>
  403b30:	mov	x2, #0x0                   	// #0
  403b34:	mov	x14, #0xa                   	// #10
  403b38:	mov	x12, #0x9                   	// #9
  403b3c:	mov	x1, #0xb                   	// #11
  403b40:	mov	x16, #0x8                   	// #8
  403b44:	mov	x7, #0x7fff                	// #32767
  403b48:	mov	x17, #0x2                   	// #2
  403b4c:	mov	w0, #0x0                   	// #0
  403b50:	b	403710 <ferror@plt+0x2440>
  403b54:	mov	w15, w13
  403b58:	mov	x6, x4
  403b5c:	mov	x5, x2
  403b60:	mov	x8, x9
  403b64:	mov	x3, x17
  403b68:	b	403790 <ferror@plt+0x24c0>
  403b6c:	lsr	x0, x6, #47
  403b70:	mov	x4, x6
  403b74:	eor	w0, w0, #0x1
  403b78:	mov	x14, #0xe                   	// #14
  403b7c:	mov	x12, #0xd                   	// #13
  403b80:	mov	x1, #0xf                   	// #15
  403b84:	mov	x16, #0xc                   	// #12
  403b88:	mov	x7, #0x7fff                	// #32767
  403b8c:	mov	x17, #0x3                   	// #3
  403b90:	b	403710 <ferror@plt+0x2440>
  403b94:	mov	x2, #0x0                   	// #0
  403b98:	mov	x14, #0x6                   	// #6
  403b9c:	mov	x12, #0x5                   	// #5
  403ba0:	mov	x1, #0x7                   	// #7
  403ba4:	mov	x16, #0x4                   	// #4
  403ba8:	mov	x7, #0x0                   	// #0
  403bac:	mov	x17, #0x1                   	// #1
  403bb0:	mov	w0, #0x0                   	// #0
  403bb4:	b	403710 <ferror@plt+0x2440>
  403bb8:	mov	x1, x12
  403bbc:	mov	x6, #0x0                   	// #0
  403bc0:	mov	x5, #0x0                   	// #0
  403bc4:	mov	x3, #0x1                   	// #1
  403bc8:	b	403754 <ferror@plt+0x2484>
  403bcc:	mov	x1, x14
  403bd0:	mov	x6, #0x0                   	// #0
  403bd4:	mov	x5, #0x0                   	// #0
  403bd8:	mov	x3, #0x2                   	// #2
  403bdc:	b	403754 <ferror@plt+0x2484>
  403be0:	mov	w10, w15
  403be4:	mov	w1, #0x7fff                	// #32767
  403be8:	mov	x6, #0x0                   	// #0
  403bec:	mov	x2, #0x0                   	// #0
  403bf0:	b	403804 <ferror@plt+0x2534>
  403bf4:	ccmp	x5, x2, #0x2, eq  // eq = none
  403bf8:	b.ls	403894 <ferror@plt+0x25c4>  // b.plast
  403bfc:	mov	x8, x2
  403c00:	sub	x7, x7, #0x1
  403c04:	mov	x3, x4
  403c08:	mov	x2, #0x0                   	// #0
  403c0c:	b	4038a0 <ferror@plt+0x25d0>
  403c10:	and	x1, x11, #0xc00000
  403c14:	orr	w0, w0, #0x10
  403c18:	cmp	x1, #0x400, lsl #12
  403c1c:	b.eq	403f4c <ferror@plt+0x2c7c>  // b.none
  403c20:	cmp	x1, #0x800, lsl #12
  403c24:	b.eq	403e7c <ferror@plt+0x2bac>  // b.none
  403c28:	cbnz	x1, 4037cc <ferror@plt+0x24fc>
  403c2c:	and	x1, x5, #0xf
  403c30:	cmp	x1, #0x4
  403c34:	b.eq	4037cc <ferror@plt+0x24fc>  // b.none
  403c38:	adds	x5, x5, #0x4
  403c3c:	cinc	x6, x6, cs  // cs = hs, nlast
  403c40:	b	4037cc <ferror@plt+0x24fc>
  403c44:	cmp	x1, #0xf
  403c48:	b.ne	403828 <ferror@plt+0x2558>  // b.any
  403c4c:	tbz	x4, #47, 403c68 <ferror@plt+0x2998>
  403c50:	cbnz	x3, 403c68 <ferror@plt+0x2998>
  403c54:	orr	x6, x6, #0x800000000000
  403c58:	mov	w10, w15
  403c5c:	mov	x2, x5
  403c60:	mov	w1, #0x7fff                	// #32767
  403c64:	b	403804 <ferror@plt+0x2534>
  403c68:	orr	x6, x4, #0x800000000000
  403c6c:	mov	w10, w13
  403c70:	and	x6, x6, #0xffffffffffff
  403c74:	mov	w1, #0x7fff                	// #32767
  403c78:	b	403804 <ferror@plt+0x2534>
  403c7c:	adds	x3, x2, x12
  403c80:	sub	x6, x8, #0x1
  403c84:	adc	x4, x4, x9
  403c88:	cset	x18, cs  // cs = hs, nlast
  403c8c:	mov	x2, x3
  403c90:	cmp	x9, x4
  403c94:	b.cs	403df0 <ferror@plt+0x2b20>  // b.hs, b.nlast
  403c98:	cmp	x5, x4
  403c9c:	b.ls	403e18 <ferror@plt+0x2b48>  // b.plast
  403ca0:	adds	x2, x12, x3
  403ca4:	sub	x6, x8, #0x2
  403ca8:	adc	x4, x4, x9
  403cac:	b	403964 <ferror@plt+0x2694>
  403cb0:	mov	x1, #0x1                   	// #1
  403cb4:	sub	x1, x1, x3
  403cb8:	cmp	x1, #0x74
  403cbc:	b.le	403cd8 <ferror@plt+0x2a08>
  403cc0:	orr	x2, x5, x6
  403cc4:	cbnz	x2, 403ee4 <ferror@plt+0x2c14>
  403cc8:	orr	w0, w0, #0x8
  403ccc:	mov	w1, #0x0                   	// #0
  403cd0:	mov	x6, #0x0                   	// #0
  403cd4:	b	403dbc <ferror@plt+0x2aec>
  403cd8:	cmp	x1, #0x3f
  403cdc:	b.le	403e24 <ferror@plt+0x2b54>
  403ce0:	mov	w2, #0x80                  	// #128
  403ce4:	sub	w2, w2, w1
  403ce8:	cmp	x1, #0x40
  403cec:	sub	w1, w1, #0x40
  403cf0:	lsl	x2, x6, x2
  403cf4:	orr	x2, x5, x2
  403cf8:	csel	x5, x2, x5, ne  // ne = any
  403cfc:	lsr	x6, x6, x1
  403d00:	cmp	x5, #0x0
  403d04:	cset	x2, ne  // ne = any
  403d08:	orr	x2, x2, x6
  403d0c:	ands	x6, x2, #0x7
  403d10:	b.eq	403e58 <ferror@plt+0x2b88>  // b.none
  403d14:	mov	x6, #0x0                   	// #0
  403d18:	and	x11, x11, #0xc00000
  403d1c:	orr	w0, w0, #0x10
  403d20:	cmp	x11, #0x400, lsl #12
  403d24:	b.eq	403f98 <ferror@plt+0x2cc8>  // b.none
  403d28:	cmp	x11, #0x800, lsl #12
  403d2c:	b.eq	403fb8 <ferror@plt+0x2ce8>  // b.none
  403d30:	cbz	x11, 403f20 <ferror@plt+0x2c50>
  403d34:	tbnz	x6, #51, 403f38 <ferror@plt+0x2c68>
  403d38:	orr	w0, w0, #0x8
  403d3c:	extr	x2, x6, x2, #3
  403d40:	mov	w1, #0x0                   	// #0
  403d44:	ubfx	x6, x6, #3, #48
  403d48:	b	403dbc <ferror@plt+0x2aec>
  403d4c:	clz	x1, x5
  403d50:	add	x3, x1, #0x31
  403d54:	add	x1, x1, #0x40
  403d58:	cmp	x3, #0x3c
  403d5c:	b.le	403ab4 <ferror@plt+0x27e4>
  403d60:	sub	w6, w3, #0x3d
  403d64:	lsl	x6, x5, x6
  403d68:	mov	x5, #0x0                   	// #0
  403d6c:	b	403ad0 <ferror@plt+0x2800>
  403d70:	clz	x7, x2
  403d74:	add	x4, x7, #0x31
  403d78:	add	x0, x7, #0x40
  403d7c:	cmp	x4, #0x3c
  403d80:	b.le	403afc <ferror@plt+0x282c>
  403d84:	sub	w4, w4, #0x3d
  403d88:	lsl	x4, x2, x4
  403d8c:	mov	x2, #0x0                   	// #0
  403d90:	b	403b18 <ferror@plt+0x2848>
  403d94:	and	x2, x11, #0xc00000
  403d98:	cmp	x2, #0x400, lsl #12
  403d9c:	b.eq	403f64 <ferror@plt+0x2c94>  // b.none
  403da0:	cmp	x2, #0x800, lsl #12
  403da4:	b.eq	403e94 <ferror@plt+0x2bc4>  // b.none
  403da8:	cbz	x2, 403e70 <ferror@plt+0x2ba0>
  403dac:	mov	x6, #0xffffffffffff        	// #281474976710655
  403db0:	mov	x2, #0xffffffffffffffff    	// #-1
  403db4:	mov	w3, #0x14                  	// #20
  403db8:	orr	w0, w0, w3
  403dbc:	mov	x5, #0x0                   	// #0
  403dc0:	orr	w1, w1, w10, lsl #15
  403dc4:	bfxil	x5, x6, #0, #48
  403dc8:	fmov	d0, x2
  403dcc:	bfi	x5, x1, #48, #16
  403dd0:	fmov	v0.d[1], x5
  403dd4:	b	403874 <ferror@plt+0x25a4>
  403dd8:	orr	x6, x6, #0x800000000000
  403ddc:	mov	w10, w15
  403de0:	and	x6, x6, #0xffffffffffff
  403de4:	mov	x2, x5
  403de8:	mov	w1, #0x7fff                	// #32767
  403dec:	b	403804 <ferror@plt+0x2534>
  403df0:	cmp	x18, #0x0
  403df4:	ccmp	x9, x4, #0x0, eq  // eq = none
  403df8:	b.ne	403964 <ferror@plt+0x2694>  // b.any
  403dfc:	b	403c98 <ferror@plt+0x29c8>
  403e00:	cmp	x4, #0x0
  403e04:	cset	w2, ne  // ne = any
  403e08:	cmp	w2, #0x0
  403e0c:	ccmp	x1, x16, #0x0, ne  // ne = any
  403e10:	b.ne	403a4c <ferror@plt+0x277c>  // b.any
  403e14:	b	403a20 <ferror@plt+0x2750>
  403e18:	ccmp	x1, x3, #0x0, eq  // eq = none
  403e1c:	b.ls	403964 <ferror@plt+0x2694>  // b.plast
  403e20:	b	403ca0 <ferror@plt+0x29d0>
  403e24:	mov	w2, #0x40                  	// #64
  403e28:	sub	w2, w2, w1
  403e2c:	lsr	x4, x5, x1
  403e30:	lsl	x5, x5, x2
  403e34:	cmp	x5, #0x0
  403e38:	cset	x3, ne  // ne = any
  403e3c:	lsl	x2, x6, x2
  403e40:	orr	x2, x2, x4
  403e44:	lsr	x6, x6, x1
  403e48:	orr	x2, x2, x3
  403e4c:	tst	x2, #0x7
  403e50:	b.ne	403d18 <ferror@plt+0x2a48>  // b.any
  403e54:	tbnz	x6, #51, 403fc4 <ferror@plt+0x2cf4>
  403e58:	mov	w1, #0x0                   	// #0
  403e5c:	extr	x2, x6, x2, #3
  403e60:	ubfx	x6, x6, #3, #48
  403e64:	tbz	w11, #11, 403804 <ferror@plt+0x2534>
  403e68:	orr	w0, w0, #0x8
  403e6c:	b	403dbc <ferror@plt+0x2aec>
  403e70:	mov	w1, #0x7fff                	// #32767
  403e74:	mov	x6, #0x0                   	// #0
  403e78:	b	403db4 <ferror@plt+0x2ae4>
  403e7c:	mov	w10, #0x0                   	// #0
  403e80:	cbz	x14, 4037cc <ferror@plt+0x24fc>
  403e84:	adds	x5, x5, #0x8
  403e88:	mov	w10, #0x1                   	// #1
  403e8c:	cinc	x6, x6, cs  // cs = hs, nlast
  403e90:	b	4037cc <ferror@plt+0x24fc>
  403e94:	cmp	x14, #0x0
  403e98:	mov	w2, #0x7fff                	// #32767
  403e9c:	mov	x6, #0xffffffffffff        	// #281474976710655
  403ea0:	csel	w1, w1, w2, eq  // eq = none
  403ea4:	csel	x6, x6, xzr, eq  // eq = none
  403ea8:	csetm	x2, eq  // eq = none
  403eac:	b	403db4 <ferror@plt+0x2ae4>
  403eb0:	sub	x5, x5, #0x2
  403eb4:	add	x3, x3, x9
  403eb8:	b	4038d8 <ferror@plt+0x2608>
  403ebc:	sub	x1, x1, #0x2
  403ec0:	add	x4, x4, x9
  403ec4:	b	403908 <ferror@plt+0x2638>
  403ec8:	cmp	x3, #0x0
  403ecc:	mov	x5, #0xffffffffffffffff    	// #-1
  403ed0:	b.gt	403c10 <ferror@plt+0x2940>
  403ed4:	mov	x1, #0x1                   	// #1
  403ed8:	sub	x1, x1, x3
  403edc:	cmp	x1, #0x74
  403ee0:	b.le	403cd8 <ferror@plt+0x2a08>
  403ee4:	and	x11, x11, #0xc00000
  403ee8:	orr	w0, w0, #0x10
  403eec:	cmp	x11, #0x400, lsl #12
  403ef0:	b.eq	403fac <ferror@plt+0x2cdc>  // b.none
  403ef4:	cmp	x11, #0x800, lsl #12
  403ef8:	csel	x2, x14, xzr, eq  // eq = none
  403efc:	b	403cc8 <ferror@plt+0x29f8>
  403f00:	lsl	x8, x12, #1
  403f04:	sub	x5, x5, #0x2
  403f08:	cmp	x12, x8
  403f0c:	cinc	x1, x9, hi  // hi = pmore
  403f10:	cmp	x4, x8
  403f14:	add	x1, x2, x1
  403f18:	cset	w2, ne  // ne = any
  403f1c:	b	403a4c <ferror@plt+0x277c>
  403f20:	and	x1, x2, #0xf
  403f24:	cmp	x1, #0x4
  403f28:	b.eq	403f34 <ferror@plt+0x2c64>  // b.none
  403f2c:	adds	x2, x2, #0x4
  403f30:	cinc	x6, x6, cs  // cs = hs, nlast
  403f34:	tbz	x6, #51, 403d38 <ferror@plt+0x2a68>
  403f38:	orr	w0, w0, #0x8
  403f3c:	mov	w1, #0x1                   	// #1
  403f40:	mov	x6, #0x0                   	// #0
  403f44:	mov	x2, #0x0                   	// #0
  403f48:	b	403dbc <ferror@plt+0x2aec>
  403f4c:	mov	w10, #0x1                   	// #1
  403f50:	cbnz	x14, 4037cc <ferror@plt+0x24fc>
  403f54:	adds	x5, x5, #0x8
  403f58:	mov	w10, #0x0                   	// #0
  403f5c:	cinc	x6, x6, cs  // cs = hs, nlast
  403f60:	b	4037cc <ferror@plt+0x24fc>
  403f64:	cmp	x14, #0x0
  403f68:	mov	w2, #0x7fff                	// #32767
  403f6c:	mov	x6, #0xffffffffffff        	// #281474976710655
  403f70:	csel	w1, w1, w2, ne  // ne = any
  403f74:	csel	x6, x6, xzr, ne  // ne = any
  403f78:	csetm	x2, ne  // ne = any
  403f7c:	b	403db4 <ferror@plt+0x2ae4>
  403f80:	sub	x5, x5, #0x2
  403f84:	add	x1, x1, x9
  403f88:	b	4039a8 <ferror@plt+0x26d8>
  403f8c:	sub	x2, x2, #0x2
  403f90:	add	x1, x1, x9
  403f94:	b	4039d8 <ferror@plt+0x2708>
  403f98:	cbnz	x14, 403f34 <ferror@plt+0x2c64>
  403f9c:	adds	x2, x2, #0x8
  403fa0:	cinc	x6, x6, cs  // cs = hs, nlast
  403fa4:	tbnz	x6, #51, 403f38 <ferror@plt+0x2c68>
  403fa8:	b	403d38 <ferror@plt+0x2a68>
  403fac:	mov	x2, #0x1                   	// #1
  403fb0:	sub	x2, x2, x14
  403fb4:	b	403cc8 <ferror@plt+0x29f8>
  403fb8:	cbnz	x14, 403f9c <ferror@plt+0x2ccc>
  403fbc:	tbnz	x6, #51, 403f38 <ferror@plt+0x2c68>
  403fc0:	b	403d38 <ferror@plt+0x2a68>
  403fc4:	orr	w0, w0, #0x10
  403fc8:	b	403f38 <ferror@plt+0x2c68>
  403fcc:	nop
  403fd0:	stp	x29, x30, [sp, #-80]!
  403fd4:	mov	x29, sp
  403fd8:	str	q0, [sp, #48]
  403fdc:	str	q1, [sp, #64]
  403fe0:	ldp	x1, x0, [sp, #48]
  403fe4:	ldp	x3, x2, [sp, #64]
  403fe8:	mrs	x12, fpcr
  403fec:	lsr	x4, x0, #63
  403ff0:	ubfx	x8, x0, #0, #48
  403ff4:	and	w16, w4, #0xff
  403ff8:	mov	x14, x4
  403ffc:	ubfx	x10, x0, #48, #15
  404000:	cbz	w10, 404384 <ferror@plt+0x30b4>
  404004:	mov	w4, #0x7fff                	// #32767
  404008:	cmp	w10, w4
  40400c:	b.eq	4043c4 <ferror@plt+0x30f4>  // b.none
  404010:	and	x10, x10, #0xffff
  404014:	extr	x4, x8, x1, #61
  404018:	mov	x5, #0xffffffffffffc001    	// #-16383
  40401c:	orr	x8, x4, #0x8000000000000
  404020:	add	x10, x10, x5
  404024:	lsl	x7, x1, #3
  404028:	mov	x11, #0x2                   	// #2
  40402c:	mov	x9, #0x1                   	// #1
  404030:	mov	x6, #0x3                   	// #3
  404034:	mov	x1, #0x0                   	// #0
  404038:	mov	x17, #0x0                   	// #0
  40403c:	mov	w0, #0x0                   	// #0
  404040:	lsr	x5, x2, #63
  404044:	ubfx	x4, x2, #0, #48
  404048:	and	w15, w5, #0xff
  40404c:	mov	x13, x5
  404050:	ubfx	x5, x2, #48, #15
  404054:	cbz	w5, 404408 <ferror@plt+0x3138>
  404058:	mov	w9, #0x7fff                	// #32767
  40405c:	cmp	w5, w9
  404060:	b.eq	4040f0 <ferror@plt+0x2e20>  // b.none
  404064:	and	x5, x5, #0xffff
  404068:	extr	x2, x4, x3, #61
  40406c:	mov	x4, #0xffffffffffffc001    	// #-16383
  404070:	add	x5, x5, x4
  404074:	add	x10, x10, x5
  404078:	orr	x4, x2, #0x8000000000000
  40407c:	lsl	x5, x3, #3
  404080:	mov	x6, #0x0                   	// #0
  404084:	eor	w3, w16, w15
  404088:	cmp	x1, #0xa
  40408c:	and	w11, w3, #0xff
  404090:	and	x9, x3, #0xff
  404094:	add	x18, x10, #0x1
  404098:	b.gt	404370 <ferror@plt+0x30a0>
  40409c:	cmp	x1, #0x2
  4040a0:	b.gt	404130 <ferror@plt+0x2e60>
  4040a4:	sub	x1, x1, #0x1
  4040a8:	cmp	x1, #0x1
  4040ac:	b.hi	404190 <ferror@plt+0x2ec0>  // b.pmore
  4040b0:	cmp	x6, #0x2
  4040b4:	b.eq	40444c <ferror@plt+0x317c>  // b.none
  4040b8:	cmp	x6, #0x1
  4040bc:	b.ne	4042f0 <ferror@plt+0x3020>  // b.any
  4040c0:	mov	w1, #0x0                   	// #0
  4040c4:	mov	x4, #0x0                   	// #0
  4040c8:	mov	x7, #0x0                   	// #0
  4040cc:	mov	x3, #0x0                   	// #0
  4040d0:	orr	w1, w1, w11, lsl #15
  4040d4:	bfxil	x3, x4, #0, #48
  4040d8:	fmov	d0, x7
  4040dc:	bfi	x3, x1, #48, #16
  4040e0:	fmov	v0.d[1], x3
  4040e4:	cbnz	w0, 4045f8 <ferror@plt+0x3328>
  4040e8:	ldp	x29, x30, [sp], #80
  4040ec:	ret
  4040f0:	mov	x2, #0x7fff                	// #32767
  4040f4:	orr	x5, x4, x3
  4040f8:	add	x2, x10, x2
  4040fc:	cbz	x5, 40445c <ferror@plt+0x318c>
  404100:	ands	x1, x4, #0x800000000000
  404104:	eor	w9, w16, w15
  404108:	csinc	w0, w0, wzr, ne  // ne = any
  40410c:	and	w11, w9, #0xff
  404110:	add	x18, x10, #0x8, lsl #12
  404114:	cmp	x6, #0xa
  404118:	and	x9, x9, #0xff
  40411c:	b.gt	404554 <ferror@plt+0x3284>
  404120:	mov	x10, x2
  404124:	mov	x5, x3
  404128:	mov	x1, x6
  40412c:	mov	x6, #0x3                   	// #3
  404130:	mov	x2, #0x1                   	// #1
  404134:	mov	x3, #0x530                 	// #1328
  404138:	lsl	x1, x2, x1
  40413c:	tst	x1, x3
  404140:	b.ne	404364 <ferror@plt+0x3094>  // b.any
  404144:	mov	x3, #0x240                 	// #576
  404148:	tst	x1, x3
  40414c:	b.ne	40434c <ferror@plt+0x307c>  // b.any
  404150:	mov	x2, #0x88                  	// #136
  404154:	tst	x1, x2
  404158:	b.eq	404190 <ferror@plt+0x2ec0>  // b.none
  40415c:	mov	x8, x4
  404160:	mov	x7, x5
  404164:	mov	x17, x6
  404168:	cmp	x17, #0x2
  40416c:	b.eq	4047a4 <ferror@plt+0x34d4>  // b.none
  404170:	mov	x6, x17
  404174:	mov	w11, w15
  404178:	cmp	x17, #0x3
  40417c:	mov	x4, x8
  404180:	mov	x5, x7
  404184:	mov	x9, x13
  404188:	b.ne	4040b8 <ferror@plt+0x2de8>  // b.any
  40418c:	b	40459c <ferror@plt+0x32cc>
  404190:	lsr	x13, x7, #32
  404194:	and	x6, x5, #0xffffffff
  404198:	and	x17, x4, #0xffffffff
  40419c:	and	x7, x7, #0xffffffff
  4041a0:	stp	x21, x22, [sp, #32]
  4041a4:	lsr	x22, x5, #32
  4041a8:	lsr	x2, x4, #32
  4041ac:	stp	x19, x20, [sp, #16]
  4041b0:	mul	x19, x13, x6
  4041b4:	lsr	x4, x8, #32
  4041b8:	mul	x1, x13, x17
  4041bc:	and	x3, x8, #0xffffffff
  4041c0:	madd	x5, x22, x7, x19
  4041c4:	mov	x14, #0x100000000           	// #4294967296
  4041c8:	mul	x15, x6, x7
  4041cc:	mul	x16, x7, x17
  4041d0:	madd	x7, x2, x7, x1
  4041d4:	and	x30, x15, #0xffffffff
  4041d8:	mul	x21, x4, x6
  4041dc:	add	x15, x5, x15, lsr #32
  4041e0:	mul	x20, x4, x17
  4041e4:	cmp	x19, x15
  4041e8:	mul	x5, x13, x22
  4041ec:	add	x30, x30, x15, lsl #32
  4041f0:	mul	x19, x13, x2
  4041f4:	add	x13, x7, x16, lsr #32
  4041f8:	mul	x6, x6, x3
  4041fc:	add	x8, x5, x14
  404200:	mul	x17, x3, x17
  404204:	csel	x5, x8, x5, hi  // hi = pmore
  404208:	madd	x7, x22, x3, x21
  40420c:	cmp	x1, x13
  404210:	madd	x3, x2, x3, x20
  404214:	and	x16, x16, #0xffffffff
  404218:	mul	x8, x22, x4
  40421c:	add	x16, x16, x13, lsl #32
  404220:	add	x7, x7, x6, lsr #32
  404224:	mul	x2, x2, x4
  404228:	add	x3, x3, x17, lsr #32
  40422c:	add	x4, x19, x14
  404230:	csel	x19, x4, x19, hi  // hi = pmore
  404234:	and	x1, x17, #0xffffffff
  404238:	cmp	x21, x7
  40423c:	add	x4, x8, x14
  404240:	csel	x8, x4, x8, hi  // hi = pmore
  404244:	add	x1, x1, x3, lsl #32
  404248:	cmp	x20, x3
  40424c:	add	x15, x16, x15, lsr #32
  404250:	add	x13, x19, x13, lsr #32
  404254:	add	x14, x2, x14
  404258:	add	x15, x5, x15
  40425c:	csel	x2, x14, x2, hi  // hi = pmore
  404260:	adds	x1, x1, x13
  404264:	and	x6, x6, #0xffffffff
  404268:	cset	x5, cs  // cs = hs, nlast
  40426c:	cmp	x15, x16
  404270:	cset	x4, cc  // cc = lo, ul, last
  404274:	add	x6, x6, x7, lsl #32
  404278:	adds	x1, x1, x4
  40427c:	lsr	x3, x3, #32
  404280:	cset	x4, cs  // cs = hs, nlast
  404284:	cmp	x5, #0x0
  404288:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  40428c:	add	x7, x8, x7, lsr #32
  404290:	cinc	x3, x3, ne  // ne = any
  404294:	adds	x5, x15, x6
  404298:	cset	x4, cs  // cs = hs, nlast
  40429c:	adds	x1, x1, x7
  4042a0:	cset	x6, cs  // cs = hs, nlast
  4042a4:	adds	x1, x1, x4
  4042a8:	cset	x4, cs  // cs = hs, nlast
  4042ac:	cmp	x6, #0x0
  4042b0:	ccmp	x4, #0x0, #0x0, eq  // eq = none
  4042b4:	orr	x30, x30, x5, lsl #13
  4042b8:	cinc	x2, x2, ne  // ne = any
  4042bc:	cmp	x30, #0x0
  4042c0:	add	x2, x2, x3
  4042c4:	cset	x3, ne  // ne = any
  4042c8:	orr	x5, x3, x5, lsr #51
  4042cc:	orr	x5, x5, x1, lsl #13
  4042d0:	extr	x4, x2, x1, #51
  4042d4:	tbz	x2, #39, 404680 <ferror@plt+0x33b0>
  4042d8:	ldp	x19, x20, [sp, #16]
  4042dc:	and	x1, x5, #0x1
  4042e0:	ldp	x21, x22, [sp, #32]
  4042e4:	orr	x5, x1, x5, lsr #1
  4042e8:	orr	x5, x5, x4, lsl #63
  4042ec:	lsr	x4, x4, #1
  4042f0:	mov	x1, #0x3fff                	// #16383
  4042f4:	add	x2, x18, x1
  4042f8:	cmp	x2, #0x0
  4042fc:	b.le	4044d0 <ferror@plt+0x3200>
  404300:	tst	x5, #0x7
  404304:	b.eq	404324 <ferror@plt+0x3054>  // b.none
  404308:	and	x1, x12, #0xc00000
  40430c:	orr	w0, w0, #0x10
  404310:	cmp	x1, #0x400, lsl #12
  404314:	b.eq	404758 <ferror@plt+0x3488>  // b.none
  404318:	cmp	x1, #0x800, lsl #12
  40431c:	b.eq	4046e8 <ferror@plt+0x3418>  // b.none
  404320:	cbz	x1, 404714 <ferror@plt+0x3444>
  404324:	tbz	x4, #52, 404330 <ferror@plt+0x3060>
  404328:	and	x4, x4, #0xffefffffffffffff
  40432c:	add	x2, x18, #0x4, lsl #12
  404330:	mov	x1, #0x7ffe                	// #32766
  404334:	cmp	x2, x1
  404338:	b.gt	404654 <ferror@plt+0x3384>
  40433c:	and	w1, w2, #0x7fff
  404340:	extr	x7, x4, x5, #3
  404344:	ubfx	x4, x4, #3, #48
  404348:	b	4040cc <ferror@plt+0x2dfc>
  40434c:	mov	w0, w2
  404350:	mov	w11, #0x0                   	// #0
  404354:	mov	x4, #0xffffffffffff        	// #281474976710655
  404358:	mov	x7, #0xffffffffffffffff    	// #-1
  40435c:	mov	w1, #0x7fff                	// #32767
  404360:	b	4040cc <ferror@plt+0x2dfc>
  404364:	mov	w15, w11
  404368:	mov	x13, x9
  40436c:	b	404168 <ferror@plt+0x2e98>
  404370:	cmp	x1, #0xb
  404374:	b.eq	40415c <ferror@plt+0x2e8c>  // b.none
  404378:	mov	w15, w16
  40437c:	mov	x13, x14
  404380:	b	404168 <ferror@plt+0x2e98>
  404384:	orr	x7, x8, x1
  404388:	cbz	x7, 4044ac <ferror@plt+0x31dc>
  40438c:	cbz	x8, 40460c <ferror@plt+0x333c>
  404390:	clz	x0, x8
  404394:	sub	x4, x0, #0xf
  404398:	add	w7, w4, #0x3
  40439c:	mov	w5, #0x3d                  	// #61
  4043a0:	sub	w5, w5, w4
  4043a4:	lsl	x4, x8, x7
  4043a8:	lsr	x5, x1, x5
  4043ac:	orr	x8, x5, x4
  4043b0:	lsl	x7, x1, x7
  4043b4:	mov	x10, #0xffffffffffffc011    	// #-16367
  4043b8:	mov	x11, #0x2                   	// #2
  4043bc:	sub	x10, x10, x0
  4043c0:	b	40402c <ferror@plt+0x2d5c>
  4043c4:	orr	x7, x8, x1
  4043c8:	cbnz	x7, 404480 <ferror@plt+0x31b0>
  4043cc:	lsr	x5, x2, #63
  4043d0:	ubfx	x4, x2, #0, #48
  4043d4:	and	w15, w5, #0xff
  4043d8:	mov	x13, x5
  4043dc:	mov	x8, #0x0                   	// #0
  4043e0:	ubfx	x5, x2, #48, #15
  4043e4:	mov	x11, #0xa                   	// #10
  4043e8:	mov	x9, #0x9                   	// #9
  4043ec:	mov	x6, #0xb                   	// #11
  4043f0:	mov	x1, #0x8                   	// #8
  4043f4:	mov	x10, #0x7fff                	// #32767
  4043f8:	mov	x17, #0x2                   	// #2
  4043fc:	mov	w0, #0x0                   	// #0
  404400:	cbnz	w5, 404058 <ferror@plt+0x2d88>
  404404:	nop
  404408:	orr	x5, x4, x3
  40440c:	cbz	x5, 404470 <ferror@plt+0x31a0>
  404410:	cbz	x4, 404630 <ferror@plt+0x3360>
  404414:	clz	x6, x4
  404418:	sub	x2, x6, #0xf
  40441c:	add	w5, w2, #0x3
  404420:	mov	w9, #0x3d                  	// #61
  404424:	sub	w9, w9, w2
  404428:	lsl	x2, x4, x5
  40442c:	lsr	x9, x3, x9
  404430:	orr	x4, x9, x2
  404434:	lsl	x5, x3, x5
  404438:	sub	x10, x10, x6
  40443c:	mov	x3, #0xffffffffffffc011    	// #-16367
  404440:	mov	x6, #0x0                   	// #0
  404444:	add	x10, x10, x3
  404448:	b	404084 <ferror@plt+0x2db4>
  40444c:	mov	w1, #0x7fff                	// #32767
  404450:	mov	x4, #0x0                   	// #0
  404454:	mov	x7, #0x0                   	// #0
  404458:	b	4040cc <ferror@plt+0x2dfc>
  40445c:	mov	x1, x11
  404460:	mov	x10, x2
  404464:	mov	x4, #0x0                   	// #0
  404468:	mov	x6, #0x2                   	// #2
  40446c:	b	404084 <ferror@plt+0x2db4>
  404470:	mov	x1, x9
  404474:	mov	x4, #0x0                   	// #0
  404478:	mov	x6, #0x1                   	// #1
  40447c:	b	404084 <ferror@plt+0x2db4>
  404480:	lsr	x0, x8, #47
  404484:	mov	x7, x1
  404488:	eor	x0, x0, #0x1
  40448c:	mov	x11, #0xe                   	// #14
  404490:	and	w0, w0, #0x1
  404494:	mov	x9, #0xd                   	// #13
  404498:	mov	x6, #0xf                   	// #15
  40449c:	mov	x1, #0xc                   	// #12
  4044a0:	mov	x10, #0x7fff                	// #32767
  4044a4:	mov	x17, #0x3                   	// #3
  4044a8:	b	404040 <ferror@plt+0x2d70>
  4044ac:	mov	x8, #0x0                   	// #0
  4044b0:	mov	x11, #0x6                   	// #6
  4044b4:	mov	x9, #0x5                   	// #5
  4044b8:	mov	x6, #0x7                   	// #7
  4044bc:	mov	x1, #0x4                   	// #4
  4044c0:	mov	x10, #0x0                   	// #0
  4044c4:	mov	x17, #0x1                   	// #1
  4044c8:	mov	w0, #0x0                   	// #0
  4044cc:	b	404040 <ferror@plt+0x2d70>
  4044d0:	mov	x1, #0x1                   	// #1
  4044d4:	sub	x2, x1, x2
  4044d8:	cmp	x2, #0x74
  4044dc:	b.gt	4045b0 <ferror@plt+0x32e0>
  4044e0:	cmp	x2, #0x3f
  4044e4:	b.le	404690 <ferror@plt+0x33c0>
  4044e8:	mov	w1, #0x80                  	// #128
  4044ec:	sub	w1, w1, w2
  4044f0:	cmp	x2, #0x40
  4044f4:	sub	w2, w2, #0x40
  4044f8:	lsl	x1, x4, x1
  4044fc:	orr	x1, x5, x1
  404500:	csel	x5, x1, x5, ne  // ne = any
  404504:	lsr	x2, x4, x2
  404508:	cmp	x5, #0x0
  40450c:	cset	x7, ne  // ne = any
  404510:	orr	x7, x7, x2
  404514:	ands	x4, x7, #0x7
  404518:	b.eq	4046c4 <ferror@plt+0x33f4>  // b.none
  40451c:	mov	x4, #0x0                   	// #0
  404520:	and	x12, x12, #0xc00000
  404524:	orr	w0, w0, #0x10
  404528:	cmp	x12, #0x400, lsl #12
  40452c:	b.eq	404790 <ferror@plt+0x34c0>  // b.none
  404530:	cmp	x12, #0x800, lsl #12
  404534:	b.eq	40477c <ferror@plt+0x34ac>  // b.none
  404538:	cbz	x12, 40472c <ferror@plt+0x345c>
  40453c:	tbnz	x4, #51, 404744 <ferror@plt+0x3474>
  404540:	orr	w0, w0, #0x8
  404544:	extr	x7, x4, x7, #3
  404548:	mov	w1, #0x0                   	// #0
  40454c:	ubfx	x4, x4, #3, #48
  404550:	b	4045e0 <ferror@plt+0x3310>
  404554:	cmp	x6, #0xf
  404558:	b.ne	40458c <ferror@plt+0x32bc>  // b.any
  40455c:	tbz	x8, #47, 404578 <ferror@plt+0x32a8>
  404560:	cbnz	x1, 404578 <ferror@plt+0x32a8>
  404564:	orr	x4, x4, #0x800000000000
  404568:	mov	w11, w15
  40456c:	mov	x7, x3
  404570:	mov	w1, #0x7fff                	// #32767
  404574:	b	4040cc <ferror@plt+0x2dfc>
  404578:	orr	x4, x8, #0x800000000000
  40457c:	mov	w11, w16
  404580:	and	x4, x4, #0xffffffffffff
  404584:	mov	w1, #0x7fff                	// #32767
  404588:	b	4040cc <ferror@plt+0x2dfc>
  40458c:	cmp	x6, #0xb
  404590:	b.ne	404378 <ferror@plt+0x30a8>  // b.any
  404594:	mov	w11, w15
  404598:	mov	x5, x3
  40459c:	orr	x4, x4, #0x800000000000
  4045a0:	mov	x7, x5
  4045a4:	and	x4, x4, #0xffffffffffff
  4045a8:	mov	w1, #0x7fff                	// #32767
  4045ac:	b	4040cc <ferror@plt+0x2dfc>
  4045b0:	orr	x7, x5, x4
  4045b4:	cbz	x7, 4045d4 <ferror@plt+0x3304>
  4045b8:	and	x12, x12, #0xc00000
  4045bc:	orr	w0, w0, #0x10
  4045c0:	cmp	x12, #0x400, lsl #12
  4045c4:	sub	x7, x1, x9
  4045c8:	b.eq	4045d4 <ferror@plt+0x3304>  // b.none
  4045cc:	cmp	x12, #0x800, lsl #12
  4045d0:	csel	x7, x9, xzr, eq  // eq = none
  4045d4:	orr	w0, w0, #0x8
  4045d8:	mov	w1, #0x0                   	// #0
  4045dc:	mov	x4, #0x0                   	// #0
  4045e0:	mov	x3, #0x0                   	// #0
  4045e4:	fmov	d0, x7
  4045e8:	bfxil	x3, x4, #0, #48
  4045ec:	bfi	x3, x1, #48, #15
  4045f0:	bfi	x3, x11, #63, #1
  4045f4:	fmov	v0.d[1], x3
  4045f8:	str	q0, [sp, #48]
  4045fc:	bl	405650 <ferror@plt+0x4380>
  404600:	ldr	q0, [sp, #48]
  404604:	ldp	x29, x30, [sp], #80
  404608:	ret
  40460c:	clz	x10, x1
  404610:	add	x4, x10, #0x31
  404614:	add	x0, x10, #0x40
  404618:	cmp	x4, #0x3c
  40461c:	b.le	404398 <ferror@plt+0x30c8>
  404620:	sub	w4, w4, #0x3d
  404624:	mov	x7, #0x0                   	// #0
  404628:	lsl	x8, x1, x4
  40462c:	b	4043b4 <ferror@plt+0x30e4>
  404630:	clz	x6, x3
  404634:	add	x2, x6, #0x31
  404638:	add	x6, x6, #0x40
  40463c:	cmp	x2, #0x3c
  404640:	b.le	40441c <ferror@plt+0x314c>
  404644:	sub	w2, w2, #0x3d
  404648:	mov	x5, #0x0                   	// #0
  40464c:	lsl	x4, x3, x2
  404650:	b	404438 <ferror@plt+0x3168>
  404654:	and	x7, x12, #0xc00000
  404658:	cmp	x7, #0x400, lsl #12
  40465c:	b.eq	404760 <ferror@plt+0x3490>  // b.none
  404660:	cmp	x7, #0x800, lsl #12
  404664:	b.eq	4046f8 <ferror@plt+0x3428>  // b.none
  404668:	cbz	x7, 4046dc <ferror@plt+0x340c>
  40466c:	mov	x4, #0xffffffffffff        	// #281474976710655
  404670:	mov	x7, #0xffffffffffffffff    	// #-1
  404674:	mov	w2, #0x14                  	// #20
  404678:	orr	w0, w0, w2
  40467c:	b	4045e0 <ferror@plt+0x3310>
  404680:	mov	x18, x10
  404684:	ldp	x19, x20, [sp, #16]
  404688:	ldp	x21, x22, [sp, #32]
  40468c:	b	4042f0 <ferror@plt+0x3020>
  404690:	mov	w1, #0x40                  	// #64
  404694:	sub	w1, w1, w2
  404698:	lsr	x3, x5, x2
  40469c:	lsl	x5, x5, x1
  4046a0:	cmp	x5, #0x0
  4046a4:	lsl	x7, x4, x1
  4046a8:	cset	x1, ne  // ne = any
  4046ac:	orr	x7, x7, x3
  4046b0:	lsr	x4, x4, x2
  4046b4:	orr	x7, x7, x1
  4046b8:	tst	x7, #0x7
  4046bc:	b.ne	404520 <ferror@plt+0x3250>  // b.any
  4046c0:	tbnz	x4, #51, 40479c <ferror@plt+0x34cc>
  4046c4:	mov	w1, #0x0                   	// #0
  4046c8:	extr	x7, x4, x7, #3
  4046cc:	ubfx	x4, x4, #3, #48
  4046d0:	tbz	w12, #11, 4040cc <ferror@plt+0x2dfc>
  4046d4:	orr	w0, w0, #0x8
  4046d8:	b	4045e0 <ferror@plt+0x3310>
  4046dc:	mov	w1, #0x7fff                	// #32767
  4046e0:	mov	x4, #0x0                   	// #0
  4046e4:	b	404674 <ferror@plt+0x33a4>
  4046e8:	cbz	x9, 404324 <ferror@plt+0x3054>
  4046ec:	adds	x5, x5, #0x8
  4046f0:	cinc	x4, x4, cs  // cs = hs, nlast
  4046f4:	b	404324 <ferror@plt+0x3054>
  4046f8:	cmp	x9, #0x0
  4046fc:	mov	w2, #0x7fff                	// #32767
  404700:	mov	x4, #0xffffffffffff        	// #281474976710655
  404704:	csel	w1, w1, w2, eq  // eq = none
  404708:	csel	x4, x4, xzr, eq  // eq = none
  40470c:	csetm	x7, eq  // eq = none
  404710:	b	404674 <ferror@plt+0x33a4>
  404714:	and	x1, x5, #0xf
  404718:	cmp	x1, #0x4
  40471c:	b.eq	404324 <ferror@plt+0x3054>  // b.none
  404720:	adds	x5, x5, #0x4
  404724:	cinc	x4, x4, cs  // cs = hs, nlast
  404728:	b	404324 <ferror@plt+0x3054>
  40472c:	and	x1, x7, #0xf
  404730:	cmp	x1, #0x4
  404734:	b.eq	404740 <ferror@plt+0x3470>  // b.none
  404738:	adds	x7, x7, #0x4
  40473c:	cinc	x4, x4, cs  // cs = hs, nlast
  404740:	tbz	x4, #51, 404540 <ferror@plt+0x3270>
  404744:	orr	w0, w0, #0x8
  404748:	mov	w1, #0x1                   	// #1
  40474c:	mov	x4, #0x0                   	// #0
  404750:	mov	x7, #0x0                   	// #0
  404754:	b	4045e0 <ferror@plt+0x3310>
  404758:	cbnz	x9, 404324 <ferror@plt+0x3054>
  40475c:	b	4046ec <ferror@plt+0x341c>
  404760:	cmp	x9, #0x0
  404764:	mov	w2, #0x7fff                	// #32767
  404768:	mov	x4, #0xffffffffffff        	// #281474976710655
  40476c:	csel	w1, w1, w2, ne  // ne = any
  404770:	csel	x4, x4, xzr, ne  // ne = any
  404774:	csetm	x7, ne  // ne = any
  404778:	b	404674 <ferror@plt+0x33a4>
  40477c:	cbz	x9, 404740 <ferror@plt+0x3470>
  404780:	adds	x7, x7, #0x8
  404784:	cinc	x4, x4, cs  // cs = hs, nlast
  404788:	tbnz	x4, #51, 404744 <ferror@plt+0x3474>
  40478c:	b	404540 <ferror@plt+0x3270>
  404790:	cbz	x9, 404780 <ferror@plt+0x34b0>
  404794:	tbnz	x4, #51, 404744 <ferror@plt+0x3474>
  404798:	b	404540 <ferror@plt+0x3270>
  40479c:	orr	w0, w0, #0x10
  4047a0:	b	404744 <ferror@plt+0x3474>
  4047a4:	mov	w11, w15
  4047a8:	mov	w1, #0x7fff                	// #32767
  4047ac:	mov	x4, #0x0                   	// #0
  4047b0:	mov	x7, #0x0                   	// #0
  4047b4:	b	4040cc <ferror@plt+0x2dfc>
  4047b8:	stp	x29, x30, [sp, #-48]!
  4047bc:	mov	x29, sp
  4047c0:	str	q0, [sp, #16]
  4047c4:	str	q1, [sp, #32]
  4047c8:	ldp	x6, x1, [sp, #16]
  4047cc:	ldp	x0, x2, [sp, #32]
  4047d0:	mrs	x13, fpcr
  4047d4:	mov	x9, x0
  4047d8:	ubfx	x0, x2, #48, #15
  4047dc:	lsr	x4, x1, #63
  4047e0:	ubfx	x7, x1, #48, #15
  4047e4:	ubfiz	x3, x1, #3, #48
  4047e8:	mov	x12, x0
  4047ec:	lsr	x5, x2, #63
  4047f0:	ubfiz	x2, x2, #3, #48
  4047f4:	mov	x11, x4
  4047f8:	and	w8, w4, #0xff
  4047fc:	mov	x14, x4
  404800:	sub	w0, w7, w0
  404804:	mov	x1, x7
  404808:	orr	x3, x3, x6, lsr #61
  40480c:	mov	x7, #0x7fff                	// #32767
  404810:	and	w5, w5, #0xff
  404814:	cmp	x12, x7
  404818:	orr	x2, x2, x9, lsr #61
  40481c:	lsl	x4, x6, #3
  404820:	lsl	x10, x9, #3
  404824:	b.eq	404994 <ferror@plt+0x36c4>  // b.none
  404828:	eor	w5, w5, #0x1
  40482c:	and	x15, x5, #0xff
  404830:	cmp	x11, w5, uxtb
  404834:	b.eq	404a00 <ferror@plt+0x3730>  // b.none
  404838:	cmp	w0, #0x0
  40483c:	b.le	4049b0 <ferror@plt+0x36e0>
  404840:	cbnz	x12, 404af4 <ferror@plt+0x3824>
  404844:	orr	x5, x2, x10
  404848:	cbz	x5, 404ce4 <ferror@plt+0x3a14>
  40484c:	subs	w0, w0, #0x1
  404850:	b.eq	404fd8 <ferror@plt+0x3d08>  // b.none
  404854:	mov	x5, #0x7fff                	// #32767
  404858:	cmp	x1, x5
  40485c:	b.eq	404cb8 <ferror@plt+0x39e8>  // b.none
  404860:	cmp	w0, #0x74
  404864:	b.gt	404cd4 <ferror@plt+0x3a04>
  404868:	cmp	w0, #0x3f
  40486c:	b.gt	404e38 <ferror@plt+0x3b68>
  404870:	mov	w5, #0x40                  	// #64
  404874:	sub	w5, w5, w0
  404878:	lsr	x7, x10, x0
  40487c:	lsl	x10, x10, x5
  404880:	cmp	x10, #0x0
  404884:	lsl	x5, x2, x5
  404888:	cset	x6, ne  // ne = any
  40488c:	orr	x5, x5, x7
  404890:	lsr	x2, x2, x0
  404894:	orr	x5, x5, x6
  404898:	sub	x3, x3, x2
  40489c:	subs	x4, x4, x5
  4048a0:	sbc	x3, x3, xzr
  4048a4:	and	x6, x3, #0x7ffffffffffff
  4048a8:	tbz	x3, #51, 404a80 <ferror@plt+0x37b0>
  4048ac:	cbz	x6, 404c9c <ferror@plt+0x39cc>
  4048b0:	clz	x0, x6
  4048b4:	sub	w0, w0, #0xc
  4048b8:	neg	w3, w0
  4048bc:	lsl	x2, x6, x0
  4048c0:	lsl	x6, x4, x0
  4048c4:	lsr	x4, x4, x3
  4048c8:	orr	x3, x4, x2
  4048cc:	cmp	x1, w0, sxtw
  4048d0:	sxtw	x2, w0
  4048d4:	b.gt	404c7c <ferror@plt+0x39ac>
  4048d8:	sub	w1, w0, w1
  4048dc:	add	w0, w1, #0x1
  4048e0:	cmp	w0, #0x3f
  4048e4:	b.gt	404e00 <ferror@plt+0x3b30>
  4048e8:	mov	w1, #0x40                  	// #64
  4048ec:	sub	w1, w1, w0
  4048f0:	lsr	x2, x6, x0
  4048f4:	lsl	x6, x6, x1
  4048f8:	cmp	x6, #0x0
  4048fc:	lsl	x4, x3, x1
  404900:	cset	x1, ne  // ne = any
  404904:	orr	x4, x4, x2
  404908:	lsr	x3, x3, x0
  40490c:	orr	x4, x4, x1
  404910:	orr	x7, x4, x3
  404914:	cbz	x7, 404a94 <ferror@plt+0x37c4>
  404918:	and	x0, x4, #0x7
  40491c:	mov	x1, #0x0                   	// #0
  404920:	mov	w5, #0x1                   	// #1
  404924:	cbz	x0, 404d08 <ferror@plt+0x3a38>
  404928:	and	x2, x13, #0xc00000
  40492c:	cmp	x2, #0x400, lsl #12
  404930:	b.eq	404c54 <ferror@plt+0x3984>  // b.none
  404934:	cmp	x2, #0x800, lsl #12
  404938:	b.eq	404c34 <ferror@plt+0x3964>  // b.none
  40493c:	cbz	x2, 404c60 <ferror@plt+0x3990>
  404940:	and	x2, x3, #0x8000000000000
  404944:	mov	w0, #0x10                  	// #16
  404948:	cbz	w5, 404950 <ferror@plt+0x3680>
  40494c:	orr	w0, w0, #0x8
  404950:	cbz	x2, 404c08 <ferror@plt+0x3938>
  404954:	add	x1, x1, #0x1
  404958:	mov	x2, #0x7fff                	// #32767
  40495c:	cmp	x1, x2
  404960:	b.eq	404b4c <ferror@plt+0x387c>  // b.none
  404964:	ubfx	x7, x3, #3, #48
  404968:	extr	x6, x3, x4, #3
  40496c:	and	w1, w1, #0x7fff
  404970:	mov	x3, #0x0                   	// #0
  404974:	orr	w1, w1, w8, lsl #15
  404978:	bfxil	x3, x7, #0, #48
  40497c:	fmov	d0, x6
  404980:	bfi	x3, x1, #48, #16
  404984:	fmov	v0.d[1], x3
  404988:	cbnz	w0, 404ba8 <ferror@plt+0x38d8>
  40498c:	ldp	x29, x30, [sp], #48
  404990:	ret
  404994:	orr	x7, x2, x10
  404998:	cbz	x7, 404828 <ferror@plt+0x3558>
  40499c:	cmp	x11, w5, uxtb
  4049a0:	and	x15, x5, #0xff
  4049a4:	b.eq	404bbc <ferror@plt+0x38ec>  // b.none
  4049a8:	cmp	w0, #0x0
  4049ac:	b.gt	404af4 <ferror@plt+0x3824>
  4049b0:	cbz	w0, 404aac <ferror@plt+0x37dc>
  4049b4:	cbnz	x1, 404d94 <ferror@plt+0x3ac4>
  4049b8:	orr	x1, x3, x4
  4049bc:	cbz	x1, 404a5c <ferror@plt+0x378c>
  4049c0:	cmn	w0, #0x1
  4049c4:	b.eq	40514c <ferror@plt+0x3e7c>  // b.none
  4049c8:	mov	x1, #0x7fff                	// #32767
  4049cc:	mvn	w0, w0
  4049d0:	cmp	x12, x1
  4049d4:	b.ne	404da8 <ferror@plt+0x3ad8>  // b.any
  4049d8:	orr	x0, x2, x10
  4049dc:	cbnz	x0, 40509c <ferror@plt+0x3dcc>
  4049e0:	and	x11, x5, #0xff
  4049e4:	nop
  4049e8:	mov	x2, #0x0                   	// #0
  4049ec:	fmov	d0, x2
  4049f0:	lsl	x0, x11, #63
  4049f4:	orr	x3, x0, #0x7fff000000000000
  4049f8:	fmov	v0.d[1], x3
  4049fc:	b	40498c <ferror@plt+0x36bc>
  404a00:	cmp	w0, #0x0
  404a04:	b.le	404bbc <ferror@plt+0x38ec>
  404a08:	cbz	x12, 404afc <ferror@plt+0x382c>
  404a0c:	orr	x2, x2, #0x8000000000000
  404a10:	mov	x5, #0x7fff                	// #32767
  404a14:	cmp	x1, x5
  404a18:	b.eq	404cb8 <ferror@plt+0x39e8>  // b.none
  404a1c:	cmp	w0, #0x74
  404a20:	b.gt	404de8 <ferror@plt+0x3b18>
  404a24:	cmp	w0, #0x3f
  404a28:	b.gt	404ee8 <ferror@plt+0x3c18>
  404a2c:	mov	w5, #0x40                  	// #64
  404a30:	sub	w5, w5, w0
  404a34:	lsr	x7, x10, x0
  404a38:	lsl	x10, x10, x5
  404a3c:	cmp	x10, #0x0
  404a40:	lsl	x5, x2, x5
  404a44:	cset	x6, ne  // ne = any
  404a48:	orr	x5, x5, x7
  404a4c:	lsr	x2, x2, x0
  404a50:	orr	x0, x5, x6
  404a54:	add	x3, x3, x2
  404a58:	b	404df4 <ferror@plt+0x3b24>
  404a5c:	mov	x0, #0x7fff                	// #32767
  404a60:	cmp	x12, x0
  404a64:	b.eq	405168 <ferror@plt+0x3e98>  // b.none
  404a68:	mov	w8, w5
  404a6c:	mov	x3, x2
  404a70:	mov	x4, x10
  404a74:	mov	x1, x12
  404a78:	mov	x14, x15
  404a7c:	nop
  404a80:	orr	x7, x4, x3
  404a84:	and	x0, x4, #0x7
  404a88:	mov	w5, #0x0                   	// #0
  404a8c:	cbnz	x1, 404924 <ferror@plt+0x3654>
  404a90:	cbnz	x7, 404918 <ferror@plt+0x3648>
  404a94:	mov	x6, #0x0                   	// #0
  404a98:	mov	x1, #0x0                   	// #0
  404a9c:	mov	w0, #0x0                   	// #0
  404aa0:	and	x7, x7, #0xffffffffffff
  404aa4:	and	w1, w1, #0x7fff
  404aa8:	b	404970 <ferror@plt+0x36a0>
  404aac:	add	x7, x1, #0x1
  404ab0:	tst	x7, #0x7ffe
  404ab4:	b.ne	404d64 <ferror@plt+0x3a94>  // b.any
  404ab8:	orr	x11, x3, x4
  404abc:	orr	x7, x2, x10
  404ac0:	cbnz	x1, 404f40 <ferror@plt+0x3c70>
  404ac4:	cbz	x11, 405030 <ferror@plt+0x3d60>
  404ac8:	cbz	x7, 405044 <ferror@plt+0x3d74>
  404acc:	subs	x9, x4, x10
  404ad0:	cmp	x4, x10
  404ad4:	sbc	x6, x3, x2
  404ad8:	tbz	x6, #51, 405198 <ferror@plt+0x3ec8>
  404adc:	subs	x4, x10, x4
  404ae0:	mov	w8, w5
  404ae4:	sbc	x3, x2, x3
  404ae8:	mov	x14, x15
  404aec:	orr	x7, x4, x3
  404af0:	b	404914 <ferror@plt+0x3644>
  404af4:	orr	x2, x2, #0x8000000000000
  404af8:	b	404854 <ferror@plt+0x3584>
  404afc:	orr	x5, x2, x10
  404b00:	cbz	x5, 404ce4 <ferror@plt+0x3a14>
  404b04:	subs	w0, w0, #0x1
  404b08:	b.ne	404a10 <ferror@plt+0x3740>  // b.any
  404b0c:	adds	x4, x4, x10
  404b10:	adc	x3, x2, x3
  404b14:	nop
  404b18:	tbz	x3, #51, 404a80 <ferror@plt+0x37b0>
  404b1c:	add	x1, x1, #0x1
  404b20:	mov	x0, #0x7fff                	// #32767
  404b24:	cmp	x1, x0
  404b28:	b.eq	404fe4 <ferror@plt+0x3d14>  // b.none
  404b2c:	and	x0, x4, #0x1
  404b30:	and	x2, x3, #0xfff7ffffffffffff
  404b34:	orr	x4, x0, x4, lsr #1
  404b38:	mov	w5, #0x0                   	// #0
  404b3c:	orr	x4, x4, x3, lsl #63
  404b40:	lsr	x3, x2, #1
  404b44:	and	x0, x4, #0x7
  404b48:	b	404924 <ferror@plt+0x3654>
  404b4c:	and	x2, x13, #0xc00000
  404b50:	cbz	x2, 404b88 <ferror@plt+0x38b8>
  404b54:	cmp	x2, #0x400, lsl #12
  404b58:	b.eq	404b84 <ferror@plt+0x38b4>  // b.none
  404b5c:	cmp	x2, #0x800, lsl #12
  404b60:	and	w14, w14, #0x1
  404b64:	csel	w14, w14, wzr, eq  // eq = none
  404b68:	cbnz	w14, 404b88 <ferror@plt+0x38b8>
  404b6c:	mov	w1, #0x14                  	// #20
  404b70:	mov	x6, #0xffffffffffffffff    	// #-1
  404b74:	orr	w0, w0, w1
  404b78:	mov	x7, #0x1fffffffffffffff    	// #2305843009213693951
  404b7c:	mov	x1, #0x7ffe                	// #32766
  404b80:	b	404aa0 <ferror@plt+0x37d0>
  404b84:	cbnz	x14, 404b6c <ferror@plt+0x389c>
  404b88:	mov	w1, #0x14                  	// #20
  404b8c:	and	x11, x8, #0xff
  404b90:	orr	w0, w0, w1
  404b94:	mov	x2, #0x0                   	// #0
  404b98:	fmov	d0, x2
  404b9c:	lsl	x11, x11, #63
  404ba0:	orr	x3, x11, #0x7fff000000000000
  404ba4:	fmov	v0.d[1], x3
  404ba8:	str	q0, [sp, #16]
  404bac:	bl	405650 <ferror@plt+0x4380>
  404bb0:	ldr	q0, [sp, #16]
  404bb4:	ldp	x29, x30, [sp], #48
  404bb8:	ret
  404bbc:	cbz	w0, 404d24 <ferror@plt+0x3a54>
  404bc0:	cbnz	x1, 404e88 <ferror@plt+0x3bb8>
  404bc4:	orr	x1, x3, x4
  404bc8:	cbz	x1, 4050e4 <ferror@plt+0x3e14>
  404bcc:	cmn	w0, #0x1
  404bd0:	b.eq	405218 <ferror@plt+0x3f48>  // b.none
  404bd4:	mov	x1, #0x7fff                	// #32767
  404bd8:	mvn	w0, w0
  404bdc:	cmp	x12, x1
  404be0:	b.ne	404e9c <ferror@plt+0x3bcc>  // b.any
  404be4:	orr	x0, x2, x10
  404be8:	cbz	x0, 4049e8 <ferror@plt+0x3718>
  404bec:	lsr	x0, x2, #50
  404bf0:	mov	x4, x10
  404bf4:	eor	x0, x0, #0x1
  404bf8:	mov	x3, x2
  404bfc:	and	w0, w0, #0x1
  404c00:	mov	x1, #0x7fff                	// #32767
  404c04:	nop
  404c08:	mov	x2, #0x7fff                	// #32767
  404c0c:	extr	x6, x3, x4, #3
  404c10:	lsr	x7, x3, #3
  404c14:	cmp	x1, x2
  404c18:	b.ne	404aa0 <ferror@plt+0x37d0>  // b.any
  404c1c:	orr	x1, x7, x6
  404c20:	cbz	x1, 40529c <ferror@plt+0x3fcc>
  404c24:	orr	x7, x7, #0x800000000000
  404c28:	mov	w1, #0x7fff                	// #32767
  404c2c:	and	x7, x7, #0xffffffffffff
  404c30:	b	404970 <ferror@plt+0x36a0>
  404c34:	mov	w0, #0x10                  	// #16
  404c38:	cbz	x14, 404c44 <ferror@plt+0x3974>
  404c3c:	adds	x4, x4, #0x8
  404c40:	cinc	x3, x3, cs  // cs = hs, nlast
  404c44:	and	x2, x3, #0x8000000000000
  404c48:	cbz	w5, 404950 <ferror@plt+0x3680>
  404c4c:	orr	w0, w0, #0x8
  404c50:	b	404950 <ferror@plt+0x3680>
  404c54:	mov	w0, #0x10                  	// #16
  404c58:	cbnz	x14, 404c44 <ferror@plt+0x3974>
  404c5c:	b	404c3c <ferror@plt+0x396c>
  404c60:	and	x2, x4, #0xf
  404c64:	mov	w0, #0x10                  	// #16
  404c68:	cmp	x2, #0x4
  404c6c:	b.eq	404c44 <ferror@plt+0x3974>  // b.none
  404c70:	adds	x4, x4, #0x4
  404c74:	cinc	x3, x3, cs  // cs = hs, nlast
  404c78:	b	404c44 <ferror@plt+0x3974>
  404c7c:	mov	x4, x6
  404c80:	and	x3, x3, #0xfff7ffffffffffff
  404c84:	sub	x1, x1, x2
  404c88:	orr	x7, x4, x3
  404c8c:	and	x0, x4, #0x7
  404c90:	mov	w5, #0x0                   	// #0
  404c94:	cbz	x1, 404a90 <ferror@plt+0x37c0>
  404c98:	b	404924 <ferror@plt+0x3654>
  404c9c:	clz	x3, x4
  404ca0:	add	w0, w3, #0x34
  404ca4:	cmp	w0, #0x3f
  404ca8:	b.le	4048b8 <ferror@plt+0x35e8>
  404cac:	sub	w3, w3, #0xc
  404cb0:	lsl	x3, x4, x3
  404cb4:	b	4048cc <ferror@plt+0x35fc>
  404cb8:	orr	x0, x3, x4
  404cbc:	cbz	x0, 4049e8 <ferror@plt+0x3718>
  404cc0:	lsr	x0, x3, #50
  404cc4:	mov	x1, #0x7fff                	// #32767
  404cc8:	eor	x0, x0, #0x1
  404ccc:	and	w0, w0, #0x1
  404cd0:	b	404c08 <ferror@plt+0x3938>
  404cd4:	orr	x2, x2, x10
  404cd8:	cmp	x2, #0x0
  404cdc:	cset	x5, ne  // ne = any
  404ce0:	b	40489c <ferror@plt+0x35cc>
  404ce4:	mov	x0, #0x7fff                	// #32767
  404ce8:	cmp	x1, x0
  404cec:	b.ne	404a80 <ferror@plt+0x37b0>  // b.any
  404cf0:	orr	x0, x3, x4
  404cf4:	cbnz	x0, 404cc0 <ferror@plt+0x39f0>
  404cf8:	mov	x6, #0x0                   	// #0
  404cfc:	mov	x7, #0x0                   	// #0
  404d00:	mov	w0, #0x0                   	// #0
  404d04:	b	404c1c <ferror@plt+0x394c>
  404d08:	and	x2, x3, #0x8000000000000
  404d0c:	mov	w0, #0x0                   	// #0
  404d10:	cbz	w5, 404950 <ferror@plt+0x3680>
  404d14:	mov	w0, #0x0                   	// #0
  404d18:	tbz	w13, #11, 404950 <ferror@plt+0x3680>
  404d1c:	orr	w0, w0, #0x8
  404d20:	b	404950 <ferror@plt+0x3680>
  404d24:	add	x7, x1, #0x1
  404d28:	tst	x7, #0x7ffe
  404d2c:	b.ne	404f14 <ferror@plt+0x3c44>  // b.any
  404d30:	orr	x11, x3, x4
  404d34:	cbnz	x1, 4050bc <ferror@plt+0x3dec>
  404d38:	orr	x7, x2, x10
  404d3c:	cbz	x11, 405114 <ferror@plt+0x3e44>
  404d40:	cbz	x7, 405044 <ferror@plt+0x3d74>
  404d44:	adds	x4, x4, x10
  404d48:	adc	x3, x2, x3
  404d4c:	tbz	x3, #51, 404aec <ferror@plt+0x381c>
  404d50:	and	x3, x3, #0xfff7ffffffffffff
  404d54:	and	x0, x4, #0x7
  404d58:	mov	w5, #0x0                   	// #0
  404d5c:	mov	x1, #0x1                   	// #1
  404d60:	b	404924 <ferror@plt+0x3654>
  404d64:	subs	x9, x4, x10
  404d68:	cmp	x4, x10
  404d6c:	sbc	x6, x3, x2
  404d70:	tbnz	x6, #51, 404f70 <ferror@plt+0x3ca0>
  404d74:	orr	x7, x9, x6
  404d78:	cbnz	x7, 405050 <ferror@plt+0x3d80>
  404d7c:	and	x13, x13, #0xc00000
  404d80:	mov	x6, #0x0                   	// #0
  404d84:	cmp	x13, #0x800, lsl #12
  404d88:	mov	x1, #0x0                   	// #0
  404d8c:	cset	w8, eq  // eq = none
  404d90:	b	404aa0 <ferror@plt+0x37d0>
  404d94:	mov	x1, #0x7fff                	// #32767
  404d98:	neg	w0, w0
  404d9c:	orr	x3, x3, #0x8000000000000
  404da0:	cmp	x12, x1
  404da4:	b.eq	4049d8 <ferror@plt+0x3708>  // b.none
  404da8:	cmp	w0, #0x74
  404dac:	b.gt	404e64 <ferror@plt+0x3b94>
  404db0:	cmp	w0, #0x3f
  404db4:	b.gt	405068 <ferror@plt+0x3d98>
  404db8:	mov	w1, #0x40                  	// #64
  404dbc:	sub	w1, w1, w0
  404dc0:	lsr	x6, x4, x0
  404dc4:	lsl	x4, x4, x1
  404dc8:	cmp	x4, #0x0
  404dcc:	lsl	x4, x3, x1
  404dd0:	cset	x1, ne  // ne = any
  404dd4:	orr	x4, x4, x6
  404dd8:	lsr	x0, x3, x0
  404ddc:	orr	x4, x4, x1
  404de0:	sub	x2, x2, x0
  404de4:	b	404e70 <ferror@plt+0x3ba0>
  404de8:	orr	x2, x2, x10
  404dec:	cmp	x2, #0x0
  404df0:	cset	x0, ne  // ne = any
  404df4:	adds	x4, x0, x4
  404df8:	cinc	x3, x3, cs  // cs = hs, nlast
  404dfc:	b	404b18 <ferror@plt+0x3848>
  404e00:	mov	w2, #0x80                  	// #128
  404e04:	sub	w2, w2, w0
  404e08:	cmp	w0, #0x40
  404e0c:	sub	w4, w1, #0x3f
  404e10:	lsl	x0, x3, x2
  404e14:	orr	x0, x6, x0
  404e18:	csel	x6, x0, x6, ne  // ne = any
  404e1c:	lsr	x4, x3, x4
  404e20:	cmp	x6, #0x0
  404e24:	mov	x3, #0x0                   	// #0
  404e28:	cset	x0, ne  // ne = any
  404e2c:	orr	x4, x0, x4
  404e30:	mov	x7, x4
  404e34:	b	404914 <ferror@plt+0x3644>
  404e38:	mov	w6, #0x80                  	// #128
  404e3c:	sub	w6, w6, w0
  404e40:	subs	w0, w0, #0x40
  404e44:	lsl	x6, x2, x6
  404e48:	orr	x6, x10, x6
  404e4c:	csel	x10, x6, x10, ne  // ne = any
  404e50:	lsr	x2, x2, x0
  404e54:	cmp	x10, #0x0
  404e58:	cset	x5, ne  // ne = any
  404e5c:	orr	x5, x5, x2
  404e60:	b	40489c <ferror@plt+0x35cc>
  404e64:	orr	x3, x3, x4
  404e68:	cmp	x3, #0x0
  404e6c:	cset	x4, ne  // ne = any
  404e70:	subs	x4, x10, x4
  404e74:	mov	w8, w5
  404e78:	sbc	x3, x2, xzr
  404e7c:	mov	x1, x12
  404e80:	mov	x14, x15
  404e84:	b	4048a4 <ferror@plt+0x35d4>
  404e88:	mov	x1, #0x7fff                	// #32767
  404e8c:	neg	w0, w0
  404e90:	orr	x3, x3, #0x8000000000000
  404e94:	cmp	x12, x1
  404e98:	b.eq	404be4 <ferror@plt+0x3914>  // b.none
  404e9c:	cmp	w0, #0x74
  404ea0:	b.gt	405058 <ferror@plt+0x3d88>
  404ea4:	cmp	w0, #0x3f
  404ea8:	b.gt	405120 <ferror@plt+0x3e50>
  404eac:	mov	w1, #0x40                  	// #64
  404eb0:	sub	w1, w1, w0
  404eb4:	lsr	x5, x4, x0
  404eb8:	lsl	x4, x4, x1
  404ebc:	cmp	x4, #0x0
  404ec0:	lsl	x4, x3, x1
  404ec4:	cset	x1, ne  // ne = any
  404ec8:	orr	x4, x4, x5
  404ecc:	lsr	x0, x3, x0
  404ed0:	orr	x4, x4, x1
  404ed4:	add	x2, x2, x0
  404ed8:	adds	x4, x4, x10
  404edc:	mov	x1, x12
  404ee0:	cinc	x3, x2, cs  // cs = hs, nlast
  404ee4:	b	404b18 <ferror@plt+0x3848>
  404ee8:	mov	w5, #0x80                  	// #128
  404eec:	sub	w5, w5, w0
  404ef0:	subs	w0, w0, #0x40
  404ef4:	lsl	x5, x2, x5
  404ef8:	orr	x5, x10, x5
  404efc:	csel	x10, x5, x10, ne  // ne = any
  404f00:	lsr	x2, x2, x0
  404f04:	cmp	x10, #0x0
  404f08:	cset	x0, ne  // ne = any
  404f0c:	orr	x0, x0, x2
  404f10:	b	404df4 <ferror@plt+0x3b24>
  404f14:	mov	x0, #0x7fff                	// #32767
  404f18:	cmp	x7, x0
  404f1c:	b.eq	404fe4 <ferror@plt+0x3d14>  // b.none
  404f20:	adds	x4, x4, x10
  404f24:	mov	x1, x7
  404f28:	adc	x3, x2, x3
  404f2c:	mov	w5, #0x0                   	// #0
  404f30:	ubfx	x0, x4, #1, #3
  404f34:	extr	x4, x3, x4, #1
  404f38:	lsr	x3, x3, #1
  404f3c:	b	404924 <ferror@plt+0x3654>
  404f40:	mov	x13, #0x7fff                	// #32767
  404f44:	cmp	x1, x13
  404f48:	b.eq	404f88 <ferror@plt+0x3cb8>  // b.none
  404f4c:	cmp	x12, x13
  404f50:	b.eq	405180 <ferror@plt+0x3eb0>  // b.none
  404f54:	cbnz	x11, 404fa0 <ferror@plt+0x3cd0>
  404f58:	cbnz	x7, 405190 <ferror@plt+0x3ec0>
  404f5c:	mov	w8, #0x0                   	// #0
  404f60:	mov	x6, #0xffffffffffffffff    	// #-1
  404f64:	mov	x7, #0xffffffffffff        	// #281474976710655
  404f68:	mov	w0, #0x1                   	// #1
  404f6c:	b	404c24 <ferror@plt+0x3954>
  404f70:	cmp	x10, x4
  404f74:	mov	w8, w5
  404f78:	sbc	x6, x2, x3
  404f7c:	sub	x4, x10, x4
  404f80:	mov	x14, x15
  404f84:	b	4048ac <ferror@plt+0x35dc>
  404f88:	cbz	x11, 405178 <ferror@plt+0x3ea8>
  404f8c:	lsr	x0, x3, #50
  404f90:	cmp	x12, x1
  404f94:	eor	x0, x0, #0x1
  404f98:	and	w0, w0, #0x1
  404f9c:	b.eq	405180 <ferror@plt+0x3eb0>  // b.none
  404fa0:	cbz	x7, 404c00 <ferror@plt+0x3930>
  404fa4:	bfi	x6, x3, #61, #3
  404fa8:	lsr	x7, x3, #3
  404fac:	tbz	x3, #50, 404fc8 <ferror@plt+0x3cf8>
  404fb0:	lsr	x1, x2, #3
  404fb4:	tbnz	x2, #50, 404fc8 <ferror@plt+0x3cf8>
  404fb8:	mov	x6, x9
  404fbc:	mov	w8, w5
  404fc0:	bfi	x6, x2, #61, #3
  404fc4:	mov	x7, x1
  404fc8:	extr	x7, x7, x6, #61
  404fcc:	bfi	x6, x7, #61, #3
  404fd0:	lsr	x7, x7, #3
  404fd4:	b	404c1c <ferror@plt+0x394c>
  404fd8:	subs	x4, x4, x10
  404fdc:	sbc	x3, x3, x2
  404fe0:	b	4048a4 <ferror@plt+0x35d4>
  404fe4:	ands	x2, x13, #0xc00000
  404fe8:	b.eq	405094 <ferror@plt+0x3dc4>  // b.none
  404fec:	cmp	x2, #0x400, lsl #12
  404ff0:	eor	w0, w8, #0x1
  404ff4:	cset	w1, eq  // eq = none
  404ff8:	tst	w1, w0
  404ffc:	b.ne	405254 <ferror@plt+0x3f84>  // b.any
  405000:	cmp	x2, #0x800, lsl #12
  405004:	b.eq	4051b4 <ferror@plt+0x3ee4>  // b.none
  405008:	cmp	x2, #0x400, lsl #12
  40500c:	mov	w0, #0x14                  	// #20
  405010:	b.ne	404b50 <ferror@plt+0x3880>  // b.any
  405014:	mov	x3, #0xffffffffffffffff    	// #-1
  405018:	mov	x1, #0x7ffe                	// #32766
  40501c:	mov	x4, x3
  405020:	mov	w5, #0x0                   	// #0
  405024:	mov	w0, #0x14                  	// #20
  405028:	cbnz	x14, 404c44 <ferror@plt+0x3974>
  40502c:	b	404c3c <ferror@plt+0x396c>
  405030:	cbz	x7, 405100 <ferror@plt+0x3e30>
  405034:	mov	w8, w5
  405038:	mov	x3, x2
  40503c:	mov	x4, x10
  405040:	mov	x14, x15
  405044:	mov	x1, #0x0                   	// #0
  405048:	mov	x2, #0x0                   	// #0
  40504c:	b	404d14 <ferror@plt+0x3a44>
  405050:	mov	x4, x9
  405054:	b	4048ac <ferror@plt+0x35dc>
  405058:	orr	x3, x3, x4
  40505c:	cmp	x3, #0x0
  405060:	cset	x4, ne  // ne = any
  405064:	b	404ed8 <ferror@plt+0x3c08>
  405068:	mov	w1, #0x80                  	// #128
  40506c:	sub	w1, w1, w0
  405070:	subs	w0, w0, #0x40
  405074:	lsl	x1, x3, x1
  405078:	orr	x1, x4, x1
  40507c:	csel	x4, x1, x4, ne  // ne = any
  405080:	lsr	x3, x3, x0
  405084:	cmp	x4, #0x0
  405088:	cset	x4, ne  // ne = any
  40508c:	orr	x4, x4, x3
  405090:	b	404e70 <ferror@plt+0x3ba0>
  405094:	mov	w0, #0x14                  	// #20
  405098:	b	404b94 <ferror@plt+0x38c4>
  40509c:	lsr	x0, x2, #50
  4050a0:	mov	w8, w5
  4050a4:	eor	x0, x0, #0x1
  4050a8:	mov	x4, x10
  4050ac:	and	w0, w0, #0x1
  4050b0:	mov	x3, x2
  4050b4:	mov	x1, #0x7fff                	// #32767
  4050b8:	b	404c08 <ferror@plt+0x3938>
  4050bc:	mov	x7, #0x7fff                	// #32767
  4050c0:	cmp	x1, x7
  4050c4:	b.eq	4051d0 <ferror@plt+0x3f00>  // b.none
  4050c8:	cmp	x12, x7
  4050cc:	b.eq	405240 <ferror@plt+0x3f70>  // b.none
  4050d0:	cbnz	x11, 4051e8 <ferror@plt+0x3f18>
  4050d4:	mov	x3, x2
  4050d8:	mov	x4, x10
  4050dc:	mov	x1, #0x7fff                	// #32767
  4050e0:	b	404c08 <ferror@plt+0x3938>
  4050e4:	mov	x0, #0x7fff                	// #32767
  4050e8:	cmp	x12, x0
  4050ec:	b.eq	405228 <ferror@plt+0x3f58>  // b.none
  4050f0:	mov	x3, x2
  4050f4:	mov	x4, x10
  4050f8:	mov	x1, x12
  4050fc:	b	404a80 <ferror@plt+0x37b0>
  405100:	and	x13, x13, #0xc00000
  405104:	mov	x6, #0x0                   	// #0
  405108:	cmp	x13, #0x800, lsl #12
  40510c:	cset	w8, eq  // eq = none
  405110:	b	404aa0 <ferror@plt+0x37d0>
  405114:	mov	x3, x2
  405118:	mov	x4, x10
  40511c:	b	404914 <ferror@plt+0x3644>
  405120:	mov	w1, #0x80                  	// #128
  405124:	sub	w1, w1, w0
  405128:	subs	w0, w0, #0x40
  40512c:	lsl	x1, x3, x1
  405130:	orr	x1, x4, x1
  405134:	csel	x4, x1, x4, ne  // ne = any
  405138:	lsr	x3, x3, x0
  40513c:	cmp	x4, #0x0
  405140:	cset	x4, ne  // ne = any
  405144:	orr	x4, x4, x3
  405148:	b	404ed8 <ferror@plt+0x3c08>
  40514c:	cmp	x10, x4
  405150:	mov	w8, w5
  405154:	sbc	x3, x2, x3
  405158:	sub	x4, x10, x4
  40515c:	mov	x1, x12
  405160:	mov	x14, x15
  405164:	b	4048a4 <ferror@plt+0x35d4>
  405168:	orr	x0, x2, x10
  40516c:	cbnz	x0, 40509c <ferror@plt+0x3dcc>
  405170:	mov	w8, w5
  405174:	b	404cf8 <ferror@plt+0x3a28>
  405178:	cmp	x12, x1
  40517c:	b.ne	404f58 <ferror@plt+0x3c88>  // b.any
  405180:	cbz	x7, 405234 <ferror@plt+0x3f64>
  405184:	tst	x2, #0x4000000000000
  405188:	csinc	w0, w0, wzr, ne  // ne = any
  40518c:	cbnz	x11, 404fa4 <ferror@plt+0x3cd4>
  405190:	mov	w8, w5
  405194:	b	4050d4 <ferror@plt+0x3e04>
  405198:	orr	x7, x9, x6
  40519c:	cbz	x7, 405100 <ferror@plt+0x3e30>
  4051a0:	mov	x3, x6
  4051a4:	and	x0, x9, #0x7
  4051a8:	mov	x4, x9
  4051ac:	mov	w5, #0x1                   	// #1
  4051b0:	b	404924 <ferror@plt+0x3654>
  4051b4:	cbnz	x11, 405260 <ferror@plt+0x3f90>
  4051b8:	mov	x3, #0xffffffffffffffff    	// #-1
  4051bc:	mov	w8, #0x0                   	// #0
  4051c0:	mov	x4, x3
  4051c4:	mov	x1, #0x7ffe                	// #32766
  4051c8:	mov	w0, #0x14                  	// #20
  4051cc:	b	404954 <ferror@plt+0x3684>
  4051d0:	cbz	x11, 40526c <ferror@plt+0x3f9c>
  4051d4:	lsr	x0, x3, #50
  4051d8:	cmp	x12, x1
  4051dc:	eor	x0, x0, #0x1
  4051e0:	and	w0, w0, #0x1
  4051e4:	b.eq	40528c <ferror@plt+0x3fbc>  // b.none
  4051e8:	orr	x10, x2, x10
  4051ec:	cbz	x10, 404c00 <ferror@plt+0x3930>
  4051f0:	bfi	x6, x3, #61, #3
  4051f4:	lsr	x7, x3, #3
  4051f8:	tbz	x3, #50, 404fc8 <ferror@plt+0x3cf8>
  4051fc:	lsr	x1, x2, #3
  405200:	tbnz	x2, #50, 404fc8 <ferror@plt+0x3cf8>
  405204:	and	x6, x9, #0x1fffffffffffffff
  405208:	mov	w8, w5
  40520c:	orr	x6, x6, x2, lsl #61
  405210:	mov	x7, x1
  405214:	b	404fc8 <ferror@plt+0x3cf8>
  405218:	adds	x4, x4, x10
  40521c:	mov	x1, x12
  405220:	adc	x3, x2, x3
  405224:	b	404b18 <ferror@plt+0x3848>
  405228:	orr	x0, x2, x10
  40522c:	cbz	x0, 404cf8 <ferror@plt+0x3a28>
  405230:	b	404bec <ferror@plt+0x391c>
  405234:	cbz	x11, 404f5c <ferror@plt+0x3c8c>
  405238:	mov	x1, #0x7fff                	// #32767
  40523c:	b	404c08 <ferror@plt+0x3938>
  405240:	orr	x1, x2, x10
  405244:	cbnz	x1, 40527c <ferror@plt+0x3fac>
  405248:	cbz	x11, 404cf8 <ferror@plt+0x3a28>
  40524c:	mov	x1, #0x7fff                	// #32767
  405250:	b	404c08 <ferror@plt+0x3938>
  405254:	mov	w0, #0x14                  	// #20
  405258:	mov	x11, #0x0                   	// #0
  40525c:	b	404b94 <ferror@plt+0x38c4>
  405260:	mov	w0, #0x14                  	// #20
  405264:	mov	x11, #0x1                   	// #1
  405268:	b	404b94 <ferror@plt+0x38c4>
  40526c:	cmp	x12, x1
  405270:	b.ne	4050d4 <ferror@plt+0x3e04>  // b.any
  405274:	orr	x1, x2, x10
  405278:	cbz	x1, 404cf8 <ferror@plt+0x3a28>
  40527c:	tst	x2, #0x4000000000000
  405280:	csinc	w0, w0, wzr, ne  // ne = any
  405284:	cbnz	x11, 4051f0 <ferror@plt+0x3f20>
  405288:	b	4050d4 <ferror@plt+0x3e04>
  40528c:	orr	x1, x2, x10
  405290:	cbnz	x1, 40527c <ferror@plt+0x3fac>
  405294:	mov	x1, #0x7fff                	// #32767
  405298:	b	404c08 <ferror@plt+0x3938>
  40529c:	mov	x6, #0x0                   	// #0
  4052a0:	mov	w1, #0x7fff                	// #32767
  4052a4:	mov	x7, #0x0                   	// #0
  4052a8:	b	404970 <ferror@plt+0x36a0>
  4052ac:	nop
  4052b0:	cmp	w0, #0x0
  4052b4:	cbz	w0, 405300 <ferror@plt+0x4030>
  4052b8:	cneg	w1, w0, lt  // lt = tstop
  4052bc:	mov	w4, #0x403e                	// #16446
  4052c0:	clz	x3, x1
  4052c4:	mov	w2, #0x402f                	// #16431
  4052c8:	sub	w4, w4, w3
  4052cc:	lsr	w0, w0, #31
  4052d0:	sub	w2, w2, w4
  4052d4:	mov	x3, #0x0                   	// #0
  4052d8:	and	w4, w4, #0x7fff
  4052dc:	lsl	x1, x1, x2
  4052e0:	and	x1, x1, #0xffffffffffff
  4052e4:	orr	w0, w4, w0, lsl #15
  4052e8:	mov	x2, #0x0                   	// #0
  4052ec:	bfxil	x3, x1, #0, #48
  4052f0:	fmov	d0, x2
  4052f4:	bfi	x3, x0, #48, #16
  4052f8:	fmov	v0.d[1], x3
  4052fc:	ret
  405300:	mov	w4, #0x0                   	// #0
  405304:	mov	x1, #0x0                   	// #0
  405308:	mov	w0, #0x0                   	// #0
  40530c:	mov	x3, #0x0                   	// #0
  405310:	orr	w0, w4, w0, lsl #15
  405314:	bfxil	x3, x1, #0, #48
  405318:	mov	x2, #0x0                   	// #0
  40531c:	fmov	d0, x2
  405320:	bfi	x3, x0, #48, #16
  405324:	fmov	v0.d[1], x3
  405328:	ret
  40532c:	nop
  405330:	stp	x29, x30, [sp, #-48]!
  405334:	mov	x29, sp
  405338:	str	x19, [sp, #16]
  40533c:	str	q0, [sp, #32]
  405340:	ldp	x3, x0, [sp, #32]
  405344:	mrs	x6, fpcr
  405348:	ubfx	x2, x0, #48, #15
  40534c:	lsr	x4, x0, #63
  405350:	add	x1, x2, #0x1
  405354:	ubfiz	x0, x0, #3, #48
  405358:	tst	x1, #0x7ffe
  40535c:	and	w4, w4, #0xff
  405360:	orr	x0, x0, x3, lsr #61
  405364:	lsl	x5, x3, #3
  405368:	b.eq	4053e8 <ferror@plt+0x4118>  // b.none
  40536c:	mov	x1, #0xffffffffffffc400    	// #-15360
  405370:	add	x2, x2, x1
  405374:	cmp	x2, #0x7fe
  405378:	b.le	405450 <ferror@plt+0x4180>
  40537c:	ands	x0, x6, #0xc00000
  405380:	b.eq	4054e8 <ferror@plt+0x4218>  // b.none
  405384:	cmp	x0, #0x400, lsl #12
  405388:	b.eq	405608 <ferror@plt+0x4338>  // b.none
  40538c:	cmp	x0, #0x800, lsl #12
  405390:	csel	w7, w4, wzr, eq  // eq = none
  405394:	cbnz	w7, 4054e8 <ferror@plt+0x4218>
  405398:	mov	w0, #0x14                  	// #20
  40539c:	mov	x1, #0xffffffffffffffff    	// #-1
  4053a0:	mov	x2, #0x7fe                 	// #2046
  4053a4:	b.ne	405494 <ferror@plt+0x41c4>  // b.any
  4053a8:	cmp	w4, #0x0
  4053ac:	add	x3, x1, #0x8
  4053b0:	csel	x1, x3, x1, ne  // ne = any
  4053b4:	and	x3, x1, #0x80000000000000
  4053b8:	cbnz	w7, 40549c <ferror@plt+0x41cc>
  4053bc:	cbnz	x3, 4054a4 <ferror@plt+0x41d4>
  4053c0:	lsr	x1, x1, #3
  4053c4:	and	w3, w2, #0x7ff
  4053c8:	and	x4, x4, #0xff
  4053cc:	bfi	x1, x3, #52, #12
  4053d0:	orr	x19, x1, x4, lsl #63
  4053d4:	bl	405650 <ferror@plt+0x4380>
  4053d8:	fmov	d0, x19
  4053dc:	ldr	x19, [sp, #16]
  4053e0:	ldp	x29, x30, [sp], #48
  4053e4:	ret
  4053e8:	orr	x1, x0, x5
  4053ec:	cbnz	x2, 405404 <ferror@plt+0x4134>
  4053f0:	cbnz	x1, 4054c0 <ferror@plt+0x41f0>
  4053f4:	mov	w2, #0x0                   	// #0
  4053f8:	mov	w0, #0x0                   	// #0
  4053fc:	mov	x1, #0x0                   	// #0
  405400:	b	405430 <ferror@plt+0x4160>
  405404:	cbz	x1, 4054f8 <ferror@plt+0x4228>
  405408:	mov	x3, #0x7fff                	// #32767
  40540c:	extr	x1, x0, x5, #60
  405410:	lsr	x0, x0, #50
  405414:	cmp	x2, x3
  405418:	lsr	x1, x1, #3
  40541c:	eor	w0, w0, #0x1
  405420:	orr	x1, x1, #0x8000000000000
  405424:	csel	w0, w0, wzr, eq  // eq = none
  405428:	mov	w2, #0x7ff                 	// #2047
  40542c:	nop
  405430:	and	x4, x4, #0xff
  405434:	bfi	x1, x2, #52, #12
  405438:	orr	x19, x1, x4, lsl #63
  40543c:	cbnz	w0, 4053d4 <ferror@plt+0x4104>
  405440:	fmov	d0, x19
  405444:	ldr	x19, [sp, #16]
  405448:	ldp	x29, x30, [sp], #48
  40544c:	ret
  405450:	cmp	x2, #0x0
  405454:	b.le	405508 <ferror@plt+0x4238>
  405458:	cmp	xzr, x3, lsl #7
  40545c:	mov	w7, #0x0                   	// #0
  405460:	cset	x1, ne  // ne = any
  405464:	orr	x5, x1, x5, lsr #60
  405468:	orr	x1, x5, x0, lsl #4
  40546c:	mov	w0, #0x0                   	// #0
  405470:	tst	x5, #0x7
  405474:	b.eq	4055c0 <ferror@plt+0x42f0>  // b.none
  405478:	and	x3, x6, #0xc00000
  40547c:	cmp	x3, #0x400, lsl #12
  405480:	b.eq	4054d8 <ferror@plt+0x4208>  // b.none
  405484:	cmp	x3, #0x800, lsl #12
  405488:	mov	w0, #0x10                  	// #16
  40548c:	b.eq	4053a8 <ferror@plt+0x40d8>  // b.none
  405490:	cbz	x3, 4055cc <ferror@plt+0x42fc>
  405494:	and	x3, x1, #0x80000000000000
  405498:	cbz	w7, 4054a0 <ferror@plt+0x41d0>
  40549c:	orr	w0, w0, #0x8
  4054a0:	cbz	x3, 4055c0 <ferror@plt+0x42f0>
  4054a4:	cmp	x2, #0x7fe
  4054a8:	add	x2, x2, #0x1
  4054ac:	b.eq	405568 <ferror@plt+0x4298>  // b.none
  4054b0:	mov	x3, #0x1fefffffffffffff    	// #2301339409586323455
  4054b4:	and	w2, w2, #0x7ff
  4054b8:	and	x1, x3, x1, lsr #3
  4054bc:	b	405430 <ferror@plt+0x4160>
  4054c0:	and	x3, x6, #0xc00000
  4054c4:	mov	w7, #0x1                   	// #1
  4054c8:	cmp	x3, #0x400, lsl #12
  4054cc:	mov	x2, #0x0                   	// #0
  4054d0:	mov	x1, #0x1                   	// #1
  4054d4:	b.ne	405484 <ferror@plt+0x41b4>  // b.any
  4054d8:	cbnz	w4, 4054e0 <ferror@plt+0x4210>
  4054dc:	add	x1, x1, #0x8
  4054e0:	mov	w0, #0x10                  	// #16
  4054e4:	b	4053b4 <ferror@plt+0x40e4>
  4054e8:	mov	w2, #0x7ff                 	// #2047
  4054ec:	mov	w0, #0x14                  	// #20
  4054f0:	mov	x1, #0x0                   	// #0
  4054f4:	b	405430 <ferror@plt+0x4160>
  4054f8:	mov	w2, #0x7ff                 	// #2047
  4054fc:	mov	w0, #0x0                   	// #0
  405500:	mov	x1, #0x0                   	// #0
  405504:	b	405430 <ferror@plt+0x4160>
  405508:	cmn	x2, #0x34
  40550c:	b.lt	4054c0 <ferror@plt+0x41f0>  // b.tstop
  405510:	mov	x3, #0x3d                  	// #61
  405514:	sub	x7, x3, x2
  405518:	orr	x0, x0, #0x8000000000000
  40551c:	cmp	x7, #0x3f
  405520:	b.le	4055e0 <ferror@plt+0x4310>
  405524:	add	w1, w2, #0x43
  405528:	cmp	x7, #0x40
  40552c:	mov	w3, #0xfffffffd            	// #-3
  405530:	sub	w2, w3, w2
  405534:	lsl	x1, x0, x1
  405538:	orr	x1, x5, x1
  40553c:	csel	x5, x1, x5, ne  // ne = any
  405540:	lsr	x0, x0, x2
  405544:	cmp	x5, #0x0
  405548:	cset	x1, ne  // ne = any
  40554c:	orr	x1, x1, x0
  405550:	cmp	x1, #0x0
  405554:	cset	w7, ne  // ne = any
  405558:	tst	x1, #0x7
  40555c:	b.eq	4055a4 <ferror@plt+0x42d4>  // b.none
  405560:	mov	x2, #0x0                   	// #0
  405564:	b	405478 <ferror@plt+0x41a8>
  405568:	mov	w3, w2
  40556c:	ands	x1, x6, #0xc00000
  405570:	b.eq	405598 <ferror@plt+0x42c8>  // b.none
  405574:	cmp	x1, #0x400, lsl #12
  405578:	b.eq	405620 <ferror@plt+0x4350>  // b.none
  40557c:	cmp	x1, #0x800, lsl #12
  405580:	mov	w5, #0x7fe                 	// #2046
  405584:	csel	w1, w4, wzr, eq  // eq = none
  405588:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  40558c:	cmp	w1, #0x0
  405590:	csel	w3, w3, w5, ne  // ne = any
  405594:	csel	x1, xzr, x2, ne  // ne = any
  405598:	mov	w2, #0x14                  	// #20
  40559c:	orr	w0, w0, w2
  4055a0:	b	4053c8 <ferror@plt+0x40f8>
  4055a4:	and	x3, x1, #0x80000000000000
  4055a8:	cbnz	x1, 405638 <ferror@plt+0x4368>
  4055ac:	nop
  4055b0:	mov	w0, #0x0                   	// #0
  4055b4:	mov	x2, #0x1                   	// #1
  4055b8:	cbnz	x3, 4054b0 <ferror@plt+0x41e0>
  4055bc:	mov	x2, #0x0                   	// #0
  4055c0:	and	w2, w2, #0x7ff
  4055c4:	lsr	x1, x1, #3
  4055c8:	b	405430 <ferror@plt+0x4160>
  4055cc:	and	x3, x1, #0xf
  4055d0:	cmp	x3, #0x4
  4055d4:	add	x3, x1, #0x4
  4055d8:	csel	x1, x3, x1, ne  // ne = any
  4055dc:	b	4053b4 <ferror@plt+0x40e4>
  4055e0:	add	w1, w2, #0x3
  4055e4:	sub	w2, w3, w2
  4055e8:	lsl	x3, x5, x1
  4055ec:	cmp	x3, #0x0
  4055f0:	cset	x3, ne  // ne = any
  4055f4:	lsr	x2, x5, x2
  4055f8:	orr	x2, x2, x3
  4055fc:	lsl	x0, x0, x1
  405600:	orr	x1, x0, x2
  405604:	b	405550 <ferror@plt+0x4280>
  405608:	cbz	w4, 4054e8 <ferror@plt+0x4218>
  40560c:	mov	w7, #0x0                   	// #0
  405610:	mov	w0, #0x14                  	// #20
  405614:	mov	x2, #0x7fe                 	// #2046
  405618:	mov	x1, #0xffffffffffffffff    	// #-1
  40561c:	b	4053b4 <ferror@plt+0x40e4>
  405620:	cmp	w4, #0x0
  405624:	mov	w1, #0x7fe                 	// #2046
  405628:	csel	w3, w2, w1, eq  // eq = none
  40562c:	mov	x2, #0x1fffffffffffffff    	// #2305843009213693951
  405630:	csel	x1, xzr, x2, eq  // eq = none
  405634:	b	405598 <ferror@plt+0x42c8>
  405638:	tbz	w6, #11, 4055b0 <ferror@plt+0x42e0>
  40563c:	mov	w0, #0x0                   	// #0
  405640:	mov	x2, #0x0                   	// #0
  405644:	orr	w0, w0, #0x8
  405648:	b	4054a0 <ferror@plt+0x41d0>
  40564c:	nop
  405650:	tbz	w0, #0, 405660 <ferror@plt+0x4390>
  405654:	movi	v1.2s, #0x0
  405658:	fdiv	s0, s1, s1
  40565c:	mrs	x1, fpsr
  405660:	tbz	w0, #1, 405674 <ferror@plt+0x43a4>
  405664:	fmov	s1, #1.000000000000000000e+00
  405668:	movi	v2.2s, #0x0
  40566c:	fdiv	s0, s1, s2
  405670:	mrs	x1, fpsr
  405674:	tbz	w0, #2, 405694 <ferror@plt+0x43c4>
  405678:	mov	w2, #0xc5ae                	// #50606
  40567c:	mov	w1, #0x7f7fffff            	// #2139095039
  405680:	movk	w2, #0x749d, lsl #16
  405684:	fmov	s1, w1
  405688:	fmov	s2, w2
  40568c:	fadd	s0, s1, s2
  405690:	mrs	x1, fpsr
  405694:	tbz	w0, #3, 4056a4 <ferror@plt+0x43d4>
  405698:	movi	v1.2s, #0x80, lsl #16
  40569c:	fmul	s0, s1, s1
  4056a0:	mrs	x1, fpsr
  4056a4:	tbz	w0, #4, 4056bc <ferror@plt+0x43ec>
  4056a8:	mov	w0, #0x7f7fffff            	// #2139095039
  4056ac:	fmov	s2, #1.000000000000000000e+00
  4056b0:	fmov	s1, w0
  4056b4:	fsub	s0, s1, s2
  4056b8:	mrs	x0, fpsr
  4056bc:	ret
  4056c0:	stp	x29, x30, [sp, #-64]!
  4056c4:	mov	x29, sp
  4056c8:	stp	x19, x20, [sp, #16]
  4056cc:	adrp	x20, 416000 <ferror@plt+0x14d30>
  4056d0:	add	x20, x20, #0xdd0
  4056d4:	stp	x21, x22, [sp, #32]
  4056d8:	adrp	x21, 416000 <ferror@plt+0x14d30>
  4056dc:	add	x21, x21, #0xdc8
  4056e0:	sub	x20, x20, x21
  4056e4:	mov	w22, w0
  4056e8:	stp	x23, x24, [sp, #48]
  4056ec:	mov	x23, x1
  4056f0:	mov	x24, x2
  4056f4:	bl	4010f0 <_exit@plt-0x40>
  4056f8:	cmp	xzr, x20, asr #3
  4056fc:	b.eq	405728 <ferror@plt+0x4458>  // b.none
  405700:	asr	x20, x20, #3
  405704:	mov	x19, #0x0                   	// #0
  405708:	ldr	x3, [x21, x19, lsl #3]
  40570c:	mov	x2, x24
  405710:	add	x19, x19, #0x1
  405714:	mov	x1, x23
  405718:	mov	w0, w22
  40571c:	blr	x3
  405720:	cmp	x20, x19
  405724:	b.ne	405708 <ferror@plt+0x4438>  // b.any
  405728:	ldp	x19, x20, [sp, #16]
  40572c:	ldp	x21, x22, [sp, #32]
  405730:	ldp	x23, x24, [sp, #48]
  405734:	ldp	x29, x30, [sp], #64
  405738:	ret
  40573c:	nop
  405740:	ret
  405744:	nop
  405748:	adrp	x2, 417000 <ferror@plt+0x15d30>
  40574c:	mov	x1, #0x0                   	// #0
  405750:	ldr	x2, [x2, #224]
  405754:	b	401190 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405758 <.fini>:
  405758:	stp	x29, x30, [sp, #-16]!
  40575c:	mov	x29, sp
  405760:	ldp	x29, x30, [sp], #16
  405764:	ret
