
*** Running vivado
    with args -log kws_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kws_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source kws_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 424.723 ; gain = 127.168
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/wulian/kws_hls/kws_hls_1/kws_hls_1/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/wulian/MFCCHLS_V1/PreProcess/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top kws_0 -part xc7a200tfbg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13604 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.070 ; gain = 234.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kws_0' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/synth/kws_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'kws' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws.v:12]
	Parameter ap_ST_fsm_state1 bound to: 16'b0000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 16'b0000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 16'b0000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 16'b0000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 16'b0000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 16'b0000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 16'b0000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 16'b0000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 16'b0000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 16'b0000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 16'b0000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 16'b0000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 16'b0001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 16'b0010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 16'b0100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 16'b1000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws.v:147]
INFO: [Synth 8-6157] synthesizing module 'kws_pw_weight1' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_pw_weight1.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kws_pw_weight1_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_pw_weight1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_pw_weight1.v:19]
INFO: [Synth 8-3876] $readmem data file './kws_pw_weight1_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_pw_weight1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'kws_pw_weight1_ram' (1#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_pw_weight1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kws_pw_weight1' (2#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_pw_weight1.v:40]
INFO: [Synth 8-6157] synthesizing module 'kws_weights_ru' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_ru.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 6144 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kws_weights_ru_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_ru.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 6144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_ru.v:19]
INFO: [Synth 8-3876] $readmem data file './kws_weights_ru_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_ru.v:22]
INFO: [Synth 8-6155] done synthesizing module 'kws_weights_ru_ram' (3#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_ru.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kws_weights_ru' (4#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_ru.v:40]
INFO: [Synth 8-6157] synthesizing module 'kws_weights_rw' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_rw.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 4096 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kws_weights_rw_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_rw.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 4096 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_rw.v:19]
INFO: [Synth 8-3876] $readmem data file './kws_weights_rw_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_rw.v:22]
INFO: [Synth 8-6155] done synthesizing module 'kws_weights_rw_ram' (5#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_rw.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kws_weights_rw' (6#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_weights_rw.v:40]
INFO: [Synth 8-6157] synthesizing module 'kws_bias_r' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_bias_r.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kws_bias_r_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_bias_r.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_bias_r.v:19]
INFO: [Synth 8-3876] $readmem data file './kws_bias_r_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_bias_r.v:22]
INFO: [Synth 8-6155] done synthesizing module 'kws_bias_r_ram' (7#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_bias_r.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kws_bias_r' (8#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_bias_r.v:40]
INFO: [Synth 8-6157] synthesizing module 'grucell_zz' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_zz.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'grucell_zz_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_zz.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_zz.v:19]
INFO: [Synth 8-3876] $readmem data file './grucell_zz_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_zz.v:22]
INFO: [Synth 8-6155] done synthesizing module 'grucell_zz_ram' (9#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_zz.v:6]
INFO: [Synth 8-6155] done synthesizing module 'grucell_zz' (10#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_zz.v:40]
INFO: [Synth 8-6157] synthesizing module 'kws_fc_weights2' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights2.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kws_fc_weights2_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights2.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights2.v:19]
INFO: [Synth 8-3876] $readmem data file './kws_fc_weights2_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights2.v:22]
INFO: [Synth 8-6155] done synthesizing module 'kws_fc_weights2_ram' (11#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'kws_fc_weights2' (12#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_fc_weights2.v:40]
INFO: [Synth 8-6157] synthesizing module 'grucell' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:10]
	Parameter ap_ST_fsm_state1 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state4 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state12 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state13 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state14 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state15 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state16 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state17 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state18 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state19 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state20 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state21 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state23 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage16 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage17 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage18 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage19 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage20 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage21 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage22 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage23 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage24 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage25 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage26 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage27 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage28 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage29 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage30 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage31 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage32 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage33 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage34 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage35 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage36 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage37 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage38 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage39 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage40 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage41 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage42 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage43 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage44 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage45 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage46 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage47 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage48 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage49 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage50 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage51 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage52 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage53 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage54 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage55 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage56 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage57 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage58 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage59 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage60 bound to: 176'b00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage61 bound to: 176'b00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage62 bound to: 176'b00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage63 bound to: 176'b00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage64 bound to: 176'b00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage65 bound to: 176'b00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage66 bound to: 176'b00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage67 bound to: 176'b00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage68 bound to: 176'b00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage69 bound to: 176'b00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage70 bound to: 176'b00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage71 bound to: 176'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage72 bound to: 176'b00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage73 bound to: 176'b00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage74 bound to: 176'b00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage75 bound to: 176'b00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage76 bound to: 176'b00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage77 bound to: 176'b00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage78 bound to: 176'b00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage79 bound to: 176'b00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage80 bound to: 176'b00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage81 bound to: 176'b00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage82 bound to: 176'b00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage83 bound to: 176'b00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage84 bound to: 176'b00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage85 bound to: 176'b00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage86 bound to: 176'b00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage87 bound to: 176'b00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage88 bound to: 176'b00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage89 bound to: 176'b00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage90 bound to: 176'b00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage91 bound to: 176'b00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage92 bound to: 176'b00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage93 bound to: 176'b00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage94 bound to: 176'b00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage95 bound to: 176'b00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state587 bound to: 176'b00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state588 bound to: 176'b00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 176'b00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage1 bound to: 176'b00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage2 bound to: 176'b00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage3 bound to: 176'b00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state605 bound to: 176'b00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 176'b00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage1 bound to: 176'b00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage2 bound to: 176'b00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage3 bound to: 176'b00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state616 bound to: 176'b00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state617 bound to: 176'b00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state618 bound to: 176'b00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state619 bound to: 176'b00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state620 bound to: 176'b00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state621 bound to: 176'b00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state622 bound to: 176'b00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state623 bound to: 176'b00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state624 bound to: 176'b00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state625 bound to: 176'b00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state626 bound to: 176'b00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state627 bound to: 176'b00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 176'b00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state645 bound to: 176'b00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 176'b01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state648 bound to: 176'b10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:296]
INFO: [Synth 8-6157] synthesizing module 'grucell_x_1' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_x_1.v:51]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'grucell_x_1_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_x_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_x_1.v:22]
INFO: [Synth 8-3876] $readmem data file './grucell_x_1_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_x_1.v:25]
INFO: [Synth 8-6155] done synthesizing module 'grucell_x_1_ram' (13#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_x_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'grucell_x_1' (14#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_x_1.v:51]
INFO: [Synth 8-6157] synthesizing module 'grucell_state_1' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state_1.v:55]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'grucell_state_1_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state_1.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state_1.v:24]
INFO: [Synth 8-3876] $readmem data file './grucell_state_1_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state_1.v:27]
INFO: [Synth 8-6155] done synthesizing module 'grucell_state_1_ram' (15#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state_1.v:6]
INFO: [Synth 8-6155] done synthesizing module 'grucell_state_1' (16#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell_state_1.v:55]
INFO: [Synth 8-6157] synthesizing module 'mysigmoid' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/mysigmoid.v:10]
INFO: [Synth 8-6157] synthesizing module 'kws_hadd_16ns_16ncud' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hadd_16ns_16ncud.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kws_ap_hadd_3_full_dsp_16' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hadd_3_full_dsp_16.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hadd_3_full_dsp_16.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'kws_ap_hadd_3_full_dsp_16' (35#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hadd_3_full_dsp_16.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'kws_hadd_16ns_16ncud' (36#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hadd_16ns_16ncud.v:8]
INFO: [Synth 8-6157] synthesizing module 'kws_hmul_16ns_16ndEe' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hmul_16ns_16ndEe.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kws_ap_hmul_2_max_dsp_16' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hmul_2_max_dsp_16.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hmul_2_max_dsp_16.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'kws_ap_hmul_2_max_dsp_16' (49#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hmul_2_max_dsp_16.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'kws_hmul_16ns_16ndEe' (50#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hmul_16ns_16ndEe.v:8]
INFO: [Synth 8-6157] synthesizing module 'kws_hcmp_16ns_16neOg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
	Parameter AP_OEQ bound to: 5'b00001 
	Parameter AP_OGT bound to: 5'b00010 
	Parameter AP_OGE bound to: 5'b00011 
	Parameter AP_OLT bound to: 5'b00100 
	Parameter AP_OLE bound to: 5'b00101 
	Parameter AP_ONE bound to: 5'b00110 
	Parameter AP_UNO bound to: 5'b01000 
	Parameter OP_EQ bound to: 8'b00010100 
	Parameter OP_GT bound to: 8'b00100100 
	Parameter OP_GE bound to: 8'b00110100 
	Parameter OP_LT bound to: 8'b00001100 
	Parameter OP_LE bound to: 8'b00011100 
	Parameter OP_NE bound to: 8'b00101100 
	Parameter OP_UO bound to: 8'b00000100 
INFO: [Synth 8-638] synthesizing module 'kws_ap_hcmp_0_no_dsp_16' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hcmp_0_no_dsp_16.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 1 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hcmp_0_no_dsp_16.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'kws_ap_hcmp_0_no_dsp_16' (54#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hcmp_0_no_dsp_16.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'kws_hcmp_16ns_16neOg' (55#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mysigmoid' (56#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/mysigmoid.v:10]
INFO: [Synth 8-6157] synthesizing module 'mytanh' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/mytanh.v:10]
	Parameter ap_ST_fsm_state1 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state41 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state42 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state55 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state56 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state57 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 123'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 123'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state62 bound to: 123'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state63 bound to: 123'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state64 bound to: 123'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state65 bound to: 123'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state66 bound to: 123'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state67 bound to: 123'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state68 bound to: 123'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 123'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state70 bound to: 123'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state71 bound to: 123'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state72 bound to: 123'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state73 bound to: 123'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 123'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state75 bound to: 123'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state76 bound to: 123'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 123'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 123'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 123'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 123'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 123'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 123'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 123'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 123'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 123'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 123'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 123'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 123'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 123'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 123'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 123'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 123'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 123'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 123'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 123'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 123'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 123'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 123'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 123'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 123'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 123'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 123'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 123'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 123'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 123'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 123'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 123'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 123'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 123'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 123'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 123'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state112 bound to: 123'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state113 bound to: 123'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state114 bound to: 123'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state115 bound to: 123'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state116 bound to: 123'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state117 bound to: 123'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state118 bound to: 123'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state119 bound to: 123'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state120 bound to: 123'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state121 bound to: 123'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state122 bound to: 123'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state123 bound to: 123'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/mytanh.v:159]
INFO: [Synth 8-6155] done synthesizing module 'mytanh' (57#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/mytanh.v:10]
INFO: [Synth 8-6157] synthesizing module 'kws_hadd_16ns_16nfYi' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hadd_16ns_16nfYi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kws_ap_hadd_2_no_dsp_16' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hadd_2_no_dsp_16.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hadd_2_no_dsp_16.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'kws_ap_hadd_2_no_dsp_16' (69#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hadd_2_no_dsp_16.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'kws_hadd_16ns_16nfYi' (70#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hadd_16ns_16nfYi.v:8]
INFO: [Synth 8-6157] synthesizing module 'kws_hsub_16ns_16ng8j' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hsub_16ns_16ng8j.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kws_ap_hsub_3_full_dsp_16' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hsub_3_full_dsp_16.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hsub_3_full_dsp_16.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'kws_ap_hsub_3_full_dsp_16' (71#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hsub_3_full_dsp_16.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'kws_hsub_16ns_16ng8j' (72#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hsub_16ns_16ng8j.v:8]
INFO: [Synth 8-6155] done synthesizing module 'grucell' (73#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:10]
INFO: [Synth 8-6157] synthesizing module 'weight_loader' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:10]
	Parameter ap_ST_fsm_state1 bound to: 33'b000000000000000000000000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 33'b000000000000000000000000000000010 
	Parameter ap_ST_fsm_state4 bound to: 33'b000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 33'b000000000000000000000000000001000 
	Parameter ap_ST_fsm_state7 bound to: 33'b000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 33'b000000000000000000000000000100000 
	Parameter ap_ST_fsm_state10 bound to: 33'b000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 33'b000000000000000000000000010000000 
	Parameter ap_ST_fsm_state13 bound to: 33'b000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 33'b000000000000000000000001000000000 
	Parameter ap_ST_fsm_state16 bound to: 33'b000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 33'b000000000000000000000100000000000 
	Parameter ap_ST_fsm_state19 bound to: 33'b000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 33'b000000000000000000010000000000000 
	Parameter ap_ST_fsm_state22 bound to: 33'b000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 33'b000000000000000001000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 33'b000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp8_stage0 bound to: 33'b000000000000000100000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 33'b000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp9_stage0 bound to: 33'b000000000000010000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 33'b000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp10_stage0 bound to: 33'b000000000001000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 33'b000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp11_stage0 bound to: 33'b000000000100000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 33'b000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp12_stage0 bound to: 33'b000000010000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 33'b000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp13_stage0 bound to: 33'b000001000000000000000000000000000 
	Parameter ap_ST_fsm_state43 bound to: 33'b000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp14_stage0 bound to: 33'b000100000000000000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 33'b001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp15_stage0 bound to: 33'b010000000000000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 33'b100000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:235]
INFO: [Synth 8-6157] synthesizing module 'kws_sptohp_32ns_1bkb' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_sptohp_32ns_1bkb.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kws_ap_sptohp_0_no_dsp_32' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_sptohp_0_no_dsp_32.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_sptohp_0_no_dsp_32.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'kws_ap_sptohp_0_no_dsp_32' (76#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_sptohp_0_no_dsp_32.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'kws_sptohp_32ns_1bkb' (77#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_sptohp_32ns_1bkb.v:8]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3067]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3069]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3071]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3073]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3075]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3077]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3079]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3081]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3083]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3085]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3087]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3089]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3091]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3093]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3095]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3097]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3099]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3101]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:3103]
INFO: [Synth 8-6155] done synthesizing module 'weight_loader' (78#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/weight_loader.v:10]
INFO: [Synth 8-6157] synthesizing module 'pw_layer1' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state4 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state7 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state25 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state31 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:68]
INFO: [Synth 8-6157] synthesizing module 'pw_layer1_x' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_x.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pw_layer1_x_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_x.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_x.v:19]
INFO: [Synth 8-3876] $readmem data file './pw_layer1_x_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_x.v:22]
INFO: [Synth 8-6155] done synthesizing module 'pw_layer1_x_ram' (79#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_x.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pw_layer1_x' (80#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_x.v:40]
INFO: [Synth 8-6157] synthesizing module 'pw_layer1_y' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_y.v:55]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 96 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pw_layer1_y_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_y.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 96 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_y.v:24]
INFO: [Synth 8-3876] $readmem data file './pw_layer1_y_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_y.v:27]
INFO: [Synth 8-6155] done synthesizing module 'pw_layer1_y_ram' (81#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_y.v:6]
INFO: [Synth 8-6155] done synthesizing module 'pw_layer1_y' (82#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1_y.v:55]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1479]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1485]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1487]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1489]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1491]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1493]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1495]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1497]
INFO: [Synth 8-6155] done synthesizing module 'pw_layer1' (83#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:10]
INFO: [Synth 8-6157] synthesizing module 'fc_relu6' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state24 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state27 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6.v:72]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6.v:1087]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6.v:1089]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6.v:1091]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'fc_relu6' (84#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6.v:10]
INFO: [Synth 8-6157] synthesizing module 'fc_64u_12u_1u_s' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state23 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_state26 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s.v:72]
INFO: [Synth 8-6157] synthesizing module 'fc_64u_12u_1u_s_y_2' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s_y_2.v:55]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 12 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fc_64u_12u_1u_s_y_2_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s_y_2.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s_y_2.v:24]
INFO: [Synth 8-3876] $readmem data file './fc_64u_12u_1u_s_y_2_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s_y_2.v:27]
INFO: [Synth 8-6155] done synthesizing module 'fc_64u_12u_1u_s_y_2_ram' (85#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s_y_2.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fc_64u_12u_1u_s_y_2' (86#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s_y_2.v:55]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s.v:1042]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s.v:1044]
INFO: [Synth 8-6155] done synthesizing module 'fc_64u_12u_1u_s' (87#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_64u_12u_1u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'dw_layer1' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1.v:10]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state4 bound to: 9'b000000100 
	Parameter ap_ST_fsm_state5 bound to: 9'b000001000 
	Parameter ap_ST_fsm_state6 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state19 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state22 bound to: 9'b100000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1.v:60]
INFO: [Synth 8-6157] synthesizing module 'dw_layer1_x_4' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_x_4.v:40]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dw_layer1_x_4_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_x_4.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_x_4.v:19]
INFO: [Synth 8-3876] $readmem data file './dw_layer1_x_4_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_x_4.v:22]
INFO: [Synth 8-6155] done synthesizing module 'dw_layer1_x_4_ram' (88#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_x_4.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dw_layer1_x_4' (89#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_x_4.v:40]
INFO: [Synth 8-6157] synthesizing module 'dw_layer1_y_3' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_y_3.v:55]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dw_layer1_y_3_ram' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_y_3.v:6]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_y_3.v:24]
INFO: [Synth 8-3876] $readmem data file './dw_layer1_y_3_ram.dat' is read successfully [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_y_3.v:27]
INFO: [Synth 8-6155] done synthesizing module 'dw_layer1_y_3_ram' (90#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_y_3.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dw_layer1_y_3' (91#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1_y_3.v:55]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1.v:993]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1.v:995]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1.v:997]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1.v:999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1.v:1001]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1.v:1003]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1.v:1005]
INFO: [Synth 8-6155] done synthesizing module 'dw_layer1' (92#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/dw_layer1.v:10]
INFO: [Synth 8-6157] synthesizing module 'data_broadcaster' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/data_broadcaster.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_state5 bound to: 6'b010000 
	Parameter ap_ST_fsm_state6 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/data_broadcaster.v:69]
INFO: [Synth 8-6155] done synthesizing module 'data_broadcaster' (93#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/data_broadcaster.v:10]
INFO: [Synth 8-6157] synthesizing module 'datastream_out_12u_s' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/datastream_out_12u_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/datastream_out_12u_s.v:50]
INFO: [Synth 8-6157] synthesizing module 'kws_hptosp_16ns_3hbi' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hptosp_16ns_3hbi.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'kws_ap_hptosp_0_no_dsp_16' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hptosp_0_no_dsp_16.vhd:68]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_C_WIDTH bound to: 16 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 11 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 15 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -24 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 16 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_9' declared at 'd:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/floating_point_v7_1_rfs.vhd:94207' bound to instance 'U0' of component 'floating_point_v7_1_9' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hptosp_0_no_dsp_16.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'kws_ap_hptosp_0_no_dsp_16' (94#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/ip/kws_ap_hptosp_0_no_dsp_16.vhd:68]
INFO: [Synth 8-6155] done synthesizing module 'kws_hptosp_16ns_3hbi' (95#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hptosp_16ns_3hbi.v:8]
INFO: [Synth 8-6155] done synthesizing module 'datastream_out_12u_s' (96#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/datastream_out_12u_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d10_A' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d10_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d10_A_shiftReg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d10_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d10_A_shiftReg' (97#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d10_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d10_A' (98#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d10_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d100_A' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d100_A.v:8]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 7 - type: integer 
	Parameter DEPTH bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d100_A' (99#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d100_A.v:8]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d64_A' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d64_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d64_A_shiftReg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d64_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 6 - type: integer 
	Parameter DEPTH bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d64_A_shiftReg' (100#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d64_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d64_A' (101#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d64_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d12_A' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d12_A.v:42]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d12_A_shiftReg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d12_A.v:8]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d12_A_shiftReg' (102#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d12_A.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d12_A' (103#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d12_A.v:42]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (104#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (105#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (106#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both_w1' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:190]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (106#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (106#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both_w1' (107#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/regslice_core.v:190]
INFO: [Synth 8-6155] done synthesizing module 'kws' (108#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws.v:12]
INFO: [Synth 8-6155] done synthesizing module 'kws_0' (109#1) [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/synth/kws_0.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized75 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port CLK
WARNING: [Synth 8-3331] design flt_dec_op__parameterized2 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized69 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized69 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized69 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized69 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized69 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized45 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized4 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design special_detect__parameterized2 has unconnected port A[15]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port m_axis_result_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port m_axis_result_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port aclken
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port aresetn
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_a_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[15]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[14]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[13]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[12]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[11]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[10]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[9]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[8]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[1]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tdata[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tuser[0]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_c_tlast
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_operation_tvalid
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_operation_tdata[7]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_operation_tdata[6]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_operation_tdata[5]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_operation_tdata[4]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_operation_tdata[3]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_operation_tdata[2]
WARNING: [Synth 8-3331] design floating_point_v7_1_9_viv__parameterized11 has unconnected port s_axis_operation_tdata[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1316.781 ; gain = 538.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1316.781 ; gain = 538.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1316.781 ; gain = 538.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1318.383 ; gain = 1.602
INFO: [Netlist 29-17] Analyzing 3660 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/constraints/kws_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/constraints/kws_ooc.xdc] for cell 'inst'
Parsing XDC File [D:/wulian/KWS-SOC/KWS-SOC.runs/kws_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/wulian/KWS-SOC/KWS-SOC.runs/kws_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.184 . Memory (MB): peak = 1666.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 297 instances were transformed.
  FDE => FDRE: 81 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 216 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1692.172 ; gain = 26.156
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:35 ; elapsed = 00:01:58 . Memory (MB): peak = 1692.172 ; gain = 914.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:35 ; elapsed = 00:01:58 . Memory (MB): peak = 1692.172 ; gain = 914.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/wulian/KWS-SOC/KWS-SOC.runs/kws_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:59 . Memory (MB): peak = 1692.172 ; gain = 914.020
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "op_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'zext_ln91_reg_9586_reg[6:0]' into 'zext_ln93_reg_9580_reg[6:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:6143]
INFO: [Synth 8-4471] merging register 'zext_ln63_reg_6353_pp2_iter1_reg_reg[63:7]' into 'zext_ln63_reg_6353_reg[63:7]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:13136]
INFO: [Synth 8-4471] merging register 'zext_ln63_reg_6353_pp2_iter2_reg_reg[63:7]' into 'zext_ln63_reg_6353_reg[63:7]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:13137]
INFO: [Synth 8-4471] merging register 'zext_ln63_reg_6353_pp2_iter3_reg_reg[63:7]' into 'zext_ln63_reg_6353_reg[63:7]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:13138]
INFO: [Synth 8-4471] merging register 'zext_ln109_reg_9694_reg[63:7]' into 'zext_ln63_reg_6353_reg[63:7]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:13148]
INFO: [Synth 8-4471] merging register 'zext_ln109_reg_9694_pp5_iter1_reg_reg[63:7]' into 'zext_ln63_reg_6353_reg[63:7]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:13149]
INFO: [Synth 8-4471] merging register 'zext_ln109_reg_9694_pp5_iter2_reg_reg[63:7]' into 'zext_ln63_reg_6353_reg[63:7]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:13150]
INFO: [Synth 8-4471] merging register 'zext_ln109_reg_9694_pp5_iter3_reg_reg[63:7]' into 'zext_ln63_reg_6353_reg[63:7]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:13151]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln94_1_reg_9601_reg' and it is trimmed from '14' to '12' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:6150]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln63_reg_6353_pp2_iter5_reg_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:3952]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln63_reg_6353_pp2_iter4_reg_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:3951]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln63_reg_6353_pp2_iter3_reg_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:3950]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln63_reg_6353_pp2_iter2_reg_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:3949]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln63_reg_6353_pp2_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:3948]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln63_reg_6353_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:6125]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln109_reg_9694_pp5_iter4_reg_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:3892]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln109_reg_9694_pp5_iter3_reg_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:3891]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln109_reg_9694_pp5_iter2_reg_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:3890]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln109_reg_9694_pp5_iter1_reg_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:3860]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln109_reg_9694_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/grucell.v:6119]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'zext_ln44_1_reg_721_pp2_iter1_reg_reg[63:4]' into 'zext_ln44_1_reg_721_reg[63:4]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1545]
INFO: [Synth 8-4471] merging register 'zext_ln44_1_reg_721_pp2_iter2_reg_reg[63:4]' into 'zext_ln44_1_reg_721_reg[63:4]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1546]
INFO: [Synth 8-4471] merging register 'zext_ln44_1_reg_721_pp2_iter3_reg_reg[63:4]' into 'zext_ln44_1_reg_721_reg[63:4]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1547]
INFO: [Synth 8-4471] merging register 'zext_ln44_1_reg_721_pp2_iter4_reg_reg[63:4]' into 'zext_ln44_1_reg_721_reg[63:4]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1548]
INFO: [Synth 8-4471] merging register 'zext_ln44_1_reg_721_pp2_iter5_reg_reg[63:4]' into 'zext_ln44_1_reg_721_reg[63:4]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1549]
INFO: [Synth 8-4471] merging register 'zext_ln44_1_reg_721_pp2_iter6_reg_reg[63:4]' into 'zext_ln44_1_reg_721_reg[63:4]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1550]
INFO: [Synth 8-4471] merging register 'zext_ln44_1_reg_721_pp2_iter7_reg_reg[63:4]' into 'zext_ln44_1_reg_721_reg[63:4]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1551]
INFO: [Synth 8-4471] merging register 'zext_ln44_1_reg_721_pp2_iter8_reg_reg[63:4]' into 'zext_ln44_1_reg_721_reg[63:4]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/pw_layer1.v:1447]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln40_reg_515_reg' and it is trimmed from '7' to '6' bits. [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fc_relu6.v:565]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d10_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d100_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d64_A.v:90]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/fifo_w16_d12_A.v:90]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "grucell_state_1_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "pw_layer1_y_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "fc_64u_12u_1u_s_y_2_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "dw_layer1_y_3_ram:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:54 ; elapsed = 00:02:21 . Memory (MB): peak = 1692.172 ; gain = 914.020
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kws_hadd_16ns_16ncud:/kws_ap_hadd_3_full_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'kws_hadd_16ns_16ncud:/kws_ap_hadd_3_full_dsp_16_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_hadd_16ns_16ncud:/kws_ap_hadd_3_full_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'kws_hadd_16ns_16ncud:/kws_ap_hadd_3_full_dsp_16_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_hmul_16ns_16ndEe:/kws_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'kws_hmul_16ns_16ndEe:/kws_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kws_hmul_16ns_16ndEe:/kws_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized2) to 'kws_hmul_16ns_16ndEe:/kws_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kws_hmul_16ns_16ndEe:/kws_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized8) to 'kws_hmul_16ns_16ndEe:/kws_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'kws_hmul_16ns_16ndEe:/kws_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized8) to 'kws_hmul_16ns_16ndEe:/kws_ap_hmul_2_max_dsp_16_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'kws_hmul_16ns_16ndEe:/kws_ap_hmul_2_max_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'kws_hmul_16ns_16ndEe:/kws_ap_hmul_2_max_dsp_16_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_hmul_16ns_16ndEe:/kws_ap_hmul_2_max_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'kws_hmul_16ns_16ndEe:/kws_ap_hmul_2_max_dsp_16_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_hcmp_16ns_16neOg:/kws_ap_hcmp_0_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'kws_hcmp_16ns_16neOg:/kws_ap_hcmp_0_no_dsp_16_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_hcmp_16ns_16neOg:/kws_ap_hcmp_0_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'kws_hcmp_16ns_16neOg:/kws_ap_hcmp_0_no_dsp_16_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_hcmp_16ns_16neOg:/kws_ap_hcmp_0_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'kws_hcmp_16ns_16neOg:/kws_ap_hcmp_0_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_hcmp_16ns_16neOg:/kws_ap_hcmp_0_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'kws_hcmp_16ns_16neOg:/kws_ap_hcmp_0_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_hadd_16ns_16nfYi:/kws_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized2) to 'kws_hadd_16ns_16nfYi:/kws_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'kws_hadd_16ns_16nfYi:/kws_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'kws_hadd_16ns_16nfYi:/kws_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kws_hadd_16ns_16nfYi:/kws_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'kws_hadd_16ns_16nfYi:/kws_ap_hadd_2_no_dsp_16_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kws_hadd_16ns_16nfYi:/kws_ap_hadd_2_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'kws_hadd_16ns_16nfYi:/kws_ap_hadd_2_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_hadd_16ns_16nfYi:/kws_ap_hadd_2_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'kws_hadd_16ns_16nfYi:/kws_ap_hadd_2_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_grucell_fu_292/kws_hsub_16ns_16ng8j_U108/kws_ap_hsub_3_full_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/grp_grucell_fu_292/kws_hsub_16ns_16ng8j_U108/kws_ap_hsub_3_full_dsp_16_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_grucell_fu_292/kws_hsub_16ns_16ng8j_U108/kws_ap_hsub_3_full_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized2) to 'inst/grp_grucell_fu_292/kws_hsub_16ns_16ng8j_U108/kws_ap_hsub_3_full_dsp_16_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_sptohp_32ns_1bkb:/kws_ap_sptohp_0_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized2) to 'kws_sptohp_32ns_1bkb:/kws_ap_sptohp_0_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kws_sptohp_32ns_1bkb:/kws_ap_sptohp_0_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_DELAY' (delay__parameterized2) to 'kws_sptohp_32ns_1bkb:/kws_ap_sptohp_0_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/RND_REQ.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'kws_sptohp_32ns_1bkb:/kws_ap_sptohp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'kws_sptohp_32ns_1bkb:/kws_ap_sptohp_0_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'kws_sptohp_32ns_1bkb:/kws_ap_sptohp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'kws_sptohp_32ns_1bkb:/kws_ap_sptohp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kws_sptohp_32ns_1bkb:/kws_ap_sptohp_0_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'kws_sptohp_32ns_1bkb:/kws_ap_sptohp_0_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_datastream_out_12u_s_fu_440/kws_hptosp_16ns_3hbi_U146/kws_ap_hptosp_0_no_dsp_16_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/grp_datastream_out_12u_s_fu_440/kws_hptosp_16ns_3hbi_U146/kws_ap_hptosp_0_no_dsp_16_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_datastream_out_12u_s_fu_440/kws_hptosp_16ns_3hbi_U146/kws_ap_hptosp_0_no_dsp_16_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/grp_datastream_out_12u_s_fu_440/kws_hptosp_16ns_3hbi_U146/kws_ap_hptosp_0_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_datastream_out_12u_s_fu_440/kws_hptosp_16ns_3hbi_U146/kws_ap_hptosp_0_no_dsp_16_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized2) to 'inst/grp_datastream_out_12u_s_fu_440/kws_hptosp_16ns_3hbi_U146/kws_ap_hptosp_0_no_dsp_16_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |grucell__GB0  |           1|     47848|
|2     |mysigmoid     |           1|     29714|
|3     |grucell__GB2  |           1|     44817|
|4     |kws__GC0      |           1|     15799|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U24/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U23/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U24/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U23/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Synth 8-5544] ROM "kws_hcmp_16ns_16neOg_U23/op_tdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "kws_hcmp_16ns_16neOg_U24/op_tdata" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U65/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U65/din1_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:73]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U66/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U66/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U65/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U66/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U64/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U67/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U67/din1_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:73]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U67/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U65/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U68/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U68/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U67/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U68/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U64/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U69/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U69/din1_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U68/din1_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:73]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U69/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U65/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U70/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U70/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U69/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U70/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U64/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U71/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U71/din1_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U70/din1_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:73]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U71/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U65/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U72/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U72/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U71/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U72/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U64/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U73/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U73/din1_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U72/din1_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:73]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U73/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U65/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U74/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U74/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U73/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U74/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U64/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U75/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U75/din1_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U74/din1_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:73]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U75/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U65/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U76/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U76/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U75/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U76/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U64/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U77/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U77/din1_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U76/din1_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:73]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U77/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U65/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U78/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U78/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U77/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U78/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U64/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U79/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U79/din1_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U78/din1_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:73]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U79/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U65/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U80/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U80/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U79/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U80/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U64/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U81/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U81/din1_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U80/din1_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:73]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U81/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U65/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U82/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U82/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U81/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U82/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U64/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U83/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U83/din1_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U82/din1_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:73]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U83/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U65/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U84/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U84/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U83/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U84/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U64/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U85/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U85/din1_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U84/din1_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:73]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U85/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U65/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U86/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U86/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U85/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U86/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U64/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U87/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U87/din1_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U86/din1_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:73]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U87/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U65/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U88/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U88/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U87/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U88/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U64/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U89/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U89/din1_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U88/din1_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:73]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U89/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U65/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U90/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U90/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U89/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U90/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U64/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U91/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U91/din1_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U90/din1_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:73]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U91/opcode_buf1_reg[4:0]' into 'kws_hcmp_16ns_16neOg_U65/opcode_buf1_reg[4:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:94]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U92/ce_r_reg' into 'kws_hcmp_16ns_16neOg_U64/ce_r_reg' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:99]
INFO: [Synth 8-4471] merging register 'kws_hcmp_16ns_16neOg_U92/din0_buf1_reg[15:0]' into 'kws_hcmp_16ns_16neOg_U91/din0_buf1_reg[15:0]' [d:/wulian/KWS-SOC/KWS-SOC.srcs/sources_1/ip/kws_0/hdl/verilog/kws_hcmp_16ns_16neOg.v:71]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data61" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data131" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data141" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data151" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data161" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data41" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal "inst/state_1_U/grucell_state_1_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_25_0/grp_pw_layer1_fu_368/y_U/pw_layer1_y_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_25_0/grp_fc_64u_12u_1u_s_fu_396/y_2_U/fc_64u_12u_1u_s_y_2_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "inst/i_25_0/grp_dw_layer1_fu_410/y_3_U/dw_layer1_y_3_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[15]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[5]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[0]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[1]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[2]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[3]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[4]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[6]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[7]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[8]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[9]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[15]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[5]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[0]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[1]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[2]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[3]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[4]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[6]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[7]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[8]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[9]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\ap_phi_reg_pp0_iter2_p_0_reg_96_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U64/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[10]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[11]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[12] )
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[12]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[13] )
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[13]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U48/din1_buf1_reg[14] )
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U48/din0_buf1_reg[14]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter2_reg_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U50/din1_buf1_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[15]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[5]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[0]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[1]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[2]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[3]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[4]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[6]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[7]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[8]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[9]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U50/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U50/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U50/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U50/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U50/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U50/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U50/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U50/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U50/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U50/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hcmp_16ns_16neOg_U66/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[10]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[11] )
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[11]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[12] )
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[12]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[13] )
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[13]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U49/din1_buf1_reg[14] )
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U49/din0_buf1_reg[14]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter3_reg_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U51/din1_buf1_reg[15] )
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[15]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[5]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[0]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[1]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[2]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[3]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[4]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[6]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[7]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[8]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[9]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[9]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U51/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U51/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U51/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U51/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U51/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U51/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U51/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\grp_grucell_fu_292/grp_mysigmoid_fu_3723 /\kws_hmul_16ns_16ndEe_U51/din1_buf1_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[10]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[11]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[12]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[13]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U50/din0_buf1_reg[14]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter4_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[15]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[5]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[0]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[1]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[2]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[3]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[4]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[6]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[7]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[8]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[9]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[10]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[11]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[12]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[13]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U51/din0_buf1_reg[14]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter5_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U53/din0_buf1_reg[15]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter7_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U53/din0_buf1_reg[5]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter7_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U53/din0_buf1_reg[0]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter7_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U53/din0_buf1_reg[1]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter7_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U53/din0_buf1_reg[2]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter7_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U53/din0_buf1_reg[3]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter7_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U53/din0_buf1_reg[4]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter7_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U53/din0_buf1_reg[6]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter7_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U53/din0_buf1_reg[7]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter7_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U53/din0_buf1_reg[8]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter7_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U53/din0_buf1_reg[9]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter7_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[10]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[11]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[12]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[13]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U52/din0_buf1_reg[14]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter6_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U54/din0_buf1_reg[15]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter8_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U54/din0_buf1_reg[5]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter8_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U54/din0_buf1_reg[0]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter8_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U54/din0_buf1_reg[1]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter8_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U54/din0_buf1_reg[2]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter8_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U54/din0_buf1_reg[3]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter8_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U54/din0_buf1_reg[4]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter8_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U54/din0_buf1_reg[6]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter8_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/kws_hmul_16ns_16ndEe_U54/din0_buf1_reg[7]' (FDE) to 'inst/grp_grucell_fu_292/grp_mysigmoid_fu_3723/in_var_read_reg_755_pp0_iter8_reg_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__10.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__11.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__12.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__13.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__14.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__15.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__16.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__17.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__parameterized7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__18.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__19.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__20.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__21.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__25.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__24.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__23.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_9_viv__22.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY_HP.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_9_viv__22.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:28 ; elapsed = 00:05:14 . Memory (MB): peak = 1692.172 ; gain = 914.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |grucell__GB0  |           1|     36637|
|2     |mysigmoid     |           1|     17855|
|3     |grucell__GB2  |           1|     43749|
|4     |kws__GC0      |           1|     13273|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:59 ; elapsed = 00:05:52 . Memory (MB): peak = 1692.172 ; gain = 914.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:08:05 ; elapsed = 00:09:06 . Memory (MB): peak = 1794.324 ; gain = 1016.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |mysigmoid               |           1|     17855|
|2     |kws_GT3                 |           1|       898|
|3     |kws_GT5                 |           1|        24|
|4     |kws_GT2                 |           1|      8090|
|5     |kws_GT0                 |           1|     13697|
|6     |kws_GT1                 |           1|      9249|
|7     |kws_GT2__1              |           1|      1229|
|8     |kws_GT3__1              |           1|     59748|
|9     |kws_hadd_16ns_16nfYi__1 |           1|       724|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_292/state_1_U/grucell_state_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_292/state_1_U/grucell_state_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_292/x_1_U/grucell_x_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_grucell_fu_292/x_1_U/grucell_x_1_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_pw_layer1_fu_368/y_U/pw_layer1_y_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_pw_layer1_fu_368/y_U/pw_layer1_y_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_fc_relu6_fu_382/y_1_U/grucell_zz_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_fc_64u_12u_1u_s_fu_396/y_2_U/fc_64u_12u_1u_s_y_2_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/pw12gru_V_fifo_U/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/weights_rw_U/kws_weights_rw_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/weights_rw_U/kws_weights_rw_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/weights_zw_U/kws_weights_rw_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/weights_zw_U/kws_weights_rw_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/grp_dw_layer1_fu_410/y_3_U/dw_layer1_y_3_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/weights_ru_U/kws_weights_ru_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/weights_ru_U/kws_weights_ru_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/weights_ru_U/kws_weights_ru_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/weights_ru_U/kws_weights_ru_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/weights_zu_U/kws_weights_ru_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/weights_zu_U/kws_weights_ru_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/weights_zu_U/kws_weights_ru_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7053] The timing for the instance inst/weights_zu_U/kws_weights_ru_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:07 ; elapsed = 00:11:05 . Memory (MB): peak = 2277.707 ; gain = 1499.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:24 ; elapsed = 00:11:38 . Memory (MB): peak = 2277.707 ; gain = 1499.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:24 ; elapsed = 00:11:39 . Memory (MB): peak = 2277.707 ; gain = 1499.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:35 ; elapsed = 00:11:52 . Memory (MB): peak = 2277.707 ; gain = 1499.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:36 ; elapsed = 00:11:53 . Memory (MB): peak = 2277.707 ; gain = 1499.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:39 ; elapsed = 00:11:56 . Memory (MB): peak = 2277.707 ; gain = 1499.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:39 ; elapsed = 00:11:56 . Memory (MB): peak = 2277.707 ; gain = 1499.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    84|
|2     |DSP48E1    |    27|
|3     |DSP48E1_1  |    27|
|4     |DSP48E1_2  |    25|
|5     |DSP48E1_3  |    25|
|6     |LUT1       |   255|
|7     |LUT2       |  2088|
|8     |LUT3       |  2448|
|9     |LUT4       |  1328|
|10    |LUT5       |  2760|
|11    |LUT6       |  6780|
|12    |LUT6_2     |   189|
|13    |MUXCY      |  2223|
|14    |MUXF7      |    41|
|15    |MUXF8      |     4|
|16    |RAM16X1S   |    80|
|17    |RAMB18E1   |     1|
|18    |RAMB18E1_1 |     2|
|19    |RAMB18E1_2 |     1|
|20    |RAMB18E1_3 |     1|
|21    |RAMB18E1_4 |    10|
|22    |RAMB18E1_5 |     1|
|23    |RAMB18E1_6 |     1|
|24    |RAMB36E1   |     8|
|25    |RAMB36E1_1 |     4|
|26    |RAMB36E1_2 |     4|
|27    |RAMB36E1_3 |     4|
|28    |SRL16E     |  1098|
|29    |SRLC32E    |    64|
|30    |XORCY      |   724|
|31    |FDE        |    81|
|32    |FDRE       | 21567|
|33    |FDSE       |    49|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:39 ; elapsed = 00:11:57 . Memory (MB): peak = 2277.707 ; gain = 1499.555
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:08:14 ; elapsed = 00:11:05 . Memory (MB): peak = 2277.707 ; gain = 1124.164
Synthesis Optimization Complete : Time (s): cpu = 00:09:40 ; elapsed = 00:12:00 . Memory (MB): peak = 2277.707 ; gain = 1499.555
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2277.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3567 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2277.707 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1102 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 752 instances
  FDE => FDRE: 81 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 189 instances
  RAM16X1S => RAM32X1S (RAMS32): 80 instances

INFO: [Common 17-83] Releasing license: Synthesis
670 Infos, 153 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:10 ; elapsed = 00:15:00 . Memory (MB): peak = 2277.707 ; gain = 1823.184
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2277.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/wulian/KWS-SOC/KWS-SOC.runs/kws_0_synth_1/kws_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2277.707 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2277.707 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2277.707 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP kws_0, cache-ID = dc9089f4326c1d90
INFO: [Coretcl 2-1174] Renamed 3521 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2277.707 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/wulian/KWS-SOC/KWS-SOC.runs/kws_0_synth_1/kws_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 2277.707 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file kws_0_utilization_synth.rpt -pb kws_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2277.707 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2277.707 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 23:03:52 2020...
