{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 01 21:52:37 2011 " "Info: Processing started: Fri Jul 01 21:52:37 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off alu -c alu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } } { "c:/downloads/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/downloads/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lpm_dff1:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\] register lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 181.79 MHz 5.501 ns Internal " "Info: Clock \"clk\" has Internal fmax of 181.79 MHz between source register \"lpm_dff1:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]\" (period= 5.501 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.344 ns + Longest register register " "Info: + Longest register to register delay is 5.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff1:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X14_Y19_N5 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y19_N5; Fanout = 10; REG Node = 'lpm_dff1:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.272 ns) 0.653 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 2 COMB LCCOMB_X14_Y19_N16 3 " "Info: 2: + IC(0.381 ns) + CELL(0.272 ns) = 0.653 ns; Loc. = LCCOMB_X14_Y19_N16; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.228 ns) 1.215 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 3 COMB LCCOMB_X14_Y19_N10 3 " "Info: 3: + IC(0.334 ns) + CELL(0.228 ns) = 1.215 ns; Loc. = LCCOMB_X14_Y19_N10; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 1.500 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 4 COMB LCCOMB_X14_Y19_N20 3 " "Info: 4: + IC(0.232 ns) + CELL(0.053 ns) = 1.500 ns; Loc. = LCCOMB_X14_Y19_N20; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 1.768 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0 5 COMB LCCOMB_X14_Y19_N14 3 " "Info: 5: + IC(0.215 ns) + CELL(0.053 ns) = 1.768 ns; Loc. = LCCOMB_X14_Y19_N14; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 2.049 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 6 COMB LCCOMB_X14_Y19_N0 3 " "Info: 6: + IC(0.228 ns) + CELL(0.053 ns) = 2.049 ns; Loc. = LCCOMB_X14_Y19_N0; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.281 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 2.320 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 7 COMB LCCOMB_X14_Y19_N30 3 " "Info: 7: + IC(0.218 ns) + CELL(0.053 ns) = 2.320 ns; Loc. = LCCOMB_X14_Y19_N30; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 2.587 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 8 COMB LCCOMB_X14_Y19_N6 3 " "Info: 8: + IC(0.214 ns) + CELL(0.053 ns) = 2.587 ns; Loc. = LCCOMB_X14_Y19_N6; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.053 ns) 3.134 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 9 COMB LCCOMB_X10_Y19_N10 3 " "Info: 9: + IC(0.494 ns) + CELL(0.053 ns) = 3.134 ns; Loc. = LCCOMB_X10_Y19_N10; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 3.416 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 10 COMB LCCOMB_X10_Y19_N20 3 " "Info: 10: + IC(0.229 ns) + CELL(0.053 ns) = 3.416 ns; Loc. = LCCOMB_X10_Y19_N20; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 3.701 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 11 COMB LCCOMB_X10_Y19_N14 3 " "Info: 11: + IC(0.232 ns) + CELL(0.053 ns) = 3.701 ns; Loc. = LCCOMB_X10_Y19_N14; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 3.986 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 12 COMB LCCOMB_X10_Y19_N16 3 " "Info: 12: + IC(0.232 ns) + CELL(0.053 ns) = 3.986 ns; Loc. = LCCOMB_X10_Y19_N16; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 4.271 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 13 COMB LCCOMB_X10_Y19_N4 3 " "Info: 13: + IC(0.232 ns) + CELL(0.053 ns) = 4.271 ns; Loc. = LCCOMB_X10_Y19_N4; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 4.557 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 14 COMB LCCOMB_X10_Y19_N26 4 " "Info: 14: + IC(0.233 ns) + CELL(0.053 ns) = 4.557 ns; Loc. = LCCOMB_X10_Y19_N26; Fanout = 4; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 4.836 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 15 COMB LCCOMB_X10_Y19_N30 2 " "Info: 15: + IC(0.226 ns) + CELL(0.053 ns) = 4.836 ns; Loc. = LCCOMB_X10_Y19_N30; Fanout = 2; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 5.189 ns lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w29_n0_mux_dataout~2 16 COMB LCCOMB_X11_Y19_N30 1 " "Info: 16: + IC(0.300 ns) + CELL(0.053 ns) = 5.189 ns; Loc. = LCCOMB_X11_Y19_N30; Fanout = 1; COMB Node = 'lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w29_n0_mux_dataout~2'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/db/mux_bpc.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.344 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 17 REG LCFF_X11_Y19_N31 4 " "Info: 17: + IC(0.000 ns) + CELL(0.155 ns) = 5.344 ns; Loc. = LCFF_X11_Y19_N31; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.344 ns ( 25.15 % ) " "Info: Total cell delay = 1.344 ns ( 25.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 74.85 % ) " "Info: Total interconnect delay = 4.000 ns ( 74.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.344 ns" { lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.344 ns" { lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.381ns 0.334ns 0.232ns 0.215ns 0.228ns 0.218ns 0.214ns 0.494ns 0.229ns 0.232ns 0.232ns 0.232ns 0.233ns 0.226ns 0.300ns 0.000ns } { 0.000ns 0.272ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.027 ns - Smallest " "Info: - Smallest clock skew is 0.027 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.482 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 3 REG LCFF_X11_Y19_N31 4 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X11_Y19_N31; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.455 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.455 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.640 ns) + CELL(0.618 ns) 2.455 ns lpm_dff1:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X14_Y19_N5 10 " "Info: 3: + IC(0.640 ns) + CELL(0.618 ns) = 2.455 ns; Loc. = LCFF_X14_Y19_N5; Fanout = 10; REG Node = 'lpm_dff1:inst17\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clk~clkctrl lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.96 % ) " "Info: Total cell delay = 1.472 ns ( 59.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 40.04 % ) " "Info: Total interconnect delay = 0.983 ns ( 40.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { clk clk~clkctrl lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.455 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { clk clk~clkctrl lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.455 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "5.344 ns" { lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "5.344 ns" { lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.381ns 0.334ns 0.232ns 0.215ns 0.228ns 0.218ns 0.214ns 0.494ns 0.229ns 0.232ns 0.232ns 0.232ns 0.233ns 0.226ns 0.300ns 0.000ns } { 0.000ns 0.272ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.455 ns" { clk clk~clkctrl lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.455 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff1:inst17|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.343ns 0.640ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] input1\[0\] clk 8.089 ns register " "Info: tsu for register \"lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]\" (data pin = \"input1\[0\]\", clock pin = \"clk\") is 8.089 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.481 ns + Longest pin register " "Info: + Longest pin to register delay is 10.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns input1\[0\] 1 PIN PIN_Y15 5 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y15; Fanout = 5; PIN Node = 'input1\[0\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[0] } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { 536 632 721 552 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.565 ns) + CELL(0.378 ns) 5.790 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 2 COMB LCCOMB_X14_Y19_N16 3 " "Info: 2: + IC(4.565 ns) + CELL(0.378 ns) = 5.790 ns; Loc. = LCCOMB_X14_Y19_N16; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { input1[0] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.228 ns) 6.352 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 3 COMB LCCOMB_X14_Y19_N10 3 " "Info: 3: + IC(0.334 ns) + CELL(0.228 ns) = 6.352 ns; Loc. = LCCOMB_X14_Y19_N10; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.562 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 6.637 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 4 COMB LCCOMB_X14_Y19_N20 3 " "Info: 4: + IC(0.232 ns) + CELL(0.053 ns) = 6.637 ns; Loc. = LCCOMB_X14_Y19_N20; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 6.905 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0 5 COMB LCCOMB_X14_Y19_N14 3 " "Info: 5: + IC(0.215 ns) + CELL(0.053 ns) = 6.905 ns; Loc. = LCCOMB_X14_Y19_N14; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst\|2BitAdder:inst8\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.053 ns) 7.186 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0 6 COMB LCCOMB_X14_Y19_N0 3 " "Info: 6: + IC(0.228 ns) + CELL(0.053 ns) = 7.186 ns; Loc. = LCCOMB_X14_Y19_N0; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst5\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.281 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 7.457 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0 7 COMB LCCOMB_X14_Y19_N30 3 " "Info: 7: + IC(0.218 ns) + CELL(0.053 ns) = 7.457 ns; Loc. = LCCOMB_X14_Y19_N30; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst6\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 7.724 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 8 COMB LCCOMB_X14_Y19_N6 3 " "Info: 8: + IC(0.214 ns) + CELL(0.053 ns) = 7.724 ns; Loc. = LCCOMB_X14_Y19_N6; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst1\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.267 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.494 ns) + CELL(0.053 ns) 8.271 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 9 COMB LCCOMB_X10_Y19_N10 3 " "Info: 9: + IC(0.494 ns) + CELL(0.053 ns) = 8.271 ns; Loc. = LCCOMB_X10_Y19_N10; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.547 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.053 ns) 8.553 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 10 COMB LCCOMB_X10_Y19_N20 3 " "Info: 10: + IC(0.229 ns) + CELL(0.053 ns) = 8.553 ns; Loc. = LCCOMB_X10_Y19_N20; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.282 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 8.838 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 11 COMB LCCOMB_X10_Y19_N14 3 " "Info: 11: + IC(0.232 ns) + CELL(0.053 ns) = 8.838 ns; Loc. = LCCOMB_X10_Y19_N14; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst7\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 9.123 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 12 COMB LCCOMB_X10_Y19_N16 3 " "Info: 12: + IC(0.232 ns) + CELL(0.053 ns) = 9.123 ns; Loc. = LCCOMB_X10_Y19_N16; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst2\|2BitAdder:inst8\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 9.408 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 13 COMB LCCOMB_X10_Y19_N4 3 " "Info: 13: + IC(0.232 ns) + CELL(0.053 ns) = 9.408 ns; Loc. = LCCOMB_X10_Y19_N4; Fanout = 3; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst5\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.053 ns) 9.694 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0 14 COMB LCCOMB_X10_Y19_N26 4 " "Info: 14: + IC(0.233 ns) + CELL(0.053 ns) = 9.694 ns; Loc. = LCCOMB_X10_Y19_N26; Fanout = 4; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst6\|1BitAdder:inst2\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.286 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 9.973 ns 32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0 15 COMB LCCOMB_X10_Y19_N30 2 " "Info: 15: + IC(0.226 ns) + CELL(0.053 ns) = 9.973 ns; Loc. = LCCOMB_X10_Y19_N30; Fanout = 2; COMB Node = '32BitAddSub:inst16\|32BitAdder:inst2\|8BitAdder:inst3\|2BitAdder:inst7\|1BitAdder:inst\|2-1Mux:inst2\|5~0'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.279 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 } "NODE_NAME" } } { "2-1Mux.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/2-1Mux.bdf" { { 208 880 944 248 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 10.326 ns lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w29_n0_mux_dataout~2 16 COMB LCCOMB_X11_Y19_N30 1 " "Info: 16: + IC(0.300 ns) + CELL(0.053 ns) = 10.326 ns; Loc. = LCCOMB_X11_Y19_N30; Fanout = 1; COMB Node = 'lpm_mux0:inst6\|lpm_mux:lpm_mux_component\|mux_bpc:auto_generated\|l1_w29_n0_mux_dataout~2'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 } "NODE_NAME" } } { "db/mux_bpc.tdf" "" { Text "C:/Users/negar/Desktop/project/ALU3/db/mux_bpc.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 10.481 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 17 REG LCFF_X11_Y19_N31 4 " "Info: 17: + IC(0.000 ns) + CELL(0.155 ns) = 10.481 ns; Loc. = LCFF_X11_Y19_N31; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.297 ns ( 21.92 % ) " "Info: Total cell delay = 2.297 ns ( 21.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.184 ns ( 78.08 % ) " "Info: Total interconnect delay = 8.184 ns ( 78.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "10.481 ns" { input1[0] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "10.481 ns" { input1[0] {} input1[0]~combout {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 4.565ns 0.334ns 0.232ns 0.215ns 0.228ns 0.218ns 0.214ns 0.494ns 0.229ns 0.232ns 0.232ns 0.232ns 0.233ns 0.226ns 0.300ns 0.000ns } { 0.000ns 0.847ns 0.378ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.482 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\] 3 REG LCFF_X11_Y19_N31 4 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X11_Y19_N31; Fanout = 4; REG Node = 'lpm_dff0:inst14\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "10.481 ns" { input1[0] 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "10.481 ns" { input1[0] {} input1[0]~combout {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst|2BitAdder:inst8|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst5|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst6|1BitAdder:inst|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst1|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst7|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst2|2BitAdder:inst8|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst5|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst6|1BitAdder:inst2|2-1Mux:inst2|5~0 {} 32BitAddSub:inst16|32BitAdder:inst2|8BitAdder:inst3|2BitAdder:inst7|1BitAdder:inst|2-1Mux:inst2|5~0 {} lpm_mux0:inst6|lpm_mux:lpm_mux_component|mux_bpc:auto_generated|l1_w29_n0_mux_dataout~2 {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 4.565ns 0.334ns 0.232ns 0.215ns 0.228ns 0.218ns 0.214ns 0.494ns 0.229ns 0.232ns 0.232ns 0.232ns 0.233ns 0.226ns 0.300ns 0.000ns } { 0.000ns 0.847ns 0.378ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk output\[5\] lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] 7.430 ns register " "Info: tco from clock \"clk\" to destination pin \"output\[5\]\" through register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]\" is 7.430 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.453 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.638 ns) + CELL(0.618 ns) 2.453 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X13_Y20_N7 2 " "Info: 3: + IC(0.638 ns) + CELL(0.618 ns) = 2.453 ns; Loc. = LCFF_X13_Y20_N7; Fanout = 2; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.256 ns" { clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 60.01 % ) " "Info: Total cell delay = 1.472 ns ( 60.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.981 ns ( 39.99 % ) " "Info: Total interconnect delay = 0.981 ns ( 39.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.883 ns + Longest register pin " "Info: + Longest register to pin delay is 4.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\] 1 REG LCFF_X13_Y20_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y20_N7; Fanout = 2; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.769 ns) + CELL(2.114 ns) 4.883 ns output\[5\] 2 PIN PIN_N7 0 " "Info: 2: + IC(2.769 ns) + CELL(2.114 ns) = 4.883 ns; Loc. = PIN_N7; Fanout = 0; PIN Node = 'output\[5\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.883 ns" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] output[5] } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 384 1208 1384 400 "output\[31..0\]" "" } { 376 1056 1133 392 "output\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.114 ns ( 43.29 % ) " "Info: Total cell delay = 2.114 ns ( 43.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.769 ns ( 56.71 % ) " "Info: Total interconnect delay = 2.769 ns ( 56.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.883 ns" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] output[5] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.883 ns" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] {} output[5] {} } { 0.000ns 2.769ns } { 0.000ns 2.114ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.453 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.000ns 0.343ns 0.638ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "4.883 ns" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] output[5] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "4.883 ns" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5] {} output[5] {} } { 0.000ns 2.769ns } { 0.000ns 2.114ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[27\] input1\[27\] clk -0.502 ns register " "Info: th for register \"lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]\" (data pin = \"input1\[27\]\", clock pin = \"clk\") is -0.502 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 64 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 64; COMB Node = 'clk~clkctrl'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 152 336 504 168 "clk" "" } { 392 424 456 408 "clk" "" } { 376 864 912 392 "clk" "" } { 64 384 432 80 "clk" "" } { -80 384 432 -64 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[27\] 3 REG LCFF_X11_Y19_N21 2 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X11_Y19_N21; Fanout = 2; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.133 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.133 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns input1\[27\] 1 PIN PIN_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N3; Fanout = 2; PIN Node = 'input1\[27\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "" { input1[27] } "NODE_NAME" } } { "alu.bdf" "" { Schematic "C:/Users/negar/Desktop/project/ALU3/alu.bdf" { { 184 336 504 200 "input1\[31..0\]" "" } { 328 640 712 344 "input1\[31..0\]" "" } { 536 632 721 552 "input1\[31..0\]" "" } { -96 360 432 -80 "input1\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(0.053 ns) 2.978 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]~feeder 2 COMB LCCOMB_X11_Y19_N20 1 " "Info: 2: + IC(2.071 ns) + CELL(0.053 ns) = 2.978 ns; Loc. = LCCOMB_X11_Y19_N20; Fanout = 1; COMB Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]~feeder'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.124 ns" { input1[27] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.133 ns lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[27\] 3 REG LCFF_X11_Y19_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 3.133 ns; Loc. = LCFF_X11_Y19_N21; Fanout = 2; REG Node = 'lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[27\]'" {  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27]~feeder lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/downloads/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.062 ns ( 33.90 % ) " "Info: Total cell delay = 1.062 ns ( 33.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.071 ns ( 66.10 % ) " "Info: Total interconnect delay = 2.071 ns ( 66.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { input1[27] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27]~feeder lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { input1[27] {} input1[27]~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27]~feeder {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27] {} } { 0.000ns 0.000ns 2.071ns 0.000ns } { 0.000ns 0.854ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/downloads/quartus/bin/TimingClosureFloorplan.fld" "" "3.133 ns" { input1[27] lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27]~feeder lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27] } "NODE_NAME" } } { "c:/downloads/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/downloads/quartus/bin/Technology_Viewer.qrui" "3.133 ns" { input1[27] {} input1[27]~combout {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27]~feeder {} lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[27] {} } { 0.000ns 0.000ns 2.071ns 0.000ns } { 0.000ns 0.854ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "183 " "Info: Peak virtual memory: 183 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 01 21:52:42 2011 " "Info: Processing ended: Fri Jul 01 21:52:42 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
