// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "04/14/2018 01:58:36"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK_50~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \flushed_M~DUPLICATE_q ;
wire \flush_A~combout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \isjump_M~q ;
wire \PC_A[4]~feeder_combout ;
wire \bptable~2_combout ;
wire \bptable~0_combout ;
wire \PC_D[2]~feeder_combout ;
wire \PC_A[2]~feeder_combout ;
wire \bptable~1_combout ;
wire \bptable~11_combout ;
wire \imem~26_combout ;
wire \imem~25_combout ;
wire \imem~27_combout ;
wire \PC~0_combout ;
wire \imem~22_combout ;
wire \imem~17_combout ;
wire \imem~23_combout ;
wire \imem~24_combout ;
wire \Selector33~0_combout ;
wire \WideOr2~0_combout ;
wire \aluimm_A~DUPLICATE_q ;
wire \aluin2_A[0]~18_combout ;
wire \Selector36~0_combout ;
wire \imem~33_combout ;
wire \imem~32_combout ;
wire \imem~34_combout ;
wire \Selector35~0_combout ;
wire \Selector31~13_combout ;
wire \imem~75_combout ;
wire \imem~66_combout ;
wire \imem~67_combout ;
wire \imem~76_combout ;
wire \Selector44~0_combout ;
wire \wrmem_D~0_combout ;
wire \Selector48~0_combout ;
wire \imem~39_combout ;
wire \imem~38_combout ;
wire \imem~40_combout ;
wire \imem~28_combout ;
wire \imem~29_combout ;
wire \imem~30_combout ;
wire \imem~31_combout ;
wire \Equal16~0_combout ;
wire \Selector48~3_combout ;
wire \Selector33~1_combout ;
wire \Selector48~2_combout ;
wire \Selector48~4_combout ;
wire \Selector48~5_combout ;
wire \wrreg_A~DUPLICATE_q ;
wire \imem~14_combout ;
wire \imem~15_combout ;
wire \inst_D~5_combout ;
wire \inst_D~6_combout ;
wire \imem~12_combout ;
wire \imem~13_combout ;
wire \inst_D~3_combout ;
wire \inst_D~4_combout ;
wire \imem~85_combout ;
wire \imem~84_combout ;
wire \imem~83_combout ;
wire \imem~86_combout ;
wire \Selector43~0_combout ;
wire \wregno_A[4]~DUPLICATE_q ;
wire \forw2A_D~1_combout ;
wire \imem~5_combout ;
wire \imem~6_combout ;
wire \inst_D~1_combout ;
wire \inst_D~2_combout ;
wire \imem~79_combout ;
wire \imem~87_combout ;
wire \imem~80_combout ;
wire \imem~3_combout ;
wire \imem~2_combout ;
wire \imem~0_combout ;
wire \imem~4_combout ;
wire \inst_D~0_combout ;
wire \inst_D[14]~DUPLICATE_q ;
wire \Selector47~0_combout ;
wire \imem~8_combout ;
wire \imem~10_combout ;
wire \imem~9_combout ;
wire \imem~7_combout ;
wire \imem~11_combout ;
wire \inst_D~17_combout ;
wire \imem~77_combout ;
wire \imem~78_combout ;
wire \Selector46~0_combout ;
wire \Selector45~0_combout ;
wire \forw2A_D~0_combout ;
wire \forw2A_D~combout ;
wire \Selector50~0_combout ;
wire \stall_D~7_combout ;
wire \selaluout_D~0_combout ;
wire \selaluout_A~DUPLICATE_q ;
wire \always11~1_combout ;
wire \imem~52_combout ;
wire \Add0~1_sumout ;
wire \imem~51_combout ;
wire \inst_D~9_combout ;
wire \inst_D~10_combout ;
wire \imem~48_combout ;
wire \imem~47_combout ;
wire \imem~49_combout ;
wire \imem~50_combout ;
wire \inst_D~7_combout ;
wire \inst_D~8_combout ;
wire \forw1A_D~1_combout ;
wire \stall_D~3_combout ;
wire \imem~57_combout ;
wire \imem~55_combout ;
wire \imem~58_combout ;
wire \imem~56_combout ;
wire \imem~59_combout ;
wire \inst_D~13_combout ;
wire \forw1A_D~2_combout ;
wire \Selector49~1_combout ;
wire \stall_D~4_combout ;
wire \always11~2_combout ;
wire \imem~53_combout ;
wire \imem~54_combout ;
wire \inst_D~11_combout ;
wire \inst_D~12_combout ;
wire \forw1A_D~3_combout ;
wire \forw1A_D~combout ;
wire \result_A[1]~4_combout ;
wire \selaluout_A~q ;
wire \imem~73_combout ;
wire \imem~72_combout ;
wire \imem~74_combout ;
wire \off_A[31]~DUPLICATE_q ;
wire \result_A[30]~20_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \isbranch_D~0_combout ;
wire \wrmem_D~1_combout ;
wire \wrmem_A~q ;
wire \wrmem_M~0_combout ;
wire \wrmem_M~q ;
wire \regval2_A[30]~DUPLICATE_q ;
wire \dbus[30]~60_combout ;
wire \dmem~0feeder_combout ;
wire \dmem~0_q ;
wire \aluout_M[15]~DUPLICATE_q ;
wire \pcplus_D[2]~0_combout ;
wire \Add3~46 ;
wire \Add3~49_sumout ;
wire \wregno_M[2]~DUPLICATE_q ;
wire \wrreg_A~q ;
wire \wrreg_M~0_combout ;
wire \wrreg_M~q ;
wire \wregno_A[0]~DUPLICATE_q ;
wire \forw2M_D~0_combout ;
wire \forw2M_D~1_combout ;
wire \forw2M_D~combout ;
wire \selmemout_A~q ;
wire \selmemout_M~DUPLICATE_q ;
wire \aluimm_A~q ;
wire \regs_rtl_1_bypass[10]~feeder_combout ;
wire \wregno_W[4]~feeder_combout ;
wire \regs~67_combout ;
wire \wregno_W[1]~feeder_combout ;
wire \wrreg_W~q ;
wire \always8~0_combout ;
wire \regs~66_combout ;
wire \regs~68_combout ;
wire \wregno_W[3]~DUPLICATE_q ;
wire \wregno_W[0]~DUPLICATE_q ;
wire \forw2W_D~0_combout ;
wire \wregno_W[2]~DUPLICATE_q ;
wire \wregno_W[4]~DUPLICATE_q ;
wire \forw2W_D~1_combout ;
wire \forw2W_D~combout ;
wire \selmemout_W~DUPLICATE_q ;
wire \Add0~2 ;
wire \Add0~49_sumout ;
wire \pcplus_A[4]~feeder_combout ;
wire \selaluout_M~q ;
wire \selaluout_W~q ;
wire \selpcplus_M~q ;
wire \selpcplus_W~q ;
wire \pcplus_W[4]~feeder_combout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \regval1_A[20]~DUPLICATE_q ;
wire \pcgood_W[4]~feeder_combout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \Add3~50 ;
wire \Add3~54 ;
wire \Add3~57_sumout ;
wire \regval1_A[5]~DUPLICATE_q ;
wire \regval1_A[2]~DUPLICATE_q ;
wire \Add4~46 ;
wire \Add4~50 ;
wire \Add4~54 ;
wire \Add4~57_sumout ;
wire \pcgood_M[5]~12_combout ;
wire \off_A[9]~DUPLICATE_q ;
wire \Add0~14 ;
wire \Add0~18 ;
wire \Add0~22 ;
wire \Add0~26 ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \regval1_A[15]~DUPLICATE_q ;
wire \Add0~38 ;
wire \Add0~42 ;
wire \Add0~46 ;
wire \Add0~57_sumout ;
wire \pcplus_A[16]~feeder_combout ;
wire \off_A[11]~feeder_combout ;
wire \off_A[8]~DUPLICATE_q ;
wire \Add0~17_sumout ;
wire \imem~81_combout ;
wire \imem~82_combout ;
wire \inst_D[4]~DUPLICATE_q ;
wire \Add3~58 ;
wire \Add3~2 ;
wire \Add3~6 ;
wire \Add3~10 ;
wire \Add3~14 ;
wire \Add3~18 ;
wire \Add3~22 ;
wire \Add3~30 ;
wire \Add3~34 ;
wire \Add3~38 ;
wire \Add3~42 ;
wire \Add3~61_sumout ;
wire \pcplus_M[16]~feeder_combout ;
wire \result_A[16]~14_combout ;
wire \memout_M[0]~1_combout ;
wire \dmem~33_combout ;
wire \HexOut[17]~7_combout ;
wire \always4~0_combout ;
wire \result_A[17]~12_combout ;
wire \pcplus_W[17]~feeder_combout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \dbus[1]~75_combout ;
wire \restmp_M[6]~feeder_combout ;
wire \SW[6]~input_o ;
wire \switches|ready~0_combout ;
wire \switches|Add0~125_sumout ;
wire \SW[7]~input_o ;
wire \switches|bounceTimer[31]~0_combout ;
wire \SW[9]~input_o ;
wire \SW[3]~input_o ;
wire \SW[8]~input_o ;
wire \SW[2]~input_o ;
wire \switches|bounceTimer[31]~2_combout ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \switches|bounceTimer[31]~1_combout ;
wire \switches|bounceTimer[31]~3_combout ;
wire \switches|bounceTimer[15]~DUPLICATE_q ;
wire \switches|LessThan0~5_combout ;
wire \switches|bounceTimer[16]~DUPLICATE_q ;
wire \switches|LessThan0~4_combout ;
wire \switches|bounceTimer[7]~DUPLICATE_q ;
wire \switches|LessThan0~3_combout ;
wire \switches|LessThan0~6_combout ;
wire \switches|bouncing~0_combout ;
wire \switches|bouncing~q ;
wire \switches|Add0~126 ;
wire \switches|Add0~121_sumout ;
wire \switches|Add0~122 ;
wire \switches|Add0~117_sumout ;
wire \switches|Add0~118 ;
wire \switches|Add0~113_sumout ;
wire \switches|Add0~114 ;
wire \switches|Add0~109_sumout ;
wire \switches|Add0~110 ;
wire \switches|Add0~105_sumout ;
wire \switches|Add0~106 ;
wire \switches|Add0~77_sumout ;
wire \switches|Add0~78 ;
wire \switches|Add0~73_sumout ;
wire \switches|Add0~74 ;
wire \switches|Add0~69_sumout ;
wire \switches|Add0~70 ;
wire \switches|Add0~65_sumout ;
wire \switches|Add0~66 ;
wire \switches|Add0~61_sumout ;
wire \switches|Add0~62 ;
wire \switches|Add0~57_sumout ;
wire \switches|Add0~58 ;
wire \switches|Add0~53_sumout ;
wire \switches|bounceTimer[12]~DUPLICATE_q ;
wire \switches|Add0~54 ;
wire \switches|Add0~49_sumout ;
wire \switches|Add0~50 ;
wire \switches|Add0~101_sumout ;
wire \switches|Add0~102 ;
wire \switches|Add0~97_sumout ;
wire \switches|Add0~98 ;
wire \switches|Add0~93_sumout ;
wire \switches|Add0~94 ;
wire \switches|Add0~89_sumout ;
wire \switches|Add0~90 ;
wire \switches|Add0~85_sumout ;
wire \switches|Add0~86 ;
wire \switches|Add0~81_sumout ;
wire \switches|Add0~82 ;
wire \switches|Add0~45_sumout ;
wire \switches|Add0~46 ;
wire \switches|Add0~41_sumout ;
wire \switches|Add0~42 ;
wire \switches|Add0~37_sumout ;
wire \switches|Add0~38 ;
wire \switches|Add0~33_sumout ;
wire \switches|Add0~34 ;
wire \switches|Add0~13_sumout ;
wire \switches|Add0~14 ;
wire \switches|Add0~9_sumout ;
wire \switches|Add0~10 ;
wire \switches|Add0~29_sumout ;
wire \switches|Add0~30 ;
wire \switches|Add0~25_sumout ;
wire \switches|bounceTimer[27]~DUPLICATE_q ;
wire \switches|Add0~26 ;
wire \switches|Add0~5_sumout ;
wire \switches|Add0~6 ;
wire \switches|Add0~1_sumout ;
wire \switches|Add0~2 ;
wire \switches|Add0~21_sumout ;
wire \switches|Add0~22 ;
wire \switches|Add0~17_sumout ;
wire \switches|LessThan0~0_combout ;
wire \switches|LessThan0~1_combout ;
wire \switches|LessThan0~2_combout ;
wire \switches|sdata[0]~0_combout ;
wire \switches|sdata[0]~1_combout ;
wire \dbus[2]~12_combout ;
wire \dbus[6]~50_combout ;
wire \HexOut[6]~3_combout ;
wire \always5~0_combout ;
wire \led[6]~_Duplicate_1_q ;
wire \memout_M[6]~16_combout ;
wire \memout_M[6]~17_combout ;
wire \~GND~combout ;
wire \selmemout_W~q ;
wire \dbus[2]~24_combout ;
wire \KEY[2]~input_o ;
wire \dbus[2]~100_combout ;
wire \dmem_rtl_0_bypass[33]~3_combout ;
wire \aluout_M[9]~feeder_combout ;
wire \aluout_W[9]~feeder_combout ;
wire \wmemval_M[9]~feeder_combout ;
wire \HexOut[9]~feeder_combout ;
wire \HexOut[9]~DUPLICATE_q ;
wire \led[9]~_Duplicate_1_q ;
wire \memout_M[9]~13_combout ;
wire \dbus[9]~44_combout ;
wire \dmem~73_combout ;
wire \aluin2_A[13]~28_combout ;
wire \Selector18~0_combout ;
wire \HexOut[12]~5_combout ;
wire \memout_M[12]~20_combout ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \dbus[12]~64_combout ;
wire \dmem_rtl_0_bypass[53]~9_combout ;
wire \pcplus_M[10]~feeder_combout ;
wire \dbus[10]~40_combout ;
wire \dmem_rtl_0_bypass[49]~6_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \result_A[11]~39_combout ;
wire \HexOut[11]~DUPLICATE_q ;
wire \memout_M[11]~11_combout ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \dmem_rtl_0_bypass[51]~5_combout ;
wire \dbus[11]~38_combout ;
wire \dmem~71_combout ;
wire \dmem~12_q ;
wire \aluin2_A[12]~27_combout ;
wire \Selector19~0_combout ;
wire \Add1~62 ;
wire \Add1~10 ;
wire \Add1~2 ;
wire \Add1~58 ;
wire \Add1~6 ;
wire \Add1~54 ;
wire \Add1~50 ;
wire \Add1~46 ;
wire \Add1~42 ;
wire \Add1~81_sumout ;
wire \Selector19~1_combout ;
wire \aluin2_A[14]~29_combout ;
wire \Selector17~0_combout ;
wire \Add1~78 ;
wire \Add1~73_sumout ;
wire \Selector17~1_combout ;
wire \Add2~130_cout ;
wire \Add2~66 ;
wire \Add2~86 ;
wire \Add2~14 ;
wire \Add2~62 ;
wire \Add2~10 ;
wire \Add2~2 ;
wire \Add2~58 ;
wire \Add2~6 ;
wire \Add2~53_sumout ;
wire \Add1~53_sumout ;
wire \Selector23~2_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \pcplus_A[23]~DUPLICATE_q ;
wire \pcplus_A[22]~DUPLICATE_q ;
wire \pcplus_A[20]~DUPLICATE_q ;
wire \pcplus_A[19]~DUPLICATE_q ;
wire \pcplus_A[18]~DUPLICATE_q ;
wire \Add3~62 ;
wire \Add3~26 ;
wire \Add3~98 ;
wire \Add3~102 ;
wire \Add3~106 ;
wire \Add3~81_sumout ;
wire \aluin2_A[21]~30_combout ;
wire \Selector10~0_combout ;
wire \aluin2_A[18]~6_combout ;
wire \Selector13~0_combout ;
wire \dbus[3]~54_combout ;
wire \switches|DBUS[31]~0_combout ;
wire \dbus[0]~6_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \dmem~39_combout ;
wire \dmem~38_combout ;
wire \dbus[3]~52_combout ;
wire \dbus[3]~106_combout ;
wire \dmem~74_combout ;
wire \dmem~4_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dbus[3]~105_combout ;
wire \dbus[3]~108_combout ;
wire \dmem_rtl_0_bypass[35]~8_combout ;
wire \dbus[3]~51_combout ;
wire \dbus[3]~53_combout ;
wire \Add3~118 ;
wire \Add3~93_sumout ;
wire \regval2_A[27]~DUPLICATE_q ;
wire \regs_rtl_0_bypass[4]~feeder_combout ;
wire \regs~70_combout ;
wire \regs_rtl_0_bypass[7]~feeder_combout ;
wire \regs_rtl_0_bypass[5]~feeder_combout ;
wire \regs~69_combout ;
wire \regs~71_combout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \dmem~26_q ;
wire \dmem~57_combout ;
wire \dbus[25]~81_combout ;
wire \dbus[25]~82_combout ;
wire \result_A[25]~49_combout ;
wire \led[5]~_Duplicate_1_q ;
wire \memout_M[5]~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem~67_combout ;
wire \dmem~6_q ;
wire \dbus[5]~10_combout ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \dbus[5]~13_combout ;
wire \dbus[5]~97_combout ;
wire \dmem_rtl_0_bypass[39]~1_combout ;
wire \dbus[5]~11_combout ;
wire \memout_M[5]~26_combout ;
wire \pcplus_W[5]~feeder_combout ;
wire \wregval_W[5]~1_combout ;
wire \memout_M[6]~40_combout ;
wire \wregval_W[6]~15_combout ;
wire \aluout_W[7]~feeder_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem~68_combout ;
wire \dmem~8_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \dbus[7]~14_combout ;
wire \dbus[7]~16_combout ;
wire \dbus[7]~98_combout ;
wire \dmem_rtl_0_bypass[43]~2_combout ;
wire \dbus[7]~15_combout ;
wire \memout_M[7]~27_combout ;
wire \wregval_W[7]~2_combout ;
wire \dbus[8]~47_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dmem~9_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \dbus[8]~45_combout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \dbus[8]~103_combout ;
wire \dbus[8]~46_combout ;
wire \HexOut[8]~feeder_combout ;
wire \led[8]~_Duplicate_1_q ;
wire \memout_M[8]~14_combout ;
wire \memout_M[8]~15_combout ;
wire \memout_M[8]~39_combout ;
wire \wregval_W[8]~14_combout ;
wire \memout_M[11]~36_combout ;
wire \pcplus_M[11]~feeder_combout ;
wire \wregval_W[11]~11_combout ;
wire \aluout_W[12]~feeder_combout ;
wire \memout_M[12]~45_combout ;
wire \wregval_W[12]~20_combout ;
wire \HexOut[13]~6_combout ;
wire \HexOut[13]~DUPLICATE_q ;
wire \memout_M[13]~21_combout ;
wire \memout_M[13]~46_combout ;
wire \aluout_W[13]~feeder_combout ;
wire \wregval_W[13]~21_combout ;
wire \dbus[14]~70_combout ;
wire \dmem_rtl_0_bypass[57]~10_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \dmem~76_combout ;
wire \dmem~15_q ;
wire \dmem~55_combout ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \dbus[14]~71_combout ;
wire \memout_M[14]~48_combout ;
wire \wregval_W[14]~23_combout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dmem~19_q ;
wire \dmem~43_combout ;
wire \dbus[18]~30_combout ;
wire \dbus[18]~31_combout ;
wire \memout_M[18]~32_combout ;
wire \aluout_M[18]~DUPLICATE_q ;
wire \aluout_W[18]~feeder_combout ;
wire \wregval_W[18]~7_combout ;
wire \dbus[19]~28_combout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \dmem~20_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem~42_combout ;
wire \dbus[19]~29_combout ;
wire \memout_M[19]~31_combout ;
wire \pcplus_W[19]~feeder_combout ;
wire \aluin2_A[19]~5_combout ;
wire \Selector12~0_combout ;
wire \Add2~26 ;
wire \Add2~21_sumout ;
wire \Selector12~1_combout ;
wire \wregval_W[19]~6_combout ;
wire \HexOut[20]~8_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \dbus[20]~26_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dmem~21_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem~41_combout ;
wire \dbus[20]~27_combout ;
wire \memout_M[20]~30_combout ;
wire \wregval_W[20]~5_combout ;
wire \Add2~22 ;
wire \Add2~18 ;
wire \Add2~101_sumout ;
wire \Selector10~1_combout ;
wire \aluout_M[21]~DUPLICATE_q ;
wire \aluout_W[21]~feeder_combout ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \dbus[21]~68_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem~22_q ;
wire \dmem~54_combout ;
wire \dbus[21]~69_combout ;
wire \memout_M[21]~47_combout ;
wire \wregval_W[21]~22_combout ;
wire \Add1~102 ;
wire \Add1~97_sumout ;
wire \Add2~102 ;
wire \Add2~97_sumout ;
wire \aluin2_A[22]~24_combout ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \dmem~23_q ;
wire \dmem~56_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \dbus[22]~79_combout ;
wire \dbus[22]~80_combout ;
wire \memout_M[22]~50_combout ;
wire \wregval_W[22]~25_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dmem~24_q ;
wire \dmem~61_combout ;
wire \Add2~98 ;
wire \Add2~125_sumout ;
wire \Add1~98 ;
wire \Add1~125_sumout ;
wire \result_A[23]~30_combout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \dmem~25_q ;
wire \dmem~62_combout ;
wire \selmemout_M~q ;
wire \result_A[24]~54_combout ;
wire \result_M[24]~31_combout ;
wire \memout_M[25]~51_combout ;
wire \wregval_W[25]~26_combout ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \dbus[26]~83_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \dmem~27_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dmem~58_combout ;
wire \dbus[26]~84_combout ;
wire \memout_M[26]~52_combout ;
wire \wregval_W[26]~27_combout ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \dbus[27]~85_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem~28_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \dmem~59_combout ;
wire \dbus[27]~86_combout ;
wire \memout_M[27]~53_combout ;
wire \pcplus_M[27]~DUPLICATE_q ;
wire \pcplus_W[27]~feeder_combout ;
wire \wregval_W[27]~28_combout ;
wire \dbus[28]~87_combout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \dmem~29_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dmem~60_combout ;
wire \dbus[28]~88_combout ;
wire \memout_M[28]~54_combout ;
wire \wregval_W[28]~29_combout ;
wire \Add3~86 ;
wire \Add3~65_sumout ;
wire \Add2~118 ;
wire \Add2~113_sumout ;
wire \regval1_A[28]~DUPLICATE_q ;
wire \regval1_A[25]~DUPLICATE_q ;
wire \Add1~126 ;
wire \Add1~122 ;
wire \Add1~94 ;
wire \Add1~90 ;
wire \Add1~118 ;
wire \Add1~113_sumout ;
wire \Selector3~2_combout ;
wire \result_A[28]~52_combout ;
wire \result_M[28]~30_combout ;
wire \memout_M[30]~43_combout ;
wire \aluout_M[30]~DUPLICATE_q ;
wire \wregval_W[30]~18_combout ;
wire \aluout_W[31]~feeder_combout ;
wire \regval1_A[30]~DUPLICATE_q ;
wire \Add1~114 ;
wire \Add1~110 ;
wire \Add1~106 ;
wire \Add1~69_sumout ;
wire \Add2~110 ;
wire \Add2~106 ;
wire \Add2~69_sumout ;
wire \aluin2_A[31]~17_combout ;
wire \Selector0~2_combout ;
wire \result_A[31]~55_combout ;
wire \result_A[31]~43_combout ;
wire \result_M[31]~23_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a31 ;
wire \regs~33feeder_combout ;
wire \regs~33_q ;
wire \regs~72_combout ;
wire \regs~73_combout ;
wire \regs~65_q ;
wire \regval2_D[31]~95_combout ;
wire \regval2_D[31]~31_combout ;
wire \regval2_D[31]~32_combout ;
wire \regval2_A[31]~DUPLICATE_q ;
wire \dbus[31]~62_combout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dmem~32_q ;
wire \dmem~51_combout ;
wire \dbus[31]~63_combout ;
wire \memout_M[31]~44_combout ;
wire \wregval_W[31]~19_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a28 ;
wire \regs~0feeder_combout ;
wire \regs~0_q ;
wire \forw1W_D~1_combout ;
wire \forw1W_D~0_combout ;
wire \forw1W_D~combout ;
wire \regs~29_q ;
wire \regval1_D[28]~67_combout ;
wire \regval1_D[28]~54_combout ;
wire \regval1_D[28]~55_combout ;
wire \Add2~114 ;
wire \Add2~109_sumout ;
wire \Add1~109_sumout ;
wire \Selector2~2_combout ;
wire \result_A[29]~41_combout ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \dbus[29]~58_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem~30_q ;
wire \dmem~49_combout ;
wire \dbus[29]~59_combout ;
wire \result_M[29]~21_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a29 ;
wire \regs~30feeder_combout ;
wire \regs~30_q ;
wire \regval1_D[29]~103_combout ;
wire \regval1_D[29]~23_combout ;
wire \regval1_D[29]~24_combout ;
wire \Add4~74 ;
wire \Add4~110 ;
wire \Add4~114 ;
wire \Add4~118 ;
wire \Add4~94 ;
wire \Add4~86 ;
wire \Add4~65_sumout ;
wire \pcgood_M[29]~14_combout ;
wire \Add4~42 ;
wire \Add4~62 ;
wire \Add4~26 ;
wire \Add4~97_sumout ;
wire \Add3~97_sumout ;
wire \pcgood_M[18]~22_combout ;
wire \Add3~90 ;
wire \Add3~74 ;
wire \Add3~109_sumout ;
wire \Add4~109_sumout ;
wire \pcgood_M[24]~25_combout ;
wire \pcgood_W[25]~feeder_combout ;
wire \pcgood_W[26]~DUPLICATE_q ;
wire \bptable_rtl_0|auto_generated|ram_block1a29 ;
wire \bptable_rtl_0_bypass[46]~feeder_combout ;
wire \bptable~22_combout ;
wire \PC~19_combout ;
wire \PC[29]~DUPLICATE_q ;
wire \Add0~98 ;
wire \Add0~102 ;
wire \Add0~78 ;
wire \Add0~86 ;
wire \Add0~70 ;
wire \Add0~106 ;
wire \Add0~110 ;
wire \Add0~114 ;
wire \Add0~90 ;
wire \Add0~82 ;
wire \Add0~61_sumout ;
wire \result_A[29]~19_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a29 ;
wire \regs~63_q ;
wire \regval2_D[29]~103_combout ;
wire \regval2_D[29]~27_combout ;
wire \regval2_D[29]~28_combout ;
wire \aluin2_A[29]~15_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \memout_M[29]~42_combout ;
wire \wregval_W[29]~17_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a24 ;
wire \regs~25_q ;
wire \regval1_D[24]~59_combout ;
wire \regval1_D[24]~57_combout ;
wire \regval1_D[24]~58_combout ;
wire \Add1~121_sumout ;
wire \aluin2_A[24]~26_combout ;
wire \Selector7~0_combout ;
wire \Add2~126 ;
wire \Add2~121_sumout ;
wire \Selector7~1_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a24 ;
wire \regs~58feeder_combout ;
wire \regs~58_q ;
wire \regval2_D[24]~59_combout ;
wire \regval2_D[24]~57_combout ;
wire \regval2_D[24]~58_combout ;
wire \dbus[24]~91_combout ;
wire \dbus[24]~92_combout ;
wire \memout_M[24]~56_combout ;
wire \pcplus_W[24]~feeder_combout ;
wire \wregval_W[24]~31_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a23 ;
wire \regs~57_q ;
wire \regval2_D[23]~63_combout ;
wire \regval2_D[23]~56_combout ;
wire \dbus[23]~89_combout ;
wire \dbus[23]~90_combout ;
wire \memout_M[23]~55_combout ;
wire \wregval_W[23]~30_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a25 ;
wire \result_M[25]~27_combout ;
wire \regs~59_q ;
wire \regval2_D[25]~79_combout ;
wire \regval2_D[25]~48_combout ;
wire \regval2_D[25]~49_combout ;
wire \Add2~122 ;
wire \Add2~93_sumout ;
wire \aluin2_A[25]~20_combout ;
wire \Selector6~1_combout ;
wire \Add1~93_sumout ;
wire \Selector6~2_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a25 ;
wire \regs~26_q ;
wire \regval1_D[25]~79_combout ;
wire \regval1_D[25]~48_combout ;
wire \regval1_D[25]~49_combout ;
wire \Add2~94 ;
wire \Add2~89_sumout ;
wire \Add1~89_sumout ;
wire \Selector5~2_combout ;
wire \result_A[26]~50_combout ;
wire \result_M[26]~28_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a26 ;
wire \regs~27_q ;
wire \regval1_D[26]~75_combout ;
wire \regval1_D[26]~50_combout ;
wire \regval1_D[26]~51_combout ;
wire \Add2~90 ;
wire \Add2~117_sumout ;
wire \Add1~117_sumout ;
wire \Selector4~1_combout ;
wire \result_A[27]~28_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a27 ;
wire \result_M[27]~29_combout ;
wire \regs~61_q ;
wire \regval2_D[27]~71_combout ;
wire \regval2_D[27]~52_combout ;
wire \regval2_D[27]~53_combout ;
wire \aluin2_A[27]~22_combout ;
wire \Selector4~0_combout ;
wire \Selector4~2_combout ;
wire \result_A[27]~51_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a27 ;
wire \regs~28_q ;
wire \regval1_D[27]~71_combout ;
wire \regval1_D[27]~52_combout ;
wire \regval1_D[27]~53_combout ;
wire \Add4~93_sumout ;
wire \pcgood_M[27]~21_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a27 ;
wire \bptable~29_combout ;
wire \PC~26_combout ;
wire \Add0~89_sumout ;
wire \Add3~94 ;
wire \Add3~85_sumout ;
wire \Add4~85_sumout ;
wire \pcgood_M[28]~19_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a28 ;
wire \bptable_rtl_0_bypass[45]~feeder_combout ;
wire \bptable~27_combout ;
wire \PC~24_combout ;
wire \Add0~81_sumout ;
wire \result_A[28]~29_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a28 ;
wire \regs~62_q ;
wire \regval2_D[28]~67_combout ;
wire \regval2_D[28]~54_combout ;
wire \regval2_D[28]~55_combout ;
wire \aluin2_A[28]~23_combout ;
wire \Selector3~0_combout ;
wire \Selector3~1_combout ;
wire \aluout_M[27]~DUPLICATE_q ;
wire \Equal9~4_combout ;
wire \Equal9~7_combout ;
wire \Equal9~3_combout ;
wire \Add1~66 ;
wire \Add1~85_sumout ;
wire \aluin2_A[1]~19_combout ;
wire \Selector30~0_combout ;
wire \Add2~85_sumout ;
wire \Selector30~1_combout ;
wire \aluout_M[1]~DUPLICATE_q ;
wire \Equal9~2_combout ;
wire \dmem~34_combout ;
wire \Equal9~8_combout ;
wire \keys|wrKctrl~combout ;
wire \keys|ie~0_combout ;
wire \keys|ie~q ;
wire \KEY[3]~input_o ;
wire \dbus[3]~107_combout ;
wire \switches|wrSctrl~combout ;
wire \switches|ie~0_combout ;
wire \switches|ie~q ;
wire \dbus[3]~55_combout ;
wire \dbus[3]~56_combout ;
wire \led[3]~_Duplicate_1_q ;
wire \memout_M[3]~18_combout ;
wire \memout_M[3]~19_combout ;
wire \memout_M[3]~41_combout ;
wire \aluout_W[3]~feeder_combout ;
wire \pcplus_W[3]~feeder_combout ;
wire \wregval_W[3]~16_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a15 ;
wire \result_A[15]~38_combout ;
wire \dmem_rtl_0_bypass[59]~4_combout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \dbus[15]~36_combout ;
wire \dmem~70_combout ;
wire \dmem~16_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem~46_combout ;
wire \dbus[15]~37_combout ;
wire \result_M[15]~9_combout ;
wire \regs~49_q ;
wire \regval2_D[15]~123_combout ;
wire \regval2_D[15]~13_combout ;
wire \regval2_D[15]~14_combout ;
wire \regval2_A[15]~DUPLICATE_q ;
wire \Add2~54 ;
wire \Add2~50 ;
wire \Add2~46 ;
wire \Add2~42 ;
wire \Add2~82 ;
wire \Add2~78 ;
wire \Add2~74 ;
wire \Add2~38 ;
wire \Add2~34 ;
wire \Add2~30 ;
wire \Add2~25_sumout ;
wire \result_A[18]~9_combout ;
wire \result_A[18]~35_combout ;
wire \result_M[18]~6_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a18 ;
wire \regs~52feeder_combout ;
wire \regs~52_q ;
wire \regval2_D[18]~135_combout ;
wire \regval2_D[18]~10_combout ;
wire \Add1~74 ;
wire \Add1~38 ;
wire \Add1~34 ;
wire \Add1~30 ;
wire \Add1~26 ;
wire \Add1~22 ;
wire \Add1~18 ;
wire \Add1~101_sumout ;
wire \result_A[21]~22_combout ;
wire \result_A[21]~23_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a21 ;
wire \regs~55_q ;
wire \regval2_D[21]~91_combout ;
wire \regval2_D[21]~41_combout ;
wire \HexOut[21]~DUPLICATE_q ;
wire \result_A[21]~46_combout ;
wire \result_M[21]~14_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a21 ;
wire \regs~22_q ;
wire \regval1_D[21]~91_combout ;
wire \regval1_D[21]~37_combout ;
wire \regval1_A[21]~DUPLICATE_q ;
wire \Add4~106 ;
wire \Add4~81_sumout ;
wire \pcgood_M[21]~18_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a21 ;
wire \bptable~26_combout ;
wire \PC~23_combout ;
wire \Add0~77_sumout ;
wire \pcplus_A[21]~DUPLICATE_q ;
wire \Add3~82 ;
wire \Add3~89_sumout ;
wire \Add4~82 ;
wire \Add4~89_sumout ;
wire \pcgood_M[22]~20_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a22 ;
wire \bptable_rtl_0_bypass[39]~feeder_combout ;
wire \bptable~28_combout ;
wire \PC~25_combout ;
wire \PC[22]~DUPLICATE_q ;
wire \Add0~85_sumout ;
wire \pcplus_A[22]~feeder_combout ;
wire \result_A[22]~26_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a22 ;
wire \regs~56_q ;
wire \regval2_D[22]~83_combout ;
wire \result_A[22]~25_combout ;
wire \regval2_D[22]~47_combout ;
wire \result_A[22]~48_combout ;
wire \result_M[22]~16_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a22 ;
wire \regs~23_q ;
wire \regval1_D[22]~83_combout ;
wire \regval1_D[22]~47_combout ;
wire \regval1_A[22]~DUPLICATE_q ;
wire \Add4~90 ;
wire \Add4~73_sumout ;
wire \Add3~73_sumout ;
wire \pcgood_M[23]~16_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a23 ;
wire \bptable~24_combout ;
wire \PC~21_combout ;
wire \Add0~69_sumout ;
wire \result_A[23]~31_combout ;
wire \result_A[23]~53_combout ;
wire \result_M[23]~17_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a23 ;
wire \regs~24_q ;
wire \regval1_D[23]~63_combout ;
wire \regval1_D[23]~56_combout ;
wire \regval1_A[23]~DUPLICATE_q ;
wire \aluin2_A[23]~25_combout ;
wire \Selector8~0_combout ;
wire \Selector8~1_combout ;
wire \WideNor0~2_combout ;
wire \MemWE~0_combout ;
wire \dmem~65_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \dmem~47_combout ;
wire \dbus[11]~39_combout ;
wire \result_M[11]~19_combout ;
wire \regs~45_q ;
wire \regs_rtl_1|auto_generated|ram_block1a11 ;
wire \regval2_D[11]~16_combout ;
wire \regval2_D[11]~17_combout ;
wire \regval2_D[11]~15_combout ;
wire \regval2_D[11]~18_combout ;
wire \Add2~41_sumout ;
wire \Add1~41_sumout ;
wire \Selector20~2_combout ;
wire \regs~12_q ;
wire \regs_rtl_0|auto_generated|ram_block1a11 ;
wire \regval1_D[11]~12_combout ;
wire \regval1_D[11]~13_combout ;
wire \regval1_D[11]~11_combout ;
wire \regval1_D[11]~14_combout ;
wire \regval1_A[11]~DUPLICATE_q ;
wire \aluin2_A[11]~9_combout ;
wire \Selector20~0_combout ;
wire \Selector20~1_combout ;
wire \aluout_M[11]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \dmem~72_combout ;
wire \dmem~11_q ;
wire \dmem~48_combout ;
wire \dbus[10]~41_combout ;
wire \HexOut[10]~4_combout ;
wire \HexOut[10]~feeder_combout ;
wire \memout_M[10]~12_combout ;
wire \memout_M[10]~37_combout ;
wire \wregval_W[10]~12_combout ;
wire \regs~44_q ;
wire \regs_rtl_1|auto_generated|ram_block1a10 ;
wire \regval2_D[10]~20_combout ;
wire \result_A[10]~40_combout ;
wire \result_M[10]~20_combout ;
wire \regval2_D[10]~21_combout ;
wire \regval2_D[10]~19_combout ;
wire \regval2_D[10]~22_combout ;
wire \aluin2_A[10]~10_combout ;
wire \Selector21~0_combout ;
wire \Add1~45_sumout ;
wire \Selector21~2_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a10 ;
wire \regs~11_q ;
wire \regval1_D[10]~16_combout ;
wire \regval1_D[10]~17_combout ;
wire \regval1_D[10]~15_combout ;
wire \regval1_D[10]~18_combout ;
wire \Add2~45_sumout ;
wire \Selector21~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dmem~75_combout ;
wire \dmem~13_q ;
wire \dmem~52_combout ;
wire \dbus[12]~65_combout ;
wire \result_A[12]~44_combout ;
wire \result_M[12]~24_combout ;
wire \regs~46_q ;
wire \regs_rtl_1|auto_generated|ram_block1a12 ;
wire \regval2_D[12]~34_combout ;
wire \regval2_D[12]~35_combout ;
wire \regval2_D[12]~33_combout ;
wire \regval2_D[12]~36_combout ;
wire \Add2~81_sumout ;
wire \Selector19~2_combout ;
wire \regs~13_q ;
wire \regs_rtl_0|auto_generated|ram_block1a12 ;
wire \regval1_D[12]~30_combout ;
wire \regval1_D[12]~31_combout ;
wire \regval1_D[12]~29_combout ;
wire \regval1_D[12]~32_combout ;
wire \Add1~82 ;
wire \Add1~77_sumout ;
wire \Selector18~2_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a13 ;
wire \regs~47_q ;
wire \regval2_D[13]~38_combout ;
wire \regval2_D[13]~39_combout ;
wire \pcplus_A[13]~DUPLICATE_q ;
wire \result_A[13]~45_combout ;
wire \regval2_D[13]~37_combout ;
wire \regval2_D[13]~40_combout ;
wire \Add2~77_sumout ;
wire \Selector18~1_combout ;
wire \aluout_M[13]~DUPLICATE_q ;
wire \dmem~63_combout ;
wire \dmem~64_combout ;
wire \dmem~10_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \dbus[9]~42_combout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \dbus[9]~102_combout ;
wire \dmem_rtl_0_bypass[47]~7_combout ;
wire \dbus[9]~43_combout ;
wire \memout_M[9]~38_combout ;
wire \wregval_W[9]~13_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a9 ;
wire \result_M[9]~10_combout ;
wire \regs~10_q ;
wire \regval1_D[9]~119_combout ;
wire \regval1_D[9]~19_combout ;
wire \Add2~49_sumout ;
wire \Add1~49_sumout ;
wire \Selector22~2_combout ;
wire \result_A[9]~15_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a9 ;
wire \regs~43_q ;
wire \regval2_D[9]~119_combout ;
wire \regval2_D[9]~23_combout ;
wire \aluin2_A[9]~11_combout ;
wire \Selector22~0_combout ;
wire \Selector22~1_combout ;
wire \dmem~35_combout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \dbus[2]~21_combout ;
wire \dbus[2]~23_combout ;
wire \dbus[2]~101_combout ;
wire \dmem~69_combout ;
wire \dmem~3_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \dbus[2]~20_combout ;
wire \dbus[2]~22_combout ;
wire \dbus[2]~25_combout ;
wire \memout_M[2]~29_combout ;
wire \pcplus_M[2]~feeder_combout ;
wire \wregval_W[2]~4_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a8 ;
wire \result_A[8]~16_combout ;
wire \result_M[8]~11_combout ;
wire \regs~42feeder_combout ;
wire \regs~42_q ;
wire \regval2_D[8]~115_combout ;
wire \regval2_D[8]~24_combout ;
wire \aluin2_A[8]~12_combout ;
wire \Selector23~0_combout ;
wire \Selector23~1_combout ;
wire \aluout_M[8]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dmem~7_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \dbus[6]~48_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \dbus[6]~104_combout ;
wire \dbus[6]~49_combout ;
wire \result_M[6]~12_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a6 ;
wire \regs~40_q ;
wire \regval2_D[6]~111_combout ;
wire \regval2_D[6]~25_combout ;
wire \aluin2_A[6]~13_combout ;
wire \Selector25~0_combout ;
wire \Add1~57_sumout ;
wire \Selector25~2_combout ;
wire \result_A[6]~17_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a6 ;
wire \regs~7_q ;
wire \regval1_D[6]~111_combout ;
wire \regval1_D[6]~21_combout ;
wire \Add2~57_sumout ;
wire \Selector25~1_combout ;
wire \dmem~37_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \dbus[1]~73_combout ;
wire \dbus[1]~110_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dmem~2_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \dbus[1]~109_combout ;
wire \keys|prev[3]~0_combout ;
wire \KEY[0]~input_o ;
wire \keys|prev[0]~2_combout ;
wire \keys|prev[2]~4_combout ;
wire \keys|prev[3]~5_combout ;
wire \keys|Equal2~1_combout ;
wire \keys|prev[3]~1_combout ;
wire \KEY[1]~input_o ;
wire \keys|prev[1]~3_combout ;
wire \keys|Equal2~0_combout ;
wire \keys|ready~0_combout ;
wire \keys|ready~1_combout ;
wire \keys|ready~q ;
wire \keys|overrun~0_combout ;
wire \keys|overrun~1_combout ;
wire \keys|overrun~q ;
wire \dbus[1]~113_combout ;
wire \dbus[1]~114_combout ;
wire \switches|prev[9]~0_combout ;
wire \switches|sdata[2]~DUPLICATE_q ;
wire \switches|Equal3~0_combout ;
wire \switches|Equal3~3_combout ;
wire \switches|Equal3~1_combout ;
wire \switches|sdata[6]~DUPLICATE_q ;
wire \switches|Equal3~2_combout ;
wire \switches|Equal3~4_combout ;
wire \switches|ready~1_combout ;
wire \switches|ready~q ;
wire \switches|overrun~0_combout ;
wire \switches|overrun~1_combout ;
wire \switches|overrun~q ;
wire \dbus[1]~76_combout ;
wire \dbus[1]~77_combout ;
wire \dbus[1]~111_combout ;
wire \dbus[1]~112_combout ;
wire \dbus[1]~72_combout ;
wire \dbus[1]~74_combout ;
wire \wmemval_M[1]~DUPLICATE_q ;
wire \led[1]~_Duplicate_1_q ;
wire \HexOut[1]~0_combout ;
wire \memout_M[1]~23_combout ;
wire \memout_M[1]~24_combout ;
wire \memout_M[1]~49_combout ;
wire \wregval_W[1]~24_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a1 ;
wire \regs~35feeder_combout ;
wire \regs~35_q ;
wire \regval2_D[1]~87_combout ;
wire \regval2_D[1]~46_combout ;
wire \regval2_A[1]~DUPLICATE_q ;
wire \Add1~86 ;
wire \Add1~14 ;
wire \Add1~61_sumout ;
wire \aluin2_A[3]~14_combout ;
wire \Selector28~0_combout ;
wire \Selector28~1_combout ;
wire \aluout_M[3]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dmem~18_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \dmem~44_combout ;
wire \dbus[17]~32_combout ;
wire \dbus[17]~33_combout ;
wire \memout_M[17]~33_combout ;
wire \wregval_W[17]~8_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a17 ;
wire \regs~18_q ;
wire \regval1_D[17]~131_combout ;
wire \regval1_D[17]~7_combout ;
wire \regval1_A[17]~DUPLICATE_q ;
wire \Add2~29_sumout ;
wire \Add1~29_sumout ;
wire \result_A[17]~11_combout ;
wire \result_A[17]~36_combout ;
wire \result_M[17]~7_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a17 ;
wire \regs~51_q ;
wire \regval2_D[17]~131_combout ;
wire \regval2_D[17]~11_combout ;
wire \aluin2_A[17]~7_combout ;
wire \Selector14~0_combout ;
wire \Selector14~1_combout ;
wire \Add2~33_sumout ;
wire \Add1~33_sumout ;
wire \Selector15~1_combout ;
wire \Equal9~0_combout ;
wire \Equal9~1_combout ;
wire \wmemval_M[7]~DUPLICATE_q ;
wire \led[7]~_Duplicate_1_q ;
wire \memout_M[7]~5_combout ;
wire \memout_M[7]~6_combout ;
wire \restmp_M[7]~feeder_combout ;
wire \result_M[7]~1_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a7 ;
wire \regs~41feeder_combout ;
wire \regs~41_q ;
wire \regval2_D[7]~155_combout ;
wire \regval2_D[7]~5_combout ;
wire \Add2~5_sumout ;
wire \Add1~5_sumout ;
wire \Selector24~2_combout ;
wire \result_A[7]~1_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a7 ;
wire \regs~8_q ;
wire \regval1_D[7]~155_combout ;
wire \regval1_D[7]~1_combout ;
wire \aluin2_A[7]~1_combout ;
wire \Selector24~0_combout ;
wire \Selector24~1_combout ;
wire \memout_M[10]~9_combout ;
wire \memout_M[10]~10_combout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \dmem~17_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dmem~45_combout ;
wire \dbus[16]~34_combout ;
wire \dbus[16]~35_combout ;
wire \memout_M[16]~34_combout ;
wire \aluout_M[16]~DUPLICATE_q ;
wire \wregval_W[16]~9_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a16 ;
wire \result_A[16]~37_combout ;
wire \result_M[16]~8_combout ;
wire \regs~50feeder_combout ;
wire \regs~50_q ;
wire \regval2_D[16]~127_combout ;
wire \regval2_D[16]~12_combout ;
wire \aluin2_A[16]~8_combout ;
wire \Selector15~0_combout ;
wire \result_A[16]~13_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a16 ;
wire \regs~17_q ;
wire \regval1_D[16]~127_combout ;
wire \regval1_D[16]~8_combout ;
wire \Add4~61_sumout ;
wire \pcgood_M[16]~13_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a16 ;
wire \bptable~21_combout ;
wire \PC~18_combout ;
wire \Add0~58 ;
wire \Add0~29_sumout ;
wire \Add3~25_sumout ;
wire \Add4~25_sumout ;
wire \pcgood_M[17]~4_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a17 ;
wire \bptable_rtl_0_bypass[34]~feeder_combout ;
wire \bptable~18_combout ;
wire \PC~17_combout ;
wire \Add0~30 ;
wire \Add0~93_sumout ;
wire \pcplus_A[18]~feeder_combout ;
wire \result_A[18]~10_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a18 ;
wire \regs~19_q ;
wire \regval1_D[18]~135_combout ;
wire \regval1_D[18]~6_combout ;
wire \Add1~25_sumout ;
wire \Selector13~1_combout ;
wire \WideNor0~0_combout ;
wire \WideNor0~combout ;
wire \memout_M[14]~22_combout ;
wire \result_A[14]~47_combout ;
wire \result_M[14]~26_combout ;
wire \regs~48_q ;
wire \regs_rtl_1|auto_generated|ram_block1a14 ;
wire \regval2_D[14]~43_combout ;
wire \regval2_D[14]~44_combout ;
wire \regval2_D[14]~42_combout ;
wire \regval2_D[14]~45_combout ;
wire \regval2_A[14]~DUPLICATE_q ;
wire \Add2~73_sumout ;
wire \Selector17~2_combout ;
wire \regval1_D[14]~38_combout ;
wire \regs~15_q ;
wire \regs_rtl_0|auto_generated|ram_block1a14 ;
wire \regval1_D[14]~39_combout ;
wire \regval1_D[14]~40_combout ;
wire \regval1_D[14]~41_combout ;
wire \regval1_A[14]~DUPLICATE_q ;
wire \Add4~58 ;
wire \Add4~2 ;
wire \Add4~6 ;
wire \Add4~10 ;
wire \Add4~14 ;
wire \Add4~18 ;
wire \Add4~22 ;
wire \Add4~30 ;
wire \Add4~34 ;
wire \Add4~38 ;
wire \Add4~41_sumout ;
wire \Add3~41_sumout ;
wire \pcgood_M[15]~8_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a14 ;
wire \bptable~16_combout ;
wire \PC~13_combout ;
wire \Add0~41_sumout ;
wire \Add3~37_sumout ;
wire \pcplus_M[14]~DUPLICATE_q ;
wire \Add4~37_sumout ;
wire \pcgood_M[14]~7_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a24 ;
wire \bptable~33_combout ;
wire \PC~30_combout ;
wire \Add0~105_sumout ;
wire \pcplus_A[24]~feeder_combout ;
wire \Add3~110 ;
wire \Add3~113_sumout ;
wire \Add4~113_sumout ;
wire \pcgood_M[25]~26_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a25 ;
wire \bptable_rtl_0_bypass[42]~feeder_combout ;
wire \bptable~34_combout ;
wire \PC~31_combout ;
wire \Add0~109_sumout ;
wire \Add3~114 ;
wire \Add3~117_sumout ;
wire \Add4~117_sumout ;
wire \pcgood_M[26]~27_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a26 ;
wire \bptable~35_combout ;
wire \PC~32_combout ;
wire \Add0~113_sumout ;
wire \result_A[26]~27_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a26 ;
wire \regs~60_q ;
wire \regval2_D[26]~75_combout ;
wire \regval2_D[26]~50_combout ;
wire \regval2_D[26]~51_combout ;
wire \aluin2_A[26]~21_combout ;
wire \Selector5~0_combout ;
wire \Selector5~1_combout ;
wire \WideNor0~1_combout ;
wire \MemWE~combout ;
wire \dmem~36_combout ;
wire \dmem~40_combout ;
wire \dbus[13]~66_combout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \dmem~14_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem~53_combout ;
wire \dbus[13]~67_combout ;
wire \result_M[13]~25_combout ;
wire \regs~14_q ;
wire \regs_rtl_0|auto_generated|ram_block1a13 ;
wire \regval1_D[13]~34_combout ;
wire \regval1_D[13]~35_combout ;
wire \regval1_D[13]~33_combout ;
wire \regval1_D[13]~36_combout ;
wire \Add4~33_sumout ;
wire \Add3~33_sumout ;
wire \pcgood_M[13]~6_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a11 ;
wire \bptable_rtl_0_bypass[28]~feeder_combout ;
wire \bptable~13_combout ;
wire \PC~10_combout ;
wire \Add0~25_sumout ;
wire \Add3~21_sumout ;
wire \Add4~21_sumout ;
wire \pcgood_M[11]~3_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a10 ;
wire \bptable~12_combout ;
wire \PC~9_combout ;
wire \Add0~21_sumout ;
wire \pcplus_A[10]~feeder_combout ;
wire \Add3~17_sumout ;
wire \Add4~17_sumout ;
wire \pcgood_M[10]~2_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a18 ;
wire \bptable_rtl_0_bypass[35]~feeder_combout ;
wire \bptable~30_combout ;
wire \PC~27_combout ;
wire \Add0~94 ;
wire \Add0~97_sumout ;
wire \result_A[19]~8_combout ;
wire \result_A[19]~34_combout ;
wire \result_M[19]~5_combout ;
wire \result_W[19]~feeder_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a19 ;
wire \regs~53_q ;
wire \regval2_D[19]~139_combout ;
wire \regval2_D[19]~9_combout ;
wire \regval2_A[19]~DUPLICATE_q ;
wire \Add1~21_sumout ;
wire \result_A[19]~7_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a19 ;
wire \regs~20_q ;
wire \regval1_D[19]~139_combout ;
wire \regval1_D[19]~5_combout ;
wire \Add4~98 ;
wire \Add4~102 ;
wire \Add4~105_sumout ;
wire \Add3~105_sumout ;
wire \pcgood_M[20]~24_combout ;
wire \bptable_rtl_0_bypass[37]~feeder_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a20 ;
wire \bptable~32_combout ;
wire \PC~29_combout ;
wire \Add0~101_sumout ;
wire \result_A[20]~6_combout ;
wire \result_A[20]~33_combout ;
wire \result_M[20]~4_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a20 ;
wire \regs~21_q ;
wire \regval1_D[20]~143_combout ;
wire \regval1_D[20]~4_combout ;
wire \Add2~17_sumout ;
wire \Add1~17_sumout ;
wire \result_A[20]~5_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a20 ;
wire \regs~54_q ;
wire \regval2_D[20]~143_combout ;
wire \regval2_D[20]~8_combout ;
wire \regval2_A[20]~DUPLICATE_q ;
wire \aluin2_A[20]~4_combout ;
wire \Selector11~0_combout ;
wire \Selector11~1_combout ;
wire \WideNor0~3_combout ;
wire \dbus[10]~4_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dmem~5_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dbus[4]~18_combout ;
wire \wmemval_M[4]~DUPLICATE_q ;
wire \dbus[4]~17_combout ;
wire \dbus[4]~99_combout ;
wire \dbus[4]~19_combout ;
wire \led[4]~_Duplicate_1_q ;
wire \HexOut[4]~2_combout ;
wire \memout_M[4]~7_combout ;
wire \memout_M[4]~28_combout ;
wire \wregval_W[4]~3_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a4 ;
wire \restmp_M[4]~feeder_combout ;
wire \result_M[4]~2_combout ;
wire \regs~38_q ;
wire \regval2_D[4]~151_combout ;
wire \regval2_D[4]~6_combout ;
wire \aluin2_A[4]~2_combout ;
wire \Selector27~0_combout ;
wire \Add1~9_sumout ;
wire \Selector27~2_combout ;
wire \result_A[4]~2_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a4 ;
wire \regs~5_q ;
wire \regval1_D[4]~151_combout ;
wire \regval1_D[4]~2_combout ;
wire \Add2~9_sumout ;
wire \Selector27~1_combout ;
wire \keys|DBUS[31]~0_combout ;
wire \keys|ready~DUPLICATE_q ;
wire \dbus[0]~5_combout ;
wire \switches|ready~DUPLICATE_q ;
wire \dbus[0]~7_combout ;
wire \dbus[0]~8_combout ;
wire \wmemval_M[0]~DUPLICATE_q ;
wire \led[0]~_Duplicate_1_q ;
wire \memout_M[0]~2_combout ;
wire \memout_M[0]~3_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \dbus[0]~1_combout ;
wire \dbus[0]~3_combout ;
wire \dbus[0]~0_combout ;
wire \dmem~66_combout ;
wire \dmem~1_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \dbus[0]~2_combout ;
wire \dbus[0]~9_combout ;
wire \dmem_rtl_0_bypass[29]~0_combout ;
wire \dbus[0]~93_combout ;
wire \dbus[0]~94_combout ;
wire \memout_M[0]~25_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \bptable~19_combout ;
wire \PC~15_combout ;
wire \PC_A[0]~DUPLICATE_q ;
wire \wregval_W[0]~0_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a5 ;
wire \result_M[5]~0_combout ;
wire \regs~39_q ;
wire \regval2_D[5]~159_combout ;
wire \regval2_D[5]~4_combout ;
wire \Add1~1_sumout ;
wire \Add2~1_sumout ;
wire \Selector26~2_combout ;
wire \result_A[5]~0_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a5 ;
wire \regs~6_q ;
wire \regval1_D[5]~159_combout ;
wire \regval1_D[5]~0_combout ;
wire \aluin2_A[5]~0_combout ;
wire \Selector26~0_combout ;
wire \Selector26~1_combout ;
wire \aluout_M[5]~DUPLICATE_q ;
wire \led[2]~_Duplicate_1_q ;
wire \HexOut[2]~1_combout ;
wire \memout_M[2]~8_combout ;
wire \restmp_M[2]~feeder_combout ;
wire \result_M[2]~3_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a2 ;
wire \regs~3feeder_combout ;
wire \regs~3_q ;
wire \regval1_D[2]~147_combout ;
wire \regval1_D[2]~3_combout ;
wire \Add2~13_sumout ;
wire \aluin2_A[2]~3_combout ;
wire \Selector29~0_combout ;
wire \Selector29~2_combout ;
wire \result_A[2]~3_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a2 ;
wire \regs~36_q ;
wire \regval2_D[2]~147_combout ;
wire \regval2_D[2]~7_combout ;
wire \regval2_A[2]~DUPLICATE_q ;
wire \Add1~13_sumout ;
wire \Selector29~1_combout ;
wire \keys|DBUS[31]~1_combout ;
wire \dbus[3]~57_combout ;
wire \result_M[3]~13_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a3 ;
wire \regs~37_q ;
wire \regval2_D[3]~107_combout ;
wire \regval2_D[3]~26_combout ;
wire \Add2~61_sumout ;
wire \Selector28~2_combout ;
wire \result_A[3]~18_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a3 ;
wire \regs~4_q ;
wire \regval1_D[3]~107_combout ;
wire \regval1_D[3]~22_combout ;
wire \Add4~49_sumout ;
wire \pcgood_M[3]~10_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a1 ;
wire \bptable~20_combout ;
wire \PC~16_combout ;
wire \PC_D[1]~feeder_combout ;
wire \result_A[1]~24_combout ;
wire \dbus[1]~78_combout ;
wire \result_M[1]~15_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a1 ;
wire \regs~2feeder_combout ;
wire \regs~2_q ;
wire \regval1_D[1]~87_combout ;
wire \regval1_D[1]~46_combout ;
wire \pcgood_M[1]~31_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a15 ;
wire \bptable_rtl_0_bypass[32]~feeder_combout ;
wire \bptable~17_combout ;
wire \PC~14_combout ;
wire \Add0~45_sumout ;
wire \pcplus_M[15]~feeder_combout ;
wire \pcplus_W[15]~feeder_combout ;
wire \memout_M[15]~35_combout ;
wire \wregval_W[15]~10_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a15 ;
wire \regs~16_q ;
wire \regval1_D[15]~123_combout ;
wire \regval1_D[15]~9_combout ;
wire \regval1_D[15]~10_combout ;
wire \Add2~37_sumout ;
wire \Selector16~2_combout ;
wire \Add1~37_sumout ;
wire \Selector16~0_combout ;
wire \Selector16~1_combout ;
wire \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dmem~31_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \dmem~50_combout ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \dbus[30]~61_combout ;
wire \Add1~105_sumout ;
wire \Selector1~2_combout ;
wire \Add2~105_sumout ;
wire \result_A[30]~42_combout ;
wire \result_M[30]~22_combout ;
wire \regs_rtl_1|auto_generated|ram_block1a30 ;
wire \regs~64_q ;
wire \regval2_D[30]~99_combout ;
wire \regval2_D[30]~29_combout ;
wire \regval2_D[30]~30_combout ;
wire \aluin2_A[30]~16_combout ;
wire \Selector1~0_combout ;
wire \Selector1~1_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a30 ;
wire \regs~31_q ;
wire \regval1_D[30]~99_combout ;
wire \regval1_D[30]~25_combout ;
wire \regval1_D[30]~26_combout ;
wire \Add4~66 ;
wire \Add4~77_sumout ;
wire \Add3~66 ;
wire \Add3~77_sumout ;
wire \pcgood_M[30]~17_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a30 ;
wire \bptable~25_combout ;
wire \PC~22_combout ;
wire \Add0~62 ;
wire \Add0~73_sumout ;
wire \Add3~78 ;
wire \Add3~69_sumout ;
wire \Add4~78 ;
wire \Add4~69_sumout ;
wire \pcgood_M[31]~15_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a31 ;
wire \bptable~23_combout ;
wire \PC~20_combout ;
wire \Add0~74 ;
wire \Add0~65_sumout ;
wire \result_A[31]~21_combout ;
wire \regs_rtl_0|auto_generated|ram_block1a31 ;
wire \regs~32_q ;
wire \regval1_D[31]~95_combout ;
wire \regval1_D[31]~27_combout ;
wire \regval1_D[31]~28_combout ;
wire \Equal1~0_combout ;
wire \LessThan1~0_combout ;
wire \Equal1~7_combout ;
wire \Equal1~6_combout ;
wire \Equal1~5_combout ;
wire \Equal1~8_combout ;
wire \Selector31~9_combout ;
wire \Selector31~0_combout ;
wire \Selector31~1_combout ;
wire \LessThan1~1_combout ;
wire \Selector31~2_combout ;
wire \Selector31~3_combout ;
wire \LessThan1~4_combout ;
wire \LessThan1~3_combout ;
wire \LessThan1~2_combout ;
wire \Selector31~4_combout ;
wire \Equal1~3_combout ;
wire \LessThan0~1_combout ;
wire \regval2_A[21]~DUPLICATE_q ;
wire \LessThan0~0_combout ;
wire \aluout_A~1_combout ;
wire \aluout_A~0_combout ;
wire \LessThan0~2_combout ;
wire \Equal1~1_combout ;
wire \LessThan0~3_combout ;
wire \Equal1~14_combout ;
wire \Equal1~13_combout ;
wire \Equal1~4_combout ;
wire \aluout_A~2_combout ;
wire \Equal1~12_combout ;
wire \Equal1~11_combout ;
wire \aluout_A~3_combout ;
wire \Equal1~2_combout ;
wire \Equal1~9_combout ;
wire \LessThan1~9_combout ;
wire \LessThan1~10_combout ;
wire \LessThan1~11_combout ;
wire \LessThan1~5_combout ;
wire \LessThan1~6_combout ;
wire \LessThan1~7_combout ;
wire \Equal1~10_combout ;
wire \LessThan1~13_combout ;
wire \LessThan1~14_combout ;
wire \Selector31~6_combout ;
wire \Selector31~5_combout ;
wire \LessThan1~12_combout ;
wire \LessThan0~4_combout ;
wire \Selector31~7_combout ;
wire \LessThan1~8_combout ;
wire \Selector31~8_combout ;
wire \Selector31~10_combout ;
wire \Add1~65_sumout ;
wire \Add2~65_sumout ;
wire \Selector31~15_combout ;
wire \Selector31~11_combout ;
wire \Selector31~12_combout ;
wire \LessThan0~19_combout ;
wire \LessThan0~18_combout ;
wire \LessThan0~20_combout ;
wire \LessThan0~8_combout ;
wire \LessThan0~9_combout ;
wire \LessThan0~7_combout ;
wire \LessThan0~5_combout ;
wire \LessThan0~6_combout ;
wire \LessThan0~10_combout ;
wire \LessThan0~11_combout ;
wire \LessThan0~12_combout ;
wire \LessThan0~13_combout ;
wire \LessThan0~14_combout ;
wire \LessThan0~15_combout ;
wire \LessThan0~16_combout ;
wire \LessThan0~17_combout ;
wire \Selector31~19_combout ;
wire \Selector31~14_combout ;
wire \regs~1_q ;
wire \regs_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \regval1_D[0]~43_combout ;
wire \regval1_D[0]~44_combout ;
wire \result_A[0]~56_combout ;
wire \result_A[0]~32_combout ;
wire \regval1_D[0]~42_combout ;
wire \regval1_D[0]~45_combout ;
wire \jmptarg_M[0]~feeder_combout ;
wire \pcgood_M[0]~30_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a19 ;
wire \bptable_rtl_0_bypass[36]~feeder_combout ;
wire \bptable~31_combout ;
wire \PC~28_combout ;
wire \PC_D[17]~feeder_combout ;
wire \PC_A[17]~feeder_combout ;
wire \PC_A[14]~feeder_combout ;
wire \PC_D[16]~feeder_combout ;
wire \Equal0~1_combout ;
wire \PC_D[24]~feeder_combout ;
wire \PC_M[21]~feeder_combout ;
wire \PC_M[22]~feeder_combout ;
wire \PC_A[23]~feeder_combout ;
wire \PC_A[20]~feeder_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \PC_A[11]~feeder_combout ;
wire \PC_A[10]~feeder_combout ;
wire \PC_A[29]~feeder_combout ;
wire \PC_M[29]~feeder_combout ;
wire \PC_D[28]~feeder_combout ;
wire \PC_M[28]~feeder_combout ;
wire \PC_D[26]~feeder_combout ;
wire \PC_D[27]~feeder_combout ;
wire \PC_A[27]~feeder_combout ;
wire \Equal0~4_combout ;
wire \Equal0~5_combout ;
wire \PC_W[3]~DUPLICATE_q ;
wire \Equal0~6_combout ;
wire \Equal0~7_combout ;
wire \flushed_W~q ;
wire \PC_A[13]~feeder_combout ;
wire \PC_D[30]~feeder_combout ;
wire \Equal0~3_combout ;
wire \always1~0_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a3 ;
wire \bptable~5_combout ;
wire \PC~3_combout ;
wire \imem~35_combout ;
wire \imem~36_combout ;
wire \imem~37_combout ;
wire \off_A[2]~DUPLICATE_q ;
wire \Add3~53_sumout ;
wire \Add4~53_sumout ;
wire \pcgood_M[4]~11_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a4 ;
wire \bptable~6_combout ;
wire \PC~4_combout ;
wire \imem~63_combout ;
wire \imem~64_combout ;
wire \imem~65_combout ;
wire \stall_D~2_combout ;
wire \Decoder1~0_combout ;
wire \Selector42~0_combout ;
wire \wregno_A[5]~DUPLICATE_q ;
wire \inst_D[24]~DUPLICATE_q ;
wire \forw1M_D~1_combout ;
wire \forw1M_D~0_combout ;
wire \forw1M_D~combout ;
wire \regs_rtl_0|auto_generated|ram_block1a8 ;
wire \regs~9_q ;
wire \regval1_D[8]~115_combout ;
wire \regval1_D[8]~20_combout ;
wire \Add4~9_sumout ;
wire \Add3~9_sumout ;
wire \pcgood_M[8]~0_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a8 ;
wire \bptable~10_combout ;
wire \PC~8_combout ;
wire \imem~20_combout ;
wire \imem~21_combout ;
wire \Selector38~0_combout ;
wire \isbranch_D~1_combout ;
wire \isbranch_A~q ;
wire \dobranch_A~0_combout ;
wire \dobranch_M~q ;
wire \Add4~5_sumout ;
wire \Add3~5_sumout ;
wire \pcgood_M[7]~29_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a7 ;
wire \bptable~9_combout ;
wire \PC~7_combout ;
wire \PC[7]~DUPLICATE_q ;
wire \imem~60_combout ;
wire \imem~88_combout ;
wire \imem~61_combout ;
wire \imem~62_combout ;
wire \Selector48~1_combout ;
wire \selpcplus_A~q ;
wire \stall_D~6_combout ;
wire \always11~0_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a5 ;
wire \bptable~7_combout ;
wire \PC~5_combout ;
wire \Add0~54 ;
wire \Add0~5_sumout ;
wire \Add3~1_sumout ;
wire \Add4~1_sumout ;
wire \pcgood_M[6]~28_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a6 ;
wire \bptable~8_combout ;
wire \PC~6_combout ;
wire \PC[6]~DUPLICATE_q ;
wire \imem~18_combout ;
wire \imem~16_combout ;
wire \imem~19_combout ;
wire \Selector49~0_combout ;
wire \forw1A_D~0_combout ;
wire \stall_D~0_combout ;
wire \stall_D~1_combout ;
wire \stall_D~5_combout ;
wire \flushed_D~0_combout ;
wire \flushed_D~q ;
wire \flushed_A~0_combout ;
wire \flushed_A~q ;
wire \flushed_M~0_combout ;
wire \flushed_M~q ;
wire \isjump_D~0_combout ;
wire \isjump_A~q ;
wire \isjump_M~0_combout ;
wire \isjump_M~DUPLICATE_q ;
wire \Add3~101_sumout ;
wire \Add4~101_sumout ;
wire \pcgood_M[19]~23_combout ;
wire \pcpred_A[18]~feeder_combout ;
wire \Equal2~11_combout ;
wire \flush_A~0_combout ;
wire \flush_A~1_combout ;
wire \flush_A~2_combout ;
wire \flush_A~3_combout ;
wire \Equal2~12_combout ;
wire \flush_A~4_combout ;
wire \PC~11_combout ;
wire \Add0~33_sumout ;
wire \pcplus_M[12]~DUPLICATE_q ;
wire \Add4~29_sumout ;
wire \Add3~29_sumout ;
wire \pcgood_M[12]~5_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a12 ;
wire \bptable~14_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a13 ;
wire \bptable_rtl_0_bypass[30]~feeder_combout ;
wire \bptable~15_combout ;
wire \Equal2~4_combout ;
wire \Equal2~5_combout ;
wire \Equal2~3_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a9 ;
wire \bptable~3_combout ;
wire \Equal2~0_combout ;
wire \Equal2~1_combout ;
wire \Equal2~2_combout ;
wire \Equal2~6_combout ;
wire \bptable_rtl_0|auto_generated|ram_block1a2 ;
wire \bptable~4_combout ;
wire \Equal2~7_combout ;
wire \Equal2~8_combout ;
wire \Equal2~9_combout ;
wire \Equal2~10_combout ;
wire \PC~12_combout ;
wire \PC[14]~DUPLICATE_q ;
wire \PC[10]~DUPLICATE_q ;
wire \imem~1_combout ;
wire \imem~42_combout ;
wire \imem~41_combout ;
wire \imem~43_combout ;
wire \off_A[0]~DUPLICATE_q ;
wire \Add3~45_sumout ;
wire \Add4~45_sumout ;
wire \pcgood_M[2]~9_combout ;
wire \PC~2_combout ;
wire \PC[2]~DUPLICATE_q ;
wire \imem~70_combout ;
wire \imem~68_combout ;
wire \imem~69_combout ;
wire \imem~71_combout ;
wire \off_A[7]~DUPLICATE_q ;
wire \Add3~13_sumout ;
wire \Add4~13_sumout ;
wire \pcgood_M[9]~1_combout ;
wire \PC~1_combout ;
wire \imem~45_combout ;
wire \imem~44_combout ;
wire \imem~46_combout ;
wire \Selector37~0_combout ;
wire \Selector6~0_combout ;
wire \Selector0~3_combout ;
wire \aluout_M[31]~DUPLICATE_q ;
wire \Equal9~5_combout ;
wire \Equal9~6_combout ;
wire \memout_M[2]~0_combout ;
wire \dbus[0]~95_combout ;
wire \dbus[0]~96_combout ;
wire \result_M[0]~18_combout ;
wire \regs~34_q ;
wire \regs_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \regval2_D[0]~1_combout ;
wire \regval2_D[0]~2_combout ;
wire \regval2_D[0]~0_combout ;
wire \regval2_D[0]~3_combout ;
wire \ss0|OUT~0_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~5_combout ;
wire \ss0|OUT~6_combout ;
wire \HexOut[4]~DUPLICATE_q ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~3_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~6_combout ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~1_combout ;
wire \HexOut[10]~DUPLICATE_q ;
wire \ss2|OUT~2_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~6_combout ;
wire \ss3|OUT~0_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~5_combout ;
wire \ss3|OUT~6_combout ;
wire \HexOut[17]~DUPLICATE_q ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~1_combout ;
wire \ss4|OUT~2_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~6_combout ;
wire \ss5|OUT~0_combout ;
wire \HexOut[23]~DUPLICATE_q ;
wire \ss5|OUT~1_combout ;
wire \ss5|OUT~2_combout ;
wire \ss5|OUT~3_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~6_combout ;
wire [31:0] PC;
wire [31:0] aluout_M;
wire [31:0] inst_D;
wire [0:92] dmem_rtl_0_bypass;
wire [31:0] wmemval_M;
wire [31:0] \switches|bounceTimer ;
wire [23:0] HexOut;
wire [31:0] regval2_A;
wire [31:0] pcpred_M;
wire [31:0] brtarg_M;
wire [31:0] jmptarg_M;
wire [31:0] pcplus_M;
wire [31:0] PC_M;
wire [5:0] alufunc_A;
wire [31:0] regval1_A;
wire [31:0] off_A;
wire [31:0] PC_A;
wire [5:0] wregno_A;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [31:0] \switches|sdata ;
wire [31:0] restmp_M;
wire [5:0] wregno_M;
wire [31:0] result_W;
wire [0:44] regs_rtl_1_bypass;
wire [5:0] wregno_W;
wire [31:0] pcpred_A;
wire [31:0] pcplus_A;
wire [0:44] regs_rtl_0_bypass;
wire [31:0] PC_D;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:0] \dmem_rtl_0|auto_generated|addr_store_b ;
wire [31:0] \switches|prev ;
wire [31:0] \keys|prev ;
wire [31:0] aluout_W;
wire [31:0] memout_W;
wire [31:0] PC_W;
wire [31:0] pcpred_D;
wire [31:0] pcplus_D;
wire [31:0] pcplus_W;
wire [0:48] bptable_rtl_0_bypass;
wire [31:0] pcgood_W;
wire [0:0] \myPll|pll_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|locked_wire ;
wire [0:0] \myPll|pll_inst|altera_pll_i|outclk_wire ;
wire [9:0] led;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [39:0] \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [39:0] \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [39:0] \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \regs_rtl_1|auto_generated|ram_block1a0~portbdataout  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regs_rtl_1|auto_generated|ram_block1a1  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regs_rtl_1|auto_generated|ram_block1a2  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regs_rtl_1|auto_generated|ram_block1a3  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regs_rtl_1|auto_generated|ram_block1a4  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regs_rtl_1|auto_generated|ram_block1a5  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regs_rtl_1|auto_generated|ram_block1a6  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regs_rtl_1|auto_generated|ram_block1a7  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regs_rtl_1|auto_generated|ram_block1a8  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regs_rtl_1|auto_generated|ram_block1a9  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regs_rtl_1|auto_generated|ram_block1a10  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regs_rtl_1|auto_generated|ram_block1a11  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regs_rtl_1|auto_generated|ram_block1a12  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regs_rtl_1|auto_generated|ram_block1a13  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regs_rtl_1|auto_generated|ram_block1a14  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regs_rtl_1|auto_generated|ram_block1a15  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regs_rtl_1|auto_generated|ram_block1a16  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regs_rtl_1|auto_generated|ram_block1a17  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regs_rtl_1|auto_generated|ram_block1a18  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regs_rtl_1|auto_generated|ram_block1a19  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regs_rtl_1|auto_generated|ram_block1a20  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regs_rtl_1|auto_generated|ram_block1a21  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regs_rtl_1|auto_generated|ram_block1a22  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regs_rtl_1|auto_generated|ram_block1a23  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regs_rtl_1|auto_generated|ram_block1a24  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regs_rtl_1|auto_generated|ram_block1a25  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regs_rtl_1|auto_generated|ram_block1a26  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regs_rtl_1|auto_generated|ram_block1a27  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regs_rtl_1|auto_generated|ram_block1a28  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regs_rtl_1|auto_generated|ram_block1a29  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regs_rtl_1|auto_generated|ram_block1a30  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regs_rtl_1|auto_generated|ram_block1a31  = \regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \regs_rtl_0|auto_generated|ram_block1a1  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \regs_rtl_0|auto_generated|ram_block1a2  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \regs_rtl_0|auto_generated|ram_block1a3  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \regs_rtl_0|auto_generated|ram_block1a4  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \regs_rtl_0|auto_generated|ram_block1a5  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \regs_rtl_0|auto_generated|ram_block1a6  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \regs_rtl_0|auto_generated|ram_block1a7  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \regs_rtl_0|auto_generated|ram_block1a8  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \regs_rtl_0|auto_generated|ram_block1a9  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \regs_rtl_0|auto_generated|ram_block1a10  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \regs_rtl_0|auto_generated|ram_block1a11  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \regs_rtl_0|auto_generated|ram_block1a12  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \regs_rtl_0|auto_generated|ram_block1a13  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \regs_rtl_0|auto_generated|ram_block1a14  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \regs_rtl_0|auto_generated|ram_block1a15  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \regs_rtl_0|auto_generated|ram_block1a16  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \regs_rtl_0|auto_generated|ram_block1a17  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \regs_rtl_0|auto_generated|ram_block1a18  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \regs_rtl_0|auto_generated|ram_block1a19  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \regs_rtl_0|auto_generated|ram_block1a20  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \regs_rtl_0|auto_generated|ram_block1a21  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \regs_rtl_0|auto_generated|ram_block1a22  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \regs_rtl_0|auto_generated|ram_block1a23  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \regs_rtl_0|auto_generated|ram_block1a24  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \regs_rtl_0|auto_generated|ram_block1a25  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \regs_rtl_0|auto_generated|ram_block1a26  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \regs_rtl_0|auto_generated|ram_block1a27  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \regs_rtl_0|auto_generated|ram_block1a28  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \regs_rtl_0|auto_generated|ram_block1a29  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \regs_rtl_0|auto_generated|ram_block1a30  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \regs_rtl_0|auto_generated|ram_block1a31  = \regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \bptable_rtl_0|auto_generated|ram_block1a0~portbdataout  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \bptable_rtl_0|auto_generated|ram_block1a1  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \bptable_rtl_0|auto_generated|ram_block1a2  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \bptable_rtl_0|auto_generated|ram_block1a3  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \bptable_rtl_0|auto_generated|ram_block1a4  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \bptable_rtl_0|auto_generated|ram_block1a5  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \bptable_rtl_0|auto_generated|ram_block1a6  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \bptable_rtl_0|auto_generated|ram_block1a7  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \bptable_rtl_0|auto_generated|ram_block1a8  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \bptable_rtl_0|auto_generated|ram_block1a9  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \bptable_rtl_0|auto_generated|ram_block1a10  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \bptable_rtl_0|auto_generated|ram_block1a11  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \bptable_rtl_0|auto_generated|ram_block1a12  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \bptable_rtl_0|auto_generated|ram_block1a13  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \bptable_rtl_0|auto_generated|ram_block1a14  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \bptable_rtl_0|auto_generated|ram_block1a15  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \bptable_rtl_0|auto_generated|ram_block1a16  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \bptable_rtl_0|auto_generated|ram_block1a17  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \bptable_rtl_0|auto_generated|ram_block1a18  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \bptable_rtl_0|auto_generated|ram_block1a19  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \bptable_rtl_0|auto_generated|ram_block1a20  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \bptable_rtl_0|auto_generated|ram_block1a21  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \bptable_rtl_0|auto_generated|ram_block1a22  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \bptable_rtl_0|auto_generated|ram_block1a23  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \bptable_rtl_0|auto_generated|ram_block1a24  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \bptable_rtl_0|auto_generated|ram_block1a25  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \bptable_rtl_0|auto_generated|ram_block1a26  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \bptable_rtl_0|auto_generated|ram_block1a27  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \bptable_rtl_0|auto_generated|ram_block1a28  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \bptable_rtl_0|auto_generated|ram_block1a29  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \bptable_rtl_0|auto_generated|ram_block1a30  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \bptable_rtl_0|auto_generated|ram_block1a31  = \bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\ss2|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\ss4|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(led[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(led[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(led[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(led[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(led[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(led[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(led[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(led[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(led[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(led[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myPll|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "480.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 24;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 24;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 6;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 5;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y0_N1
cyclonev_pll_output_counter \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myPll|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 2;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "96.0 mhz";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myPll|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myPll|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X10_Y9_N16
dffeas \flushed_M~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\flushed_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flushed_M~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \flushed_M~DUPLICATE .is_wysiwyg = "true";
defparam \flushed_M~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N27
cyclonev_lcell_comb flush_A(
// Equation(s):
// \flush_A~combout  = ( \flushed_M~DUPLICATE_q  & ( \flush_A~4_combout  ) ) # ( !\flushed_M~DUPLICATE_q  & ( \flush_A~4_combout  & ( \Equal2~10_combout  ) ) ) # ( \flushed_M~DUPLICATE_q  & ( !\flush_A~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal2~10_combout ),
	.datae(!\flushed_M~DUPLICATE_q ),
	.dataf(!\flush_A~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_A~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam flush_A.extended_lut = "off";
defparam flush_A.lut_mask = 64'h0000FFFF00FFFFFF;
defparam flush_A.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N39
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))
// \Add0~6  = CARRY(( \PC[6]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N42
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \PC[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \PC[7]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N43
dffeas \pcplus_D[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[7] .is_wysiwyg = "true";
defparam \pcplus_D[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N10
dffeas \pcplus_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[7] .is_wysiwyg = "true";
defparam \pcplus_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N16
dffeas \pcplus_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[7] .is_wysiwyg = "true";
defparam \pcplus_M[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N45
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( PC[8] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( PC[8] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N46
dffeas \pcplus_D[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[8] .is_wysiwyg = "true";
defparam \pcplus_D[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N41
dffeas \pcplus_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[8] .is_wysiwyg = "true";
defparam \pcplus_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N26
dffeas \pcplus_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[8] .is_wysiwyg = "true";
defparam \pcplus_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N8
dffeas isjump_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isjump_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isjump_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam isjump_M.is_wysiwyg = "true";
defparam isjump_M.power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N23
dffeas \bptable_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N28
dffeas \PC_D[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[4] .is_wysiwyg = "true";
defparam \PC_D[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y7_N12
cyclonev_lcell_comb \PC_A[4]~feeder (
// Equation(s):
// \PC_A[4]~feeder_combout  = ( PC_D[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_D[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[4]~feeder .extended_lut = "off";
defparam \PC_A[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_A[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y7_N14
dffeas \PC_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[4] .is_wysiwyg = "true";
defparam \PC_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y7_N1
dffeas \PC_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[4] .is_wysiwyg = "true";
defparam \PC_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N56
dffeas \PC_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[4] .is_wysiwyg = "true";
defparam \PC_W[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N11
dffeas \bptable_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_W[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y8_N59
dffeas \bptable_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N5
dffeas \PC_D[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[5] .is_wysiwyg = "true";
defparam \PC_D[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N40
dffeas \PC_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[5] .is_wysiwyg = "true";
defparam \PC_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N22
dffeas \PC_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[5] .is_wysiwyg = "true";
defparam \PC_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N49
dffeas \PC_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[5] .is_wysiwyg = "true";
defparam \PC_W[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N47
dffeas \bptable_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_W[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N23
dffeas \PC_D[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC[6]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[6] .is_wysiwyg = "true";
defparam \PC_D[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N5
dffeas \PC_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[6] .is_wysiwyg = "true";
defparam \PC_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N10
dffeas \PC_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[6] .is_wysiwyg = "true";
defparam \PC_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N16
dffeas \PC_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[6] .is_wysiwyg = "true";
defparam \PC_W[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N44
dffeas \bptable_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_W[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N8
dffeas \bptable_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y7_N42
cyclonev_lcell_comb \bptable~2 (
// Equation(s):
// \bptable~2_combout  = ( bptable_rtl_0_bypass[9] & ( bptable_rtl_0_bypass[6] & ( (bptable_rtl_0_bypass[5] & (bptable_rtl_0_bypass[10] & (!bptable_rtl_0_bypass[8] $ (bptable_rtl_0_bypass[7])))) ) ) ) # ( !bptable_rtl_0_bypass[9] & ( bptable_rtl_0_bypass[6] 
// & ( (bptable_rtl_0_bypass[5] & (!bptable_rtl_0_bypass[10] & (!bptable_rtl_0_bypass[8] $ (bptable_rtl_0_bypass[7])))) ) ) ) # ( bptable_rtl_0_bypass[9] & ( !bptable_rtl_0_bypass[6] & ( (!bptable_rtl_0_bypass[5] & (bptable_rtl_0_bypass[10] & 
// (!bptable_rtl_0_bypass[8] $ (bptable_rtl_0_bypass[7])))) ) ) ) # ( !bptable_rtl_0_bypass[9] & ( !bptable_rtl_0_bypass[6] & ( (!bptable_rtl_0_bypass[5] & (!bptable_rtl_0_bypass[10] & (!bptable_rtl_0_bypass[8] $ (bptable_rtl_0_bypass[7])))) ) ) )

	.dataa(!bptable_rtl_0_bypass[8]),
	.datab(!bptable_rtl_0_bypass[5]),
	.datac(!bptable_rtl_0_bypass[10]),
	.datad(!bptable_rtl_0_bypass[7]),
	.datae(!bptable_rtl_0_bypass[9]),
	.dataf(!bptable_rtl_0_bypass[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~2 .extended_lut = "off";
defparam \bptable~2 .lut_mask = 64'h8040080420100201;
defparam \bptable~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N22
dffeas \bptable_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y8_N23
dffeas \PC_D[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC[7]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[7] .is_wysiwyg = "true";
defparam \PC_D[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y8_N47
dffeas \PC_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[7] .is_wysiwyg = "true";
defparam \PC_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y8_N5
dffeas \PC_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[7] .is_wysiwyg = "true";
defparam \PC_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y8_N40
dffeas \PC_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[7] .is_wysiwyg = "true";
defparam \PC_W[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N11
dffeas \bptable_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_W[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N20
dffeas \PC_D[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[8] .is_wysiwyg = "true";
defparam \PC_D[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N23
dffeas \PC_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[8] .is_wysiwyg = "true";
defparam \PC_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N40
dffeas \PC_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[8] .is_wysiwyg = "true";
defparam \PC_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N17
dffeas \PC_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[8] .is_wysiwyg = "true";
defparam \PC_W[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N53
dffeas \bptable_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_W[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N16
dffeas \bptable_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N58
dffeas \PC_D[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[9] .is_wysiwyg = "true";
defparam \PC_D[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N32
dffeas \PC_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[9] .is_wysiwyg = "true";
defparam \PC_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N38
dffeas \PC_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[9] .is_wysiwyg = "true";
defparam \PC_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N1
dffeas \PC_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[9] .is_wysiwyg = "true";
defparam \PC_W[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N50
dffeas \bptable_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_W[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N25
dffeas \bptable_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y7_N48
cyclonev_lcell_comb \bptable~0 (
// Equation(s):
// \bptable~0_combout  = ( bptable_rtl_0_bypass[15] & ( bptable_rtl_0_bypass[14] & ( (bptable_rtl_0_bypass[16] & (bptable_rtl_0_bypass[13] & (!bptable_rtl_0_bypass[11] $ (bptable_rtl_0_bypass[12])))) ) ) ) # ( !bptable_rtl_0_bypass[15] & ( 
// bptable_rtl_0_bypass[14] & ( (!bptable_rtl_0_bypass[16] & (bptable_rtl_0_bypass[13] & (!bptable_rtl_0_bypass[11] $ (bptable_rtl_0_bypass[12])))) ) ) ) # ( bptable_rtl_0_bypass[15] & ( !bptable_rtl_0_bypass[14] & ( (bptable_rtl_0_bypass[16] & 
// (!bptable_rtl_0_bypass[13] & (!bptable_rtl_0_bypass[11] $ (bptable_rtl_0_bypass[12])))) ) ) ) # ( !bptable_rtl_0_bypass[15] & ( !bptable_rtl_0_bypass[14] & ( (!bptable_rtl_0_bypass[16] & (!bptable_rtl_0_bypass[13] & (!bptable_rtl_0_bypass[11] $ 
// (bptable_rtl_0_bypass[12])))) ) ) )

	.dataa(!bptable_rtl_0_bypass[16]),
	.datab(!bptable_rtl_0_bypass[11]),
	.datac(!bptable_rtl_0_bypass[13]),
	.datad(!bptable_rtl_0_bypass[12]),
	.datae(!bptable_rtl_0_bypass[15]),
	.dataf(!bptable_rtl_0_bypass[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~0 .extended_lut = "off";
defparam \bptable~0 .lut_mask = 64'h8020401008020401;
defparam \bptable~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N47
dffeas \PC_D[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[3] .is_wysiwyg = "true";
defparam \PC_D[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N22
dffeas \PC_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[3] .is_wysiwyg = "true";
defparam \PC_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N10
dffeas \PC_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[3] .is_wysiwyg = "true";
defparam \PC_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N58
dffeas \PC_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[3] .is_wysiwyg = "true";
defparam \PC_W[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N34
dffeas \bptable_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_W[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N7
dffeas \bptable_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\always1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N5
dffeas \bptable_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N24
cyclonev_lcell_comb \PC_D[2]~feeder (
// Equation(s):
// \PC_D[2]~feeder_combout  = ( \PC[2]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[2]~feeder .extended_lut = "off";
defparam \PC_D[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N26
dffeas \PC_D[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[2] .is_wysiwyg = "true";
defparam \PC_D[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N27
cyclonev_lcell_comb \PC_A[2]~feeder (
// Equation(s):
// \PC_A[2]~feeder_combout  = PC_D[2]

	.dataa(!PC_D[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[2]~feeder .extended_lut = "off";
defparam \PC_A[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_A[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N29
dffeas \PC_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[2] .is_wysiwyg = "true";
defparam \PC_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N4
dffeas \PC_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[2] .is_wysiwyg = "true";
defparam \PC_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N25
dffeas \PC_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[2] .is_wysiwyg = "true";
defparam \PC_W[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N56
dffeas \bptable_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_W[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N53
dffeas \bptable_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N54
cyclonev_lcell_comb \bptable~1 (
// Equation(s):
// \bptable~1_combout  = ( bptable_rtl_0_bypass[1] & ( bptable_rtl_0_bypass[2] & ( (bptable_rtl_0_bypass[0] & (!bptable_rtl_0_bypass[3] $ (bptable_rtl_0_bypass[4]))) ) ) ) # ( !bptable_rtl_0_bypass[1] & ( !bptable_rtl_0_bypass[2] & ( (bptable_rtl_0_bypass[0] 
// & (!bptable_rtl_0_bypass[3] $ (bptable_rtl_0_bypass[4]))) ) ) )

	.dataa(!bptable_rtl_0_bypass[3]),
	.datab(!bptable_rtl_0_bypass[0]),
	.datac(!bptable_rtl_0_bypass[4]),
	.datad(gnd),
	.datae(!bptable_rtl_0_bypass[1]),
	.dataf(!bptable_rtl_0_bypass[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~1 .extended_lut = "off";
defparam \bptable~1 .lut_mask = 64'h2121000000002121;
defparam \bptable~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y7_N18
cyclonev_lcell_comb \bptable~11 (
// Equation(s):
// \bptable~11_combout  = ( \bptable~1_combout  & ( \bptable~0_combout  & ( \bptable~2_combout  ) ) )

	.dataa(gnd),
	.datab(!\bptable~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bptable~1_combout ),
	.dataf(!\bptable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~11 .extended_lut = "off";
defparam \bptable~11 .lut_mask = 64'h0000000000003333;
defparam \bptable~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N51
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( PC[3] & ( (!\PC[6]~DUPLICATE_q  & (!PC[5] & (!\PC[2]~DUPLICATE_q  $ (!PC[4])))) # (\PC[6]~DUPLICATE_q  & (((PC[5])))) ) ) # ( !PC[3] & ( (!\PC[6]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & (!PC[4] & !PC[5]))) # (\PC[6]~DUPLICATE_q  & 
// (((PC[5])))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h400F400F600F600F;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N0
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( PC[5] & ( PC[3] & ( (!\PC[6]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & ((!PC[4]) # (\PC[7]~DUPLICATE_q )))) # (\PC[6]~DUPLICATE_q  & (!PC[4] & ((!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( PC[3] & ( (!PC[4] & (!\PC[2]~DUPLICATE_q  & 
// ((!\PC[7]~DUPLICATE_q )))) # (PC[4] & ((!\PC[6]~DUPLICATE_q  & ((\PC[7]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q )))) ) ) ) # ( PC[5] & ( !PC[3] & ( (!\PC[2]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & ((!PC[4]) # (!\PC[7]~DUPLICATE_q )))) 
// ) ) ) # ( !PC[5] & ( !PC[3] & ( !PC[4] $ (\PC[2]~DUPLICATE_q ) ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h99990C088C548AC0;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N30
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( \PC[7]~DUPLICATE_q  & ( \imem~25_combout  ) ) # ( !\PC[7]~DUPLICATE_q  & ( \imem~25_combout  & ( ((!PC[9]) # ((!\imem~1_combout ) # (\imem~26_combout ))) # (PC[8]) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\imem~25_combout  & ( (!PC[8]) # 
// ((!\imem~1_combout ) # (PC[9])) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\imem~25_combout  & ( (!\imem~1_combout ) # ((!PC[8] & ((!PC[9]) # (\imem~26_combout ))) # (PC[8] & (PC[9]))) ) ) )

	.dataa(!PC[8]),
	.datab(!PC[9]),
	.datac(!\imem~1_combout ),
	.datad(!\imem~26_combout ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\imem~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'hF9FBFBFBFDFFFFFF;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N45
cyclonev_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = ( \stall_D~5_combout  & ( \flush_A~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\stall_D~6_combout ) # ((!\flushed_M~DUPLICATE_q  & !\Equal2~10_combout ))) ) ) ) # ( !\stall_D~5_combout  & ( \flush_A~4_combout  ) ) 
// # ( \stall_D~5_combout  & ( !\flush_A~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\flushed_M~DUPLICATE_q ) # (!\stall_D~6_combout )) ) ) ) # ( !\stall_D~5_combout  & ( !\flush_A~4_combout  ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\flushed_M~DUPLICATE_q ),
	.datac(!\Equal2~10_combout ),
	.datad(!\stall_D~6_combout ),
	.datae(!\stall_D~5_combout ),
	.dataf(!\flush_A~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~0 .extended_lut = "off";
defparam \PC~0 .lut_mask = 64'hFFFFFFEEFFFFFFEA;
defparam \PC~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N32
dffeas \inst_D[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[5] .is_wysiwyg = "true";
defparam \inst_D[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N42
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (!PC[5] & (\PC[2]~DUPLICATE_q  & ((!PC[4]) # (!PC[3])))) # (PC[5] & (PC[3] & (!PC[4] $ (!\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (!PC[3] & 
// (PC[4] & (!PC[5] $ (\PC[2]~DUPLICATE_q )))) # (PC[3] & (!PC[5] & ((!\PC[2]~DUPLICATE_q )))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (((PC[4] & !PC[3])))) # (\PC[2]~DUPLICATE_q  & (PC[5] & (!PC[4] $ (PC[3])))) ) ) 
// ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( (!PC[5] & (!PC[4] $ (!\PC[2]~DUPLICATE_q  $ (PC[3])))) # (PC[5] & (PC[4] & (\PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[4]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h2983340121A00A1C;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N57
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( !\PC[7]~DUPLICATE_q  & ( PC[9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h0F0F0F0F00000000;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N54
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( \imem~17_combout  & ( PC[3] & ( (\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (PC[5] & PC[4]))) ) ) ) # ( \imem~17_combout  & ( !PC[3] & ( (!PC[5] & (!\PC[2]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q ) # (!PC[4])))) # (PC[5] & 
// (((!\PC[6]~DUPLICATE_q  & PC[4])))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(!\imem~17_combout ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h0000A08C00000004;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N9
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( \imem~1_combout  & ( (!PC[9] & (PC[8] & ((\imem~23_combout ) # (\imem~22_combout )))) # (PC[9] & (((!PC[8] & \imem~23_combout )))) ) )

	.dataa(!PC[9]),
	.datab(!\imem~22_combout ),
	.datac(!PC[8]),
	.datad(!\imem~23_combout ),
	.datae(gnd),
	.dataf(!\imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h00000000025A025A;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y6_N10
dffeas \inst_D[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[30] .is_wysiwyg = "true";
defparam \inst_D[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( !inst_D[30] & ( inst_D[31] & ( !inst_D[29] ) ) ) # ( inst_D[30] & ( !inst_D[31] ) ) # ( !inst_D[30] & ( !inst_D[31] & ( (inst_D[5] & !inst_D[29]) ) ) )

	.dataa(gnd),
	.datab(!inst_D[5]),
	.datac(!inst_D[29]),
	.datad(gnd),
	.datae(!inst_D[30]),
	.dataf(!inst_D[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h3030FFFFF0F00000;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N44
dffeas \alufunc_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector33~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[5] .is_wysiwyg = "true";
defparam \alufunc_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N0
cyclonev_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = ( inst_D[27] & ( inst_D[26] & ( ((!inst_D[29]) # ((inst_D[30]) # (inst_D[28]))) # (inst_D[31]) ) ) ) # ( !inst_D[27] & ( inst_D[26] & ( ((!inst_D[29]) # ((inst_D[30]) # (inst_D[28]))) # (inst_D[31]) ) ) ) # ( inst_D[27] & ( 
// !inst_D[26] & ( ((!inst_D[29]) # ((inst_D[30]) # (inst_D[28]))) # (inst_D[31]) ) ) ) # ( !inst_D[27] & ( !inst_D[26] & ( ((inst_D[30]) # (inst_D[28])) # (inst_D[31]) ) ) )

	.dataa(!inst_D[31]),
	.datab(!inst_D[29]),
	.datac(!inst_D[28]),
	.datad(!inst_D[30]),
	.datae(!inst_D[27]),
	.dataf(!inst_D[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr2~0 .extended_lut = "off";
defparam \WideOr2~0 .lut_mask = 64'h5FFFDFFFDFFFDFFF;
defparam \WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N1
dffeas \aluimm_A~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_A~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluimm_A~DUPLICATE .is_wysiwyg = "true";
defparam \aluimm_A~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N35
dffeas \off_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[0] .is_wysiwyg = "true";
defparam \off_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N12
cyclonev_lcell_comb \aluin2_A[0]~18 (
// Equation(s):
// \aluin2_A[0]~18_combout  = ( regval2_A[0] & ( (!\aluimm_A~DUPLICATE_q ) # (off_A[0]) ) ) # ( !regval2_A[0] & ( (\aluimm_A~DUPLICATE_q  & off_A[0]) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!off_A[0]),
	.datad(gnd),
	.datae(!regval2_A[0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[0]~18 .extended_lut = "off";
defparam \aluin2_A[0]~18 .lut_mask = 64'h0505AFAF0505AFAF;
defparam \aluin2_A[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N12
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( inst_D[31] & ( inst_D[28] ) ) # ( !inst_D[31] & ( ((!inst_D[29] & (inst_D[2] & !inst_D[27]))) # (inst_D[28]) ) )

	.dataa(!inst_D[29]),
	.datab(!inst_D[28]),
	.datac(!inst_D[2]),
	.datad(!inst_D[27]),
	.datae(gnd),
	.dataf(!inst_D[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h3B333B3333333333;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N13
dffeas \alufunc_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[2] .is_wysiwyg = "true";
defparam \alufunc_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N6
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[3] & ( (((!PC[4] & !\PC[2]~DUPLICATE_q )) # (\PC[7]~DUPLICATE_q )) # (PC[5]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[3] & ( ((!PC[5] & (!PC[4] $ (!\PC[2]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( 
// \PC[6]~DUPLICATE_q  & ( !PC[3] & ( (((PC[4] & !\PC[2]~DUPLICATE_q )) # (\PC[7]~DUPLICATE_q )) # (PC[5]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[3] & ( ((PC[5] & (!PC[4] & \PC[2]~DUPLICATE_q ))) # (\PC[7]~DUPLICATE_q ) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[4]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'h04FF75FF28FFD5FF;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N57
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( PC[3] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & ((!PC[5]))) # (\PC[7]~DUPLICATE_q  & (!PC[4] & PC[5])))) # (\PC[2]~DUPLICATE_q  & ((!PC[5] & (PC[4])) # (PC[5] & ((!\PC[7]~DUPLICATE_q ))))) ) ) ) # ( 
// !PC[3] & ( \PC[6]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (!PC[4] $ (!\PC[2]~DUPLICATE_q  $ (PC[5])))) # (\PC[7]~DUPLICATE_q  & (((!\PC[2]~DUPLICATE_q  & !PC[5])))) ) ) ) # ( PC[3] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[4] & (((!\PC[7]~DUPLICATE_q  & 
// PC[5])))) # (PC[4] & ((!\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & !PC[5])) # (\PC[2]~DUPLICATE_q  & ((PC[5]))))) ) ) ) # ( !PC[3] & ( !\PC[6]~DUPLICATE_q  & ( (!PC[4] & (!\PC[2]~DUPLICATE_q  $ (((!PC[5]))))) # (PC[4] & ((!\PC[2]~DUPLICATE_q  & 
// (!\PC[7]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & PC[5])))) ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[3]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h62C940B16C90D138;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N15
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( \imem~32_combout  & ( (!\imem~1_combout ) # ((!PC[9]) # ((\imem~33_combout ) # (PC[8]))) ) ) # ( !\imem~32_combout  & ( (!\imem~1_combout ) # ((!PC[9] & (!PC[8])) # (PC[9] & ((\imem~33_combout ) # (PC[8])))) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[9]),
	.datac(!PC[8]),
	.datad(!\imem~33_combout ),
	.datae(gnd),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'hEBFBEBFBEFFFEFFF;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N17
dffeas \inst_D[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[3] .is_wysiwyg = "true";
defparam \inst_D[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N33
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( !inst_D[31] & ( (!inst_D[30] & ((inst_D[3]) # (inst_D[29]))) ) )

	.dataa(!inst_D[29]),
	.datab(gnd),
	.datac(!inst_D[30]),
	.datad(!inst_D[3]),
	.datae(gnd),
	.dataf(!inst_D[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h50F050F000000000;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N34
dffeas \alufunc_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[3] .is_wysiwyg = "true";
defparam \alufunc_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \Selector31~13 (
// Equation(s):
// \Selector31~13_combout  = ( !alufunc_A[3] & ( regval1_A[0] & ( (!alufunc_A[1] & alufunc_A[2]) ) ) ) # ( alufunc_A[3] & ( !regval1_A[0] & ( (!alufunc_A[1] & (!\aluin2_A[0]~18_combout  & alufunc_A[2])) ) ) ) # ( !alufunc_A[3] & ( !regval1_A[0] & ( 
// (!alufunc_A[1] & (\aluin2_A[0]~18_combout  & alufunc_A[2])) ) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\aluin2_A[0]~18_combout ),
	.datac(!alufunc_A[2]),
	.datad(gnd),
	.datae(!alufunc_A[3]),
	.dataf(!regval1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~13 .extended_lut = "off";
defparam \Selector31~13 .lut_mask = 64'h020208080A0A0000;
defparam \Selector31~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N9
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( PC[5] & ( (\PC[6]~DUPLICATE_q ) # (\PC[7]~DUPLICATE_q ) ) ) # ( !PC[5] & ( \PC[7]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y8_N35
dffeas \PC[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6] .is_wysiwyg = "true";
defparam \PC[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y8_N8
dffeas \PC[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7] .is_wysiwyg = "true";
defparam \PC[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N15
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( PC[5] & ( (!PC[6] & (PC[3])) # (PC[6] & ((!PC[3]) # (!PC[7]))) ) ) # ( !PC[5] & ( (PC[6] & (!PC[3] & PC[7])) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!PC[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'h0404040476767676;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N6
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( !PC[4] & ( (!PC[9] & (\imem~66_combout  & !\PC[2]~DUPLICATE_q )) ) )

	.dataa(!PC[9]),
	.datab(gnd),
	.datac(!\imem~66_combout ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'h0A000A0000000000;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N57
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = ( \imem~67_combout  ) # ( !\imem~67_combout  & ( (!\imem~1_combout ) # ((!PC[9] & (!PC[8])) # (PC[9] & ((\imem~75_combout ) # (PC[8])))) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[9]),
	.datac(!PC[8]),
	.datad(!\imem~75_combout ),
	.datae(gnd),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "off";
defparam \imem~76 .lut_mask = 64'hEBFBEBFBFFFFFFFF;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N58
dffeas \inst_D[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~76_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[11] .is_wysiwyg = "true";
defparam \inst_D[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N30
cyclonev_lcell_comb \Selector44~0 (
// Equation(s):
// \Selector44~0_combout  = ( inst_D[11] & ( \Decoder1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Decoder1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector44~0 .extended_lut = "off";
defparam \Selector44~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector44~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N31
dffeas \wregno_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector44~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[3] .is_wysiwyg = "true";
defparam \wregno_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N39
cyclonev_lcell_comb \wrmem_D~0 (
// Equation(s):
// \wrmem_D~0_combout  = ( !inst_D[26] & ( (inst_D[30] & inst_D[27]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!inst_D[30]),
	.datad(!inst_D[27]),
	.datae(gnd),
	.dataf(!inst_D[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_D~0 .extended_lut = "off";
defparam \wrmem_D~0 .lut_mask = 64'h000F000F00000000;
defparam \wrmem_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N18
cyclonev_lcell_comb \Selector48~0 (
// Equation(s):
// \Selector48~0_combout  = ( !inst_D[26] & ( (!inst_D[30] & !inst_D[27]) ) )

	.dataa(gnd),
	.datab(!inst_D[30]),
	.datac(!inst_D[27]),
	.datad(gnd),
	.datae(!inst_D[26]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~0 .extended_lut = "off";
defparam \Selector48~0 .lut_mask = 64'hC0C00000C0C00000;
defparam \Selector48~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N3
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( PC[3] & ( \PC[2]~DUPLICATE_q  & ( (!PC[4] & (!\PC[6]~DUPLICATE_q  & (PC[5] & \imem~17_combout ))) ) ) ) # ( !PC[3] & ( \PC[2]~DUPLICATE_q  & ( (!PC[4] & (!\PC[6]~DUPLICATE_q  & (PC[5] & \imem~17_combout ))) ) ) ) # ( PC[3] & ( 
// !\PC[2]~DUPLICATE_q  & ( (\imem~17_combout  & ((!PC[4] & (\PC[6]~DUPLICATE_q  & !PC[5])) # (PC[4] & (!\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[4]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!\imem~17_combout ),
	.datae(!PC[3]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h0000006400080008;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N18
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[3] & ( (!PC[5] & (PC[4])) # (PC[5] & ((!PC[4] & (!\PC[2]~DUPLICATE_q  & !\PC[7]~DUPLICATE_q )) # (PC[4] & (\PC[2]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[3] & ( (PC[5] & 
// (!PC[4] & (!\PC[2]~DUPLICATE_q  $ (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[3] & ( (!PC[5] & (PC[4] & (!\PC[2]~DUPLICATE_q  & \PC[7]~DUPLICATE_q ))) # (PC[5] & (!PC[4] $ ((\PC[2]~DUPLICATE_q )))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( 
// !PC[3] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[5] & (!PC[4] & !\PC[7]~DUPLICATE_q )) # (PC[5] & ((!PC[4]) # (!\PC[7]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[4]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'hD040416104406223;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N21
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( PC[8] & ( (\imem~1_combout  & (!PC[9] & ((\imem~38_combout ) # (\imem~39_combout )))) ) ) # ( !PC[8] & ( (\imem~1_combout  & (PC[9] & \imem~39_combout )) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[9]),
	.datac(!\imem~39_combout ),
	.datad(!\imem~38_combout ),
	.datae(gnd),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'h0101010104440444;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N23
dffeas \inst_D[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[1] .is_wysiwyg = "true";
defparam \inst_D[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N0
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (PC[4] & (!\PC[7]~DUPLICATE_q  & ((PC[3]) # (PC[5])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[4] & (!\PC[7]~DUPLICATE_q  & (!PC[5] $ (PC[3])))) # (PC[4] & 
// (PC[5] & (!\PC[7]~DUPLICATE_q  $ (!PC[3])))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[4] & ((!\PC[7]~DUPLICATE_q  & (PC[5])) # (\PC[7]~DUPLICATE_q  & ((!PC[3]))))) # (PC[4] & (!PC[5])) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( 
// !\PC[2]~DUPLICATE_q  & ( (!PC[5] & (PC[4] & (!\PC[7]~DUPLICATE_q  & !PC[3]))) # (PC[5] & (!PC[4] & ((PC[3])))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[4]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h20446E6281501030;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N51
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = ( !PC[6] & ( (!PC[7] & PC[9]) ) )

	.dataa(gnd),
	.datab(!PC[7]),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h0C0C0C0C00000000;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N24
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( PC[3] & ( (!PC[5] & (\imem~29_combout  & (!\PC[2]~DUPLICATE_q  $ (!PC[4])))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\imem~29_combout ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'h0000000004080408;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N9
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( \imem~30_combout  & ( (\imem~1_combout  & (!PC[9] $ (!PC[8]))) ) ) # ( !\imem~30_combout  & ( (\imem~1_combout  & (!PC[9] & (\imem~28_combout  & PC[8]))) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[9]),
	.datac(!\imem~28_combout ),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\imem~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'h0004000411441144;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N11
dffeas \inst_D[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[4] .is_wysiwyg = "true";
defparam \inst_D[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N42
cyclonev_lcell_comb \Equal16~0 (
// Equation(s):
// \Equal16~0_combout  = ( !inst_D[2] & ( !inst_D[3] & ( (!inst_D[0] & (!inst_D[5] & (!inst_D[1] & !inst_D[4]))) ) ) )

	.dataa(!inst_D[0]),
	.datab(!inst_D[5]),
	.datac(!inst_D[1]),
	.datad(!inst_D[4]),
	.datae(!inst_D[2]),
	.dataf(!inst_D[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal16~0 .extended_lut = "off";
defparam \Equal16~0 .lut_mask = 64'h8000000000000000;
defparam \Equal16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N15
cyclonev_lcell_comb \Selector48~3 (
// Equation(s):
// \Selector48~3_combout  = ( inst_D[26] & ( (inst_D[28] & !inst_D[27]) ) ) # ( !inst_D[26] & ( ((!inst_D[29] & (!inst_D[30] & !inst_D[27]))) # (inst_D[28]) ) )

	.dataa(!inst_D[29]),
	.datab(!inst_D[28]),
	.datac(!inst_D[30]),
	.datad(!inst_D[27]),
	.datae(gnd),
	.dataf(!inst_D[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~3 .extended_lut = "off";
defparam \Selector48~3 .lut_mask = 64'hB333B33333003300;
defparam \Selector48~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N9
cyclonev_lcell_comb \Selector33~1 (
// Equation(s):
// \Selector33~1_combout  = ( inst_D[31] & ( (!inst_D[29] & !inst_D[30]) ) )

	.dataa(!inst_D[29]),
	.datab(gnd),
	.datac(!inst_D[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~1 .extended_lut = "off";
defparam \Selector33~1 .lut_mask = 64'h00000000A0A0A0A0;
defparam \Selector33~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N42
cyclonev_lcell_comb \Selector48~2 (
// Equation(s):
// \Selector48~2_combout  = ( inst_D[27] & ( !inst_D[31] & ( (!inst_D[28] & (inst_D[30] & (!inst_D[26] & !inst_D[29]))) ) ) )

	.dataa(!inst_D[28]),
	.datab(!inst_D[30]),
	.datac(!inst_D[26]),
	.datad(!inst_D[29]),
	.datae(!inst_D[27]),
	.dataf(!inst_D[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~2 .extended_lut = "off";
defparam \Selector48~2 .lut_mask = 64'h0000200000000000;
defparam \Selector48~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N24
cyclonev_lcell_comb \Selector48~4 (
// Equation(s):
// \Selector48~4_combout  = ( \Equal16~0_combout  & ( \Selector48~2_combout  ) ) # ( !\Equal16~0_combout  & ( \Selector48~2_combout  ) ) # ( \Equal16~0_combout  & ( !\Selector48~2_combout  & ( ((\Selector48~3_combout  & \Selector33~1_combout )) # 
// (\Selector48~1_combout ) ) ) ) # ( !\Equal16~0_combout  & ( !\Selector48~2_combout  & ( ((\Selector48~3_combout  & ((!inst_D[28]) # (\Selector33~1_combout )))) # (\Selector48~1_combout ) ) ) )

	.dataa(!inst_D[28]),
	.datab(!\Selector48~3_combout ),
	.datac(!\Selector48~1_combout ),
	.datad(!\Selector33~1_combout ),
	.datae(!\Equal16~0_combout ),
	.dataf(!\Selector48~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~4 .extended_lut = "off";
defparam \Selector48~4 .lut_mask = 64'h2F3F0F3FFFFFFFFF;
defparam \Selector48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N30
cyclonev_lcell_comb \Selector48~5 (
// Equation(s):
// \Selector48~5_combout  = ( \Equal2~10_combout  & ( (\Selector48~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\flushed_M~DUPLICATE_q ) # (\flush_A~4_combout )))) ) ) # ( !\Equal2~10_combout  & ( (\Selector48~4_combout  & 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \flushed_M~DUPLICATE_q )) ) )

	.dataa(!\Selector48~4_combout ),
	.datab(!\flush_A~4_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\flushed_M~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Equal2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~5 .extended_lut = "off";
defparam \Selector48~5 .lut_mask = 64'h0005000501050105;
defparam \Selector48~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N31
dffeas \wrreg_A~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector48~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\always11~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_A~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wrreg_A~DUPLICATE .is_wysiwyg = "true";
defparam \wrreg_A~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N54
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[4] & (!\PC[7]~DUPLICATE_q  $ (((!PC[5]) # (PC[3]))))) # (PC[4] & (\PC[7]~DUPLICATE_q  & (!PC[3] $ (PC[5])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[3] & 
// ((!\PC[7]~DUPLICATE_q  & ((PC[5]))) # (\PC[7]~DUPLICATE_q  & (PC[4] & !PC[5])))) # (PC[3] & (\PC[7]~DUPLICATE_q  & (!PC[4] $ (PC[5])))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[3] & ((!PC[5] & (PC[4])) # (PC[5] & 
// ((!\PC[7]~DUPLICATE_q ))))) # (PC[3] & (((!\PC[7]~DUPLICATE_q  & !PC[5])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[3] & ((!PC[5] & (PC[4])) # (PC[5] & ((!\PC[7]~DUPLICATE_q ))))) # (PC[3] & (!PC[5] $ (((!PC[4] & 
// !\PC[7]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[4]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h37E072A006A10E85;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N48
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( PC[3] & ( (!PC[4] & ((!\PC[2]~DUPLICATE_q  & (PC[5] & !\PC[6]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & (!PC[5] & \PC[6]~DUPLICATE_q )))) ) ) # ( !PC[3] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & ((!PC[4]) # (!PC[5])))) # 
// (\PC[2]~DUPLICATE_q  & (!PC[4] & (!PC[5]))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[5]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'hE840E84008400840;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N30
cyclonev_lcell_comb \inst_D~5 (
// Equation(s):
// \inst_D~5_combout  = ( \imem~15_combout  & ( PC[9] & ( (!\PC[7]~DUPLICATE_q  & (!PC[8] & \imem~1_combout )) ) ) ) # ( \imem~15_combout  & ( !PC[9] & ( (PC[8] & (\imem~14_combout  & \imem~1_combout )) ) ) ) # ( !\imem~15_combout  & ( !PC[9] & ( (PC[8] & 
// (\imem~14_combout  & \imem~1_combout )) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\imem~14_combout ),
	.datad(!\imem~1_combout ),
	.datae(!\imem~15_combout ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~5 .extended_lut = "off";
defparam \inst_D~5 .lut_mask = 64'h0003000300000088;
defparam \inst_D~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N33
cyclonev_lcell_comb \inst_D~6 (
// Equation(s):
// \inst_D~6_combout  = ( \flush_A~4_combout  & ( \inst_D~5_combout  & ( (!\always11~2_combout  & (((\flushed_M~DUPLICATE_q )) # (\Equal2~10_combout ))) # (\always11~2_combout  & (inst_D[19] & ((\flushed_M~DUPLICATE_q ) # (\Equal2~10_combout )))) ) ) ) # ( 
// !\flush_A~4_combout  & ( \inst_D~5_combout  & ( (\flushed_M~DUPLICATE_q  & ((!\always11~2_combout ) # (inst_D[19]))) ) ) ) # ( \flush_A~4_combout  & ( !\inst_D~5_combout  & ( (\always11~2_combout  & (inst_D[19] & ((\flushed_M~DUPLICATE_q ) # 
// (\Equal2~10_combout )))) ) ) ) # ( !\flush_A~4_combout  & ( !\inst_D~5_combout  & ( (\always11~2_combout  & (\flushed_M~DUPLICATE_q  & inst_D[19])) ) ) )

	.dataa(!\always11~2_combout ),
	.datab(!\Equal2~10_combout ),
	.datac(!\flushed_M~DUPLICATE_q ),
	.datad(!inst_D[19]),
	.datae(!\flush_A~4_combout ),
	.dataf(!\inst_D~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~6 .extended_lut = "off";
defparam \inst_D~6 .lut_mask = 64'h000500150A0F2A3F;
defparam \inst_D~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N17
dffeas \inst_D[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[19] .is_wysiwyg = "true";
defparam \inst_D[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N45
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( PC[4] & ( PC[3] & ( (!PC[5] & ((!\PC[7]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q ))) # (\PC[7]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & \PC[6]~DUPLICATE_q )))) # (PC[5] & (((!\PC[7]~DUPLICATE_q ) # (!\PC[6]~DUPLICATE_q )))) ) ) ) # ( !PC[4] 
// & ( PC[3] & ( (!PC[5] & (\PC[2]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  $ (!\PC[6]~DUPLICATE_q )))) # (PC[5] & (!\PC[2]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q ))) ) ) ) # ( PC[4] & ( !PC[3] & ( !PC[5] $ (((!\PC[6]~DUPLICATE_q ) # (\PC[7]~DUPLICATE_q ))) ) ) ) # 
// ( !PC[4] & ( !PC[3] & ( (!PC[5] & ((!\PC[6]~DUPLICATE_q  & ((\PC[7]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q )))) # (PC[5] & ((!\PC[2]~DUPLICATE_q ) # (!\PC[7]~DUPLICATE_q  $ (!\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h4FDC55A50624F552;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N48
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( PC[3] & ( (!\PC[6]~DUPLICATE_q  & (!PC[5] $ (((PC[4]) # (\PC[2]~DUPLICATE_q ))))) ) ) # ( !PC[3] & ( (!\PC[2]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q  & (PC[5] & PC[4])) # (\PC[6]~DUPLICATE_q  & (!PC[5] & !PC[4])))) # 
// (\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q )) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h644C644C840C840C;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N3
cyclonev_lcell_comb \inst_D~3 (
// Equation(s):
// \inst_D~3_combout  = ( \imem~12_combout  & ( \imem~13_combout  & ( (\imem~1_combout  & ((!PC[9] & ((PC[8]))) # (PC[9] & (!\PC[7]~DUPLICATE_q  & !PC[8])))) ) ) ) # ( !\imem~12_combout  & ( \imem~13_combout  & ( (!\PC[7]~DUPLICATE_q  & (\imem~1_combout  & 
// (PC[9] & !PC[8]))) ) ) ) # ( \imem~12_combout  & ( !\imem~13_combout  & ( (\imem~1_combout  & (!PC[9] & PC[8])) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\imem~1_combout ),
	.datac(!PC[9]),
	.datad(!PC[8]),
	.datae(!\imem~12_combout ),
	.dataf(!\imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~3 .extended_lut = "off";
defparam \inst_D~3 .lut_mask = 64'h0000003002000230;
defparam \inst_D~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y6_N42
cyclonev_lcell_comb \inst_D~4 (
// Equation(s):
// \inst_D~4_combout  = ( \flush_A~4_combout  & ( \inst_D~3_combout  & ( (!\flushed_M~DUPLICATE_q  & (\Equal2~10_combout  & ((!\always11~2_combout ) # (inst_D[18])))) # (\flushed_M~DUPLICATE_q  & ((!\always11~2_combout ) # ((inst_D[18])))) ) ) ) # ( 
// !\flush_A~4_combout  & ( \inst_D~3_combout  & ( (\flushed_M~DUPLICATE_q  & ((!\always11~2_combout ) # (inst_D[18]))) ) ) ) # ( \flush_A~4_combout  & ( !\inst_D~3_combout  & ( (\always11~2_combout  & (inst_D[18] & ((\Equal2~10_combout ) # 
// (\flushed_M~DUPLICATE_q )))) ) ) ) # ( !\flush_A~4_combout  & ( !\inst_D~3_combout  & ( (\flushed_M~DUPLICATE_q  & (\always11~2_combout  & inst_D[18])) ) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\always11~2_combout ),
	.datac(!inst_D[18]),
	.datad(!\Equal2~10_combout ),
	.datae(!\flush_A~4_combout ),
	.dataf(!\inst_D~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~4 .extended_lut = "off";
defparam \inst_D~4 .lut_mask = 64'h01010103454545CF;
defparam \inst_D~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N2
dffeas \inst_D[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[18] .is_wysiwyg = "true";
defparam \inst_D[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N24
cyclonev_lcell_comb \imem~85 (
// Equation(s):
// \imem~85_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[4] & ( ((!PC[5] & (!PC[3] & \PC[2]~DUPLICATE_q ))) # (PC[9]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[4] & ( (!\PC[2]~DUPLICATE_q ) # (PC[9]) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[4] & ( ((!PC[3] & 
// ((!\PC[2]~DUPLICATE_q ))) # (PC[3] & (!PC[5] & \PC[2]~DUPLICATE_q ))) # (PC[9]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[4] & ( ((!\PC[2]~DUPLICATE_q  & (!PC[5] $ (PC[3])))) # (PC[9]) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[5]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~85 .extended_lut = "off";
defparam \imem~85 .lut_mask = 64'hD755F55DFF5555D5;
defparam \imem~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N54
cyclonev_lcell_comb \imem~84 (
// Equation(s):
// \imem~84_combout  = ( PC[5] & ( (!PC[9]) # (\PC[6]~DUPLICATE_q ) ) ) # ( !PC[5] & ( !PC[9] ) )

	.dataa(gnd),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~84 .extended_lut = "off";
defparam \imem~84 .lut_mask = 64'hF0F0F0F0F3F3F3F3;
defparam \imem~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N18
cyclonev_lcell_comb \imem~83 (
// Equation(s):
// \imem~83_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[5] & ( ((!\PC[2]~DUPLICATE_q ) # ((!PC[3] & !PC[4]))) # (PC[9]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[5] & ( ((!PC[3] & (PC[4] & \PC[2]~DUPLICATE_q )) # (PC[3] & ((!\PC[2]~DUPLICATE_q )))) # (PC[9]) ) ) ) # 
// ( \PC[6]~DUPLICATE_q  & ( !PC[5] & ( ((!PC[3] & (!PC[4] $ (\PC[2]~DUPLICATE_q ))) # (PC[3] & (!PC[4] & \PC[2]~DUPLICATE_q ))) # (PC[9]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[5] & ( ((PC[3] & !PC[4])) # (PC[9]) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[4]),
	.datac(!PC[9]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~83 .extended_lut = "off";
defparam \imem~83 .lut_mask = 64'h4F4F8F6F5F2FFF8F;
defparam \imem~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N6
cyclonev_lcell_comb \imem~86 (
// Equation(s):
// \imem~86_combout  = ( \imem~84_combout  & ( \imem~83_combout  & ( (!PC[8]) # (((!\imem~1_combout ) # (!\PC[7]~DUPLICATE_q )) # (\imem~85_combout )) ) ) ) # ( !\imem~84_combout  & ( \imem~83_combout  & ( (!\imem~1_combout ) # ((!\PC[7]~DUPLICATE_q  & 
// (PC[8])) # (\PC[7]~DUPLICATE_q  & ((\imem~85_combout )))) ) ) ) # ( \imem~84_combout  & ( !\imem~83_combout  & ( (!PC[8]) # ((!\imem~1_combout ) # ((\imem~85_combout  & \PC[7]~DUPLICATE_q ))) ) ) ) # ( !\imem~84_combout  & ( !\imem~83_combout  & ( 
// (!\imem~1_combout ) # ((\imem~85_combout  & \PC[7]~DUPLICATE_q )) ) ) )

	.dataa(!PC[8]),
	.datab(!\imem~85_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(!\imem~84_combout ),
	.dataf(!\imem~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~86 .extended_lut = "off";
defparam \imem~86 .lut_mask = 64'hF0F3FAFBF5F3FFFB;
defparam \imem~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N7
dffeas \inst_D[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~86_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[12] .is_wysiwyg = "true";
defparam \inst_D[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N36
cyclonev_lcell_comb \Selector43~0 (
// Equation(s):
// \Selector43~0_combout  = ( inst_D[12] & ( (\Decoder1~0_combout ) # (inst_D[18]) ) ) # ( !inst_D[12] & ( (inst_D[18] & !\Decoder1~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!inst_D[18]),
	.datad(!\Decoder1~0_combout ),
	.datae(gnd),
	.dataf(!inst_D[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector43~0 .extended_lut = "off";
defparam \Selector43~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Selector43~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N38
dffeas \wregno_A[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_A[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[4]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_A[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \wregno_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[5] .is_wysiwyg = "true";
defparam \wregno_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N0
cyclonev_lcell_comb \forw2A_D~1 (
// Equation(s):
// \forw2A_D~1_combout  = ( wregno_A[5] & ( (inst_D[19] & (!\wregno_A[4]~DUPLICATE_q  $ (inst_D[18]))) ) ) # ( !wregno_A[5] & ( (!inst_D[19] & (!\wregno_A[4]~DUPLICATE_q  $ (inst_D[18]))) ) )

	.dataa(gnd),
	.datab(!inst_D[19]),
	.datac(!\wregno_A[4]~DUPLICATE_q ),
	.datad(!inst_D[18]),
	.datae(gnd),
	.dataf(!wregno_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2A_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2A_D~1 .extended_lut = "off";
defparam \forw2A_D~1 .lut_mask = 64'hC00CC00C30033003;
defparam \forw2A_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N36
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( \PC[7]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[3] & (!PC[4] & (!PC[6] $ (PC[5])))) # (PC[3] & ((!PC[6]) # ((PC[4] & !PC[5])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[4] & ((!PC[3] & ((!PC[5]))) # (PC[3] 
// & (!PC[6] & PC[5])))) # (PC[4] & (PC[6] & (!PC[3] $ (!PC[5])))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[6] & (!PC[3] & (!PC[4] & PC[5]))) # (PC[6] & (PC[4] & (!PC[3] $ (!PC[5])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( 
// !\PC[2]~DUPLICATE_q  & ( (PC[6] & (PC[3] & !PC[5])) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!PC[4]),
	.datad(!PC[5]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h11000184C124A362;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N12
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( \PC[2]~DUPLICATE_q  & ( (!PC[6] & ((!PC[5] & (PC[3])) # (PC[5] & ((PC[4]))))) # (PC[6] & (((PC[5]) # (PC[4])))) ) ) # ( !\PC[2]~DUPLICATE_q  & ( (!PC[6] & ((!PC[5] & (PC[3])) # (PC[5] & ((PC[4]))))) # (PC[6] & ((!PC[3]) # ((!PC[4]) # 
// (PC[5])))) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!PC[4]),
	.datad(!PC[5]),
	.datae(gnd),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h765F765F275F275F;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N9
cyclonev_lcell_comb \inst_D~1 (
// Equation(s):
// \inst_D~1_combout  = ( \imem~1_combout  & ( \imem~6_combout  & ( (!\imem~5_combout  & (PC[8] & !PC[9])) ) ) ) # ( \imem~1_combout  & ( !\imem~6_combout  & ( (!PC[8] & (((!PC[7] & PC[9])))) # (PC[8] & (!\imem~5_combout  & ((!PC[9])))) ) ) )

	.dataa(!\imem~5_combout ),
	.datab(!PC[8]),
	.datac(!PC[7]),
	.datad(!PC[9]),
	.datae(!\imem~1_combout ),
	.dataf(!\imem~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~1 .extended_lut = "off";
defparam \inst_D~1 .lut_mask = 64'h000022C000002200;
defparam \inst_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N12
cyclonev_lcell_comb \inst_D~2 (
// Equation(s):
// \inst_D~2_combout  = ( \always11~2_combout  & ( inst_D[15] & ( ((\Equal2~10_combout  & \flush_A~4_combout )) # (\flushed_M~DUPLICATE_q ) ) ) ) # ( !\always11~2_combout  & ( inst_D[15] & ( (!\inst_D~1_combout  & (((\Equal2~10_combout  & \flush_A~4_combout 
// )) # (\flushed_M~DUPLICATE_q ))) ) ) ) # ( !\always11~2_combout  & ( !inst_D[15] & ( (!\inst_D~1_combout  & (((\Equal2~10_combout  & \flush_A~4_combout )) # (\flushed_M~DUPLICATE_q ))) ) ) )

	.dataa(!\inst_D~1_combout ),
	.datab(!\Equal2~10_combout ),
	.datac(!\flush_A~4_combout ),
	.datad(!\flushed_M~DUPLICATE_q ),
	.datae(!\always11~2_combout ),
	.dataf(!inst_D[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~2 .extended_lut = "off";
defparam \inst_D~2 .lut_mask = 64'h02AA000002AA03FF;
defparam \inst_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N22
dffeas \inst_D[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[15] .is_wysiwyg = "true";
defparam \inst_D[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N18
cyclonev_lcell_comb \imem~79 (
// Equation(s):
// \imem~79_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[3] ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[3] ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[3] & ( PC[4] ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !PC[3] & ( (((\PC[7]~DUPLICATE_q  & !PC[5])) # (PC[4])) # (\PC[6]~DUPLICATE_q ) 
// ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~79 .extended_lut = "off";
defparam \imem~79 .lut_mask = 64'h75FF00FFFFFFFFFF;
defparam \imem~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N24
cyclonev_lcell_comb \imem~87 (
// Equation(s):
// \imem~87_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (PC[4]) # (PC[3]) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( (!PC[5] & (((!\PC[2]~DUPLICATE_q  & PC[4])) # (PC[3]))) # (PC[5] & (((\PC[2]~DUPLICATE_q  & PC[3])) # 
// (PC[4]))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( (!PC[5] & (((!\PC[2]~DUPLICATE_q  & PC[4])) # (PC[3]))) # (PC[5] & (((\PC[2]~DUPLICATE_q  & PC[3])) # (PC[4]))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( (!PC[5] & 
// (((!\PC[2]~DUPLICATE_q  & PC[4])) # (PC[3]))) # (PC[5] & (((\PC[2]~DUPLICATE_q  & PC[3])) # (PC[4]))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!PC[4]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87 .extended_lut = "off";
defparam \imem~87 .lut_mask = 64'h0BDF0BDF0BDF0FFF;
defparam \imem~87 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N36
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( !\imem~87_combout  & ( (\imem~1_combout  & (!PC[9] & (\imem~79_combout  & PC[8]))) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[9]),
	.datac(!\imem~79_combout ),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\imem~87_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'h0004000400000000;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N37
dffeas \inst_D[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~80_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[8] .is_wysiwyg = "true";
defparam \inst_D[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N54
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( PC[4] & ( !PC[7] & ( (!PC[5] & PC[9]) ) ) ) # ( !PC[4] & ( !PC[7] & ( (!PC[5] & (PC[9] & ((!PC[6]) # (PC[3])))) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[3]),
	.datac(!PC[5]),
	.datad(!PC[9]),
	.datae(!PC[4]),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h00B000F000000000;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N18
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( !\PC[7]~DUPLICATE_q  & ( PC[9] & ( (!PC[6] & ((!PC[3] & (!\PC[2]~DUPLICATE_q )) # (PC[3] & ((PC[4]))))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!PC[6]),
	.datad(!PC[4]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h0000000080B00000;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N42
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( PC[3] & ( PC[7] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[4] $ (!PC[6])) # (PC[5]))) # (\PC[2]~DUPLICATE_q  & (PC[6] & (!PC[4] $ (PC[5])))) ) ) ) # ( !PC[3] & ( PC[7] & ( (!PC[6] & (PC[4] & (!\PC[2]~DUPLICATE_q  $ (!PC[5])))) # (PC[6] & 
// (\PC[2]~DUPLICATE_q  & (!PC[4] $ (PC[5])))) ) ) ) # ( PC[3] & ( !PC[7] & ( (!\PC[2]~DUPLICATE_q  & (!PC[6] & (!PC[4] $ (!PC[5])))) # (\PC[2]~DUPLICATE_q  & (PC[4] & ((!PC[6]) # (PC[5])))) ) ) ) # ( !PC[3] & ( !PC[7] & ( (!PC[4] & (!PC[5] $ 
// (((!\PC[2]~DUPLICATE_q ) # (PC[6]))))) # (PC[4] & ((!PC[5] & (!\PC[2]~DUPLICATE_q )) # (PC[5] & ((!PC[6]))))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[6]),
	.datad(!PC[5]),
	.datae(!PC[3]),
	.dataf(!PC[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'h62BC309114212CAB;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N0
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( \imem~1_combout  & ( PC[9] & ( ((!\imem~3_combout  & !\imem~2_combout )) # (PC[8]) ) ) ) # ( !\imem~1_combout  & ( PC[9] ) ) # ( \imem~1_combout  & ( !PC[9] & ( (!PC[8]) # ((!\imem~3_combout  & (!\imem~2_combout  & \imem~0_combout ))) 
// ) ) ) # ( !\imem~1_combout  & ( !PC[9] ) )

	.dataa(!\imem~3_combout ),
	.datab(!PC[8]),
	.datac(!\imem~2_combout ),
	.datad(!\imem~0_combout ),
	.datae(!\imem~1_combout ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'hFFFFCCECFFFFB3B3;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N16
dffeas \inst_D[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[14] .is_wysiwyg = "true";
defparam \inst_D[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N42
cyclonev_lcell_comb \inst_D~0 (
// Equation(s):
// \inst_D~0_combout  = ( \always11~2_combout  & ( \flush_A~4_combout  & ( (inst_D[14] & ((\Equal2~10_combout ) # (\flushed_M~DUPLICATE_q ))) ) ) ) # ( !\always11~2_combout  & ( \flush_A~4_combout  & ( (\imem~4_combout  & ((\Equal2~10_combout ) # 
// (\flushed_M~DUPLICATE_q ))) ) ) ) # ( \always11~2_combout  & ( !\flush_A~4_combout  & ( (\flushed_M~DUPLICATE_q  & inst_D[14]) ) ) ) # ( !\always11~2_combout  & ( !\flush_A~4_combout  & ( (\imem~4_combout  & \flushed_M~DUPLICATE_q ) ) ) )

	.dataa(!\imem~4_combout ),
	.datab(!\flushed_M~DUPLICATE_q ),
	.datac(!inst_D[14]),
	.datad(!\Equal2~10_combout ),
	.datae(!\always11~2_combout ),
	.dataf(!\flush_A~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~0 .extended_lut = "off";
defparam \inst_D~0 .lut_mask = 64'h111103031155030F;
defparam \inst_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N17
dffeas \inst_D[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[14]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N6
cyclonev_lcell_comb \Selector47~0 (
// Equation(s):
// \Selector47~0_combout  = ( \inst_D[14]~DUPLICATE_q  & ( (!\Decoder1~0_combout ) # (inst_D[8]) ) ) # ( !\inst_D[14]~DUPLICATE_q  & ( (\Decoder1~0_combout  & inst_D[8]) ) )

	.dataa(!\Decoder1~0_combout ),
	.datab(gnd),
	.datac(!inst_D[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_D[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector47~0 .extended_lut = "off";
defparam \Selector47~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Selector47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N8
dffeas \wregno_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[0] .is_wysiwyg = "true";
defparam \wregno_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N33
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[4] & ( (!PC[9] & (PC[8] & (PC[3] & !\PC[2]~DUPLICATE_q ))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[4] & ( (!PC[9] & (PC[8] & (PC[3] & \PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[8]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h0000000000020200;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N51
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( \PC[6]~DUPLICATE_q  & ( !PC[4] & ( (!PC[9] & (PC[8] & (!PC[3] & \PC[2]~DUPLICATE_q ))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[4] & ( (!PC[9] & (PC[8] & (PC[3] & \PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[9]),
	.datab(!PC[8]),
	.datac(!PC[3]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h0002002000000000;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N42
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[8] & ( (\PC[2]~DUPLICATE_q  & (PC[4] & (!PC[9] & !PC[3]))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[9]),
	.datad(!PC[3]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h0000000000001000;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N6
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[4] & ( (PC[9] & (!PC[8] & ((!\PC[2]~DUPLICATE_q ) # (!PC[3])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[4] & ( (PC[3] & (PC[9] & !PC[8])) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[4] & ( (!\PC[2]~DUPLICATE_q  & 
// (PC[3] & (PC[9] & !PC[8]))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[4] & ( (\PC[2]~DUPLICATE_q  & (PC[3] & (PC[9] & !PC[8]))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[3]),
	.datac(!PC[9]),
	.datad(!PC[8]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h0100020003000E00;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N54
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( \imem~9_combout  & ( \imem~7_combout  & ( (!\PC[7]~DUPLICATE_q ) # ((!PC[5] & (\imem~8_combout )) # (PC[5] & ((\imem~10_combout )))) ) ) ) # ( !\imem~9_combout  & ( \imem~7_combout  & ( (!\PC[7]~DUPLICATE_q  & (!PC[5])) # 
// (\PC[7]~DUPLICATE_q  & ((!PC[5] & (\imem~8_combout )) # (PC[5] & ((\imem~10_combout ))))) ) ) ) # ( \imem~9_combout  & ( !\imem~7_combout  & ( (!\PC[7]~DUPLICATE_q  & (PC[5])) # (\PC[7]~DUPLICATE_q  & ((!PC[5] & (\imem~8_combout )) # (PC[5] & 
// ((\imem~10_combout ))))) ) ) ) # ( !\imem~9_combout  & ( !\imem~7_combout  & ( (\PC[7]~DUPLICATE_q  & ((!PC[5] & (\imem~8_combout )) # (PC[5] & ((\imem~10_combout ))))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\imem~8_combout ),
	.datad(!\imem~10_combout ),
	.datae(!\imem~9_combout ),
	.dataf(!\imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h041526378C9DAEBF;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N36
cyclonev_lcell_comb \inst_D~17 (
// Equation(s):
// \inst_D~17_combout  = ( !\always11~2_combout  & ( (\imem~11_combout  & (\imem~1_combout  & (((\Equal2~10_combout  & \flush_A~4_combout )) # (\flushed_M~DUPLICATE_q )))) ) ) # ( \always11~2_combout  & ( ((inst_D[16] & (((\Equal2~10_combout  & 
// \flush_A~4_combout )) # (\flushed_M~DUPLICATE_q )))) ) )

	.dataa(!\imem~11_combout ),
	.datab(!\flushed_M~DUPLICATE_q ),
	.datac(!inst_D[16]),
	.datad(!\Equal2~10_combout ),
	.datae(!\always11~2_combout ),
	.dataf(!\flush_A~4_combout ),
	.datag(!\imem~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~17 .extended_lut = "on";
defparam \inst_D~17 .lut_mask = 64'h010103030105030F;
defparam \inst_D~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N50
dffeas \inst_D[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[16] .is_wysiwyg = "true";
defparam \inst_D[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N36
cyclonev_lcell_comb \imem~77 (
// Equation(s):
// \imem~77_combout  = ( PC[5] & ( \PC[7]~DUPLICATE_q  & ( (!PC[4] & (!\PC[2]~DUPLICATE_q  & (!PC[3] $ (!\PC[6]~DUPLICATE_q )))) # (PC[4] & (!PC[3] & (!\PC[6]~DUPLICATE_q  & \PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[5] & ( \PC[7]~DUPLICATE_q  & ( (!PC[3] & 
// ((!PC[4] & (\PC[6]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q )) # (PC[4] & (!\PC[6]~DUPLICATE_q  & \PC[2]~DUPLICATE_q )))) ) ) ) # ( PC[5] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[3] & (!PC[4] & (\PC[6]~DUPLICATE_q  & !\PC[2]~DUPLICATE_q ))) # (PC[3] & (!PC[4] $ 
// (((\PC[2]~DUPLICATE_q ))))) ) ) ) # ( !PC[5] & ( !\PC[7]~DUPLICATE_q  & ( (!PC[3] & ((!PC[4] & (!\PC[6]~DUPLICATE_q  & \PC[2]~DUPLICATE_q )) # (PC[4] & ((!\PC[2]~DUPLICATE_q ))))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[4]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[5]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~77 .extended_lut = "off";
defparam \imem~77 .lut_mask = 64'h22804C1108204820;
defparam \imem~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N39
cyclonev_lcell_comb \imem~78 (
// Equation(s):
// \imem~78_combout  = ( \imem~77_combout  & ( (!\imem~1_combout ) # ((!PC[9]) # ((\imem~75_combout ) # (PC[8]))) ) ) # ( !\imem~77_combout  & ( (!\imem~1_combout ) # ((!PC[9] & (!PC[8])) # (PC[9] & ((\imem~75_combout ) # (PC[8])))) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[9]),
	.datac(!PC[8]),
	.datad(!\imem~75_combout ),
	.datae(gnd),
	.dataf(!\imem~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~78 .extended_lut = "off";
defparam \imem~78 .lut_mask = 64'hEBFBEBFBEFFFEFFF;
defparam \imem~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N41
dffeas \inst_D[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~78_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[9] .is_wysiwyg = "true";
defparam \inst_D[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N42
cyclonev_lcell_comb \Selector46~0 (
// Equation(s):
// \Selector46~0_combout  = ( inst_D[15] & ( (!\Decoder1~0_combout ) # (inst_D[9]) ) ) # ( !inst_D[15] & ( (\Decoder1~0_combout  & inst_D[9]) ) )

	.dataa(!\Decoder1~0_combout ),
	.datab(gnd),
	.datac(!inst_D[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector46~0 .extended_lut = "off";
defparam \Selector46~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Selector46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N43
dffeas \wregno_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector46~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[1] .is_wysiwyg = "true";
defparam \wregno_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N45
cyclonev_lcell_comb \Selector45~0 (
// Equation(s):
// \Selector45~0_combout  = ( inst_D[16] & ( (!\Decoder1~0_combout ) # (inst_D[11]) ) ) # ( !inst_D[16] & ( (\Decoder1~0_combout  & inst_D[11]) ) )

	.dataa(!\Decoder1~0_combout ),
	.datab(gnd),
	.datac(!inst_D[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector45~0 .extended_lut = "off";
defparam \Selector45~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Selector45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N47
dffeas \wregno_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector45~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[2] .is_wysiwyg = "true";
defparam \wregno_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N24
cyclonev_lcell_comb \forw2A_D~0 (
// Equation(s):
// \forw2A_D~0_combout  = ( wregno_A[2] & ( \inst_D[14]~DUPLICATE_q  & ( (wregno_A[0] & (inst_D[16] & (!inst_D[15] $ (wregno_A[1])))) ) ) ) # ( !wregno_A[2] & ( \inst_D[14]~DUPLICATE_q  & ( (wregno_A[0] & (!inst_D[16] & (!inst_D[15] $ (wregno_A[1])))) ) ) ) 
// # ( wregno_A[2] & ( !\inst_D[14]~DUPLICATE_q  & ( (!wregno_A[0] & (inst_D[16] & (!inst_D[15] $ (wregno_A[1])))) ) ) ) # ( !wregno_A[2] & ( !\inst_D[14]~DUPLICATE_q  & ( (!wregno_A[0] & (!inst_D[16] & (!inst_D[15] $ (wregno_A[1])))) ) ) )

	.dataa(!inst_D[15]),
	.datab(!wregno_A[0]),
	.datac(!inst_D[16]),
	.datad(!wregno_A[1]),
	.datae(!wregno_A[2]),
	.dataf(!\inst_D[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2A_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2A_D~0 .extended_lut = "off";
defparam \forw2A_D~0 .lut_mask = 64'h8040080420100201;
defparam \forw2A_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N15
cyclonev_lcell_comb forw2A_D(
// Equation(s):
// \forw2A_D~combout  = ( \forw2A_D~1_combout  & ( \forw2A_D~0_combout  & ( (!wregno_A[3] & \wrreg_A~DUPLICATE_q ) ) ) )

	.dataa(!wregno_A[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\wrreg_A~DUPLICATE_q ),
	.datae(!\forw2A_D~1_combout ),
	.dataf(!\forw2A_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2A_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw2A_D.extended_lut = "off";
defparam forw2A_D.lut_mask = 64'h00000000000000AA;
defparam forw2A_D.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N57
cyclonev_lcell_comb \Selector50~0 (
// Equation(s):
// \Selector50~0_combout  = ( inst_D[26] & ( (inst_D[29] & !inst_D[30]) ) ) # ( !inst_D[26] & ( (inst_D[29] & ((!inst_D[30]) # (inst_D[27]))) ) )

	.dataa(gnd),
	.datab(!inst_D[29]),
	.datac(!inst_D[30]),
	.datad(!inst_D[27]),
	.datae(gnd),
	.dataf(!inst_D[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector50~0 .extended_lut = "off";
defparam \Selector50~0 .lut_mask = 64'h3033303330303030;
defparam \Selector50~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N24
cyclonev_lcell_comb \stall_D~7 (
// Equation(s):
// \stall_D~7_combout  = ( \forw2A_D~combout  & ( \Selector50~0_combout  ) ) # ( !\forw2A_D~combout  & ( \Selector50~0_combout  & ( (\wrmem_D~0_combout  & \forw1A_D~combout ) ) ) ) # ( \forw2A_D~combout  & ( !\Selector50~0_combout  & ( (!\wrmem_D~0_combout  
// & (((\Selector48~0_combout  & !\Equal16~0_combout )))) # (\wrmem_D~0_combout  & (((\Selector48~0_combout  & !\Equal16~0_combout )) # (\forw1A_D~combout ))) ) ) ) # ( !\forw2A_D~combout  & ( !\Selector50~0_combout  & ( (\wrmem_D~0_combout  & 
// \forw1A_D~combout ) ) ) )

	.dataa(!\wrmem_D~0_combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\Selector48~0_combout ),
	.datad(!\Equal16~0_combout ),
	.datae(!\forw2A_D~combout ),
	.dataf(!\Selector50~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~7 .extended_lut = "off";
defparam \stall_D~7 .lut_mask = 64'h11111F111111FFFF;
defparam \stall_D~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N54
cyclonev_lcell_comb \selaluout_D~0 (
// Equation(s):
// \selaluout_D~0_combout  = ( inst_D[28] & ( inst_D[31] ) ) # ( !inst_D[28] & ( inst_D[31] ) ) # ( inst_D[28] & ( !inst_D[31] & ( (((!inst_D[29]) # (inst_D[26])) # (inst_D[30])) # (inst_D[27]) ) ) ) # ( !inst_D[28] & ( !inst_D[31] & ( (!inst_D[27]) # 
// ((!inst_D[30]) # ((inst_D[26]) # (inst_D[29]))) ) ) )

	.dataa(!inst_D[27]),
	.datab(!inst_D[30]),
	.datac(!inst_D[29]),
	.datad(!inst_D[26]),
	.datae(!inst_D[28]),
	.dataf(!inst_D[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selaluout_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selaluout_D~0 .extended_lut = "off";
defparam \selaluout_D~0 .lut_mask = 64'hEFFFF7FFFFFFFFFF;
defparam \selaluout_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N55
dffeas \selaluout_A~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\selaluout_D~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_A~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \selaluout_A~DUPLICATE .is_wysiwyg = "true";
defparam \selaluout_A~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N51
cyclonev_lcell_comb \always11~1 (
// Equation(s):
// \always11~1_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( (!\selaluout_A~DUPLICATE_q  & !\selpcplus_A~q ) ) )

	.dataa(gnd),
	.datab(!\selaluout_A~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\selpcplus_A~q ),
	.datae(gnd),
	.dataf(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always11~1 .extended_lut = "off";
defparam \always11~1 .lut_mask = 64'h00000000CC00CC00;
defparam \always11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N0
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( PC[3] & ( \imem~17_combout  & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & (!PC[4] $ (PC[5]))) # (\PC[2]~DUPLICATE_q  & (PC[4] & !PC[5])))) ) ) ) # ( !PC[3] & ( \imem~17_combout  & ( (!PC[5] & ((!\PC[2]~DUPLICATE_q  & (!PC[4] & 
// !\PC[6]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & (PC[4] & \PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[5]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'h0000000080109200;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N30
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( PC[3] ) + ( \PC[2]~DUPLICATE_q  ) + ( !VCC ))
// \Add0~2  = CARRY(( PC[3] ) + ( \PC[2]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N18
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( PC[3] & ( \Add0~1_sumout  & ( (\PC[6]~DUPLICATE_q  & ((!\PC[2]~DUPLICATE_q  & (!PC[4] $ (PC[5]))) # (\PC[2]~DUPLICATE_q  & (PC[4] & !PC[5])))) ) ) ) # ( !PC[3] & ( \Add0~1_sumout  & ( (\PC[2]~DUPLICATE_q  & (PC[5] & 
// \PC[6]~DUPLICATE_q )) ) ) ) # ( PC[3] & ( !\Add0~1_sumout  & ( (!PC[4] & ((!PC[5] & (!\PC[2]~DUPLICATE_q  & \PC[6]~DUPLICATE_q )) # (PC[5] & ((!\PC[6]~DUPLICATE_q ))))) # (PC[4] & (\PC[6]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (!PC[5])))) ) ) ) # ( !PC[3] 
// & ( !\Add0~1_sumout  & ( (PC[5] & ((!\PC[6]~DUPLICATE_q  & ((!PC[4]))) # (\PC[6]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[5]),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!PC[3]),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h0C050C9200050092;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N6
cyclonev_lcell_comb \inst_D~9 (
// Equation(s):
// \inst_D~9_combout  = ( \PC[7]~DUPLICATE_q  & ( \imem~51_combout  & ( (\imem~1_combout  & ((!PC[9] & ((PC[8]))) # (PC[9] & (\imem~52_combout  & !PC[8])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \imem~51_combout  & ( (\imem~52_combout  & (\imem~1_combout  & 
// (!PC[9] $ (!PC[8])))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\imem~51_combout  & ( (\imem~52_combout  & (\imem~1_combout  & (!PC[9] $ (!PC[8])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\imem~51_combout  & ( (\imem~52_combout  & (\imem~1_combout  & (!PC[9] $ 
// (!PC[8])))) ) ) )

	.dataa(!\imem~52_combout ),
	.datab(!\imem~1_combout ),
	.datac(!PC[9]),
	.datad(!PC[8]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\imem~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~9 .extended_lut = "off";
defparam \inst_D~9 .lut_mask = 64'h0110011001100130;
defparam \inst_D~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y6_N48
cyclonev_lcell_comb \inst_D~10 (
// Equation(s):
// \inst_D~10_combout  = ( \always11~2_combout  & ( \inst_D~9_combout  & ( (inst_D[21] & (((\flush_A~4_combout  & \Equal2~10_combout )) # (\flushed_M~DUPLICATE_q ))) ) ) ) # ( !\always11~2_combout  & ( \inst_D~9_combout  & ( ((\flush_A~4_combout  & 
// \Equal2~10_combout )) # (\flushed_M~DUPLICATE_q ) ) ) ) # ( \always11~2_combout  & ( !\inst_D~9_combout  & ( (inst_D[21] & (((\flush_A~4_combout  & \Equal2~10_combout )) # (\flushed_M~DUPLICATE_q ))) ) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!inst_D[21]),
	.datac(!\flush_A~4_combout ),
	.datad(!\Equal2~10_combout ),
	.datae(!\always11~2_combout ),
	.dataf(!\inst_D~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~10 .extended_lut = "off";
defparam \inst_D~10 .lut_mask = 64'h00001113555F1113;
defparam \inst_D~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \inst_D[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[21] .is_wysiwyg = "true";
defparam \inst_D[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N24
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = ( PC[6] & ( (!\PC[2]~DUPLICATE_q  & (PC[5] & PC[8])) ) ) # ( !PC[6] & ( (!\PC[2]~DUPLICATE_q  & (!PC[5] & PC[8])) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!PC[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'h0808080802020202;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N30
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( PC[8] & ( PC[4] & ( (!PC[9] & (\PC[2]~DUPLICATE_q  & !PC[5])) ) ) ) # ( !PC[8] & ( PC[4] & ( (!PC[6] & (PC[9] & (\PC[2]~DUPLICATE_q  & PC[5]))) ) ) ) # ( PC[8] & ( !PC[4] & ( (!PC[9] & (!\PC[2]~DUPLICATE_q  & ((PC[5]) # (PC[6])))) ) 
// ) ) # ( !PC[8] & ( !PC[4] & ( (PC[9] & (\PC[2]~DUPLICATE_q  & !PC[5])) ) ) )

	.dataa(!PC[6]),
	.datab(!PC[9]),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[8]),
	.dataf(!PC[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'h030040C000020C00;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N48
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( \imem~47_combout  & ( (!PC[7]) # ((!PC[9] & (\imem~48_combout  & !PC[4]))) ) ) # ( !\imem~47_combout  & ( (!PC[9] & (PC[7] & (\imem~48_combout  & !PC[4]))) ) )

	.dataa(!PC[9]),
	.datab(!PC[7]),
	.datac(!\imem~48_combout ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!\imem~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'h02000200CECCCECC;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N51
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( \PC[6]~DUPLICATE_q  & ( (!PC[9] & (!\PC[2]~DUPLICATE_q  & (!PC[4] & PC[8]))) ) ) # ( !\PC[6]~DUPLICATE_q  & ( (PC[9] & (!PC[8] & ((PC[4]) # (\PC[2]~DUPLICATE_q )))) ) )

	.dataa(!PC[9]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!PC[8]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'h1500008015000080;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N54
cyclonev_lcell_comb \inst_D~7 (
// Equation(s):
// \inst_D~7_combout  = ( PC[5] & ( \imem~50_combout  & ( (\imem~1_combout  & ((!PC[3] & ((\imem~49_combout ))) # (PC[3] & (!\PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[5] & ( \imem~50_combout  & ( (\imem~1_combout  & (!PC[3] & \imem~49_combout )) ) ) ) # ( PC[5] 
// & ( !\imem~50_combout  & ( (\imem~1_combout  & (!PC[3] & \imem~49_combout )) ) ) ) # ( !PC[5] & ( !\imem~50_combout  & ( (\imem~1_combout  & (!PC[3] & \imem~49_combout )) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[3]),
	.datad(!\imem~49_combout ),
	.datae(!PC[5]),
	.dataf(!\imem~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~7 .extended_lut = "off";
defparam \inst_D~7 .lut_mask = 64'h0050005000500454;
defparam \inst_D~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N30
cyclonev_lcell_comb \inst_D~8 (
// Equation(s):
// \inst_D~8_combout  = ( inst_D[20] & ( \inst_D~7_combout  & ( ((\Equal2~10_combout  & \flush_A~4_combout )) # (\flushed_M~DUPLICATE_q ) ) ) ) # ( !inst_D[20] & ( \inst_D~7_combout  & ( (!\always11~2_combout  & (((\Equal2~10_combout  & \flush_A~4_combout )) 
// # (\flushed_M~DUPLICATE_q ))) ) ) ) # ( inst_D[20] & ( !\inst_D~7_combout  & ( (\always11~2_combout  & (((\Equal2~10_combout  & \flush_A~4_combout )) # (\flushed_M~DUPLICATE_q ))) ) ) )

	.dataa(!\Equal2~10_combout ),
	.datab(!\always11~2_combout ),
	.datac(!\flushed_M~DUPLICATE_q ),
	.datad(!\flush_A~4_combout ),
	.datae(!inst_D[20]),
	.dataf(!\inst_D~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~8 .extended_lut = "off";
defparam \inst_D~8 .lut_mask = 64'h000003130C4C0F5F;
defparam \inst_D~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N14
dffeas \inst_D[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[20] .is_wysiwyg = "true";
defparam \inst_D[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N39
cyclonev_lcell_comb \forw1A_D~1 (
// Equation(s):
// \forw1A_D~1_combout  = ( inst_D[20] & ( (wregno_A[0] & (!wregno_A[2] & (!inst_D[21] $ (wregno_A[1])))) ) ) # ( !inst_D[20] & ( (!wregno_A[0] & (!wregno_A[2] & (!inst_D[21] $ (wregno_A[1])))) ) )

	.dataa(!inst_D[21]),
	.datab(!wregno_A[1]),
	.datac(!wregno_A[0]),
	.datad(!wregno_A[2]),
	.datae(gnd),
	.dataf(!inst_D[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1A_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1A_D~1 .extended_lut = "off";
defparam \forw1A_D~1 .lut_mask = 64'h9000900009000900;
defparam \forw1A_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N12
cyclonev_lcell_comb \stall_D~3 (
// Equation(s):
// \stall_D~3_combout  = ( \forw1A_D~3_combout  & ( \forw1A_D~1_combout  & ( (\wrreg_A~DUPLICATE_q  & (!inst_D[30] & (!inst_D[26] & !wregno_A[3]))) ) ) )

	.dataa(!\wrreg_A~DUPLICATE_q ),
	.datab(!inst_D[30]),
	.datac(!inst_D[26]),
	.datad(!wregno_A[3]),
	.datae(!\forw1A_D~3_combout ),
	.dataf(!\forw1A_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~3 .extended_lut = "off";
defparam \stall_D~3 .lut_mask = 64'h0000000000004000;
defparam \stall_D~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N0
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( !PC[9] & ( PC[5] & ( (PC[3] & (PC[4] & (PC[8] & \PC[2]~DUPLICATE_q ))) ) ) ) # ( !PC[9] & ( !PC[5] & ( (PC[3] & (!PC[4] & (PC[8] & \PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[4]),
	.datac(!PC[8]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[9]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'h0004000000010000;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N12
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( PC[4] & ( PC[3] & ( (\PC[2]~DUPLICATE_q  & ((!PC[8] & (PC[9] & PC[5])) # (PC[8] & (!PC[9] & !PC[5])))) ) ) ) # ( !PC[4] & ( PC[3] & ( (PC[5] & ((!PC[8] & ((PC[9]))) # (PC[8] & (!\PC[2]~DUPLICATE_q  & !PC[9])))) ) ) ) # ( PC[4] & ( 
// !PC[3] & ( (!PC[8] & (((PC[9] & PC[5])))) # (PC[8] & (!PC[9] & (!\PC[2]~DUPLICATE_q  $ (!PC[5])))) ) ) ) # ( !PC[4] & ( !PC[3] & ( (!PC[8] & (\PC[2]~DUPLICATE_q  & (PC[9]))) # (PC[8] & (((!PC[9] & PC[5])))) ) ) )

	.dataa(!PC[8]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!PC[5]),
	.datae(!PC[4]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'h0252104A004A1002;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N36
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( PC[4] & ( PC[3] & ( (PC[8] & (PC[5] & (!PC[9] & \PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!PC[8]),
	.datab(!PC[5]),
	.datac(!PC[9]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!PC[4]),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'h0000000000000010;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N48
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( PC[5] & ( PC[8] & ( (!\PC[2]~DUPLICATE_q  & (!PC[9] & !PC[4])) ) ) ) # ( !PC[5] & ( !PC[8] & ( (PC[9] & (!PC[4] & ((!PC[3]) # (\PC[2]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[3]),
	.datab(!\PC[2]~DUPLICATE_q ),
	.datac(!PC[9]),
	.datad(!PC[4]),
	.datae(!PC[5]),
	.dataf(!PC[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h0B0000000000C000;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N42
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( \imem~58_combout  & ( \imem~56_combout  & ( ((!\PC[7]~DUPLICATE_q  & ((\imem~55_combout ))) # (\PC[7]~DUPLICATE_q  & (\imem~57_combout ))) # (\PC[6]~DUPLICATE_q ) ) ) ) # ( !\imem~58_combout  & ( \imem~56_combout  & ( 
// (!\PC[7]~DUPLICATE_q  & (((\PC[6]~DUPLICATE_q ) # (\imem~55_combout )))) # (\PC[7]~DUPLICATE_q  & (\imem~57_combout  & ((!\PC[6]~DUPLICATE_q )))) ) ) ) # ( \imem~58_combout  & ( !\imem~56_combout  & ( (!\PC[7]~DUPLICATE_q  & (((\imem~55_combout  & 
// !\PC[6]~DUPLICATE_q )))) # (\PC[7]~DUPLICATE_q  & (((\PC[6]~DUPLICATE_q )) # (\imem~57_combout ))) ) ) ) # ( !\imem~58_combout  & ( !\imem~56_combout  & ( (!\PC[6]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & ((\imem~55_combout ))) # (\PC[7]~DUPLICATE_q  & 
// (\imem~57_combout )))) ) ) )

	.dataa(!\imem~57_combout ),
	.datab(!\imem~55_combout ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!\PC[6]~DUPLICATE_q ),
	.datae(!\imem~58_combout ),
	.dataf(!\imem~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h3500350F35F035FF;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N0
cyclonev_lcell_comb \inst_D~13 (
// Equation(s):
// \inst_D~13_combout  = ( !\always11~2_combout  & ( (\imem~59_combout  & (\imem~1_combout  & (((\flush_A~4_combout  & \Equal2~10_combout )) # (\flushed_M~DUPLICATE_q )))) ) ) # ( \always11~2_combout  & ( ((inst_D[25] & (((\flush_A~4_combout  & 
// \Equal2~10_combout )) # (\flushed_M~DUPLICATE_q )))) ) )

	.dataa(!\flush_A~4_combout ),
	.datab(!\imem~59_combout ),
	.datac(!inst_D[25]),
	.datad(!\flushed_M~DUPLICATE_q ),
	.datae(!\always11~2_combout ),
	.dataf(!\Equal2~10_combout ),
	.datag(!\imem~1_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~13 .extended_lut = "on";
defparam \inst_D~13 .lut_mask = 64'h0003000F0103050F;
defparam \inst_D~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N44
dffeas \inst_D[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[25]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[25] .is_wysiwyg = "true";
defparam \inst_D[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N37
dffeas \wregno_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector43~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[4] .is_wysiwyg = "true";
defparam \wregno_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N45
cyclonev_lcell_comb \forw1A_D~2 (
// Equation(s):
// \forw1A_D~2_combout  = ( inst_D[24] & ( \wregno_A[5]~DUPLICATE_q  & ( (\wrreg_A~DUPLICATE_q  & (!wregno_A[3] & (inst_D[25] & wregno_A[4]))) ) ) ) # ( !inst_D[24] & ( \wregno_A[5]~DUPLICATE_q  & ( (\wrreg_A~DUPLICATE_q  & (!wregno_A[3] & (inst_D[25] & 
// !wregno_A[4]))) ) ) ) # ( inst_D[24] & ( !\wregno_A[5]~DUPLICATE_q  & ( (\wrreg_A~DUPLICATE_q  & (!wregno_A[3] & (!inst_D[25] & wregno_A[4]))) ) ) ) # ( !inst_D[24] & ( !\wregno_A[5]~DUPLICATE_q  & ( (\wrreg_A~DUPLICATE_q  & (!wregno_A[3] & (!inst_D[25] & 
// !wregno_A[4]))) ) ) )

	.dataa(!\wrreg_A~DUPLICATE_q ),
	.datab(!wregno_A[3]),
	.datac(!inst_D[25]),
	.datad(!wregno_A[4]),
	.datae(!inst_D[24]),
	.dataf(!\wregno_A[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1A_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1A_D~2 .extended_lut = "off";
defparam \forw1A_D~2 .lut_mask = 64'h4000004004000004;
defparam \forw1A_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N54
cyclonev_lcell_comb \Selector49~1 (
// Equation(s):
// \Selector49~1_combout  = ( inst_D[31] & ( (!inst_D[29] & (!inst_D[27] & inst_D[28])) ) ) # ( !inst_D[31] & ( (inst_D[29] & !inst_D[28]) ) )

	.dataa(gnd),
	.datab(!inst_D[29]),
	.datac(!inst_D[27]),
	.datad(!inst_D[28]),
	.datae(gnd),
	.dataf(!inst_D[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~1 .extended_lut = "off";
defparam \Selector49~1 .lut_mask = 64'h3300330000C000C0;
defparam \Selector49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N27
cyclonev_lcell_comb \stall_D~4 (
// Equation(s):
// \stall_D~4_combout  = ( \forw1A_D~1_combout  & ( (inst_D[26] & (!inst_D[30] & (\forw1A_D~2_combout  & \Selector49~1_combout ))) ) )

	.dataa(!inst_D[26]),
	.datab(!inst_D[30]),
	.datac(!\forw1A_D~2_combout ),
	.datad(!\Selector49~1_combout ),
	.datae(gnd),
	.dataf(!\forw1A_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~4 .extended_lut = "off";
defparam \stall_D~4 .lut_mask = 64'h0000000000040004;
defparam \stall_D~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N48
cyclonev_lcell_comb \always11~2 (
// Equation(s):
// \always11~2_combout  = ( \stall_D~3_combout  & ( \stall_D~4_combout  & ( \always11~1_combout  ) ) ) # ( !\stall_D~3_combout  & ( \stall_D~4_combout  & ( \always11~1_combout  ) ) ) # ( \stall_D~3_combout  & ( !\stall_D~4_combout  & ( (\always11~1_combout  
// & (((\stall_D~2_combout  & \stall_D~7_combout )) # (\Selector49~0_combout ))) ) ) ) # ( !\stall_D~3_combout  & ( !\stall_D~4_combout  & ( (\stall_D~2_combout  & (\stall_D~7_combout  & \always11~1_combout )) ) ) )

	.dataa(!\Selector49~0_combout ),
	.datab(!\stall_D~2_combout ),
	.datac(!\stall_D~7_combout ),
	.datad(!\always11~1_combout ),
	.datae(!\stall_D~3_combout ),
	.dataf(!\stall_D~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always11~2 .extended_lut = "off";
defparam \always11~2 .lut_mask = 64'h0003005700FF00FF;
defparam \always11~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y8_N27
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( PC[3] & ( (!PC[5] $ (!PC[4])) # (\PC[2]~DUPLICATE_q ) ) ) # ( !PC[3] & ( (!PC[4] & (\PC[2]~DUPLICATE_q )) # (PC[4] & ((PC[5]))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(gnd),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h5533553377DD77DD;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N24
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( PC[3] & ( \PC[2]~DUPLICATE_q  & ( (\PC[7]~DUPLICATE_q  & ((!PC[5] & (\PC[6]~DUPLICATE_q  & PC[4])) # (PC[5] & (!\PC[6]~DUPLICATE_q  $ (!PC[4]))))) ) ) ) # ( !PC[3] & ( \PC[2]~DUPLICATE_q  & ( (!PC[5] & (\PC[6]~DUPLICATE_q  & 
// (!\PC[7]~DUPLICATE_q  $ (!PC[4])))) # (PC[5] & (\PC[7]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (PC[4])))) ) ) ) # ( PC[3] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[5] & (((\PC[7]~DUPLICATE_q  & !PC[4])))) # (PC[5] & (((\PC[6]~DUPLICATE_q  & !PC[4])) # 
// (\PC[7]~DUPLICATE_q ))) ) ) ) # ( !PC[3] & ( !\PC[2]~DUPLICATE_q  & ( (!PC[5] & (!PC[4] & ((\PC[7]~DUPLICATE_q ) # (\PC[6]~DUPLICATE_q )))) # (PC[5] & ((!PC[4]) # (!\PC[6]~DUPLICATE_q  $ (\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[5]),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[3]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'h7F411F0506210106;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N6
cyclonev_lcell_comb \inst_D~11 (
// Equation(s):
// \inst_D~11_combout  = ( \imem~53_combout  & ( \imem~54_combout  & ( (\imem~1_combout  & (PC[8] & !PC[9])) ) ) ) # ( !\imem~53_combout  & ( \imem~54_combout  & ( (\imem~1_combout  & ((!PC[8] & (\imem~29_combout  & PC[9])) # (PC[8] & ((!PC[9]))))) ) ) ) # ( 
// !\imem~53_combout  & ( !\imem~54_combout  & ( (\imem~1_combout  & (\imem~29_combout  & (!PC[8] $ (!PC[9])))) ) ) )

	.dataa(!\imem~1_combout ),
	.datab(!\imem~29_combout ),
	.datac(!PC[8]),
	.datad(!PC[9]),
	.datae(!\imem~53_combout ),
	.dataf(!\imem~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~11 .extended_lut = "off";
defparam \inst_D~11 .lut_mask = 64'h0110000005100500;
defparam \inst_D~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N33
cyclonev_lcell_comb \inst_D~12 (
// Equation(s):
// \inst_D~12_combout  = ( inst_D[24] & ( \inst_D~11_combout  & ( ((\Equal2~10_combout  & \flush_A~4_combout )) # (\flushed_M~DUPLICATE_q ) ) ) ) # ( !inst_D[24] & ( \inst_D~11_combout  & ( (!\always11~2_combout  & (((\Equal2~10_combout  & \flush_A~4_combout 
// )) # (\flushed_M~DUPLICATE_q ))) ) ) ) # ( inst_D[24] & ( !\inst_D~11_combout  & ( (\always11~2_combout  & (((\Equal2~10_combout  & \flush_A~4_combout )) # (\flushed_M~DUPLICATE_q ))) ) ) )

	.dataa(!\Equal2~10_combout ),
	.datab(!\always11~2_combout ),
	.datac(!\flush_A~4_combout ),
	.datad(!\flushed_M~DUPLICATE_q ),
	.datae(!inst_D[24]),
	.dataf(!\inst_D~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_D~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_D~12 .extended_lut = "off";
defparam \inst_D~12 .lut_mask = 64'h0000013304CC05FF;
defparam \inst_D~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N55
dffeas \inst_D[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[24]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[24] .is_wysiwyg = "true";
defparam \inst_D[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N18
cyclonev_lcell_comb \forw1A_D~3 (
// Equation(s):
// \forw1A_D~3_combout  = ( inst_D[25] & ( (\wregno_A[5]~DUPLICATE_q  & (!inst_D[24] $ (\wregno_A[4]~DUPLICATE_q ))) ) ) # ( !inst_D[25] & ( (!\wregno_A[5]~DUPLICATE_q  & (!inst_D[24] $ (\wregno_A[4]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!inst_D[24]),
	.datac(!\wregno_A[5]~DUPLICATE_q ),
	.datad(!\wregno_A[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!inst_D[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1A_D~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1A_D~3 .extended_lut = "off";
defparam \forw1A_D~3 .lut_mask = 64'hC030C0300C030C03;
defparam \forw1A_D~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N3
cyclonev_lcell_comb forw1A_D(
// Equation(s):
// \forw1A_D~combout  = ( \forw1A_D~1_combout  & ( (!wregno_A[3] & (\forw1A_D~3_combout  & \wrreg_A~DUPLICATE_q )) ) )

	.dataa(!wregno_A[3]),
	.datab(gnd),
	.datac(!\forw1A_D~3_combout ),
	.datad(!\wrreg_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\forw1A_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1A_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw1A_D.extended_lut = "off";
defparam forw1A_D.lut_mask = 64'h00000000000A000A;
defparam forw1A_D.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \result_A[1]~4 (
// Equation(s):
// \result_A[1]~4_combout  = ( \selaluout_A~DUPLICATE_q  & ( alufunc_A[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selaluout_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[1]~4 .extended_lut = "off";
defparam \result_A[1]~4 .lut_mask = 64'h000000000F0F0F0F;
defparam \result_A[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N56
dffeas selaluout_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\selaluout_D~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_A.is_wysiwyg = "true";
defparam selaluout_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N27
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( !PC[3] & ( (\PC[2]~DUPLICATE_q  & (!PC[5] & (\imem~29_combout  & !PC[4]))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\imem~29_combout ),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'h0400040000000000;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y5_N12
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( \PC[2]~DUPLICATE_q  & ( PC[3] & ( (\PC[6]~DUPLICATE_q  & (!PC[4] & (!\PC[7]~DUPLICATE_q  $ (!PC[5])))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( PC[3] & ( (!\PC[6]~DUPLICATE_q  & (!PC[4] $ (((\PC[7]~DUPLICATE_q  & !PC[5]))))) # 
// (\PC[6]~DUPLICATE_q  & (!\PC[7]~DUPLICATE_q  & (PC[5] & !PC[4]))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !PC[3] & ( (!PC[5] & (PC[4] & (!\PC[6]~DUPLICATE_q  $ (\PC[7]~DUPLICATE_q )))) # (PC[5] & (!\PC[7]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  $ (!PC[4])))) ) ) ) 
// # ( !\PC[2]~DUPLICATE_q  & ( !PC[3] & ( (!\PC[6]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & (!PC[5] & PC[4]))) # (\PC[6]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & (PC[5])) # (\PC[7]~DUPLICATE_q  & ((!PC[4]))))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'h152404988E201400;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N6
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = ( \imem~72_combout  & ( (\imem~1_combout  & ((!PC[9] & (PC[8])) # (PC[9] & (!PC[8] & \imem~73_combout )))) ) ) # ( !\imem~72_combout  & ( (\imem~1_combout  & (\imem~73_combout  & (!PC[9] $ (!PC[8])))) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[9]),
	.datac(!PC[8]),
	.datad(!\imem~73_combout ),
	.datae(gnd),
	.dataf(!\imem~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'h0014001404140414;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N7
dffeas \inst_D[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~74_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[13] .is_wysiwyg = "true";
defparam \inst_D[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N13
dffeas \off_A[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[31]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N6
cyclonev_lcell_comb \result_A[30]~20 (
// Equation(s):
// \result_A[30]~20_combout  = ( !\selaluout_A~q  & ( pcplus_A[30] ) )

	.dataa(gnd),
	.datab(!pcplus_A[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\selaluout_A~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[30]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[30]~20 .extended_lut = "off";
defparam \result_A[30]~20 .lut_mask = 64'h3333000033330000;
defparam \result_A[30]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N9
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( !alufunc_A[2] & ( !alufunc_A[1] & ( !alufunc_A[0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!alufunc_A[0]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'hFF00000000000000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N24
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( \Selector0~0_combout  & ( alufunc_A[3] ) )

	.dataa(gnd),
	.datab(!alufunc_A[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'h0000000033333333;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N36
cyclonev_lcell_comb \isbranch_D~0 (
// Equation(s):
// \isbranch_D~0_combout  = ( !inst_D[31] & ( (!inst_D[28] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & inst_D[29])) ) )

	.dataa(gnd),
	.datab(!inst_D[28]),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!inst_D[29]),
	.datae(gnd),
	.dataf(!inst_D[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_D~0 .extended_lut = "off";
defparam \isbranch_D~0 .lut_mask = 64'h000C000C00000000;
defparam \isbranch_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N30
cyclonev_lcell_comb \wrmem_D~1 (
// Equation(s):
// \wrmem_D~1_combout  = ( \flushed_M~DUPLICATE_q  & ( (\isbranch_D~0_combout  & \wrmem_D~0_combout ) ) ) # ( !\flushed_M~DUPLICATE_q  & ( (\flush_A~4_combout  & (\Equal2~10_combout  & (\isbranch_D~0_combout  & \wrmem_D~0_combout ))) ) )

	.dataa(!\flush_A~4_combout ),
	.datab(!\Equal2~10_combout ),
	.datac(!\isbranch_D~0_combout ),
	.datad(!\wrmem_D~0_combout ),
	.datae(gnd),
	.dataf(!\flushed_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_D~1 .extended_lut = "off";
defparam \wrmem_D~1 .lut_mask = 64'h00010001000F000F;
defparam \wrmem_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N31
dffeas wrmem_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_D~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\always11~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_A.is_wysiwyg = "true";
defparam wrmem_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N33
cyclonev_lcell_comb \wrmem_M~0 (
// Equation(s):
// \wrmem_M~0_combout  = ( \wrmem_A~q  & ( ((\flush_A~4_combout  & \Equal2~10_combout )) # (\flushed_M~q ) ) )

	.dataa(!\flush_A~4_combout ),
	.datab(!\Equal2~10_combout ),
	.datac(!\flushed_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wrmem_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrmem_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrmem_M~0 .extended_lut = "off";
defparam \wrmem_M~0 .lut_mask = 64'h000000001F1F1F1F;
defparam \wrmem_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N34
dffeas wrmem_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrmem_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrmem_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrmem_M.is_wysiwyg = "true";
defparam wrmem_M.power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N49
dffeas \regval2_A[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[30]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[30]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N35
dffeas \wmemval_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[30]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[30] .is_wysiwyg = "true";
defparam \wmemval_M[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N33
cyclonev_lcell_comb \dbus[30]~60 (
// Equation(s):
// \dbus[30]~60_combout  = (\wrmem_M~q  & wmemval_M[30])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(!wmemval_M[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[30]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[30]~60 .extended_lut = "off";
defparam \dbus[30]~60 .lut_mask = 64'h000F000F000F000F;
defparam \dbus[30]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N9
cyclonev_lcell_comb \dmem~0feeder (
// Equation(s):
// \dmem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0feeder .extended_lut = "off";
defparam \dmem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N10
dffeas \dmem~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~0 .is_wysiwyg = "true";
defparam \dmem~0 .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N49
dffeas \aluout_M[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector16~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[15]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \aluout_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[15]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[15] .is_wysiwyg = "true";
defparam \aluout_W[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N43
dffeas \pcgood_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[2]~9_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[2] .is_wysiwyg = "true";
defparam \pcgood_W[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N31
dffeas \pcplus_D[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[3] .is_wysiwyg = "true";
defparam \pcplus_D[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N52
dffeas \pcplus_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[3] .is_wysiwyg = "true";
defparam \pcplus_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N38
dffeas \pcplus_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[3] .is_wysiwyg = "true";
defparam \pcplus_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N10
dffeas \off_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[1] .is_wysiwyg = "true";
defparam \off_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y10_N9
cyclonev_lcell_comb \pcplus_D[2]~0 (
// Equation(s):
// \pcplus_D[2]~0_combout  = ( !\PC[2]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_D[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_D[2]~0 .extended_lut = "off";
defparam \pcplus_D[2]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \pcplus_D[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y10_N10
dffeas \pcplus_D[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_D[2]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[2] .is_wysiwyg = "true";
defparam \pcplus_D[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y10_N46
dffeas \pcplus_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[2] .is_wysiwyg = "true";
defparam \pcplus_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N0
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( \off_A[0]~DUPLICATE_q  ) + ( pcplus_A[2] ) + ( !VCC ))
// \Add3~46  = CARRY(( \off_A[0]~DUPLICATE_q  ) + ( pcplus_A[2] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N3
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( pcplus_A[3] ) + ( off_A[1] ) + ( \Add3~46  ))
// \Add3~50  = CARRY(( pcplus_A[3] ) + ( off_A[1] ) + ( \Add3~46  ))

	.dataa(!off_A[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcplus_A[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N4
dffeas \brtarg_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[3] .is_wysiwyg = "true";
defparam \brtarg_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N4
dffeas \off_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[3] .is_wysiwyg = "true";
defparam \off_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N7
dffeas \wregno_M[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_M[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[2]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_M[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N19
dffeas \wregno_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[3] .is_wysiwyg = "true";
defparam \wregno_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N32
dffeas wrreg_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector48~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\always11~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_A.is_wysiwyg = "true";
defparam wrreg_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N42
cyclonev_lcell_comb \wrreg_M~0 (
// Equation(s):
// \wrreg_M~0_combout  = ( \flush_A~4_combout  & ( (\wrreg_A~q  & ((\flushed_M~DUPLICATE_q ) # (\Equal2~10_combout ))) ) ) # ( !\flush_A~4_combout  & ( (\wrreg_A~q  & \flushed_M~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\wrreg_A~q ),
	.datac(!\Equal2~10_combout ),
	.datad(!\flushed_M~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\flush_A~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wrreg_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wrreg_M~0 .extended_lut = "off";
defparam \wrreg_M~0 .lut_mask = 64'h0033003303330333;
defparam \wrreg_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N44
dffeas wrreg_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wrreg_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_M.is_wysiwyg = "true";
defparam wrreg_M.power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N35
dffeas \wregno_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[1] .is_wysiwyg = "true";
defparam \wregno_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N7
dffeas \wregno_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector47~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N29
dffeas \wregno_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_A[0]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[0] .is_wysiwyg = "true";
defparam \wregno_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N24
cyclonev_lcell_comb \forw2M_D~0 (
// Equation(s):
// \forw2M_D~0_combout  = ( inst_D[15] & ( (wregno_M[1] & (!wregno_M[0] $ (\inst_D[14]~DUPLICATE_q ))) ) ) # ( !inst_D[15] & ( (!wregno_M[1] & (!wregno_M[0] $ (\inst_D[14]~DUPLICATE_q ))) ) )

	.dataa(!wregno_M[1]),
	.datab(gnd),
	.datac(!wregno_M[0]),
	.datad(!\inst_D[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!inst_D[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2M_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2M_D~0 .extended_lut = "off";
defparam \forw2M_D~0 .lut_mask = 64'hA00AA00A50055005;
defparam \forw2M_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N20
dffeas \wregno_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_A[4]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[4] .is_wysiwyg = "true";
defparam \wregno_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N21
cyclonev_lcell_comb \forw2M_D~1 (
// Equation(s):
// \forw2M_D~1_combout  = ( wregno_M[4] & ( (inst_D[18] & (!inst_D[19] $ (wregno_M[5]))) ) ) # ( !wregno_M[4] & ( (!inst_D[18] & (!inst_D[19] $ (wregno_M[5]))) ) )

	.dataa(!inst_D[18]),
	.datab(gnd),
	.datac(!inst_D[19]),
	.datad(!wregno_M[5]),
	.datae(gnd),
	.dataf(!wregno_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2M_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2M_D~1 .extended_lut = "off";
defparam \forw2M_D~1 .lut_mask = 64'hA00AA00A50055005;
defparam \forw2M_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N21
cyclonev_lcell_comb forw2M_D(
// Equation(s):
// \forw2M_D~combout  = ( \forw2M_D~0_combout  & ( \forw2M_D~1_combout  & ( (!wregno_M[3] & (\wrreg_M~q  & (!\wregno_M[2]~DUPLICATE_q  $ (inst_D[16])))) ) ) )

	.dataa(!\wregno_M[2]~DUPLICATE_q ),
	.datab(!wregno_M[3]),
	.datac(!\wrreg_M~q ),
	.datad(!inst_D[16]),
	.datae(!\forw2M_D~0_combout ),
	.dataf(!\forw2M_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2M_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw2M_D.extended_lut = "off";
defparam forw2M_D.lut_mask = 64'h0000000000000804;
defparam forw2M_D.shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N43
dffeas \restmp_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[3]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[3] .is_wysiwyg = "true";
defparam \restmp_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N43
dffeas selmemout_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector48~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_A.is_wysiwyg = "true";
defparam selmemout_A.power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \selmemout_M~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selmemout_A~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_M~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \selmemout_M~DUPLICATE .is_wysiwyg = "true";
defparam \selmemout_M~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N2
dffeas aluimm_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluimm_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam aluimm_A.is_wysiwyg = "true";
defparam aluimm_A.power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N17
dffeas \off_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[2] .is_wysiwyg = "true";
defparam \off_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N5
dffeas \off_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[5] .is_wysiwyg = "true";
defparam \off_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N35
dffeas \regs_rtl_1_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y6_N0
cyclonev_lcell_comb \regs_rtl_1_bypass[10]~feeder (
// Equation(s):
// \regs_rtl_1_bypass[10]~feeder_combout  = ( \inst_D~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_D~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_1_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_1_bypass[10]~feeder .extended_lut = "off";
defparam \regs_rtl_1_bypass[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs_rtl_1_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N1
dffeas \regs_rtl_1_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_1_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N53
dffeas \regs_rtl_1_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N57
cyclonev_lcell_comb \wregno_W[4]~feeder (
// Equation(s):
// \wregno_W[4]~feeder_combout  = ( wregno_M[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wregno_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_W[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_W[4]~feeder .extended_lut = "off";
defparam \wregno_W[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wregno_W[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N59
dffeas \wregno_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_W[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[4] .is_wysiwyg = "true";
defparam \wregno_W[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N8
dffeas \regs_rtl_1_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N37
dffeas \wregno_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_M[2]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[2] .is_wysiwyg = "true";
defparam \wregno_W[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N44
dffeas \regs_rtl_1_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N6
cyclonev_lcell_comb \regs~67 (
// Equation(s):
// \regs~67_combout  = ( regs_rtl_1_bypass[5] & ( (regs_rtl_1_bypass[6] & (!regs_rtl_1_bypass[10] $ (regs_rtl_1_bypass[9]))) ) ) # ( !regs_rtl_1_bypass[5] & ( (!regs_rtl_1_bypass[6] & (!regs_rtl_1_bypass[10] $ (regs_rtl_1_bypass[9]))) ) )

	.dataa(!regs_rtl_1_bypass[10]),
	.datab(gnd),
	.datac(!regs_rtl_1_bypass[6]),
	.datad(!regs_rtl_1_bypass[9]),
	.datae(gnd),
	.dataf(!regs_rtl_1_bypass[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~67 .extended_lut = "off";
defparam \regs~67 .lut_mask = 64'hA050A0500A050A05;
defparam \regs~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N54
cyclonev_lcell_comb \wregno_W[1]~feeder (
// Equation(s):
// \wregno_W[1]~feeder_combout  = wregno_M[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wregno_M[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_W[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_W[1]~feeder .extended_lut = "off";
defparam \wregno_W[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \wregno_W[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N55
dffeas \wregno_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_W[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[1] .is_wysiwyg = "true";
defparam \wregno_W[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N25
dffeas \regs_rtl_1_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N17
dffeas wrreg_W(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wrreg_M~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wrreg_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam wrreg_W.is_wysiwyg = "true";
defparam wrreg_W.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N27
cyclonev_lcell_comb \always8~0 (
// Equation(s):
// \always8~0_combout  = ( \wrreg_W~q  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(!\wrreg_W~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always8~0 .extended_lut = "off";
defparam \always8~0 .lut_mask = 64'h00000F0F00000F0F;
defparam \always8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y5_N59
dffeas \regs_rtl_1_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N52
dffeas \wregno_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[3] .is_wysiwyg = "true";
defparam \wregno_W[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N47
dffeas \regs_rtl_1_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N13
dffeas \wregno_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[0] .is_wysiwyg = "true";
defparam \wregno_W[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N11
dffeas \regs_rtl_1_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N32
dffeas \regs_rtl_1_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N9
cyclonev_lcell_comb \regs~66 (
// Equation(s):
// \regs~66_combout  = ( regs_rtl_1_bypass[2] & ( (regs_rtl_1_bypass[0] & (!regs_rtl_1_bypass[7] & regs_rtl_1_bypass[1])) ) ) # ( !regs_rtl_1_bypass[2] & ( (regs_rtl_1_bypass[0] & (!regs_rtl_1_bypass[7] & !regs_rtl_1_bypass[1])) ) )

	.dataa(gnd),
	.datab(!regs_rtl_1_bypass[0]),
	.datac(!regs_rtl_1_bypass[7]),
	.datad(!regs_rtl_1_bypass[1]),
	.datae(gnd),
	.dataf(!regs_rtl_1_bypass[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~66 .extended_lut = "off";
defparam \regs~66 .lut_mask = 64'h3000300000300030;
defparam \regs~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N59
dffeas \wregno_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[5] .is_wysiwyg = "true";
defparam \wregno_W[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N56
dffeas \regs_rtl_1_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N14
dffeas \regs_rtl_1_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\inst_D~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y5_N54
cyclonev_lcell_comb \regs~68 (
// Equation(s):
// \regs~68_combout  = ( regs_rtl_1_bypass[11] & ( regs_rtl_1_bypass[4] & ( (regs_rtl_1_bypass[12] & (\regs~67_combout  & (regs_rtl_1_bypass[3] & \regs~66_combout ))) ) ) ) # ( !regs_rtl_1_bypass[11] & ( regs_rtl_1_bypass[4] & ( (!regs_rtl_1_bypass[12] & 
// (\regs~67_combout  & (regs_rtl_1_bypass[3] & \regs~66_combout ))) ) ) ) # ( regs_rtl_1_bypass[11] & ( !regs_rtl_1_bypass[4] & ( (regs_rtl_1_bypass[12] & (\regs~67_combout  & (!regs_rtl_1_bypass[3] & \regs~66_combout ))) ) ) ) # ( !regs_rtl_1_bypass[11] & 
// ( !regs_rtl_1_bypass[4] & ( (!regs_rtl_1_bypass[12] & (\regs~67_combout  & (!regs_rtl_1_bypass[3] & \regs~66_combout ))) ) ) )

	.dataa(!regs_rtl_1_bypass[12]),
	.datab(!\regs~67_combout ),
	.datac(!regs_rtl_1_bypass[3]),
	.datad(!\regs~66_combout ),
	.datae(!regs_rtl_1_bypass[11]),
	.dataf(!regs_rtl_1_bypass[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~68 .extended_lut = "off";
defparam \regs~68 .lut_mask = 64'h0020001000020001;
defparam \regs~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N53
dffeas \wregno_W[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_W[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[3]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_W[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N14
dffeas \wregno_W[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_W[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[0]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_W[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N39
cyclonev_lcell_comb \forw2W_D~0 (
// Equation(s):
// \forw2W_D~0_combout  = ( \inst_D[14]~DUPLICATE_q  & ( wregno_W[1] & ( (inst_D[15] & \wregno_W[0]~DUPLICATE_q ) ) ) ) # ( !\inst_D[14]~DUPLICATE_q  & ( wregno_W[1] & ( (inst_D[15] & !\wregno_W[0]~DUPLICATE_q ) ) ) ) # ( \inst_D[14]~DUPLICATE_q  & ( 
// !wregno_W[1] & ( (!inst_D[15] & \wregno_W[0]~DUPLICATE_q ) ) ) ) # ( !\inst_D[14]~DUPLICATE_q  & ( !wregno_W[1] & ( (!inst_D[15] & !\wregno_W[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!inst_D[15]),
	.datac(!\wregno_W[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\inst_D[14]~DUPLICATE_q ),
	.dataf(!wregno_W[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2W_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2W_D~0 .extended_lut = "off";
defparam \forw2W_D~0 .lut_mask = 64'hC0C00C0C30300303;
defparam \forw2W_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N38
dffeas \wregno_W[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_M[2]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_W[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[2]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_W[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y6_N58
dffeas \wregno_W[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_W[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_W[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_W[4]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_W[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N57
cyclonev_lcell_comb \forw2W_D~1 (
// Equation(s):
// \forw2W_D~1_combout  = ( wregno_W[5] & ( \wregno_W[4]~DUPLICATE_q  & ( (inst_D[18] & inst_D[19]) ) ) ) # ( !wregno_W[5] & ( \wregno_W[4]~DUPLICATE_q  & ( (inst_D[18] & !inst_D[19]) ) ) ) # ( wregno_W[5] & ( !\wregno_W[4]~DUPLICATE_q  & ( (!inst_D[18] & 
// inst_D[19]) ) ) ) # ( !wregno_W[5] & ( !\wregno_W[4]~DUPLICATE_q  & ( (!inst_D[18] & !inst_D[19]) ) ) )

	.dataa(!inst_D[18]),
	.datab(gnd),
	.datac(!inst_D[19]),
	.datad(gnd),
	.datae(!wregno_W[5]),
	.dataf(!\wregno_W[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2W_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw2W_D~1 .extended_lut = "off";
defparam \forw2W_D~1 .lut_mask = 64'hA0A00A0A50500505;
defparam \forw2W_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N15
cyclonev_lcell_comb forw2W_D(
// Equation(s):
// \forw2W_D~combout  = ( \wrreg_W~q  & ( \forw2W_D~1_combout  & ( (!\wregno_W[3]~DUPLICATE_q  & (\forw2W_D~0_combout  & (!inst_D[16] $ (\wregno_W[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\wregno_W[3]~DUPLICATE_q ),
	.datab(!inst_D[16]),
	.datac(!\forw2W_D~0_combout ),
	.datad(!\wregno_W[2]~DUPLICATE_q ),
	.datae(!\wrreg_W~q ),
	.dataf(!\forw2W_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw2W_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw2W_D.extended_lut = "off";
defparam forw2W_D.lut_mask = 64'h0000000000000802;
defparam forw2W_D.shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N46
dffeas \aluout_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector31~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[0] .is_wysiwyg = "true";
defparam \aluout_M[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N59
dffeas \aluout_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[0] .is_wysiwyg = "true";
defparam \aluout_W[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N58
dffeas \selmemout_W~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selmemout_M~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_W~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \selmemout_W~DUPLICATE .is_wysiwyg = "true";
defparam \selmemout_W~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N33
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( PC[4] ) + ( GND ) + ( \Add0~2  ))
// \Add0~50  = CARRY(( PC[4] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N34
dffeas \pcplus_D[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[4] .is_wysiwyg = "true";
defparam \pcplus_D[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N30
cyclonev_lcell_comb \pcplus_A[4]~feeder (
// Equation(s):
// \pcplus_A[4]~feeder_combout  = ( pcplus_D[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[4]~feeder .extended_lut = "off";
defparam \pcplus_A[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N31
dffeas \pcplus_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[4] .is_wysiwyg = "true";
defparam \pcplus_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N40
dffeas selaluout_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selaluout_A~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_M.is_wysiwyg = "true";
defparam selaluout_M.power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N17
dffeas selaluout_W(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selaluout_M~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selaluout_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam selaluout_W.is_wysiwyg = "true";
defparam selaluout_W.power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N46
dffeas \aluout_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[4] .is_wysiwyg = "true";
defparam \aluout_W[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N28
dffeas selpcplus_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selpcplus_A~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selpcplus_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam selpcplus_M.is_wysiwyg = "true";
defparam selpcplus_M.power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N28
dffeas selpcplus_W(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selpcplus_M~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selpcplus_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam selpcplus_W.is_wysiwyg = "true";
defparam selpcplus_W.power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y9_N32
dffeas \pcplus_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[4] .is_wysiwyg = "true";
defparam \pcplus_M[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N24
cyclonev_lcell_comb \pcplus_W[4]~feeder (
// Equation(s):
// \pcplus_W[4]~feeder_combout  = ( pcplus_M[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[4]~feeder .extended_lut = "off";
defparam \pcplus_W[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N25
dffeas \pcplus_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[4] .is_wysiwyg = "true";
defparam \pcplus_W[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N25
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N37
dffeas \regval1_A[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[20]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[20]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y9_N12
cyclonev_lcell_comb \pcgood_W[4]~feeder (
// Equation(s):
// \pcgood_W[4]~feeder_combout  = ( \pcgood_M[4]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcgood_M[4]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_W[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_W[4]~feeder .extended_lut = "off";
defparam \pcgood_W[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcgood_W[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y9_N13
dffeas \pcgood_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_W[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[4] .is_wysiwyg = "true";
defparam \pcgood_W[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N36
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( PC[5] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( PC[5] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N37
dffeas \pcplus_D[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[5] .is_wysiwyg = "true";
defparam \pcplus_D[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N35
dffeas \pcplus_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[5] .is_wysiwyg = "true";
defparam \pcplus_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N26
dffeas \pcplus_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[5] .is_wysiwyg = "true";
defparam \pcplus_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N6
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( pcplus_A[4] ) + ( \off_A[2]~DUPLICATE_q  ) + ( \Add3~50  ))
// \Add3~54  = CARRY(( pcplus_A[4] ) + ( \off_A[2]~DUPLICATE_q  ) + ( \Add3~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[2]~DUPLICATE_q ),
	.datad(!pcplus_A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N9
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( off_A[3] ) + ( pcplus_A[5] ) + ( \Add3~54  ))
// \Add3~58  = CARRY(( off_A[3] ) + ( pcplus_A[5] ) + ( \Add3~54  ))

	.dataa(!pcplus_A[5]),
	.datab(gnd),
	.datac(!off_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N10
dffeas \brtarg_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[5] .is_wysiwyg = "true";
defparam \brtarg_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N16
dffeas \regval1_A[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[5]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[5]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N40
dffeas \regval1_A[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[2]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N0
cyclonev_lcell_comb \Add4~45 (
// Equation(s):
// \Add4~45_sumout  = SUM(( \off_A[0]~DUPLICATE_q  ) + ( \regval1_A[2]~DUPLICATE_q  ) + ( !VCC ))
// \Add4~46  = CARRY(( \off_A[0]~DUPLICATE_q  ) + ( \regval1_A[2]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(!\regval1_A[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\off_A[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~45_sumout ),
	.cout(\Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \Add4~45 .extended_lut = "off";
defparam \Add4~45 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N3
cyclonev_lcell_comb \Add4~49 (
// Equation(s):
// \Add4~49_sumout  = SUM(( off_A[1] ) + ( regval1_A[3] ) + ( \Add4~46  ))
// \Add4~50  = CARRY(( off_A[1] ) + ( regval1_A[3] ) + ( \Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[3]),
	.datad(!off_A[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~49_sumout ),
	.cout(\Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \Add4~49 .extended_lut = "off";
defparam \Add4~49 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N6
cyclonev_lcell_comb \Add4~53 (
// Equation(s):
// \Add4~53_sumout  = SUM(( \off_A[2]~DUPLICATE_q  ) + ( regval1_A[4] ) + ( \Add4~50  ))
// \Add4~54  = CARRY(( \off_A[2]~DUPLICATE_q  ) + ( regval1_A[4] ) + ( \Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[4]),
	.datag(gnd),
	.cin(\Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~53_sumout ),
	.cout(\Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \Add4~53 .extended_lut = "off";
defparam \Add4~53 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N9
cyclonev_lcell_comb \Add4~57 (
// Equation(s):
// \Add4~57_sumout  = SUM(( off_A[3] ) + ( \regval1_A[5]~DUPLICATE_q  ) + ( \Add4~54  ))
// \Add4~58  = CARRY(( off_A[3] ) + ( \regval1_A[5]~DUPLICATE_q  ) + ( \Add4~54  ))

	.dataa(!off_A[3]),
	.datab(!\regval1_A[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~57_sumout ),
	.cout(\Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \Add4~57 .extended_lut = "off";
defparam \Add4~57 .lut_mask = 64'h0000CCCC00005555;
defparam \Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N11
dffeas \jmptarg_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[5] .is_wysiwyg = "true";
defparam \jmptarg_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N30
cyclonev_lcell_comb \pcgood_M[5]~12 (
// Equation(s):
// \pcgood_M[5]~12_combout  = ( brtarg_M[5] & ( jmptarg_M[5] & ( ((\isjump_M~DUPLICATE_q ) # (pcplus_M[5])) # (\dobranch_M~q ) ) ) ) # ( !brtarg_M[5] & ( jmptarg_M[5] & ( (!\dobranch_M~q  & ((\isjump_M~DUPLICATE_q ) # (pcplus_M[5]))) ) ) ) # ( brtarg_M[5] & 
// ( !jmptarg_M[5] & ( ((pcplus_M[5] & !\isjump_M~DUPLICATE_q )) # (\dobranch_M~q ) ) ) ) # ( !brtarg_M[5] & ( !jmptarg_M[5] & ( (!\dobranch_M~q  & (pcplus_M[5] & !\isjump_M~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\dobranch_M~q ),
	.datac(!pcplus_M[5]),
	.datad(!\isjump_M~DUPLICATE_q ),
	.datae(!brtarg_M[5]),
	.dataf(!jmptarg_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[5]~12 .extended_lut = "off";
defparam \pcgood_M[5]~12 .lut_mask = 64'h0C003F330CCC3FFF;
defparam \pcgood_M[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N22
dffeas \pcgood_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[5]~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[5] .is_wysiwyg = "true";
defparam \pcgood_W[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N23
dffeas \pcgood_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_M[6]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[6] .is_wysiwyg = "true";
defparam \pcgood_W[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N40
dffeas \pcgood_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[7]~29_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[7] .is_wysiwyg = "true";
defparam \pcgood_W[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N56
dffeas \pcgood_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[8]~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[8] .is_wysiwyg = "true";
defparam \pcgood_W[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N58
dffeas \pcgood_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[9]~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[9] .is_wysiwyg = "true";
defparam \pcgood_W[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N10
dffeas \off_A[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[9]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N48
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( PC[9] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( PC[9] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N51
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( PC[10] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( PC[10] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N54
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( PC[11] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( PC[11] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y4_N57
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( PC[12] ) + ( GND ) + ( \Add0~26  ))
// \Add0~34  = CARRY(( PC[12] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N0
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( PC[13] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( PC[13] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N1
dffeas \pcplus_D[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[13] .is_wysiwyg = "true";
defparam \pcplus_D[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N35
dffeas \pcplus_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[13] .is_wysiwyg = "true";
defparam \pcplus_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N47
dffeas \pcplus_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[13] .is_wysiwyg = "true";
defparam \pcplus_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N43
dffeas \regval1_A[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[15]~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[15]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N10
dffeas \off_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[12] .is_wysiwyg = "true";
defparam \off_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N3
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( PC[14] ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( PC[14] ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N6
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( PC[15] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( PC[15] ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N9
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( PC[16] ) + ( GND ) + ( \Add0~46  ))
// \Add0~58  = CARRY(( PC[16] ) + ( GND ) + ( \Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N10
dffeas \pcplus_D[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[16] .is_wysiwyg = "true";
defparam \pcplus_D[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y10_N18
cyclonev_lcell_comb \pcplus_A[16]~feeder (
// Equation(s):
// \pcplus_A[16]~feeder_combout  = ( pcplus_D[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[16]~feeder .extended_lut = "off";
defparam \pcplus_A[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y10_N19
dffeas \pcplus_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[16] .is_wysiwyg = "true";
defparam \pcplus_A[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N30
cyclonev_lcell_comb \off_A[11]~feeder (
// Equation(s):
// \off_A[11]~feeder_combout  = ( inst_D[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\off_A[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \off_A[11]~feeder .extended_lut = "off";
defparam \off_A[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \off_A[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N32
dffeas \off_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\off_A[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[11] .is_wysiwyg = "true";
defparam \off_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N16
dffeas \off_A[8]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[8]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N50
dffeas \pcplus_D[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[9] .is_wysiwyg = "true";
defparam \pcplus_D[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N13
dffeas \pcplus_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[9] .is_wysiwyg = "true";
defparam \pcplus_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N36
cyclonev_lcell_comb \imem~81 (
// Equation(s):
// \imem~81_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (PC[4] & (!\PC[7]~DUPLICATE_q  & ((PC[3]) # (PC[5])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[4] & (!\PC[7]~DUPLICATE_q  & (!PC[5] $ (PC[3])))) # (PC[4] & 
// (!\PC[7]~DUPLICATE_q  $ (((!PC[5]) # (!PC[3]))))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[3] & (!PC[4] $ (((!PC[5] & !\PC[7]~DUPLICATE_q ))))) # (PC[3] & ((!PC[4] & ((!\PC[7]~DUPLICATE_q ))) # (PC[4] & (!PC[5])))) ) ) ) # ( 
// !\PC[6]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!PC[5] & (PC[4] & (!\PC[7]~DUPLICATE_q  & !PC[3]))) # (PC[5] & (!PC[4] & ((PC[3])))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[4]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~81 .extended_lut = "off";
defparam \imem~81 .lut_mask = 64'h20446CE283521030;
defparam \imem~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N12
cyclonev_lcell_comb \imem~82 (
// Equation(s):
// \imem~82_combout  = ( \imem~81_combout  & ( (\imem~1_combout  & ((!PC[9] & ((PC[8]))) # (PC[9] & (\imem~30_combout  & !PC[8])))) ) ) # ( !\imem~81_combout  & ( (\imem~1_combout  & (\imem~30_combout  & (!PC[9] $ (!PC[8])))) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[9]),
	.datac(!\imem~30_combout ),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\imem~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~82 .extended_lut = "off";
defparam \imem~82 .lut_mask = 64'h0104010401440144;
defparam \imem~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N13
dffeas \inst_D[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~82_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[6] .is_wysiwyg = "true";
defparam \inst_D[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N17
dffeas \off_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[6] .is_wysiwyg = "true";
defparam \off_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y8_N10
dffeas \inst_D[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[4]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \off_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D[4]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[4] .is_wysiwyg = "true";
defparam \off_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N12
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( off_A[4] ) + ( pcplus_A[6] ) + ( \Add3~58  ))
// \Add3~2  = CARRY(( off_A[4] ) + ( pcplus_A[6] ) + ( \Add3~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[6]),
	.datad(!off_A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N15
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( off_A[5] ) + ( pcplus_A[7] ) + ( \Add3~2  ))
// \Add3~6  = CARRY(( off_A[5] ) + ( pcplus_A[7] ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(!pcplus_A[7]),
	.datac(!off_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N18
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( pcplus_A[8] ) + ( off_A[6] ) + ( \Add3~6  ))
// \Add3~10  = CARRY(( pcplus_A[8] ) + ( off_A[6] ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(!off_A[6]),
	.datac(gnd),
	.datad(!pcplus_A[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N21
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \off_A[7]~DUPLICATE_q  ) + ( pcplus_A[9] ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( \off_A[7]~DUPLICATE_q  ) + ( pcplus_A[9] ) + ( \Add3~10  ))

	.dataa(!\off_A[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcplus_A[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N24
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \off_A[8]~DUPLICATE_q  ) + ( pcplus_A[10] ) + ( \Add3~14  ))
// \Add3~18  = CARRY(( \off_A[8]~DUPLICATE_q  ) + ( pcplus_A[10] ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(!pcplus_A[10]),
	.datac(!\off_A[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N27
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( pcplus_A[11] ) + ( \off_A[9]~DUPLICATE_q  ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( pcplus_A[11] ) + ( \off_A[9]~DUPLICATE_q  ) + ( \Add3~18  ))

	.dataa(!\off_A[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcplus_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N30
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( off_A[11] ) + ( pcplus_A[12] ) + ( \Add3~22  ))
// \Add3~30  = CARRY(( off_A[11] ) + ( pcplus_A[12] ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[12]),
	.datad(!off_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N33
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( off_A[11] ) + ( pcplus_A[13] ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( off_A[11] ) + ( pcplus_A[13] ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[13]),
	.datad(!off_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N36
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( off_A[12] ) + ( pcplus_A[14] ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( off_A[12] ) + ( pcplus_A[14] ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(!pcplus_A[14]),
	.datac(gnd),
	.datad(!off_A[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N39
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[15] ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[15] ) + ( \Add3~38  ))

	.dataa(!pcplus_A[15]),
	.datab(gnd),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N42
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[16] ) + ( \Add3~42  ))
// \Add3~62  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[16] ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!pcplus_A[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N44
dffeas \brtarg_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[16] .is_wysiwyg = "true";
defparam \brtarg_M[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y9_N42
cyclonev_lcell_comb \pcplus_M[16]~feeder (
// Equation(s):
// \pcplus_M[16]~feeder_combout  = ( pcplus_A[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[16]~feeder .extended_lut = "off";
defparam \pcplus_M[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y9_N43
dffeas \pcplus_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[16] .is_wysiwyg = "true";
defparam \pcplus_M[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y10_N30
cyclonev_lcell_comb \result_A[16]~14 (
// Equation(s):
// \result_A[16]~14_combout  = ( !\selaluout_A~q  & ( pcplus_A[16] ) )

	.dataa(gnd),
	.datab(!pcplus_A[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[16]~14 .extended_lut = "off";
defparam \result_A[16]~14 .lut_mask = 64'h3333333300000000;
defparam \result_A[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \off_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[7] .is_wysiwyg = "true";
defparam \off_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N35
dffeas \aluout_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector26~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[5] .is_wysiwyg = "true";
defparam \aluout_M[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N9
cyclonev_lcell_comb \memout_M[0]~1 (
// Equation(s):
// \memout_M[0]~1_combout  = ( !aluout_M[5] & ( (!aluout_M[2] & aluout_M[7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_M[2]),
	.datad(!aluout_M[7]),
	.datae(gnd),
	.dataf(!aluout_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[0]~1 .extended_lut = "off";
defparam \memout_M[0]~1 .lut_mask = 64'h00F000F000000000;
defparam \memout_M[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N45
cyclonev_lcell_comb \dmem~33 (
// Equation(s):
// \dmem~33_combout  = ( !aluout_M[7] & ( (!aluout_M[4] & !aluout_M[2]) ) )

	.dataa(!aluout_M[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~33 .extended_lut = "off";
defparam \dmem~33 .lut_mask = 64'hAA00AA0000000000;
defparam \dmem~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N50
dffeas \aluout_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector16~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[15] .is_wysiwyg = "true";
defparam \aluout_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N40
dffeas \wmemval_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[17] .is_wysiwyg = "true";
defparam \wmemval_M[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N36
cyclonev_lcell_comb \HexOut[17]~7 (
// Equation(s):
// \HexOut[17]~7_combout  = ( !wmemval_M[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[17]~7 .extended_lut = "off";
defparam \HexOut[17]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N45
cyclonev_lcell_comb \always4~0 (
// Equation(s):
// \always4~0_combout  = ( \Equal9~1_combout  & ( (\wrmem_M~q  & (!\aluout_M[5]~DUPLICATE_q  & (\Equal9~6_combout  & \dmem~33_combout ))) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\aluout_M[5]~DUPLICATE_q ),
	.datac(!\Equal9~6_combout ),
	.datad(!\dmem~33_combout ),
	.datae(gnd),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always4~0 .extended_lut = "off";
defparam \always4~0 .lut_mask = 64'h0000000000040004;
defparam \always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N37
dffeas \HexOut[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[17]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[17]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[17] .is_wysiwyg = "true";
defparam \HexOut[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N48
cyclonev_lcell_comb \result_A[17]~12 (
// Equation(s):
// \result_A[17]~12_combout  = (!\selaluout_A~DUPLICATE_q  & pcplus_A[17])

	.dataa(gnd),
	.datab(!\selaluout_A~DUPLICATE_q ),
	.datac(!pcplus_A[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[17]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[17]~12 .extended_lut = "off";
defparam \result_A[17]~12 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \result_A[17]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N10
dffeas \aluout_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[17] .is_wysiwyg = "true";
defparam \aluout_W[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N3
cyclonev_lcell_comb \pcplus_W[17]~feeder (
// Equation(s):
// \pcplus_W[17]~feeder_combout  = ( pcplus_M[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[17]~feeder .extended_lut = "off";
defparam \pcplus_W[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N5
dffeas \pcplus_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[17] .is_wysiwyg = "true";
defparam \pcplus_W[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N46
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N12
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( \aluout_M[15]~DUPLICATE_q  & ( \MemWE~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\aluout_M[15]~DUPLICATE_q ),
	.dataf(!\MemWE~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h000000000000FFFF;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N40
dffeas \PC_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[1] .is_wysiwyg = "true";
defparam \PC_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N43
dffeas \PC_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[1] .is_wysiwyg = "true";
defparam \PC_W[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N23
dffeas \regval2_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[1]~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[1] .is_wysiwyg = "true";
defparam \regval2_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N31
dffeas \wmemval_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[1] .is_wysiwyg = "true";
defparam \wmemval_M[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N54
cyclonev_lcell_comb \dbus[1]~75 (
// Equation(s):
// \dbus[1]~75_combout  = ( wmemval_M[1] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~75 .extended_lut = "off";
defparam \dbus[1]~75 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[1]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N11
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector27~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N27
cyclonev_lcell_comb \restmp_M[6]~feeder (
// Equation(s):
// \restmp_M[6]~feeder_combout  = ( \result_A[6]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[6]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\restmp_M[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \restmp_M[6]~feeder .extended_lut = "off";
defparam \restmp_M[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \restmp_M[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N29
dffeas \restmp_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\restmp_M[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[6] .is_wysiwyg = "true";
defparam \restmp_M[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \switches|ready~0 (
// Equation(s):
// \switches|ready~0_combout  = ( aluout_M[4] & ( (aluout_M[7] & (!aluout_M[5] & (!aluout_M[2] $ (\wrmem_M~q )))) ) )

	.dataa(!aluout_M[7]),
	.datab(!aluout_M[2]),
	.datac(!aluout_M[5]),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!aluout_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|ready~0 .extended_lut = "off";
defparam \switches|ready~0 .lut_mask = 64'h0000000040104010;
defparam \switches|ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N0
cyclonev_lcell_comb \switches|Add0~125 (
// Equation(s):
// \switches|Add0~125_sumout  = SUM(( \switches|bounceTimer [0] ) + ( VCC ) + ( !VCC ))
// \switches|Add0~126  = CARRY(( \switches|bounceTimer [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~125_sumout ),
	.cout(\switches|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~125 .extended_lut = "off";
defparam \switches|Add0~125 .lut_mask = 64'h0000000000000F0F;
defparam \switches|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N54
cyclonev_lcell_comb \switches|bounceTimer[31]~0 (
// Equation(s):
// \switches|bounceTimer[31]~0_combout  = ( \SW[6]~input_o  ) # ( !\SW[6]~input_o  & ( (\switches|bouncing~q ) # (\SW[7]~input_o ) ) )

	.dataa(gnd),
	.datab(!\SW[7]~input_o ),
	.datac(!\switches|bouncing~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~0 .extended_lut = "off";
defparam \switches|bounceTimer[31]~0 .lut_mask = 64'h3F3F3F3FFFFFFFFF;
defparam \switches|bounceTimer[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N39
cyclonev_lcell_comb \switches|bounceTimer[31]~2 (
// Equation(s):
// \switches|bounceTimer[31]~2_combout  = ( \SW[2]~input_o  ) # ( !\SW[2]~input_o  & ( ((\SW[8]~input_o ) # (\SW[3]~input_o )) # (\SW[9]~input_o ) ) )

	.dataa(!\SW[9]~input_o ),
	.datab(gnd),
	.datac(!\SW[3]~input_o ),
	.datad(!\SW[8]~input_o ),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~2 .extended_lut = "off";
defparam \switches|bounceTimer[31]~2 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \switches|bounceTimer[31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N48
cyclonev_lcell_comb \switches|bounceTimer[31]~1 (
// Equation(s):
// \switches|bounceTimer[31]~1_combout  = ( \SW[5]~input_o  ) # ( !\SW[5]~input_o  & ( ((\SW[4]~input_o ) # (\SW[1]~input_o )) # (\SW[0]~input_o ) ) )

	.dataa(!\SW[0]~input_o ),
	.datab(gnd),
	.datac(!\SW[1]~input_o ),
	.datad(!\SW[4]~input_o ),
	.datae(gnd),
	.dataf(!\SW[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~1 .extended_lut = "off";
defparam \switches|bounceTimer[31]~1 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \switches|bounceTimer[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N18
cyclonev_lcell_comb \switches|bounceTimer[31]~3 (
// Equation(s):
// \switches|bounceTimer[31]~3_combout  = ( \Equal9~1_combout  & ( \switches|bounceTimer[31]~1_combout  & ( (!\switches|ready~0_combout ) # (!\Equal9~6_combout ) ) ) ) # ( !\Equal9~1_combout  & ( \switches|bounceTimer[31]~1_combout  ) ) # ( \Equal9~1_combout 
//  & ( !\switches|bounceTimer[31]~1_combout  & ( (!\switches|ready~0_combout  & (((\switches|bounceTimer[31]~2_combout ) # (\switches|bounceTimer[31]~0_combout )))) # (\switches|ready~0_combout  & (!\Equal9~6_combout  & ((\switches|bounceTimer[31]~2_combout 
// ) # (\switches|bounceTimer[31]~0_combout )))) ) ) ) # ( !\Equal9~1_combout  & ( !\switches|bounceTimer[31]~1_combout  & ( (\switches|bounceTimer[31]~2_combout ) # (\switches|bounceTimer[31]~0_combout ) ) ) )

	.dataa(!\switches|ready~0_combout ),
	.datab(!\Equal9~6_combout ),
	.datac(!\switches|bounceTimer[31]~0_combout ),
	.datad(!\switches|bounceTimer[31]~2_combout ),
	.datae(!\Equal9~1_combout ),
	.dataf(!\switches|bounceTimer[31]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bounceTimer[31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bounceTimer[31]~3 .extended_lut = "off";
defparam \switches|bounceTimer[31]~3 .lut_mask = 64'h0FFF0EEEFFFFEEEE;
defparam \switches|bounceTimer[31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N38
dffeas \switches|bounceTimer[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[12] .is_wysiwyg = "true";
defparam \switches|bounceTimer[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y7_N46
dffeas \switches|bounceTimer[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[15]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y7_N3
cyclonev_lcell_comb \switches|LessThan0~5 (
// Equation(s):
// \switches|LessThan0~5_combout  = ( !\switches|bounceTimer[15]~DUPLICATE_q  & ( (!\switches|bounceTimer [17] & (!\switches|bounceTimer [18] & !\switches|bounceTimer [14])) ) )

	.dataa(!\switches|bounceTimer [17]),
	.datab(gnd),
	.datac(!\switches|bounceTimer [18]),
	.datad(!\switches|bounceTimer [14]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~5 .extended_lut = "off";
defparam \switches|LessThan0~5 .lut_mask = 64'hA000A00000000000;
defparam \switches|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N49
dffeas \switches|bounceTimer[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[16]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y7_N0
cyclonev_lcell_comb \switches|LessThan0~4 (
// Equation(s):
// \switches|LessThan0~4_combout  = ( \switches|bounceTimer[16]~DUPLICATE_q  & ( \switches|bounceTimer [19] ) ) # ( !\switches|bounceTimer[16]~DUPLICATE_q  & ( (\switches|bounceTimer [19] & ((\switches|bounceTimer [18]) # (\switches|bounceTimer [17]))) ) )

	.dataa(!\switches|bounceTimer [17]),
	.datab(gnd),
	.datac(!\switches|bounceTimer [19]),
	.datad(!\switches|bounceTimer [18]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~4 .extended_lut = "off";
defparam \switches|LessThan0~4 .lut_mask = 64'h050F050F0F0F0F0F;
defparam \switches|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N22
dffeas \switches|bounceTimer[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[7]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y9_N6
cyclonev_lcell_comb \switches|LessThan0~3 (
// Equation(s):
// \switches|LessThan0~3_combout  = ( \switches|bounceTimer [6] & ( \switches|bounceTimer[7]~DUPLICATE_q  & ( (\switches|bounceTimer [9] & (\switches|bounceTimer [8] & \switches|bounceTimer [10])) ) ) )

	.dataa(!\switches|bounceTimer [9]),
	.datab(!\switches|bounceTimer [8]),
	.datac(!\switches|bounceTimer [10]),
	.datad(gnd),
	.datae(!\switches|bounceTimer [6]),
	.dataf(!\switches|bounceTimer[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~3 .extended_lut = "off";
defparam \switches|LessThan0~3 .lut_mask = 64'h0000000000000101;
defparam \switches|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N48
cyclonev_lcell_comb \switches|LessThan0~6 (
// Equation(s):
// \switches|LessThan0~6_combout  = ( \switches|LessThan0~4_combout  & ( \switches|LessThan0~3_combout  & ( (\switches|LessThan0~5_combout  & !\switches|bounceTimer [13]) ) ) ) # ( !\switches|LessThan0~4_combout  & ( \switches|LessThan0~3_combout  ) ) # ( 
// \switches|LessThan0~4_combout  & ( !\switches|LessThan0~3_combout  & ( (\switches|LessThan0~5_combout  & ((!\switches|bounceTimer [13]) # ((!\switches|bounceTimer [11] & !\switches|bounceTimer [12])))) ) ) ) # ( !\switches|LessThan0~4_combout  & ( 
// !\switches|LessThan0~3_combout  ) )

	.dataa(!\switches|bounceTimer [11]),
	.datab(!\switches|bounceTimer [12]),
	.datac(!\switches|LessThan0~5_combout ),
	.datad(!\switches|bounceTimer [13]),
	.datae(!\switches|LessThan0~4_combout ),
	.dataf(!\switches|LessThan0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~6 .extended_lut = "off";
defparam \switches|LessThan0~6 .lut_mask = 64'hFFFF0F08FFFF0F00;
defparam \switches|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N54
cyclonev_lcell_comb \switches|bouncing~0 (
// Equation(s):
// \switches|bouncing~0_combout  = ( \switches|LessThan0~2_combout  & ( !\switches|bouncing~q  $ (((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\switches|bounceTimer[31]~3_combout ))) ) ) # ( !\switches|LessThan0~2_combout  & ( 
// (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\switches|bouncing~q )))) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\switches|bounceTimer[31]~3_combout  & ((\switches|bouncing~q ))) # (\switches|bounceTimer[31]~3_combout  & 
// ((!\switches|bouncing~q ) # (\switches|LessThan0~6_combout ))))) ) )

	.dataa(!\switches|LessThan0~6_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\switches|bounceTimer[31]~3_combout ),
	.datad(!\switches|bouncing~q ),
	.datae(gnd),
	.dataf(!\switches|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|bouncing~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|bouncing~0 .extended_lut = "off";
defparam \switches|bouncing~0 .lut_mask = 64'h03FD03FD03FC03FC;
defparam \switches|bouncing~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N56
dffeas \switches|bouncing (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|bouncing~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bouncing~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bouncing .is_wysiwyg = "true";
defparam \switches|bouncing .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y7_N2
dffeas \switches|bounceTimer[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[0] .is_wysiwyg = "true";
defparam \switches|bounceTimer[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N3
cyclonev_lcell_comb \switches|Add0~121 (
// Equation(s):
// \switches|Add0~121_sumout  = SUM(( \switches|bounceTimer [1] ) + ( GND ) + ( \switches|Add0~126  ))
// \switches|Add0~122  = CARRY(( \switches|bounceTimer [1] ) + ( GND ) + ( \switches|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|bounceTimer [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~121_sumout ),
	.cout(\switches|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~121 .extended_lut = "off";
defparam \switches|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \switches|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N5
dffeas \switches|bounceTimer[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[1] .is_wysiwyg = "true";
defparam \switches|bounceTimer[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N6
cyclonev_lcell_comb \switches|Add0~117 (
// Equation(s):
// \switches|Add0~117_sumout  = SUM(( \switches|bounceTimer [2] ) + ( GND ) + ( \switches|Add0~122  ))
// \switches|Add0~118  = CARRY(( \switches|bounceTimer [2] ) + ( GND ) + ( \switches|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~117_sumout ),
	.cout(\switches|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~117 .extended_lut = "off";
defparam \switches|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N7
dffeas \switches|bounceTimer[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[2] .is_wysiwyg = "true";
defparam \switches|bounceTimer[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N9
cyclonev_lcell_comb \switches|Add0~113 (
// Equation(s):
// \switches|Add0~113_sumout  = SUM(( \switches|bounceTimer [3] ) + ( GND ) + ( \switches|Add0~118  ))
// \switches|Add0~114  = CARRY(( \switches|bounceTimer [3] ) + ( GND ) + ( \switches|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~113_sumout ),
	.cout(\switches|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~113 .extended_lut = "off";
defparam \switches|Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N11
dffeas \switches|bounceTimer[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[3] .is_wysiwyg = "true";
defparam \switches|bounceTimer[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N12
cyclonev_lcell_comb \switches|Add0~109 (
// Equation(s):
// \switches|Add0~109_sumout  = SUM(( \switches|bounceTimer [4] ) + ( GND ) + ( \switches|Add0~114  ))
// \switches|Add0~110  = CARRY(( \switches|bounceTimer [4] ) + ( GND ) + ( \switches|Add0~114  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~109_sumout ),
	.cout(\switches|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~109 .extended_lut = "off";
defparam \switches|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N14
dffeas \switches|bounceTimer[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[4] .is_wysiwyg = "true";
defparam \switches|bounceTimer[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N15
cyclonev_lcell_comb \switches|Add0~105 (
// Equation(s):
// \switches|Add0~105_sumout  = SUM(( \switches|bounceTimer [5] ) + ( GND ) + ( \switches|Add0~110  ))
// \switches|Add0~106  = CARRY(( \switches|bounceTimer [5] ) + ( GND ) + ( \switches|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~105_sumout ),
	.cout(\switches|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~105 .extended_lut = "off";
defparam \switches|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N17
dffeas \switches|bounceTimer[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[5] .is_wysiwyg = "true";
defparam \switches|bounceTimer[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N18
cyclonev_lcell_comb \switches|Add0~77 (
// Equation(s):
// \switches|Add0~77_sumout  = SUM(( \switches|bounceTimer [6] ) + ( GND ) + ( \switches|Add0~106  ))
// \switches|Add0~78  = CARRY(( \switches|bounceTimer [6] ) + ( GND ) + ( \switches|Add0~106  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~77_sumout ),
	.cout(\switches|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~77 .extended_lut = "off";
defparam \switches|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N19
dffeas \switches|bounceTimer[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[6] .is_wysiwyg = "true";
defparam \switches|bounceTimer[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N21
cyclonev_lcell_comb \switches|Add0~73 (
// Equation(s):
// \switches|Add0~73_sumout  = SUM(( \switches|bounceTimer [7] ) + ( GND ) + ( \switches|Add0~78  ))
// \switches|Add0~74  = CARRY(( \switches|bounceTimer [7] ) + ( GND ) + ( \switches|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|bounceTimer [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~73_sumout ),
	.cout(\switches|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~73 .extended_lut = "off";
defparam \switches|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \switches|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N23
dffeas \switches|bounceTimer[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[7] .is_wysiwyg = "true";
defparam \switches|bounceTimer[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N24
cyclonev_lcell_comb \switches|Add0~69 (
// Equation(s):
// \switches|Add0~69_sumout  = SUM(( \switches|bounceTimer [8] ) + ( GND ) + ( \switches|Add0~74  ))
// \switches|Add0~70  = CARRY(( \switches|bounceTimer [8] ) + ( GND ) + ( \switches|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~69_sumout ),
	.cout(\switches|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~69 .extended_lut = "off";
defparam \switches|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N26
dffeas \switches|bounceTimer[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[8] .is_wysiwyg = "true";
defparam \switches|bounceTimer[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N27
cyclonev_lcell_comb \switches|Add0~65 (
// Equation(s):
// \switches|Add0~65_sumout  = SUM(( \switches|bounceTimer [9] ) + ( GND ) + ( \switches|Add0~70  ))
// \switches|Add0~66  = CARRY(( \switches|bounceTimer [9] ) + ( GND ) + ( \switches|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~65_sumout ),
	.cout(\switches|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~65 .extended_lut = "off";
defparam \switches|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N28
dffeas \switches|bounceTimer[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[9] .is_wysiwyg = "true";
defparam \switches|bounceTimer[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N30
cyclonev_lcell_comb \switches|Add0~61 (
// Equation(s):
// \switches|Add0~61_sumout  = SUM(( \switches|bounceTimer [10] ) + ( GND ) + ( \switches|Add0~66  ))
// \switches|Add0~62  = CARRY(( \switches|bounceTimer [10] ) + ( GND ) + ( \switches|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~61_sumout ),
	.cout(\switches|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~61 .extended_lut = "off";
defparam \switches|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N31
dffeas \switches|bounceTimer[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[10] .is_wysiwyg = "true";
defparam \switches|bounceTimer[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N33
cyclonev_lcell_comb \switches|Add0~57 (
// Equation(s):
// \switches|Add0~57_sumout  = SUM(( \switches|bounceTimer [11] ) + ( GND ) + ( \switches|Add0~62  ))
// \switches|Add0~58  = CARRY(( \switches|bounceTimer [11] ) + ( GND ) + ( \switches|Add0~62  ))

	.dataa(!\switches|bounceTimer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~57_sumout ),
	.cout(\switches|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~57 .extended_lut = "off";
defparam \switches|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N35
dffeas \switches|bounceTimer[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[11] .is_wysiwyg = "true";
defparam \switches|bounceTimer[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N36
cyclonev_lcell_comb \switches|Add0~53 (
// Equation(s):
// \switches|Add0~53_sumout  = SUM(( \switches|bounceTimer[12]~DUPLICATE_q  ) + ( GND ) + ( \switches|Add0~58  ))
// \switches|Add0~54  = CARRY(( \switches|bounceTimer[12]~DUPLICATE_q  ) + ( GND ) + ( \switches|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|bounceTimer[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~53_sumout ),
	.cout(\switches|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~53 .extended_lut = "off";
defparam \switches|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \switches|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N37
dffeas \switches|bounceTimer[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[12]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N39
cyclonev_lcell_comb \switches|Add0~49 (
// Equation(s):
// \switches|Add0~49_sumout  = SUM(( \switches|bounceTimer [13] ) + ( GND ) + ( \switches|Add0~54  ))
// \switches|Add0~50  = CARRY(( \switches|bounceTimer [13] ) + ( GND ) + ( \switches|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~49_sumout ),
	.cout(\switches|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~49 .extended_lut = "off";
defparam \switches|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N41
dffeas \switches|bounceTimer[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[13] .is_wysiwyg = "true";
defparam \switches|bounceTimer[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N42
cyclonev_lcell_comb \switches|Add0~101 (
// Equation(s):
// \switches|Add0~101_sumout  = SUM(( \switches|bounceTimer [14] ) + ( GND ) + ( \switches|Add0~50  ))
// \switches|Add0~102  = CARRY(( \switches|bounceTimer [14] ) + ( GND ) + ( \switches|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|bounceTimer [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~101_sumout ),
	.cout(\switches|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~101 .extended_lut = "off";
defparam \switches|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \switches|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N43
dffeas \switches|bounceTimer[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[14] .is_wysiwyg = "true";
defparam \switches|bounceTimer[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N45
cyclonev_lcell_comb \switches|Add0~97 (
// Equation(s):
// \switches|Add0~97_sumout  = SUM(( \switches|bounceTimer [15] ) + ( GND ) + ( \switches|Add0~102  ))
// \switches|Add0~98  = CARRY(( \switches|bounceTimer [15] ) + ( GND ) + ( \switches|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~97_sumout ),
	.cout(\switches|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~97 .extended_lut = "off";
defparam \switches|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N47
dffeas \switches|bounceTimer[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[15] .is_wysiwyg = "true";
defparam \switches|bounceTimer[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N48
cyclonev_lcell_comb \switches|Add0~93 (
// Equation(s):
// \switches|Add0~93_sumout  = SUM(( \switches|bounceTimer [16] ) + ( GND ) + ( \switches|Add0~98  ))
// \switches|Add0~94  = CARRY(( \switches|bounceTimer [16] ) + ( GND ) + ( \switches|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~93_sumout ),
	.cout(\switches|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~93 .extended_lut = "off";
defparam \switches|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N50
dffeas \switches|bounceTimer[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[16] .is_wysiwyg = "true";
defparam \switches|bounceTimer[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N51
cyclonev_lcell_comb \switches|Add0~89 (
// Equation(s):
// \switches|Add0~89_sumout  = SUM(( \switches|bounceTimer [17] ) + ( GND ) + ( \switches|Add0~94  ))
// \switches|Add0~90  = CARRY(( \switches|bounceTimer [17] ) + ( GND ) + ( \switches|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~89_sumout ),
	.cout(\switches|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~89 .extended_lut = "off";
defparam \switches|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N52
dffeas \switches|bounceTimer[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[17] .is_wysiwyg = "true";
defparam \switches|bounceTimer[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N54
cyclonev_lcell_comb \switches|Add0~85 (
// Equation(s):
// \switches|Add0~85_sumout  = SUM(( \switches|bounceTimer [18] ) + ( GND ) + ( \switches|Add0~90  ))
// \switches|Add0~86  = CARRY(( \switches|bounceTimer [18] ) + ( GND ) + ( \switches|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|bounceTimer [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~85_sumout ),
	.cout(\switches|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~85 .extended_lut = "off";
defparam \switches|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \switches|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N55
dffeas \switches|bounceTimer[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[18] .is_wysiwyg = "true";
defparam \switches|bounceTimer[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y7_N57
cyclonev_lcell_comb \switches|Add0~81 (
// Equation(s):
// \switches|Add0~81_sumout  = SUM(( \switches|bounceTimer [19] ) + ( GND ) + ( \switches|Add0~86  ))
// \switches|Add0~82  = CARRY(( \switches|bounceTimer [19] ) + ( GND ) + ( \switches|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~81_sumout ),
	.cout(\switches|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~81 .extended_lut = "off";
defparam \switches|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y7_N59
dffeas \switches|bounceTimer[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[19] .is_wysiwyg = "true";
defparam \switches|bounceTimer[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N0
cyclonev_lcell_comb \switches|Add0~45 (
// Equation(s):
// \switches|Add0~45_sumout  = SUM(( \switches|bounceTimer [20] ) + ( GND ) + ( \switches|Add0~82  ))
// \switches|Add0~46  = CARRY(( \switches|bounceTimer [20] ) + ( GND ) + ( \switches|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~45_sumout ),
	.cout(\switches|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~45 .extended_lut = "off";
defparam \switches|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N2
dffeas \switches|bounceTimer[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[20] .is_wysiwyg = "true";
defparam \switches|bounceTimer[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N3
cyclonev_lcell_comb \switches|Add0~41 (
// Equation(s):
// \switches|Add0~41_sumout  = SUM(( \switches|bounceTimer [21] ) + ( GND ) + ( \switches|Add0~46  ))
// \switches|Add0~42  = CARRY(( \switches|bounceTimer [21] ) + ( GND ) + ( \switches|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|bounceTimer [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~41_sumout ),
	.cout(\switches|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~41 .extended_lut = "off";
defparam \switches|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \switches|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N5
dffeas \switches|bounceTimer[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[21] .is_wysiwyg = "true";
defparam \switches|bounceTimer[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N6
cyclonev_lcell_comb \switches|Add0~37 (
// Equation(s):
// \switches|Add0~37_sumout  = SUM(( \switches|bounceTimer [22] ) + ( GND ) + ( \switches|Add0~42  ))
// \switches|Add0~38  = CARRY(( \switches|bounceTimer [22] ) + ( GND ) + ( \switches|Add0~42  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~37_sumout ),
	.cout(\switches|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~37 .extended_lut = "off";
defparam \switches|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N8
dffeas \switches|bounceTimer[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[22] .is_wysiwyg = "true";
defparam \switches|bounceTimer[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N9
cyclonev_lcell_comb \switches|Add0~33 (
// Equation(s):
// \switches|Add0~33_sumout  = SUM(( \switches|bounceTimer [23] ) + ( GND ) + ( \switches|Add0~38  ))
// \switches|Add0~34  = CARRY(( \switches|bounceTimer [23] ) + ( GND ) + ( \switches|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~33_sumout ),
	.cout(\switches|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~33 .extended_lut = "off";
defparam \switches|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N11
dffeas \switches|bounceTimer[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[23] .is_wysiwyg = "true";
defparam \switches|bounceTimer[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N12
cyclonev_lcell_comb \switches|Add0~13 (
// Equation(s):
// \switches|Add0~13_sumout  = SUM(( \switches|bounceTimer [24] ) + ( GND ) + ( \switches|Add0~34  ))
// \switches|Add0~14  = CARRY(( \switches|bounceTimer [24] ) + ( GND ) + ( \switches|Add0~34  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~13_sumout ),
	.cout(\switches|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~13 .extended_lut = "off";
defparam \switches|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N14
dffeas \switches|bounceTimer[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [24]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[24] .is_wysiwyg = "true";
defparam \switches|bounceTimer[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N15
cyclonev_lcell_comb \switches|Add0~9 (
// Equation(s):
// \switches|Add0~9_sumout  = SUM(( \switches|bounceTimer [25] ) + ( GND ) + ( \switches|Add0~14  ))
// \switches|Add0~10  = CARRY(( \switches|bounceTimer [25] ) + ( GND ) + ( \switches|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~9_sumout ),
	.cout(\switches|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~9 .extended_lut = "off";
defparam \switches|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N17
dffeas \switches|bounceTimer[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [25]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[25] .is_wysiwyg = "true";
defparam \switches|bounceTimer[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N18
cyclonev_lcell_comb \switches|Add0~29 (
// Equation(s):
// \switches|Add0~29_sumout  = SUM(( \switches|bounceTimer [26] ) + ( GND ) + ( \switches|Add0~10  ))
// \switches|Add0~30  = CARRY(( \switches|bounceTimer [26] ) + ( GND ) + ( \switches|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~29_sumout ),
	.cout(\switches|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~29 .extended_lut = "off";
defparam \switches|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N20
dffeas \switches|bounceTimer[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [26]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[26] .is_wysiwyg = "true";
defparam \switches|bounceTimer[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N21
cyclonev_lcell_comb \switches|Add0~25 (
// Equation(s):
// \switches|Add0~25_sumout  = SUM(( \switches|bounceTimer[27]~DUPLICATE_q  ) + ( GND ) + ( \switches|Add0~30  ))
// \switches|Add0~26  = CARRY(( \switches|bounceTimer[27]~DUPLICATE_q  ) + ( GND ) + ( \switches|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~25_sumout ),
	.cout(\switches|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~25 .extended_lut = "off";
defparam \switches|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N22
dffeas \switches|bounceTimer[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[27]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|bounceTimer[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N24
cyclonev_lcell_comb \switches|Add0~5 (
// Equation(s):
// \switches|Add0~5_sumout  = SUM(( \switches|bounceTimer [28] ) + ( GND ) + ( \switches|Add0~26  ))
// \switches|Add0~6  = CARRY(( \switches|bounceTimer [28] ) + ( GND ) + ( \switches|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches|bounceTimer [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~5_sumout ),
	.cout(\switches|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~5 .extended_lut = "off";
defparam \switches|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \switches|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N26
dffeas \switches|bounceTimer[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [28]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[28] .is_wysiwyg = "true";
defparam \switches|bounceTimer[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N27
cyclonev_lcell_comb \switches|Add0~1 (
// Equation(s):
// \switches|Add0~1_sumout  = SUM(( \switches|bounceTimer [29] ) + ( GND ) + ( \switches|Add0~6  ))
// \switches|Add0~2  = CARRY(( \switches|bounceTimer [29] ) + ( GND ) + ( \switches|Add0~6  ))

	.dataa(!\switches|bounceTimer [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~1_sumout ),
	.cout(\switches|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~1 .extended_lut = "off";
defparam \switches|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N29
dffeas \switches|bounceTimer[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [29]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[29] .is_wysiwyg = "true";
defparam \switches|bounceTimer[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N30
cyclonev_lcell_comb \switches|Add0~21 (
// Equation(s):
// \switches|Add0~21_sumout  = SUM(( \switches|bounceTimer [30] ) + ( GND ) + ( \switches|Add0~2  ))
// \switches|Add0~22  = CARRY(( \switches|bounceTimer [30] ) + ( GND ) + ( \switches|Add0~2  ))

	.dataa(gnd),
	.datab(!\switches|bounceTimer [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~21_sumout ),
	.cout(\switches|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~21 .extended_lut = "off";
defparam \switches|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \switches|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N32
dffeas \switches|bounceTimer[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [30]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[30] .is_wysiwyg = "true";
defparam \switches|bounceTimer[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N23
dffeas \switches|bounceTimer[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [27]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[27] .is_wysiwyg = "true";
defparam \switches|bounceTimer[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N33
cyclonev_lcell_comb \switches|Add0~17 (
// Equation(s):
// \switches|Add0~17_sumout  = SUM(( \switches|bounceTimer [31] ) + ( GND ) + ( \switches|Add0~22  ))

	.dataa(!\switches|bounceTimer [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\switches|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\switches|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Add0~17 .extended_lut = "off";
defparam \switches|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \switches|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X2_Y6_N35
dffeas \switches|bounceTimer[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\switches|bouncing~q ),
	.sload(gnd),
	.ena(\switches|bounceTimer[31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|bounceTimer [31]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|bounceTimer[31] .is_wysiwyg = "true";
defparam \switches|bounceTimer[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N39
cyclonev_lcell_comb \switches|LessThan0~0 (
// Equation(s):
// \switches|LessThan0~0_combout  = ( \switches|bounceTimer [31] ) # ( !\switches|bounceTimer [31] & ( ((\switches|bounceTimer [27]) # (\switches|bounceTimer [30])) # (\switches|bounceTimer [26]) ) )

	.dataa(!\switches|bounceTimer [26]),
	.datab(gnd),
	.datac(!\switches|bounceTimer [30]),
	.datad(!\switches|bounceTimer [27]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~0 .extended_lut = "off";
defparam \switches|LessThan0~0 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \switches|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N36
cyclonev_lcell_comb \switches|LessThan0~1 (
// Equation(s):
// \switches|LessThan0~1_combout  = ( \switches|bounceTimer [22] ) # ( !\switches|bounceTimer [22] & ( ((\switches|bounceTimer [20]) # (\switches|bounceTimer [21])) # (\switches|bounceTimer [23]) ) )

	.dataa(gnd),
	.datab(!\switches|bounceTimer [23]),
	.datac(!\switches|bounceTimer [21]),
	.datad(!\switches|bounceTimer [20]),
	.datae(gnd),
	.dataf(!\switches|bounceTimer [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~1 .extended_lut = "off";
defparam \switches|LessThan0~1 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \switches|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X2_Y6_N42
cyclonev_lcell_comb \switches|LessThan0~2 (
// Equation(s):
// \switches|LessThan0~2_combout  = ( \switches|LessThan0~1_combout  & ( \switches|bounceTimer [25] ) ) # ( !\switches|LessThan0~1_combout  & ( \switches|bounceTimer [25] ) ) # ( \switches|LessThan0~1_combout  & ( !\switches|bounceTimer [25] ) ) # ( 
// !\switches|LessThan0~1_combout  & ( !\switches|bounceTimer [25] & ( (((\switches|LessThan0~0_combout ) # (\switches|bounceTimer [29])) # (\switches|bounceTimer [24])) # (\switches|bounceTimer [28]) ) ) )

	.dataa(!\switches|bounceTimer [28]),
	.datab(!\switches|bounceTimer [24]),
	.datac(!\switches|bounceTimer [29]),
	.datad(!\switches|LessThan0~0_combout ),
	.datae(!\switches|LessThan0~1_combout ),
	.dataf(!\switches|bounceTimer [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|LessThan0~2 .extended_lut = "off";
defparam \switches|LessThan0~2 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \switches|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N21
cyclonev_lcell_comb \switches|sdata[0]~0 (
// Equation(s):
// \switches|sdata[0]~0_combout  = ( \switches|bouncing~q  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches|bouncing~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|sdata[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|sdata[0]~0 .extended_lut = "off";
defparam \switches|sdata[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \switches|sdata[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N24
cyclonev_lcell_comb \switches|sdata[0]~1 (
// Equation(s):
// \switches|sdata[0]~1_combout  = ( \switches|LessThan0~6_combout  & ( \Equal9~6_combout  & ( (\switches|LessThan0~2_combout  & (\switches|sdata[0]~0_combout  & ((!\switches|ready~0_combout ) # (!\Equal9~1_combout )))) ) ) ) # ( 
// !\switches|LessThan0~6_combout  & ( \Equal9~6_combout  & ( (\switches|sdata[0]~0_combout  & ((!\switches|ready~0_combout ) # (!\Equal9~1_combout ))) ) ) ) # ( \switches|LessThan0~6_combout  & ( !\Equal9~6_combout  & ( (\switches|LessThan0~2_combout  & 
// \switches|sdata[0]~0_combout ) ) ) ) # ( !\switches|LessThan0~6_combout  & ( !\Equal9~6_combout  & ( \switches|sdata[0]~0_combout  ) ) )

	.dataa(!\switches|ready~0_combout ),
	.datab(!\switches|LessThan0~2_combout ),
	.datac(!\Equal9~1_combout ),
	.datad(!\switches|sdata[0]~0_combout ),
	.datae(!\switches|LessThan0~6_combout ),
	.dataf(!\Equal9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|sdata[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|sdata[0]~1 .extended_lut = "off";
defparam \switches|sdata[0]~1 .lut_mask = 64'h00FF003300FA0032;
defparam \switches|sdata[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N10
dffeas \switches|sdata[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[6] .is_wysiwyg = "true";
defparam \switches|sdata[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N27
cyclonev_lcell_comb \dbus[2]~12 (
// Equation(s):
// \dbus[2]~12_combout  = ( aluout_M[7] & ( (!\aluout_M[5]~DUPLICATE_q  & (!aluout_M[2] & (!\wrmem_M~q  & aluout_M[4]))) ) )

	.dataa(!\aluout_M[5]~DUPLICATE_q ),
	.datab(!aluout_M[2]),
	.datac(!\wrmem_M~q ),
	.datad(!aluout_M[4]),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~12 .extended_lut = "off";
defparam \dbus[2]~12 .lut_mask = 64'h0000000000800080;
defparam \dbus[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N44
dffeas \wmemval_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[6] .is_wysiwyg = "true";
defparam \wmemval_M[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N42
cyclonev_lcell_comb \dbus[6]~50 (
// Equation(s):
// \dbus[6]~50_combout  = ( wmemval_M[6] & ( \Equal9~1_combout  & ( ((\Equal9~6_combout  & (\switches|sdata [6] & \dbus[2]~12_combout ))) # (\wrmem_M~q ) ) ) ) # ( !wmemval_M[6] & ( \Equal9~1_combout  & ( (\Equal9~6_combout  & (\switches|sdata [6] & 
// \dbus[2]~12_combout )) ) ) ) # ( wmemval_M[6] & ( !\Equal9~1_combout  & ( \wrmem_M~q  ) ) )

	.dataa(!\Equal9~6_combout ),
	.datab(!\switches|sdata [6]),
	.datac(!\dbus[2]~12_combout ),
	.datad(!\wrmem_M~q ),
	.datae(!wmemval_M[6]),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[6]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[6]~50 .extended_lut = "off";
defparam \dbus[6]~50 .lut_mask = 64'h000000FF010101FF;
defparam \dbus[6]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N48
cyclonev_lcell_comb \HexOut[6]~3 (
// Equation(s):
// \HexOut[6]~3_combout  = ( !wmemval_M[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[6]~3 .extended_lut = "off";
defparam \HexOut[6]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N44
dffeas \HexOut[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[6]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[6]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[6] .is_wysiwyg = "true";
defparam \HexOut[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N48
cyclonev_lcell_comb \always5~0 (
// Equation(s):
// \always5~0_combout  = ( \dmem~33_combout  & ( \Equal9~1_combout  & ( (\wrmem_M~q  & (\Equal9~6_combout  & \aluout_M[5]~DUPLICATE_q )) ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\Equal9~6_combout ),
	.datac(gnd),
	.datad(!\aluout_M[5]~DUPLICATE_q ),
	.datae(!\dmem~33_combout ),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always5~0 .extended_lut = "off";
defparam \always5~0 .lut_mask = 64'h0000000000000011;
defparam \always5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N56
dffeas \led[6]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[6]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[6]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[6]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N54
cyclonev_lcell_comb \memout_M[6]~16 (
// Equation(s):
// \memout_M[6]~16_combout  = ( \aluout_M[5]~DUPLICATE_q  & ( !\led[6]~_Duplicate_1_q  ) ) # ( !\aluout_M[5]~DUPLICATE_q  & ( HexOut[6] ) )

	.dataa(gnd),
	.datab(!HexOut[6]),
	.datac(gnd),
	.datad(!\led[6]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\aluout_M[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[6]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[6]~16 .extended_lut = "off";
defparam \memout_M[6]~16 .lut_mask = 64'h33333333FF00FF00;
defparam \memout_M[6]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N12
cyclonev_lcell_comb \memout_M[6]~17 (
// Equation(s):
// \memout_M[6]~17_combout  = ( !\memout_M[0]~1_combout  & ( !\memout_M[6]~16_combout  & ( (\Equal9~1_combout  & (\Equal9~6_combout  & (\WideNor0~combout  & \dmem~33_combout ))) ) ) )

	.dataa(!\Equal9~1_combout ),
	.datab(!\Equal9~6_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!\dmem~33_combout ),
	.datae(!\memout_M[0]~1_combout ),
	.dataf(!\memout_M[6]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[6]~17 .extended_lut = "off";
defparam \memout_M[6]~17 .lut_mask = 64'h0001000000000000;
defparam \memout_M[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y3_N33
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N59
dffeas selmemout_W(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selmemout_M~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_W.is_wysiwyg = "true";
defparam selmemout_W.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N15
cyclonev_lcell_comb \dbus[2]~24 (
// Equation(s):
// \dbus[2]~24_combout  = ( !aluout_M[2] & ( (!aluout_M[5] & (aluout_M[7] & !\wrmem_M~q )) ) )

	.dataa(!aluout_M[5]),
	.datab(!aluout_M[7]),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~24 .extended_lut = "off";
defparam \dbus[2]~24 .lut_mask = 64'h2020202000000000;
defparam \dbus[2]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N17
dffeas \switches|sdata[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[2] .is_wysiwyg = "true";
defparam \switches|sdata[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N18
cyclonev_lcell_comb \dbus[2]~100 (
// Equation(s):
// \dbus[2]~100_combout  = ( \Equal9~6_combout  & ( \Equal9~1_combout  & ( (\dbus[2]~24_combout  & ((!aluout_M[4] & ((!\KEY[2]~input_o ))) # (aluout_M[4] & (\switches|sdata [2])))) ) ) )

	.dataa(!\dbus[2]~24_combout ),
	.datab(!\switches|sdata [2]),
	.datac(!aluout_M[4]),
	.datad(!\KEY[2]~input_o ),
	.datae(!\Equal9~6_combout ),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~100 .extended_lut = "off";
defparam \dbus[2]~100 .lut_mask = 64'h0000000000005101;
defparam \dbus[2]~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[33]~3 (
// Equation(s):
// \dmem_rtl_0_bypass[33]~3_combout  = ( !\dbus[2]~101_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[2]~101_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[33]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33]~3 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[33]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[33]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N25
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[33]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N11
dffeas \off_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[9] .is_wysiwyg = "true";
defparam \off_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N9
cyclonev_lcell_comb \aluout_M[9]~feeder (
// Equation(s):
// \aluout_M[9]~feeder_combout  = ( \Selector22~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_M[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_M[9]~feeder .extended_lut = "off";
defparam \aluout_M[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_M[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N10
dffeas \aluout_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[9] .is_wysiwyg = "true";
defparam \aluout_M[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N27
cyclonev_lcell_comb \aluout_W[9]~feeder (
// Equation(s):
// \aluout_W[9]~feeder_combout  = ( aluout_M[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[9]~feeder .extended_lut = "off";
defparam \aluout_W[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N28
dffeas \aluout_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[9] .is_wysiwyg = "true";
defparam \aluout_W[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N23
dffeas \pcplus_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[9] .is_wysiwyg = "true";
defparam \pcplus_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N37
dffeas \pcplus_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[9] .is_wysiwyg = "true";
defparam \pcplus_W[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N33
cyclonev_lcell_comb \wmemval_M[9]~feeder (
// Equation(s):
// \wmemval_M[9]~feeder_combout  = ( regval2_A[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wmemval_M[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wmemval_M[9]~feeder .extended_lut = "off";
defparam \wmemval_M[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \wmemval_M[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N34
dffeas \wmemval_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[9] .is_wysiwyg = "true";
defparam \wmemval_M[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N36
cyclonev_lcell_comb \HexOut[9]~feeder (
// Equation(s):
// \HexOut[9]~feeder_combout  = ( wmemval_M[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[9]~feeder .extended_lut = "off";
defparam \HexOut[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HexOut[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N37
dffeas \HexOut[9]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[9]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N2
dffeas \led[9]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[9]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[9]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[9]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N0
cyclonev_lcell_comb \memout_M[9]~13 (
// Equation(s):
// \memout_M[9]~13_combout  = (!\aluout_M[5]~DUPLICATE_q  & (\HexOut[9]~DUPLICATE_q )) # (\aluout_M[5]~DUPLICATE_q  & ((\led[9]~_Duplicate_1_q )))

	.dataa(gnd),
	.datab(!\aluout_M[5]~DUPLICATE_q ),
	.datac(!\HexOut[9]~DUPLICATE_q ),
	.datad(!\led[9]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[9]~13 .extended_lut = "off";
defparam \memout_M[9]~13 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \memout_M[9]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N28
dffeas \switches|sdata[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[9] .is_wysiwyg = "true";
defparam \switches|sdata[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N57
cyclonev_lcell_comb \dbus[9]~44 (
// Equation(s):
// \dbus[9]~44_combout  = ( \switches|sdata [9] & ( \dbus[2]~12_combout  & ( (!\wrmem_M~q  & (\Equal9~1_combout  & ((\Equal9~6_combout )))) # (\wrmem_M~q  & (((\Equal9~1_combout  & \Equal9~6_combout )) # (wmemval_M[9]))) ) ) ) # ( !\switches|sdata [9] & ( 
// \dbus[2]~12_combout  & ( (\wrmem_M~q  & wmemval_M[9]) ) ) ) # ( \switches|sdata [9] & ( !\dbus[2]~12_combout  & ( (\wrmem_M~q  & wmemval_M[9]) ) ) ) # ( !\switches|sdata [9] & ( !\dbus[2]~12_combout  & ( (\wrmem_M~q  & wmemval_M[9]) ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\Equal9~1_combout ),
	.datac(!wmemval_M[9]),
	.datad(!\Equal9~6_combout ),
	.datae(!\switches|sdata [9]),
	.dataf(!\dbus[2]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[9]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[9]~44 .extended_lut = "off";
defparam \dbus[9]~44 .lut_mask = 64'h0505050505050537;
defparam \dbus[9]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N30
cyclonev_lcell_comb \dmem~73 (
// Equation(s):
// \dmem~73_combout  = ( !\dbus[9]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[9]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~73 .extended_lut = "off";
defparam \dmem~73 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N15
cyclonev_lcell_comb \aluin2_A[13]~28 (
// Equation(s):
// \aluin2_A[13]~28_combout  = ( \aluimm_A~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!regval2_A[13]),
	.datae(gnd),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[13]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[13]~28 .extended_lut = "off";
defparam \aluin2_A[13]~28 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \aluin2_A[13]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N39
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( alufunc_A[2] & ( \aluin2_A[13]~28_combout  & ( (!alufunc_A[0] & (!alufunc_A[3] $ (!regval1_A[13] $ (alufunc_A[1])))) # (alufunc_A[0] & (!alufunc_A[3] & ((!alufunc_A[1])))) ) ) ) # ( alufunc_A[2] & ( !\aluin2_A[13]~28_combout  & 
// ( (!alufunc_A[0] & (!alufunc_A[3] $ (((!regval1_A[13]) # (!alufunc_A[1]))))) # (alufunc_A[0] & (!alufunc_A[1] & (!alufunc_A[3] $ (!regval1_A[13])))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!regval1_A[13]),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[1]),
	.datae(!alufunc_A[2]),
	.dataf(!\aluin2_A[13]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h0000566000006A90;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N49
dffeas \wmemval_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[12] .is_wysiwyg = "true";
defparam \wmemval_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N33
cyclonev_lcell_comb \HexOut[12]~5 (
// Equation(s):
// \HexOut[12]~5_combout  = !wmemval_M[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[12]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[12]~5 .extended_lut = "off";
defparam \HexOut[12]~5 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HexOut[12]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N35
dffeas \HexOut[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[12]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[12]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[12] .is_wysiwyg = "true";
defparam \HexOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N24
cyclonev_lcell_comb \memout_M[12]~20 (
// Equation(s):
// \memout_M[12]~20_combout  = ( \Equal9~1_combout  & ( (!HexOut[12] & (\memout_M[10]~9_combout  & (\WideNor0~combout  & \Equal9~6_combout ))) ) )

	.dataa(!HexOut[12]),
	.datab(!\memout_M[10]~9_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!\Equal9~6_combout ),
	.datae(gnd),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[12]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[12]~20 .extended_lut = "off";
defparam \memout_M[12]~20 .lut_mask = 64'h0000000000020002;
defparam \memout_M[12]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N32
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N48
cyclonev_lcell_comb \dbus[12]~64 (
// Equation(s):
// \dbus[12]~64_combout  = ( \wrmem_M~q  & ( wmemval_M[12] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[12]),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[12]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[12]~64 .extended_lut = "off";
defparam \dbus[12]~64 .lut_mask = 64'h0000000000FF00FF;
defparam \dbus[12]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[53]~9 (
// Equation(s):
// \dmem_rtl_0_bypass[53]~9_combout  = ( !\dbus[12]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[12]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[53]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53]~9 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[53]~9 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[53]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N40
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[53]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N3
cyclonev_lcell_comb \pcplus_M[10]~feeder (
// Equation(s):
// \pcplus_M[10]~feeder_combout  = ( pcplus_A[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[10]~feeder .extended_lut = "off";
defparam \pcplus_M[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N5
dffeas \pcplus_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[10] .is_wysiwyg = "true";
defparam \pcplus_M[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N52
dffeas \pcplus_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[10] .is_wysiwyg = "true";
defparam \pcplus_W[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y6_N1
dffeas \wmemval_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[10] .is_wysiwyg = "true";
defparam \wmemval_M[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N0
cyclonev_lcell_comb \dbus[10]~40 (
// Equation(s):
// \dbus[10]~40_combout  = ( wmemval_M[10] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[10]),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[10]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[10]~40 .extended_lut = "off";
defparam \dbus[10]~40 .lut_mask = 64'h000000000000FFFF;
defparam \dbus[10]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[49]~6 (
// Equation(s):
// \dmem_rtl_0_bypass[49]~6_combout  = ( !\dbus[10]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[10]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[49]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49]~6 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[49]~6 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[49]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N44
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[49]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N11
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N14
dffeas \regval1_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[11]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[11] .is_wysiwyg = "true";
defparam \regval1_A[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N0
cyclonev_lcell_comb \result_A[11]~39 (
// Equation(s):
// \result_A[11]~39_combout  = ( \Selector20~2_combout  & ( (\selaluout_A~DUPLICATE_q ) # (pcplus_A[11]) ) ) # ( !\Selector20~2_combout  & ( (pcplus_A[11] & !\selaluout_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[11]),
	.datad(!\selaluout_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector20~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[11]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[11]~39 .extended_lut = "off";
defparam \result_A[11]~39 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \result_A[11]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N2
dffeas \restmp_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[11]~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[11] .is_wysiwyg = "true";
defparam \restmp_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N34
dffeas \wmemval_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[11] .is_wysiwyg = "true";
defparam \wmemval_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y1_N16
dffeas \HexOut[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[11]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N33
cyclonev_lcell_comb \memout_M[11]~11 (
// Equation(s):
// \memout_M[11]~11_combout  = ( \Equal9~1_combout  & ( (\WideNor0~combout  & (\memout_M[10]~9_combout  & (\Equal9~6_combout  & \HexOut[11]~DUPLICATE_q ))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\memout_M[10]~9_combout ),
	.datac(!\Equal9~6_combout ),
	.datad(!\HexOut[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[11]~11 .extended_lut = "off";
defparam \memout_M[11]~11 .lut_mask = 64'h0000000000010001;
defparam \memout_M[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N20
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[51]~5 (
// Equation(s):
// \dmem_rtl_0_bypass[51]~5_combout  = ( !\dbus[11]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[11]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[51]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51]~5 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[51]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[51]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N22
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[51]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N33
cyclonev_lcell_comb \dbus[11]~38 (
// Equation(s):
// \dbus[11]~38_combout  = ( \wrmem_M~q  & ( wmemval_M[11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[11]),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[11]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[11]~38 .extended_lut = "off";
defparam \dbus[11]~38 .lut_mask = 64'h0000000000FF00FF;
defparam \dbus[11]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N33
cyclonev_lcell_comb \dmem~71 (
// Equation(s):
// \dmem~71_combout  = ( !\dbus[11]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[11]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~71 .extended_lut = "off";
defparam \dmem~71 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N34
dffeas \dmem~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~12 .is_wysiwyg = "true";
defparam \dmem~12 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N39
cyclonev_lcell_comb \aluin2_A[12]~27 (
// Equation(s):
// \aluin2_A[12]~27_combout  = ( regval2_A[12] & ( (!\aluimm_A~DUPLICATE_q ) # (off_A[12]) ) ) # ( !regval2_A[12] & ( (\aluimm_A~DUPLICATE_q  & off_A[12]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!off_A[12]),
	.datae(gnd),
	.dataf(!regval2_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[12]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[12]~27 .extended_lut = "off";
defparam \aluin2_A[12]~27 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \aluin2_A[12]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N18
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( regval1_A[12] & ( \aluin2_A[12]~27_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[1])) # (alufunc_A[3] & (alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( !regval1_A[12] & ( \aluin2_A[12]~27_combout  & ( (alufunc_A[2] & 
// ((!alufunc_A[3] & (!alufunc_A[1] $ (!alufunc_A[0]))) # (alufunc_A[3] & (!alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( regval1_A[12] & ( !\aluin2_A[12]~27_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[1] $ (!alufunc_A[0]))) # (alufunc_A[3] & 
// (!alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( !regval1_A[12] & ( !\aluin2_A[12]~27_combout  & ( (alufunc_A[3] & (alufunc_A[2] & ((!alufunc_A[1]) # (!alufunc_A[0])))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[0]),
	.datae(!regval1_A[12]),
	.dataf(!\aluin2_A[12]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h1110122012202120;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N39
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( (!\aluimm_A~q  & ((regval2_A[3]))) # (\aluimm_A~q  & (off_A[3])) ) + ( regval1_A[3] ) + ( \Add1~14  ))
// \Add1~62  = CARRY(( (!\aluimm_A~q  & ((regval2_A[3]))) # (\aluimm_A~q  & (off_A[3])) ) + ( regval1_A[3] ) + ( \Add1~14  ))

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!off_A[3]),
	.datad(!regval2_A[3]),
	.datae(gnd),
	.dataf(!regval1_A[3]),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000FF00000005AF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N42
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( (!\aluimm_A~q  & ((regval2_A[4]))) # (\aluimm_A~q  & (off_A[4])) ) + ( regval1_A[4] ) + ( \Add1~62  ))
// \Add1~10  = CARRY(( (!\aluimm_A~q  & ((regval2_A[4]))) # (\aluimm_A~q  & (off_A[4])) ) + ( regval1_A[4] ) + ( \Add1~62  ))

	.dataa(!\aluimm_A~q ),
	.datab(!off_A[4]),
	.datac(!regval2_A[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[4]),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000FF0000001B1B;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N45
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( (!\aluimm_A~q  & ((regval2_A[5]))) # (\aluimm_A~q  & (off_A[5])) ) + ( regval1_A[5] ) + ( \Add1~10  ))
// \Add1~2  = CARRY(( (!\aluimm_A~q  & ((regval2_A[5]))) # (\aluimm_A~q  & (off_A[5])) ) + ( regval1_A[5] ) + ( \Add1~10  ))

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!off_A[5]),
	.datad(!regval2_A[5]),
	.datae(gnd),
	.dataf(!regval1_A[5]),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000FF00000005AF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N48
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( (!\aluimm_A~q  & ((regval2_A[6]))) # (\aluimm_A~q  & (off_A[6])) ) + ( regval1_A[6] ) + ( \Add1~2  ))
// \Add1~58  = CARRY(( (!\aluimm_A~q  & ((regval2_A[6]))) # (\aluimm_A~q  & (off_A[6])) ) + ( regval1_A[6] ) + ( \Add1~2  ))

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!off_A[6]),
	.datad(!regval2_A[6]),
	.datae(gnd),
	.dataf(!regval1_A[6]),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000FF00000005AF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N51
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( (!\aluimm_A~q  & ((regval2_A[7]))) # (\aluimm_A~q  & (\off_A[7]~DUPLICATE_q )) ) + ( regval1_A[7] ) + ( \Add1~58  ))
// \Add1~6  = CARRY(( (!\aluimm_A~q  & ((regval2_A[7]))) # (\aluimm_A~q  & (\off_A[7]~DUPLICATE_q )) ) + ( regval1_A[7] ) + ( \Add1~58  ))

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!\off_A[7]~DUPLICATE_q ),
	.datad(!regval2_A[7]),
	.datae(gnd),
	.dataf(!regval1_A[7]),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000FF00000005AF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N54
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( (!\aluimm_A~q  & ((regval2_A[8]))) # (\aluimm_A~q  & (\off_A[8]~DUPLICATE_q )) ) + ( regval1_A[8] ) + ( \Add1~6  ))
// \Add1~54  = CARRY(( (!\aluimm_A~q  & ((regval2_A[8]))) # (\aluimm_A~q  & (\off_A[8]~DUPLICATE_q )) ) + ( regval1_A[8] ) + ( \Add1~6  ))

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!\off_A[8]~DUPLICATE_q ),
	.datad(!regval2_A[8]),
	.datae(gnd),
	.dataf(!regval1_A[8]),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000FF00000005AF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N57
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( (!\aluimm_A~q  & ((regval2_A[9]))) # (\aluimm_A~q  & (\off_A[9]~DUPLICATE_q )) ) + ( regval1_A[9] ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( (!\aluimm_A~q  & ((regval2_A[9]))) # (\aluimm_A~q  & (\off_A[9]~DUPLICATE_q )) ) + ( regval1_A[9] ) + ( \Add1~54  ))

	.dataa(!\aluimm_A~q ),
	.datab(!\off_A[9]~DUPLICATE_q ),
	.datac(!regval1_A[9]),
	.datad(!regval2_A[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000F0F0000011BB;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N30
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[10]))) # (\aluimm_A~DUPLICATE_q  & (off_A[11])) ) + ( regval1_A[10] ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[10]))) # (\aluimm_A~DUPLICATE_q  & (off_A[11])) ) + ( regval1_A[10] ) + ( \Add1~50  ))

	.dataa(!off_A[11]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[10]),
	.datad(!regval2_A[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N33
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[11]))) # (\aluimm_A~DUPLICATE_q  & (off_A[11])) ) + ( \regval1_A[11]~DUPLICATE_q  ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[11]))) # (\aluimm_A~DUPLICATE_q  & (off_A[11])) ) + ( \regval1_A[11]~DUPLICATE_q  ) + ( \Add1~46  ))

	.dataa(!off_A[11]),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval2_A[11]),
	.datae(gnd),
	.dataf(!\regval1_A[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000FF00000005F5;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N36
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( regval1_A[12] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[12]))) # (\aluimm_A~DUPLICATE_q  & (off_A[12])) ) + ( \Add1~42  ))
// \Add1~82  = CARRY(( regval1_A[12] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[12]))) # (\aluimm_A~DUPLICATE_q  & (off_A[12])) ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[12]),
	.datad(!regval1_A[12]),
	.datae(gnd),
	.dataf(!regval2_A[12]),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N6
cyclonev_lcell_comb \Selector19~1 (
// Equation(s):
// \Selector19~1_combout  = ( \Add2~81_sumout  & ( (((\Selector6~0_combout  & \Add1~81_sumout )) # (\Selector0~1_combout )) # (\Selector19~0_combout ) ) ) # ( !\Add2~81_sumout  & ( ((\Selector6~0_combout  & \Add1~81_sumout )) # (\Selector19~0_combout ) ) )

	.dataa(!\Selector19~0_combout ),
	.datab(!\Selector6~0_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Add1~81_sumout ),
	.datae(!\Add2~81_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~1 .extended_lut = "off";
defparam \Selector19~1 .lut_mask = 64'h55775F7F55775F7F;
defparam \Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N47
dffeas \aluout_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector19~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[12] .is_wysiwyg = "true";
defparam \aluout_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N37
dffeas \aluout_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector18~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[13] .is_wysiwyg = "true";
defparam \aluout_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N32
dffeas \regval2_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[14]~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[14] .is_wysiwyg = "true";
defparam \regval2_A[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N51
cyclonev_lcell_comb \aluin2_A[14]~29 (
// Equation(s):
// \aluin2_A[14]~29_combout  = ( regval2_A[14] & ( (!\aluimm_A~DUPLICATE_q ) # (\off_A[31]~DUPLICATE_q ) ) ) # ( !regval2_A[14] & ( (\off_A[31]~DUPLICATE_q  & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[14]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[14]~29 .extended_lut = "off";
defparam \aluin2_A[14]~29 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[14]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N56
dffeas \regval1_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[14]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[14] .is_wysiwyg = "true";
defparam \regval1_A[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N51
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \aluin2_A[14]~29_combout  & ( regval1_A[14] & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[3])) # (alufunc_A[1] & (alufunc_A[3] & !alufunc_A[0])))) ) ) ) # ( !\aluin2_A[14]~29_combout  & ( regval1_A[14] & ( (alufunc_A[2] & 
// ((!alufunc_A[1] & (!alufunc_A[3] $ (!alufunc_A[0]))) # (alufunc_A[1] & (!alufunc_A[3] & !alufunc_A[0])))) ) ) ) # ( \aluin2_A[14]~29_combout  & ( !regval1_A[14] & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[3] $ (!alufunc_A[0]))) # (alufunc_A[1] & 
// (!alufunc_A[3] & !alufunc_A[0])))) ) ) ) # ( !\aluin2_A[14]~29_combout  & ( !regval1_A[14] & ( (alufunc_A[2] & (alufunc_A[3] & ((!alufunc_A[1]) # (!alufunc_A[0])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[0]),
	.datae(!\aluin2_A[14]~29_combout ),
	.dataf(!regval1_A[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h0504144014404140;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N39
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( regval1_A[13] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[13]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~82  ))
// \Add1~78  = CARRY(( regval1_A[13] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[13]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~82  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[13]),
	.datad(!regval1_A[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N42
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[14]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[14]~DUPLICATE_q  ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[14]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[14]~DUPLICATE_q  ) + ( \Add1~78  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval1_A[14]~DUPLICATE_q ),
	.datad(!\regval2_A[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N3
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( \Add2~73_sumout  & ( (((\Selector6~0_combout  & \Add1~73_sumout )) # (\Selector17~0_combout )) # (\Selector0~1_combout ) ) ) # ( !\Add2~73_sumout  & ( ((\Selector6~0_combout  & \Add1~73_sumout )) # (\Selector17~0_combout ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector6~0_combout ),
	.datac(!\Selector17~0_combout ),
	.datad(!\Add1~73_sumout ),
	.datae(!\Add2~73_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'h0F3F5F7F0F3F5F7F;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N32
dffeas \aluout_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector17~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[14] .is_wysiwyg = "true";
defparam \aluout_M[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N18
cyclonev_lcell_comb \Add2~130 (
// Equation(s):
// \Add2~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add2~130_cout ),
	.shareout());
// synopsys translate_off
defparam \Add2~130 .extended_lut = "off";
defparam \Add2~130 .lut_mask = 64'h000000000000FFFF;
defparam \Add2~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N21
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( regval1_A[0] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[0]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[0]~DUPLICATE_q )) ) + ( \Add2~130_cout  ))
// \Add2~66  = CARRY(( regval1_A[0] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[0]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[0]~DUPLICATE_q )) ) + ( \Add2~130_cout  ))

	.dataa(!\off_A[0]~DUPLICATE_q ),
	.datab(!regval2_A[0]),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval1_A[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h00003535000000FF;
defparam \Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N24
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[1]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[1])) ) + ( regval1_A[1] ) + ( \Add2~66  ))
// \Add2~86  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[1]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!off_A[1])) ) + ( regval1_A[1] ) + ( \Add2~66  ))

	.dataa(!off_A[1]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[1]),
	.datad(!\regval2_A[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N27
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[2]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[2]~DUPLICATE_q )) ) + ( regval1_A[2] ) + ( \Add2~86  ))
// \Add2~14  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[2]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[2]~DUPLICATE_q )) ) + ( regval1_A[2] ) + ( \Add2~86  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\off_A[2]~DUPLICATE_q ),
	.datad(!\regval2_A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_A[2]),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FF000000FC30;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N30
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[3]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[3])) ) + ( regval1_A[3] ) + ( \Add2~14  ))
// \Add2~62  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[3]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[3])) ) + ( regval1_A[3] ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[3]),
	.datad(!regval2_A[3]),
	.datae(gnd),
	.dataf(!regval1_A[3]),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h0000FF000000FC30;
defparam \Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N33
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[4]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[4])) ) + ( regval1_A[4] ) + ( \Add2~62  ))
// \Add2~10  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[4]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[4])) ) + ( regval1_A[4] ) + ( \Add2~62  ))

	.dataa(!regval1_A[4]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[4]),
	.datad(!regval2_A[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000AAAA0000FC30;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N36
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( regval1_A[5] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[5]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[5])) ) + ( \Add2~10  ))
// \Add2~2  = CARRY(( regval1_A[5] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[5]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[5])) ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[5]),
	.datad(!regval1_A[5]),
	.datae(gnd),
	.dataf(!regval2_A[5]),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h000003CF000000FF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N39
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[6]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[6])) ) + ( regval1_A[6] ) + ( \Add2~2  ))
// \Add2~58  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[6]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[6])) ) + ( regval1_A[6] ) + ( \Add2~2  ))

	.dataa(!regval1_A[6]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[6]),
	.datad(!regval2_A[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h0000AAAA0000FC30;
defparam \Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N42
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( regval1_A[7] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[7]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[7])) ) + ( \Add2~58  ))
// \Add2~6  = CARRY(( regval1_A[7] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[7]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[7])) ) + ( \Add2~58  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[7]),
	.datad(!regval1_A[7]),
	.datae(gnd),
	.dataf(!regval2_A[7]),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h000003CF000000FF;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N45
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & (!regval2_A[8])) # (\aluimm_A~DUPLICATE_q  & ((!\off_A[8]~DUPLICATE_q ))) ) + ( regval1_A[8] ) + ( \Add2~6  ))
// \Add2~54  = CARRY(( (!\aluimm_A~DUPLICATE_q  & (!regval2_A[8])) # (\aluimm_A~DUPLICATE_q  & ((!\off_A[8]~DUPLICATE_q ))) ) + ( regval1_A[8] ) + ( \Add2~6  ))

	.dataa(!regval2_A[8]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\off_A[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[8]),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h0000FF000000B8B8;
defparam \Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N54
cyclonev_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = ( \Add2~53_sumout  & ( \Add1~53_sumout  & ( (alufunc_A[5] & (((\Selector23~0_combout ) # (\Selector6~0_combout )) # (\Selector0~1_combout ))) ) ) ) # ( !\Add2~53_sumout  & ( \Add1~53_sumout  & ( (alufunc_A[5] & 
// ((\Selector23~0_combout ) # (\Selector6~0_combout ))) ) ) ) # ( \Add2~53_sumout  & ( !\Add1~53_sumout  & ( (alufunc_A[5] & ((\Selector23~0_combout ) # (\Selector0~1_combout ))) ) ) ) # ( !\Add2~53_sumout  & ( !\Add1~53_sumout  & ( (alufunc_A[5] & 
// \Selector23~0_combout ) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector23~0_combout ),
	.datae(!\Add2~53_sumout ),
	.dataf(!\Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~2 .extended_lut = "off";
defparam \Selector23~2 .lut_mask = 64'h0033113303331333;
defparam \Selector23~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[11]~39_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X17_Y6_N52
dffeas \pcplus_A[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[23]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \pcplus_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcplus_A[23]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[23] .is_wysiwyg = "true";
defparam \pcplus_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N14
dffeas \regval1_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[23]~56_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[23] .is_wysiwyg = "true";
defparam \regval1_A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N40
dffeas \pcplus_A[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[22]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y10_N7
dffeas \pcplus_A[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[20]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y10_N4
dffeas \pcplus_A[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[19]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y10_N55
dffeas \pcplus_A[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[18]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N45
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[17] ) + ( \Add3~62  ))
// \Add3~26  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[17] ) + ( \Add3~62  ))

	.dataa(!pcplus_A[17]),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000AAAA00003333;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N48
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( \pcplus_A[18]~DUPLICATE_q  ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~26  ))
// \Add3~98  = CARRY(( \pcplus_A[18]~DUPLICATE_q  ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\pcplus_A[18]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N51
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \pcplus_A[19]~DUPLICATE_q  ) + ( \Add3~98  ))
// \Add3~102  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \pcplus_A[19]~DUPLICATE_q  ) + ( \Add3~98  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\pcplus_A[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N54
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \pcplus_A[20]~DUPLICATE_q  ) + ( \Add3~102  ))
// \Add3~106  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \pcplus_A[20]~DUPLICATE_q  ) + ( \Add3~102  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\pcplus_A[20]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N57
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \pcplus_A[21]~DUPLICATE_q  ) + ( \Add3~106  ))
// \Add3~82  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \pcplus_A[21]~DUPLICATE_q  ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\pcplus_A[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N59
dffeas \brtarg_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[21] .is_wysiwyg = "true";
defparam \brtarg_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N56
dffeas \pcplus_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[21] .is_wysiwyg = "true";
defparam \pcplus_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N1
dffeas \pcplus_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[21] .is_wysiwyg = "true";
defparam \pcplus_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N15
cyclonev_lcell_comb \aluin2_A[21]~30 (
// Equation(s):
// \aluin2_A[21]~30_combout  = ( regval2_A[21] & ( (!\aluimm_A~DUPLICATE_q ) # (\off_A[31]~DUPLICATE_q ) ) ) # ( !regval2_A[21] & ( (\off_A[31]~DUPLICATE_q  & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[21]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[21]~30 .extended_lut = "off";
defparam \aluin2_A[21]~30 .lut_mask = 64'h03030303F3F3F3F3;
defparam \aluin2_A[21]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N18
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \regval1_A[21]~DUPLICATE_q  & ( \aluin2_A[21]~30_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & ((!alufunc_A[3]))) # (alufunc_A[1] & (!alufunc_A[0] & alufunc_A[3])))) ) ) ) # ( !\regval1_A[21]~DUPLICATE_q  & ( 
// \aluin2_A[21]~30_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[0] $ (!alufunc_A[3]))) # (alufunc_A[1] & (!alufunc_A[0] & !alufunc_A[3])))) ) ) ) # ( \regval1_A[21]~DUPLICATE_q  & ( !\aluin2_A[21]~30_combout  & ( (alufunc_A[2] & 
// ((!alufunc_A[1] & (!alufunc_A[0] $ (!alufunc_A[3]))) # (alufunc_A[1] & (!alufunc_A[0] & !alufunc_A[3])))) ) ) ) # ( !\regval1_A[21]~DUPLICATE_q  & ( !\aluin2_A[21]~30_combout  & ( (alufunc_A[2] & (alufunc_A[3] & ((!alufunc_A[1]) # (!alufunc_A[0])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[3]),
	.datae(!\regval1_A[21]~DUPLICATE_q ),
	.dataf(!\aluin2_A[21]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h0054144014404410;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N2
dffeas \wmemval_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[18] .is_wysiwyg = "true";
defparam \wmemval_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N11
dffeas \HexOut[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[18]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[18] .is_wysiwyg = "true";
defparam \HexOut[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N48
cyclonev_lcell_comb \aluin2_A[18]~6 (
// Equation(s):
// \aluin2_A[18]~6_combout  = ( \off_A[31]~DUPLICATE_q  & ( (regval2_A[18]) # (\aluimm_A~DUPLICATE_q ) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & regval2_A[18]) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_A[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[18]~6 .extended_lut = "off";
defparam \aluin2_A[18]~6 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \aluin2_A[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N21
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( regval1_A[18] & ( \aluin2_A[18]~6_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & ((!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & alufunc_A[1])))) ) ) ) # ( !regval1_A[18] & ( \aluin2_A[18]~6_combout  & ( (alufunc_A[2] & 
// ((!alufunc_A[3] & (!alufunc_A[0] $ (!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & !alufunc_A[1])))) ) ) ) # ( regval1_A[18] & ( !\aluin2_A[18]~6_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[0] $ (!alufunc_A[1]))) # (alufunc_A[3] & 
// (!alufunc_A[0] & !alufunc_A[1])))) ) ) ) # ( !regval1_A[18] & ( !\aluin2_A[18]~6_combout  & ( (alufunc_A[3] & (alufunc_A[2] & ((!alufunc_A[0]) # (!alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[1]),
	.datae(!regval1_A[18]),
	.dataf(!\aluin2_A[18]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h1110122012202210;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \wmemval_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[3] .is_wysiwyg = "true";
defparam \wmemval_M[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N42
cyclonev_lcell_comb \dbus[3]~54 (
// Equation(s):
// \dbus[3]~54_combout  = ( wmemval_M[3] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~54 .extended_lut = "off";
defparam \dbus[3]~54 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[3]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \switches|DBUS[31]~0 (
// Equation(s):
// \switches|DBUS[31]~0_combout  = ( aluout_M[4] & ( (aluout_M[7] & (!aluout_M[5] & !\wrmem_M~q )) ) )

	.dataa(gnd),
	.datab(!aluout_M[7]),
	.datac(!aluout_M[5]),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!aluout_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|DBUS[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|DBUS[31]~0 .extended_lut = "off";
defparam \switches|DBUS[31]~0 .lut_mask = 64'h0000000030003000;
defparam \switches|DBUS[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N30
cyclonev_lcell_comb \dbus[0]~6 (
// Equation(s):
// \dbus[0]~6_combout  = ( aluout_M[7] & ( (aluout_M[4] & (!\aluout_M[5]~DUPLICATE_q  & aluout_M[2])) ) )

	.dataa(gnd),
	.datab(!aluout_M[4]),
	.datac(!\aluout_M[5]~DUPLICATE_q ),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~6 .extended_lut = "off";
defparam \dbus[0]~6 .lut_mask = 64'h0000000000300030;
defparam \dbus[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N50
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N5
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector17~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N17
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N23
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[15]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N28
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector18~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N1
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector16~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N5
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N54
cyclonev_lcell_comb \dmem~39 (
// Equation(s):
// \dmem~39_combout  = ( dmem_rtl_0_bypass[28] & ( dmem_rtl_0_bypass[23] & ( (dmem_rtl_0_bypass[27] & (dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[26] $ (dmem_rtl_0_bypass[25])))) ) ) ) # ( !dmem_rtl_0_bypass[28] & ( dmem_rtl_0_bypass[23] & ( 
// (!dmem_rtl_0_bypass[27] & (dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[26] $ (dmem_rtl_0_bypass[25])))) ) ) ) # ( dmem_rtl_0_bypass[28] & ( !dmem_rtl_0_bypass[23] & ( (dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[26] $ 
// (dmem_rtl_0_bypass[25])))) ) ) ) # ( !dmem_rtl_0_bypass[28] & ( !dmem_rtl_0_bypass[23] & ( (!dmem_rtl_0_bypass[27] & (!dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[26] $ (dmem_rtl_0_bypass[25])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[26]),
	.datab(!dmem_rtl_0_bypass[25]),
	.datac(!dmem_rtl_0_bypass[27]),
	.datad(!dmem_rtl_0_bypass[24]),
	.datae(!dmem_rtl_0_bypass[28]),
	.dataf(!dmem_rtl_0_bypass[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~39 .extended_lut = "off";
defparam \dmem~39 .lut_mask = 64'h9000090000900009;
defparam \dmem~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N10
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector19~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N25
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N32
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector21~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N53
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y5_N47
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N52
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector20~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N27
cyclonev_lcell_comb \dmem~38 (
// Equation(s):
// \dmem~38_combout  = ( dmem_rtl_0_bypass[17] & ( dmem_rtl_0_bypass[20] & ( (dmem_rtl_0_bypass[18] & (dmem_rtl_0_bypass[19] & (!dmem_rtl_0_bypass[22] $ (dmem_rtl_0_bypass[21])))) ) ) ) # ( !dmem_rtl_0_bypass[17] & ( dmem_rtl_0_bypass[20] & ( 
// (!dmem_rtl_0_bypass[18] & (dmem_rtl_0_bypass[19] & (!dmem_rtl_0_bypass[22] $ (dmem_rtl_0_bypass[21])))) ) ) ) # ( dmem_rtl_0_bypass[17] & ( !dmem_rtl_0_bypass[20] & ( (dmem_rtl_0_bypass[18] & (!dmem_rtl_0_bypass[19] & (!dmem_rtl_0_bypass[22] $ 
// (dmem_rtl_0_bypass[21])))) ) ) ) # ( !dmem_rtl_0_bypass[17] & ( !dmem_rtl_0_bypass[20] & ( (!dmem_rtl_0_bypass[18] & (!dmem_rtl_0_bypass[19] & (!dmem_rtl_0_bypass[22] $ (dmem_rtl_0_bypass[21])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[22]),
	.datab(!dmem_rtl_0_bypass[21]),
	.datac(!dmem_rtl_0_bypass[18]),
	.datad(!dmem_rtl_0_bypass[19]),
	.datae(!dmem_rtl_0_bypass[17]),
	.dataf(!dmem_rtl_0_bypass[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~38 .extended_lut = "off";
defparam \dmem~38 .lut_mask = 64'h9000090000900009;
defparam \dmem~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N30
cyclonev_lcell_comb \dbus[3]~52 (
// Equation(s):
// \dbus[3]~52_combout  = ( \dmem~38_combout  & ( \dmem~35_combout  & ( dmem_rtl_0_bypass[36] ) ) ) # ( !\dmem~38_combout  & ( \dmem~35_combout  & ( dmem_rtl_0_bypass[36] ) ) ) # ( \dmem~38_combout  & ( !\dmem~35_combout  & ( (dmem_rtl_0_bypass[36] & 
// ((!\dmem~37_combout ) # ((!\dmem~36_combout ) # (!\dmem~39_combout )))) ) ) ) # ( !\dmem~38_combout  & ( !\dmem~35_combout  & ( dmem_rtl_0_bypass[36] ) ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~36_combout ),
	.datac(!dmem_rtl_0_bypass[36]),
	.datad(!\dmem~39_combout ),
	.datae(!\dmem~38_combout ),
	.dataf(!\dmem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~52 .extended_lut = "off";
defparam \dbus[3]~52 .lut_mask = 64'h0F0F0F0E0F0F0F0F;
defparam \dbus[3]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N12
cyclonev_lcell_comb \dbus[3]~106 (
// Equation(s):
// \dbus[3]~106_combout  = ( !\dbus[3]~52_combout  & ( !dmem_rtl_0_bypass[35] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!dmem_rtl_0_bypass[35]),
	.datae(gnd),
	.dataf(!\dbus[3]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~106 .extended_lut = "off";
defparam \dbus[3]~106 .lut_mask = 64'hFF00FF0000000000;
defparam \dbus[3]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N57
cyclonev_lcell_comb \dmem~74 (
// Equation(s):
// \dmem~74_combout  = ( !\dbus[3]~108_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[3]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~74 .extended_lut = "off";
defparam \dmem~74 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N59
dffeas \dmem~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~4 .is_wysiwyg = "true";
defparam \dmem~4 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[3]~108_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[3]~108_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1402480491A102A9D69D52FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N42
cyclonev_lcell_comb \dbus[3]~105 (
// Equation(s):
// \dbus[3]~105_combout  = ( \dmem~0_q  & ( \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\dbus[3]~52_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ))) ) ) ) # ( !\dmem~0_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\dbus[3]~52_combout  & !\dmem~4_q ) ) ) ) # ( \dmem~0_q  & ( !\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\dbus[3]~52_combout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout )) ) ) ) # ( !\dmem~0_q  & ( !\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (\dbus[3]~52_combout  & !\dmem~4_q ) ) ) )

	.dataa(!\dbus[3]~52_combout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~4_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datae(!\dmem~0_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~105 .extended_lut = "off";
defparam \dbus[3]~105 .lut_mask = 64'h5050001150504455;
defparam \dbus[3]~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N6
cyclonev_lcell_comb \dbus[3]~108 (
// Equation(s):
// \dbus[3]~108_combout  = ( \dbus[3]~105_combout  & ( \dbus[3]~107_combout  ) ) # ( !\dbus[3]~105_combout  & ( \dbus[3]~107_combout  ) ) # ( \dbus[3]~105_combout  & ( !\dbus[3]~107_combout  & ( ((\dbus[3]~54_combout ) # (\dbus[3]~56_combout )) # 
// (\dbus[10]~4_combout ) ) ) ) # ( !\dbus[3]~105_combout  & ( !\dbus[3]~107_combout  & ( (((\dbus[10]~4_combout  & \dbus[3]~106_combout )) # (\dbus[3]~54_combout )) # (\dbus[3]~56_combout ) ) ) )

	.dataa(!\dbus[10]~4_combout ),
	.datab(!\dbus[3]~106_combout ),
	.datac(!\dbus[3]~56_combout ),
	.datad(!\dbus[3]~54_combout ),
	.datae(!\dbus[3]~105_combout ),
	.dataf(!\dbus[3]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~108 .extended_lut = "off";
defparam \dbus[3]~108 .lut_mask = 64'h1FFF5FFFFFFFFFFF;
defparam \dbus[3]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[35]~8 (
// Equation(s):
// \dmem_rtl_0_bypass[35]~8_combout  = ( !\dbus[3]~108_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[3]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[35]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35]~8 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[35]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[35]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N40
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[35]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N15
cyclonev_lcell_comb \dbus[3]~51 (
// Equation(s):
// \dbus[3]~51_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\dmem~0_q  & (!\dmem~4_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & ( (!\dmem~0_q  & (!\dmem~4_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout )))) ) )

	.dataa(!\dmem~4_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~51 .extended_lut = "off";
defparam \dbus[3]~51 .lut_mask = 64'hAA03AA03AACFAACF;
defparam \dbus[3]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N0
cyclonev_lcell_comb \dbus[3]~53 (
// Equation(s):
// \dbus[3]~53_combout  = ( dmem_rtl_0_bypass[35] & ( \dbus[3]~51_combout  & ( (\dbus[3]~52_combout  & \dbus[10]~4_combout ) ) ) ) # ( !dmem_rtl_0_bypass[35] & ( \dbus[3]~51_combout  & ( \dbus[10]~4_combout  ) ) ) # ( !dmem_rtl_0_bypass[35] & ( 
// !\dbus[3]~51_combout  & ( (!\dbus[3]~52_combout  & \dbus[10]~4_combout ) ) ) )

	.dataa(!\dbus[3]~52_combout ),
	.datab(gnd),
	.datac(!\dbus[10]~4_combout ),
	.datad(gnd),
	.datae(!dmem_rtl_0_bypass[35]),
	.dataf(!\dbus[3]~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~53 .extended_lut = "off";
defparam \dbus[3]~53 .lut_mask = 64'h0A0A00000F0F0505;
defparam \dbus[3]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N40
dffeas \pcplus_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[27] .is_wysiwyg = "true";
defparam \pcplus_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N12
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[26] ) + ( \Add3~114  ))
// \Add3~118  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[26] ) + ( \Add3~114  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcplus_A[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N15
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[27] ) + ( \Add3~118  ))
// \Add3~94  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[27] ) + ( \Add3~118  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[27]),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N16
dffeas \brtarg_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[27] .is_wysiwyg = "true";
defparam \brtarg_M[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N7
dffeas \regval2_A[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[27]~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[27]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N40
dffeas \regs_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y6_N6
cyclonev_lcell_comb \regs_rtl_0_bypass[4]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[4]~feeder_combout  = ( \inst_D~10_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\inst_D~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[4]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs_rtl_0_bypass[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y6_N7
dffeas \regs_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N5
dffeas \regs_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_W[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N53
dffeas \regs_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N3
cyclonev_lcell_comb \regs~70 (
// Equation(s):
// \regs~70_combout  = ( regs_rtl_0_bypass[3] & ( (regs_rtl_0_bypass[4] & (!regs_rtl_0_bypass[10] $ (regs_rtl_0_bypass[9]))) ) ) # ( !regs_rtl_0_bypass[3] & ( (!regs_rtl_0_bypass[4] & (!regs_rtl_0_bypass[10] $ (regs_rtl_0_bypass[9]))) ) )

	.dataa(!regs_rtl_0_bypass[10]),
	.datab(gnd),
	.datac(!regs_rtl_0_bypass[4]),
	.datad(!regs_rtl_0_bypass[9]),
	.datae(gnd),
	.dataf(!regs_rtl_0_bypass[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~70 .extended_lut = "off";
defparam \regs~70 .lut_mask = 64'hA050A0500A050A05;
defparam \regs~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N15
cyclonev_lcell_comb \regs_rtl_0_bypass[7]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[7]~feeder_combout  = ( wregno_W[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wregno_W[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[7]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs_rtl_0_bypass[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N17
dffeas \regs_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N4
dffeas \regs_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N12
cyclonev_lcell_comb \regs_rtl_0_bypass[5]~feeder (
// Equation(s):
// \regs_rtl_0_bypass[5]~feeder_combout  = ( \wregno_W[2]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregno_W[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs_rtl_0_bypass[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs_rtl_0_bypass[5]~feeder .extended_lut = "off";
defparam \regs_rtl_0_bypass[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs_rtl_0_bypass[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N14
dffeas \regs_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs_rtl_0_bypass[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N38
dffeas \regs_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_W[0]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N41
dffeas \regs_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N36
cyclonev_lcell_comb \regs~69 (
// Equation(s):
// \regs~69_combout  = ( regs_rtl_0_bypass[1] & ( regs_rtl_0_bypass[0] & ( (!regs_rtl_0_bypass[7] & (regs_rtl_0_bypass[2] & !regs_rtl_0_bypass[5])) ) ) ) # ( !regs_rtl_0_bypass[1] & ( regs_rtl_0_bypass[0] & ( (!regs_rtl_0_bypass[7] & (!regs_rtl_0_bypass[2] & 
// !regs_rtl_0_bypass[5])) ) ) )

	.dataa(gnd),
	.datab(!regs_rtl_0_bypass[7]),
	.datac(!regs_rtl_0_bypass[2]),
	.datad(!regs_rtl_0_bypass[5]),
	.datae(!regs_rtl_0_bypass[1]),
	.dataf(!regs_rtl_0_bypass[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~69 .extended_lut = "off";
defparam \regs~69 .lut_mask = 64'h00000000C0000C00;
defparam \regs~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N2
dffeas \regs_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_W[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y5_N28
dffeas \regs_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~13_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N0
cyclonev_lcell_comb \regs~71 (
// Equation(s):
// \regs~71_combout  = ( regs_rtl_0_bypass[12] & ( (\regs~70_combout  & (\regs~69_combout  & regs_rtl_0_bypass[11])) ) ) # ( !regs_rtl_0_bypass[12] & ( (\regs~70_combout  & (\regs~69_combout  & !regs_rtl_0_bypass[11])) ) )

	.dataa(gnd),
	.datab(!\regs~70_combout ),
	.datac(!\regs~69_combout ),
	.datad(!regs_rtl_0_bypass[11]),
	.datae(gnd),
	.dataf(!regs_rtl_0_bypass[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~71 .extended_lut = "off";
defparam \regs~71 .lut_mask = 64'h0300030000030003;
defparam \regs~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N20
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[25]~82_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BBE0280008008050017A00000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[25]~82_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X12_Y10_N14
dffeas \dmem~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[25]~82_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~26 .is_wysiwyg = "true";
defparam \dmem~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N36
cyclonev_lcell_comb \dmem~57 (
// Equation(s):
// \dmem~57_combout  = ( \dmem~26_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout )))) ) ) # ( !\dmem~26_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] 
// & ((\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ))))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem~26_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~57 .extended_lut = "off";
defparam \dmem~57 .lut_mask = 64'h02070207F2F7F2F7;
defparam \dmem~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N26
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N38
dffeas \wmemval_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[25] .is_wysiwyg = "true";
defparam \wmemval_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N12
cyclonev_lcell_comb \dbus[25]~81 (
// Equation(s):
// \dbus[25]~81_combout  = ( wmemval_M[25] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[25]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[25]~81 .extended_lut = "off";
defparam \dbus[25]~81 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[25]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N24
cyclonev_lcell_comb \dbus[25]~82 (
// Equation(s):
// \dbus[25]~82_combout  = ( dmem_rtl_0_bypass[79] & ( \dbus[25]~81_combout  ) ) # ( !dmem_rtl_0_bypass[79] & ( \dbus[25]~81_combout  ) ) # ( dmem_rtl_0_bypass[79] & ( !\dbus[25]~81_combout  & ( (\dbus[10]~4_combout  & (((!dmem_rtl_0_bypass[80]) # 
// (\dmem~57_combout )) # (\dmem~40_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[79] & ( !\dbus[25]~81_combout  & ( (\dbus[10]~4_combout  & (!\dmem~40_combout  & (dmem_rtl_0_bypass[80] & \dmem~57_combout ))) ) ) )

	.dataa(!\dbus[10]~4_combout ),
	.datab(!\dmem~40_combout ),
	.datac(!dmem_rtl_0_bypass[80]),
	.datad(!\dmem~57_combout ),
	.datae(!dmem_rtl_0_bypass[79]),
	.dataf(!\dbus[25]~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[25]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[25]~82 .extended_lut = "off";
defparam \dbus[25]~82 .lut_mask = 64'h00045155FFFFFFFF;
defparam \dbus[25]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N33
cyclonev_lcell_comb \result_A[25]~49 (
// Equation(s):
// \result_A[25]~49_combout  = ( \Selector6~2_combout  & ( (!\selaluout_A~DUPLICATE_q  & ((pcplus_A[25]))) # (\selaluout_A~DUPLICATE_q  & (alufunc_A[5])) ) ) # ( !\Selector6~2_combout  & ( (!\selaluout_A~DUPLICATE_q  & pcplus_A[25]) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!alufunc_A[5]),
	.datad(!pcplus_A[25]),
	.datae(gnd),
	.dataf(!\Selector6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[25]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[25]~49 .extended_lut = "off";
defparam \result_A[25]~49 .lut_mask = 64'h00AA00AA05AF05AF;
defparam \result_A[25]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N34
dffeas \restmp_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[25]~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[25] .is_wysiwyg = "true";
defparam \restmp_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N5
dffeas \wmemval_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[5] .is_wysiwyg = "true";
defparam \wmemval_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N23
dffeas \led[5]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[5]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[5]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[5]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N41
dffeas \HexOut[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[5]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[5] .is_wysiwyg = "true";
defparam \HexOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N21
cyclonev_lcell_comb \memout_M[5]~4 (
// Equation(s):
// \memout_M[5]~4_combout  = ( HexOut[5] & ( (!\aluout_M[5]~DUPLICATE_q ) # (\led[5]~_Duplicate_1_q ) ) ) # ( !HexOut[5] & ( (\aluout_M[5]~DUPLICATE_q  & \led[5]~_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_M[5]~DUPLICATE_q ),
	.datad(!\led[5]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!HexOut[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[5]~4 .extended_lut = "off";
defparam \memout_M[5]~4 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \memout_M[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[5]~97_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[5]~97_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00004A016144E11D650425FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N30
cyclonev_lcell_comb \dmem~67 (
// Equation(s):
// \dmem~67_combout  = ( !\dbus[5]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[5]~97_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~67 .extended_lut = "off";
defparam \dmem~67 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N32
dffeas \dmem~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~6 .is_wysiwyg = "true";
defparam \dmem~6 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N33
cyclonev_lcell_comb \dbus[5]~10 (
// Equation(s):
// \dbus[5]~10_combout  = ( \dmem~6_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout )))) ) ) # ( !\dmem~6_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & (\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem~6_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[5]~10 .extended_lut = "off";
defparam \dbus[5]~10 .lut_mask = 64'hCDEFCDEF01230123;
defparam \dbus[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N26
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N22
dffeas \switches|sdata[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[5] .is_wysiwyg = "true";
defparam \switches|sdata[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N6
cyclonev_lcell_comb \dbus[5]~13 (
// Equation(s):
// \dbus[5]~13_combout  = ( wmemval_M[5] & ( \switches|sdata [5] & ( ((\Equal9~1_combout  & (\dbus[2]~12_combout  & \Equal9~6_combout ))) # (\wrmem_M~q ) ) ) ) # ( !wmemval_M[5] & ( \switches|sdata [5] & ( (\Equal9~1_combout  & (\dbus[2]~12_combout  & 
// \Equal9~6_combout )) ) ) ) # ( wmemval_M[5] & ( !\switches|sdata [5] & ( \wrmem_M~q  ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\Equal9~1_combout ),
	.datac(!\dbus[2]~12_combout ),
	.datad(!\Equal9~6_combout ),
	.datae(!wmemval_M[5]),
	.dataf(!\switches|sdata [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[5]~13 .extended_lut = "off";
defparam \dbus[5]~13 .lut_mask = 64'h0000555500035557;
defparam \dbus[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N39
cyclonev_lcell_comb \dbus[5]~97 (
// Equation(s):
// \dbus[5]~97_combout  = ( \dbus[10]~4_combout  & ( \dbus[5]~13_combout  ) ) # ( !\dbus[10]~4_combout  & ( \dbus[5]~13_combout  ) ) # ( \dbus[10]~4_combout  & ( !\dbus[5]~13_combout  & ( (!dmem_rtl_0_bypass[40] & (((!dmem_rtl_0_bypass[39])))) # 
// (dmem_rtl_0_bypass[40] & ((!\dmem~40_combout  & (\dbus[5]~10_combout )) # (\dmem~40_combout  & ((!dmem_rtl_0_bypass[39]))))) ) ) )

	.dataa(!\dbus[5]~10_combout ),
	.datab(!dmem_rtl_0_bypass[40]),
	.datac(!dmem_rtl_0_bypass[39]),
	.datad(!\dmem~40_combout ),
	.datae(!\dbus[10]~4_combout ),
	.dataf(!\dbus[5]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[5]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[5]~97 .extended_lut = "off";
defparam \dbus[5]~97 .lut_mask = 64'h0000D1F0FFFFFFFF;
defparam \dbus[5]~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[39]~1 (
// Equation(s):
// \dmem_rtl_0_bypass[39]~1_combout  = ( !\dbus[5]~97_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dbus[5]~97_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[39]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39]~1 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[39]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dmem_rtl_0_bypass[39]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N16
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[39]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N0
cyclonev_lcell_comb \dbus[5]~11 (
// Equation(s):
// \dbus[5]~11_combout  = ( \dbus[5]~10_combout  & ( dmem_rtl_0_bypass[40] & ( (\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[39]) # (!\dmem~40_combout ))) ) ) ) # ( !\dbus[5]~10_combout  & ( dmem_rtl_0_bypass[40] & ( (!dmem_rtl_0_bypass[39] & 
// (\dbus[10]~4_combout  & \dmem~40_combout )) ) ) ) # ( \dbus[5]~10_combout  & ( !dmem_rtl_0_bypass[40] & ( (!dmem_rtl_0_bypass[39] & \dbus[10]~4_combout ) ) ) ) # ( !\dbus[5]~10_combout  & ( !dmem_rtl_0_bypass[40] & ( (!dmem_rtl_0_bypass[39] & 
// \dbus[10]~4_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[39]),
	.datab(!\dbus[10]~4_combout ),
	.datac(!\dmem~40_combout ),
	.datad(gnd),
	.datae(!\dbus[5]~10_combout ),
	.dataf(!dmem_rtl_0_bypass[40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[5]~11 .extended_lut = "off";
defparam \dbus[5]~11 .lut_mask = 64'h2222222202023232;
defparam \dbus[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N18
cyclonev_lcell_comb \memout_M[5]~26 (
// Equation(s):
// \memout_M[5]~26_combout  = ( \dbus[5]~11_combout  & ( \dbus[5]~13_combout  & ( (\memout_M[5]~4_combout ) # (\memout_M[2]~0_combout ) ) ) ) # ( !\dbus[5]~11_combout  & ( \dbus[5]~13_combout  & ( (\memout_M[5]~4_combout ) # (\memout_M[2]~0_combout ) ) ) ) # 
// ( \dbus[5]~11_combout  & ( !\dbus[5]~13_combout  & ( (\memout_M[5]~4_combout ) # (\memout_M[2]~0_combout ) ) ) ) # ( !\dbus[5]~11_combout  & ( !\dbus[5]~13_combout  & ( (!\memout_M[2]~0_combout  & \memout_M[5]~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\memout_M[5]~4_combout ),
	.datad(gnd),
	.datae(!\dbus[5]~11_combout ),
	.dataf(!\dbus[5]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[5]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[5]~26 .extended_lut = "off";
defparam \memout_M[5]~26 .lut_mask = 64'h0C0C3F3F3F3F3F3F;
defparam \memout_M[5]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N20
dffeas \memout_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[5]~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[5] .is_wysiwyg = "true";
defparam \memout_W[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \pcplus_W[5]~feeder (
// Equation(s):
// \pcplus_W[5]~feeder_combout  = ( pcplus_M[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[5]~feeder .extended_lut = "off";
defparam \pcplus_W[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N44
dffeas \pcplus_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[5] .is_wysiwyg = "true";
defparam \pcplus_W[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N46
dffeas \aluout_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[5] .is_wysiwyg = "true";
defparam \aluout_W[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N24
cyclonev_lcell_comb \wregval_W[5]~1 (
// Equation(s):
// \wregval_W[5]~1_combout  = ( aluout_W[5] & ( \selaluout_W~q  ) ) # ( aluout_W[5] & ( !\selaluout_W~q  & ( (!\selmemout_W~q  & (((pcplus_W[5] & \selpcplus_W~q )))) # (\selmemout_W~q  & (memout_W[5])) ) ) ) # ( !aluout_W[5] & ( !\selaluout_W~q  & ( 
// (!\selmemout_W~q  & (((pcplus_W[5] & \selpcplus_W~q )))) # (\selmemout_W~q  & (memout_W[5])) ) ) )

	.dataa(!memout_W[5]),
	.datab(!pcplus_W[5]),
	.datac(!\selmemout_W~q ),
	.datad(!\selpcplus_W~q ),
	.datae(!aluout_W[5]),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[5]~1 .extended_lut = "off";
defparam \wregval_W[5]~1 .lut_mask = 64'h053505350000FFFF;
defparam \wregval_W[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N17
dffeas \aluout_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[6] .is_wysiwyg = "true";
defparam \aluout_W[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N11
dffeas \pcplus_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[6] .is_wysiwyg = "true";
defparam \pcplus_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N46
dffeas \pcplus_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[6] .is_wysiwyg = "true";
defparam \pcplus_W[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N15
cyclonev_lcell_comb \memout_M[6]~40 (
// Equation(s):
// \memout_M[6]~40_combout  = ( \dbus[6]~49_combout  & ( (\memout_M[2]~0_combout ) # (\memout_M[6]~17_combout ) ) ) # ( !\dbus[6]~49_combout  & ( ((\dbus[6]~50_combout  & \memout_M[2]~0_combout )) # (\memout_M[6]~17_combout ) ) )

	.dataa(!\dbus[6]~50_combout ),
	.datab(gnd),
	.datac(!\memout_M[6]~17_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!\dbus[6]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[6]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[6]~40 .extended_lut = "off";
defparam \memout_M[6]~40 .lut_mask = 64'h0F5F0F5F0FFF0FFF;
defparam \memout_M[6]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N17
dffeas \memout_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[6]~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[6] .is_wysiwyg = "true";
defparam \memout_W[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \wregval_W[6]~15 (
// Equation(s):
// \wregval_W[6]~15_combout  = ( \selmemout_W~q  & ( memout_W[6] & ( (!\selaluout_W~q ) # (aluout_W[6]) ) ) ) # ( !\selmemout_W~q  & ( memout_W[6] & ( (!\selaluout_W~q  & (\selpcplus_W~q  & ((pcplus_W[6])))) # (\selaluout_W~q  & (((aluout_W[6])))) ) ) ) # ( 
// \selmemout_W~q  & ( !memout_W[6] & ( (\selaluout_W~q  & aluout_W[6]) ) ) ) # ( !\selmemout_W~q  & ( !memout_W[6] & ( (!\selaluout_W~q  & (\selpcplus_W~q  & ((pcplus_W[6])))) # (\selaluout_W~q  & (((aluout_W[6])))) ) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selpcplus_W~q ),
	.datac(!aluout_W[6]),
	.datad(!pcplus_W[6]),
	.datae(!\selmemout_W~q ),
	.dataf(!memout_W[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[6]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[6]~15 .extended_lut = "off";
defparam \wregval_W[6]~15 .lut_mask = 64'h052705050527AFAF;
defparam \wregval_W[6]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N5
dffeas \pcplus_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[7] .is_wysiwyg = "true";
defparam \pcplus_W[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N21
cyclonev_lcell_comb \aluout_W[7]~feeder (
// Equation(s):
// \aluout_W[7]~feeder_combout  = ( aluout_M[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[7]~feeder .extended_lut = "off";
defparam \aluout_W[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N22
dffeas \aluout_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[7] .is_wysiwyg = "true";
defparam \aluout_W[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N43
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[7]~98_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N51
cyclonev_lcell_comb \dmem~68 (
// Equation(s):
// \dmem~68_combout  = ( !\dbus[7]~98_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[7]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~68 .extended_lut = "off";
defparam \dmem~68 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N52
dffeas \dmem~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~8 .is_wysiwyg = "true";
defparam \dmem~8 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[7]~98_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1400000101042005020400FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N45
cyclonev_lcell_comb \dbus[7]~14 (
// Equation(s):
// \dbus[7]~14_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~8_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~8_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datad(!\dmem~8_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[7]~14 .extended_lut = "off";
defparam \dbus[7]~14 .lut_mask = 64'hAB01AB01EF45EF45;
defparam \dbus[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N38
dffeas \wmemval_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[7] .is_wysiwyg = "true";
defparam \wmemval_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N46
dffeas \switches|sdata[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[7] .is_wysiwyg = "true";
defparam \switches|sdata[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N9
cyclonev_lcell_comb \dbus[7]~16 (
// Equation(s):
// \dbus[7]~16_combout  = ( wmemval_M[7] & ( \switches|sdata [7] & ( ((\Equal9~1_combout  & (\Equal9~6_combout  & \dbus[2]~12_combout ))) # (\wrmem_M~q ) ) ) ) # ( !wmemval_M[7] & ( \switches|sdata [7] & ( (\Equal9~1_combout  & (\Equal9~6_combout  & 
// \dbus[2]~12_combout )) ) ) ) # ( wmemval_M[7] & ( !\switches|sdata [7] & ( \wrmem_M~q  ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\Equal9~1_combout ),
	.datac(!\Equal9~6_combout ),
	.datad(!\dbus[2]~12_combout ),
	.datae(!wmemval_M[7]),
	.dataf(!\switches|sdata [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[7]~16 .extended_lut = "off";
defparam \dbus[7]~16 .lut_mask = 64'h0000555500035557;
defparam \dbus[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N54
cyclonev_lcell_comb \dbus[7]~98 (
// Equation(s):
// \dbus[7]~98_combout  = ( \dbus[7]~14_combout  & ( \dbus[7]~16_combout  ) ) # ( !\dbus[7]~14_combout  & ( \dbus[7]~16_combout  ) ) # ( \dbus[7]~14_combout  & ( !\dbus[7]~16_combout  & ( (\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[43]) # 
// ((!\dmem~40_combout  & dmem_rtl_0_bypass[44])))) ) ) ) # ( !\dbus[7]~14_combout  & ( !\dbus[7]~16_combout  & ( (\dbus[10]~4_combout  & (!dmem_rtl_0_bypass[43] & ((!dmem_rtl_0_bypass[44]) # (\dmem~40_combout )))) ) ) )

	.dataa(!\dmem~40_combout ),
	.datab(!\dbus[10]~4_combout ),
	.datac(!dmem_rtl_0_bypass[44]),
	.datad(!dmem_rtl_0_bypass[43]),
	.datae(!\dbus[7]~14_combout ),
	.dataf(!\dbus[7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[7]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[7]~98 .extended_lut = "off";
defparam \dbus[7]~98 .lut_mask = 64'h31003302FFFFFFFF;
defparam \dbus[7]~98 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[43]~2 (
// Equation(s):
// \dmem_rtl_0_bypass[43]~2_combout  = ( !\dbus[7]~98_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[7]~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[43]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43]~2 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[43]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[43]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N38
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[43]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N39
cyclonev_lcell_comb \dbus[7]~15 (
// Equation(s):
// \dbus[7]~15_combout  = ( \dbus[7]~14_combout  & ( (\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[43]) # ((!\dmem~40_combout  & dmem_rtl_0_bypass[44])))) ) ) # ( !\dbus[7]~14_combout  & ( (!dmem_rtl_0_bypass[43] & (\dbus[10]~4_combout  & 
// ((!dmem_rtl_0_bypass[44]) # (\dmem~40_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[43]),
	.datab(!\dbus[10]~4_combout ),
	.datac(!\dmem~40_combout ),
	.datad(!dmem_rtl_0_bypass[44]),
	.datae(gnd),
	.dataf(!\dbus[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[7]~15 .extended_lut = "off";
defparam \dbus[7]~15 .lut_mask = 64'h2202220222322232;
defparam \dbus[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N54
cyclonev_lcell_comb \memout_M[7]~27 (
// Equation(s):
// \memout_M[7]~27_combout  = ( \memout_M[7]~6_combout  ) # ( !\memout_M[7]~6_combout  & ( (\memout_M[2]~0_combout  & ((\dbus[7]~16_combout ) # (\dbus[7]~15_combout ))) ) )

	.dataa(gnd),
	.datab(!\dbus[7]~15_combout ),
	.datac(!\dbus[7]~16_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!\memout_M[7]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[7]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[7]~27 .extended_lut = "off";
defparam \memout_M[7]~27 .lut_mask = 64'h003F003FFFFFFFFF;
defparam \memout_M[7]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N55
dffeas \memout_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[7]~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[7] .is_wysiwyg = "true";
defparam \memout_W[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N12
cyclonev_lcell_comb \wregval_W[7]~2 (
// Equation(s):
// \wregval_W[7]~2_combout  = ( aluout_W[7] & ( memout_W[7] & ( (((\selpcplus_W~q  & pcplus_W[7])) # (\selmemout_W~q )) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[7] & ( memout_W[7] & ( (!\selaluout_W~q  & (((\selpcplus_W~q  & pcplus_W[7])) # (\selmemout_W~q 
// ))) ) ) ) # ( aluout_W[7] & ( !memout_W[7] & ( ((!\selmemout_W~q  & (\selpcplus_W~q  & pcplus_W[7]))) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[7] & ( !memout_W[7] & ( (!\selaluout_W~q  & (!\selmemout_W~q  & (\selpcplus_W~q  & pcplus_W[7]))) ) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selmemout_W~q ),
	.datac(!\selpcplus_W~q ),
	.datad(!pcplus_W[7]),
	.datae(!aluout_W[7]),
	.dataf(!memout_W[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[7]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[7]~2 .extended_lut = "off";
defparam \wregval_W[7]~2 .lut_mask = 64'h0008555D222A777F;
defparam \wregval_W[7]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y1_N7
dffeas \aluout_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[8] .is_wysiwyg = "true";
defparam \aluout_W[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N4
dffeas \switches|sdata[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[8] .is_wysiwyg = "true";
defparam \switches|sdata[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N55
dffeas \wmemval_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[8] .is_wysiwyg = "true";
defparam \wmemval_M[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N9
cyclonev_lcell_comb \dbus[8]~47 (
// Equation(s):
// \dbus[8]~47_combout  = ( \Equal9~1_combout  & ( \Equal9~6_combout  & ( (!\switches|sdata [8] & (((wmemval_M[8] & \wrmem_M~q )))) # (\switches|sdata [8] & (((wmemval_M[8] & \wrmem_M~q )) # (\dbus[2]~12_combout ))) ) ) ) # ( !\Equal9~1_combout  & ( 
// \Equal9~6_combout  & ( (wmemval_M[8] & \wrmem_M~q ) ) ) ) # ( \Equal9~1_combout  & ( !\Equal9~6_combout  & ( (wmemval_M[8] & \wrmem_M~q ) ) ) ) # ( !\Equal9~1_combout  & ( !\Equal9~6_combout  & ( (wmemval_M[8] & \wrmem_M~q ) ) ) )

	.dataa(!\switches|sdata [8]),
	.datab(!\dbus[2]~12_combout ),
	.datac(!wmemval_M[8]),
	.datad(!\wrmem_M~q ),
	.datae(!\Equal9~1_combout ),
	.dataf(!\Equal9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[8]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[8]~47 .extended_lut = "off";
defparam \dbus[8]~47 .lut_mask = 64'h000F000F000F111F;
defparam \dbus[8]~47 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[8]~103_combout }),
	.portaaddr({aluout_M[14],\aluout_M[13]~DUPLICATE_q ,aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010421052104200000000000000000";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \dmem~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[8]~103_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~9 .is_wysiwyg = "true";
defparam \dmem~9 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[8]~103_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N9
cyclonev_lcell_comb \dbus[8]~45 (
// Equation(s):
// \dbus[8]~45_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem~0_q  & (((\dmem~9_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem~0_q  & (((\dmem~9_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datad(!\dmem~9_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[8]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[8]~45 .extended_lut = "off";
defparam \dbus[8]~45 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \dbus[8]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N16
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \dbus[8]~103 (
// Equation(s):
// \dbus[8]~103_combout  = ( dmem_rtl_0_bypass[45] & ( dmem_rtl_0_bypass[46] & ( ((\dbus[10]~4_combout  & ((\dbus[8]~45_combout ) # (\dmem~40_combout )))) # (\dbus[8]~47_combout ) ) ) ) # ( !dmem_rtl_0_bypass[45] & ( dmem_rtl_0_bypass[46] & ( 
// ((!\dmem~40_combout  & (\dbus[10]~4_combout  & \dbus[8]~45_combout ))) # (\dbus[8]~47_combout ) ) ) ) # ( dmem_rtl_0_bypass[45] & ( !dmem_rtl_0_bypass[46] & ( (\dbus[10]~4_combout ) # (\dbus[8]~47_combout ) ) ) ) # ( !dmem_rtl_0_bypass[45] & ( 
// !dmem_rtl_0_bypass[46] & ( \dbus[8]~47_combout  ) ) )

	.dataa(!\dbus[8]~47_combout ),
	.datab(!\dmem~40_combout ),
	.datac(!\dbus[10]~4_combout ),
	.datad(!\dbus[8]~45_combout ),
	.datae(!dmem_rtl_0_bypass[45]),
	.dataf(!dmem_rtl_0_bypass[46]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[8]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[8]~103 .extended_lut = "off";
defparam \dbus[8]~103 .lut_mask = 64'h55555F5F555D575F;
defparam \dbus[8]~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N50
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[8]~103_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \dbus[8]~46 (
// Equation(s):
// \dbus[8]~46_combout  = ( \dmem~40_combout  & ( (dmem_rtl_0_bypass[45] & \dbus[10]~4_combout ) ) ) # ( !\dmem~40_combout  & ( (\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[46] & (dmem_rtl_0_bypass[45])) # (dmem_rtl_0_bypass[46] & ((\dbus[8]~45_combout ))))) 
// ) )

	.dataa(!dmem_rtl_0_bypass[45]),
	.datab(!dmem_rtl_0_bypass[46]),
	.datac(!\dbus[10]~4_combout ),
	.datad(!\dbus[8]~45_combout ),
	.datae(gnd),
	.dataf(!\dmem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[8]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[8]~46 .extended_lut = "off";
defparam \dbus[8]~46 .lut_mask = 64'h0407040705050505;
defparam \dbus[8]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N33
cyclonev_lcell_comb \HexOut[8]~feeder (
// Equation(s):
// \HexOut[8]~feeder_combout  = ( wmemval_M[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[8]~feeder .extended_lut = "off";
defparam \HexOut[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HexOut[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N35
dffeas \HexOut[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[8]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[8] .is_wysiwyg = "true";
defparam \HexOut[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N17
dffeas \led[8]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[8]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[8]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[8]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N15
cyclonev_lcell_comb \memout_M[8]~14 (
// Equation(s):
// \memout_M[8]~14_combout  = ( \led[8]~_Duplicate_1_q  & ( \aluout_M[5]~DUPLICATE_q  ) ) # ( \led[8]~_Duplicate_1_q  & ( !\aluout_M[5]~DUPLICATE_q  & ( HexOut[8] ) ) ) # ( !\led[8]~_Duplicate_1_q  & ( !\aluout_M[5]~DUPLICATE_q  & ( HexOut[8] ) ) )

	.dataa(!HexOut[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\led[8]~_Duplicate_1_q ),
	.dataf(!\aluout_M[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[8]~14 .extended_lut = "off";
defparam \memout_M[8]~14 .lut_mask = 64'h555555550000FFFF;
defparam \memout_M[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N6
cyclonev_lcell_comb \memout_M[8]~15 (
// Equation(s):
// \memout_M[8]~15_combout  = ( \Equal9~6_combout  & ( \memout_M[8]~14_combout  & ( (\Equal9~1_combout  & (\WideNor0~combout  & (!\memout_M[0]~1_combout  & \dmem~33_combout ))) ) ) )

	.dataa(!\Equal9~1_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!\memout_M[0]~1_combout ),
	.datad(!\dmem~33_combout ),
	.datae(!\Equal9~6_combout ),
	.dataf(!\memout_M[8]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[8]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[8]~15 .extended_lut = "off";
defparam \memout_M[8]~15 .lut_mask = 64'h0000000000000010;
defparam \memout_M[8]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N27
cyclonev_lcell_comb \memout_M[8]~39 (
// Equation(s):
// \memout_M[8]~39_combout  = ( \memout_M[2]~0_combout  & ( \memout_M[8]~15_combout  ) ) # ( !\memout_M[2]~0_combout  & ( \memout_M[8]~15_combout  ) ) # ( \memout_M[2]~0_combout  & ( !\memout_M[8]~15_combout  & ( (\dbus[8]~46_combout ) # (\dbus[8]~47_combout 
// ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dbus[8]~47_combout ),
	.datad(!\dbus[8]~46_combout ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\memout_M[8]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[8]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[8]~39 .extended_lut = "off";
defparam \memout_M[8]~39 .lut_mask = 64'h00000FFFFFFFFFFF;
defparam \memout_M[8]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N28
dffeas \memout_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[8]~39_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[8] .is_wysiwyg = "true";
defparam \memout_W[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N28
dffeas \pcplus_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[8] .is_wysiwyg = "true";
defparam \pcplus_W[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y4_N18
cyclonev_lcell_comb \wregval_W[8]~14 (
// Equation(s):
// \wregval_W[8]~14_combout  = ( pcplus_W[8] & ( \selaluout_W~q  & ( aluout_W[8] ) ) ) # ( !pcplus_W[8] & ( \selaluout_W~q  & ( aluout_W[8] ) ) ) # ( pcplus_W[8] & ( !\selaluout_W~q  & ( (!\selmemout_W~q  & ((\selpcplus_W~q ))) # (\selmemout_W~q  & 
// (memout_W[8])) ) ) ) # ( !pcplus_W[8] & ( !\selaluout_W~q  & ( (\selmemout_W~q  & memout_W[8]) ) ) )

	.dataa(!aluout_W[8]),
	.datab(!\selmemout_W~q ),
	.datac(!memout_W[8]),
	.datad(!\selpcplus_W~q ),
	.datae(!pcplus_W[8]),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[8]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[8]~14 .extended_lut = "off";
defparam \wregval_W[8]~14 .lut_mask = 64'h030303CF55555555;
defparam \wregval_W[8]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N52
dffeas \aluout_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[11] .is_wysiwyg = "true";
defparam \aluout_W[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N42
cyclonev_lcell_comb \memout_M[11]~36 (
// Equation(s):
// \memout_M[11]~36_combout  = ( \dbus[11]~39_combout  & ( (\memout_M[11]~11_combout ) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[11]~39_combout  & ( \memout_M[11]~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\memout_M[11]~11_combout ),
	.datae(gnd),
	.dataf(!\dbus[11]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[11]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[11]~36 .extended_lut = "off";
defparam \memout_M[11]~36 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \memout_M[11]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N43
dffeas \memout_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[11]~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[11] .is_wysiwyg = "true";
defparam \memout_W[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N33
cyclonev_lcell_comb \pcplus_M[11]~feeder (
// Equation(s):
// \pcplus_M[11]~feeder_combout  = ( pcplus_A[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[11]~feeder .extended_lut = "off";
defparam \pcplus_M[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N34
dffeas \pcplus_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[11] .is_wysiwyg = "true";
defparam \pcplus_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y5_N32
dffeas \pcplus_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[11] .is_wysiwyg = "true";
defparam \pcplus_W[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y5_N6
cyclonev_lcell_comb \wregval_W[11]~11 (
// Equation(s):
// \wregval_W[11]~11_combout  = ( \selpcplus_W~q  & ( pcplus_W[11] & ( (!\selaluout_W~q  & (((!\selmemout_W~q ) # (memout_W[11])))) # (\selaluout_W~q  & (aluout_W[11])) ) ) ) # ( !\selpcplus_W~q  & ( pcplus_W[11] & ( (!\selaluout_W~q  & (((\selmemout_W~q  & 
// memout_W[11])))) # (\selaluout_W~q  & (aluout_W[11])) ) ) ) # ( \selpcplus_W~q  & ( !pcplus_W[11] & ( (!\selaluout_W~q  & (((\selmemout_W~q  & memout_W[11])))) # (\selaluout_W~q  & (aluout_W[11])) ) ) ) # ( !\selpcplus_W~q  & ( !pcplus_W[11] & ( 
// (!\selaluout_W~q  & (((\selmemout_W~q  & memout_W[11])))) # (\selaluout_W~q  & (aluout_W[11])) ) ) )

	.dataa(!aluout_W[11]),
	.datab(!\selmemout_W~q ),
	.datac(!\selaluout_W~q ),
	.datad(!memout_W[11]),
	.datae(!\selpcplus_W~q ),
	.dataf(!pcplus_W[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[11]~11 .extended_lut = "off";
defparam \wregval_W[11]~11 .lut_mask = 64'h053505350535C5F5;
defparam \wregval_W[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N3
cyclonev_lcell_comb \aluout_W[12]~feeder (
// Equation(s):
// \aluout_W[12]~feeder_combout  = ( aluout_M[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[12]~feeder .extended_lut = "off";
defparam \aluout_W[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N5
dffeas \aluout_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[12] .is_wysiwyg = "true";
defparam \aluout_W[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N4
dffeas \pcplus_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[12] .is_wysiwyg = "true";
defparam \pcplus_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N19
dffeas \pcplus_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[12] .is_wysiwyg = "true";
defparam \pcplus_W[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N39
cyclonev_lcell_comb \memout_M[12]~45 (
// Equation(s):
// \memout_M[12]~45_combout  = ( \dbus[12]~65_combout  & ( (\memout_M[2]~0_combout ) # (\memout_M[12]~20_combout ) ) ) # ( !\dbus[12]~65_combout  & ( \memout_M[12]~20_combout  ) )

	.dataa(!\memout_M[12]~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!\dbus[12]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[12]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[12]~45 .extended_lut = "off";
defparam \memout_M[12]~45 .lut_mask = 64'h5555555555FF55FF;
defparam \memout_M[12]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N40
dffeas \memout_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[12]~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[12] .is_wysiwyg = "true";
defparam \memout_W[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y4_N57
cyclonev_lcell_comb \wregval_W[12]~20 (
// Equation(s):
// \wregval_W[12]~20_combout  = ( \selpcplus_W~q  & ( memout_W[12] & ( (!\selaluout_W~q  & (((pcplus_W[12]) # (\selmemout_W~q )))) # (\selaluout_W~q  & (aluout_W[12])) ) ) ) # ( !\selpcplus_W~q  & ( memout_W[12] & ( (!\selaluout_W~q  & ((\selmemout_W~q ))) # 
// (\selaluout_W~q  & (aluout_W[12])) ) ) ) # ( \selpcplus_W~q  & ( !memout_W[12] & ( (!\selaluout_W~q  & (((!\selmemout_W~q  & pcplus_W[12])))) # (\selaluout_W~q  & (aluout_W[12])) ) ) ) # ( !\selpcplus_W~q  & ( !memout_W[12] & ( (aluout_W[12] & 
// \selaluout_W~q ) ) ) )

	.dataa(!aluout_W[12]),
	.datab(!\selmemout_W~q ),
	.datac(!pcplus_W[12]),
	.datad(!\selaluout_W~q ),
	.datae(!\selpcplus_W~q ),
	.dataf(!memout_W[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[12]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[12]~20 .extended_lut = "off";
defparam \wregval_W[12]~20 .lut_mask = 64'h00550C5533553F55;
defparam \wregval_W[12]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N19
dffeas \wmemval_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[13] .is_wysiwyg = "true";
defparam \wmemval_M[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N6
cyclonev_lcell_comb \HexOut[13]~6 (
// Equation(s):
// \HexOut[13]~6_combout  = !wmemval_M[13]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[13]~6 .extended_lut = "off";
defparam \HexOut[13]~6 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HexOut[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N7
dffeas \HexOut[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[13]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[13]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N12
cyclonev_lcell_comb \memout_M[13]~21 (
// Equation(s):
// \memout_M[13]~21_combout  = ( \WideNor0~combout  & ( (!\HexOut[13]~DUPLICATE_q  & (\Equal9~1_combout  & (\Equal9~6_combout  & \memout_M[10]~9_combout ))) ) )

	.dataa(!\HexOut[13]~DUPLICATE_q ),
	.datab(!\Equal9~1_combout ),
	.datac(!\Equal9~6_combout ),
	.datad(!\memout_M[10]~9_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[13]~21 .extended_lut = "off";
defparam \memout_M[13]~21 .lut_mask = 64'h0000000000020002;
defparam \memout_M[13]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N21
cyclonev_lcell_comb \memout_M[13]~46 (
// Equation(s):
// \memout_M[13]~46_combout  = ( \memout_M[2]~0_combout  & ( (\memout_M[13]~21_combout ) # (\dbus[13]~67_combout ) ) ) # ( !\memout_M[2]~0_combout  & ( \memout_M[13]~21_combout  ) )

	.dataa(!\dbus[13]~67_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\memout_M[13]~21_combout ),
	.datae(gnd),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[13]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[13]~46 .extended_lut = "off";
defparam \memout_M[13]~46 .lut_mask = 64'h00FF00FF55FF55FF;
defparam \memout_M[13]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N22
dffeas \memout_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[13]~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[13] .is_wysiwyg = "true";
defparam \memout_W[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N10
dffeas \pcplus_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[13] .is_wysiwyg = "true";
defparam \pcplus_W[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N9
cyclonev_lcell_comb \aluout_W[13]~feeder (
// Equation(s):
// \aluout_W[13]~feeder_combout  = ( \aluout_M[13]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_M[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[13]~feeder .extended_lut = "off";
defparam \aluout_W[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N10
dffeas \aluout_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[13] .is_wysiwyg = "true";
defparam \aluout_W[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N42
cyclonev_lcell_comb \wregval_W[13]~21 (
// Equation(s):
// \wregval_W[13]~21_combout  = ( \selpcplus_W~q  & ( \selmemout_W~q  & ( (!\selaluout_W~q  & (memout_W[13])) # (\selaluout_W~q  & ((aluout_W[13]))) ) ) ) # ( !\selpcplus_W~q  & ( \selmemout_W~q  & ( (!\selaluout_W~q  & (memout_W[13])) # (\selaluout_W~q  & 
// ((aluout_W[13]))) ) ) ) # ( \selpcplus_W~q  & ( !\selmemout_W~q  & ( (!\selaluout_W~q  & (pcplus_W[13])) # (\selaluout_W~q  & ((aluout_W[13]))) ) ) ) # ( !\selpcplus_W~q  & ( !\selmemout_W~q  & ( (\selaluout_W~q  & aluout_W[13]) ) ) )

	.dataa(!memout_W[13]),
	.datab(!pcplus_W[13]),
	.datac(!\selaluout_W~q ),
	.datad(!aluout_W[13]),
	.datae(!\selpcplus_W~q ),
	.dataf(!\selmemout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[13]~21 .extended_lut = "off";
defparam \wregval_W[13]~21 .lut_mask = 64'h000F303F505F505F;
defparam \wregval_W[13]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y2_N34
dffeas \aluout_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[14] .is_wysiwyg = "true";
defparam \aluout_W[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N40
dffeas \pcplus_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[14] .is_wysiwyg = "true";
defparam \pcplus_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N22
dffeas \pcplus_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[14] .is_wysiwyg = "true";
defparam \pcplus_W[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N40
dffeas \wmemval_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[14]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[14] .is_wysiwyg = "true";
defparam \wmemval_M[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N39
cyclonev_lcell_comb \dbus[14]~70 (
// Equation(s):
// \dbus[14]~70_combout  = ( \wrmem_M~q  & ( wmemval_M[14] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[14]),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[14]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[14]~70 .extended_lut = "off";
defparam \dbus[14]~70 .lut_mask = 64'h0000000000FF00FF;
defparam \dbus[14]~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[57]~10 (
// Equation(s):
// \dmem_rtl_0_bypass[57]~10_combout  = ( !\dbus[14]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[14]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[57]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57]~10 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[57]~10 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[57]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N53
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[57]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[14]~71_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF032E00E40E54608310B5D2FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X3_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[14]~71_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N12
cyclonev_lcell_comb \dmem~76 (
// Equation(s):
// \dmem~76_combout  = ( !\dbus[14]~71_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[14]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~76 .extended_lut = "off";
defparam \dmem~76 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~76 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N14
dffeas \dmem~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~15 .is_wysiwyg = "true";
defparam \dmem~15 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N36
cyclonev_lcell_comb \dmem~55 (
// Equation(s):
// \dmem~55_combout  = ( \dmem~15_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ))))) ) ) # ( !\dmem~15_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem~15_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~55 .extended_lut = "off";
defparam \dmem~55 .lut_mask = 64'hF2F7F2F702070207;
defparam \dmem~55 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N50
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N54
cyclonev_lcell_comb \dbus[14]~71 (
// Equation(s):
// \dbus[14]~71_combout  = ( \dmem~55_combout  & ( dmem_rtl_0_bypass[58] & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[57]) # (!\dmem~40_combout )))) # (\dbus[14]~70_combout ) ) ) ) # ( !\dmem~55_combout  & ( dmem_rtl_0_bypass[58] & ( 
// ((\dbus[10]~4_combout  & (!dmem_rtl_0_bypass[57] & \dmem~40_combout ))) # (\dbus[14]~70_combout ) ) ) ) # ( \dmem~55_combout  & ( !dmem_rtl_0_bypass[58] & ( ((\dbus[10]~4_combout  & !dmem_rtl_0_bypass[57])) # (\dbus[14]~70_combout ) ) ) ) # ( 
// !\dmem~55_combout  & ( !dmem_rtl_0_bypass[58] & ( ((\dbus[10]~4_combout  & !dmem_rtl_0_bypass[57])) # (\dbus[14]~70_combout ) ) ) )

	.dataa(!\dbus[10]~4_combout ),
	.datab(!\dbus[14]~70_combout ),
	.datac(!dmem_rtl_0_bypass[57]),
	.datad(!\dmem~40_combout ),
	.datae(!\dmem~55_combout ),
	.dataf(!dmem_rtl_0_bypass[58]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[14]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[14]~71 .extended_lut = "off";
defparam \dbus[14]~71 .lut_mask = 64'h7373737333737773;
defparam \dbus[14]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N21
cyclonev_lcell_comb \memout_M[14]~48 (
// Equation(s):
// \memout_M[14]~48_combout  = ((\memout_M[2]~0_combout  & \dbus[14]~71_combout )) # (\memout_M[14]~22_combout )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\memout_M[14]~22_combout ),
	.datac(gnd),
	.datad(!\dbus[14]~71_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[14]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[14]~48 .extended_lut = "off";
defparam \memout_M[14]~48 .lut_mask = 64'h3377337733773377;
defparam \memout_M[14]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N23
dffeas \memout_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[14]~48_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[14] .is_wysiwyg = "true";
defparam \memout_W[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N54
cyclonev_lcell_comb \wregval_W[14]~23 (
// Equation(s):
// \wregval_W[14]~23_combout  = ( pcplus_W[14] & ( memout_W[14] & ( (!\selaluout_W~q  & (((\selpcplus_W~q )) # (\selmemout_W~q ))) # (\selaluout_W~q  & (((aluout_W[14])))) ) ) ) # ( !pcplus_W[14] & ( memout_W[14] & ( (!\selaluout_W~q  & (\selmemout_W~q )) # 
// (\selaluout_W~q  & ((aluout_W[14]))) ) ) ) # ( pcplus_W[14] & ( !memout_W[14] & ( (!\selaluout_W~q  & (!\selmemout_W~q  & (\selpcplus_W~q ))) # (\selaluout_W~q  & (((aluout_W[14])))) ) ) ) # ( !pcplus_W[14] & ( !memout_W[14] & ( (\selaluout_W~q  & 
// aluout_W[14]) ) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selmemout_W~q ),
	.datac(!\selpcplus_W~q ),
	.datad(!aluout_W[14]),
	.datae(!pcplus_W[14]),
	.dataf(!memout_W[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[14]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[14]~23 .extended_lut = "off";
defparam \wregval_W[14]~23 .lut_mask = 64'h0055085D22772A7F;
defparam \wregval_W[14]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N26
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[18]~31_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001FA263581F70BC339F1C00000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[18]~31_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X17_Y4_N19
dffeas \dmem~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[18]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~19 .is_wysiwyg = "true";
defparam \dmem~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \dmem~43 (
// Equation(s):
// \dmem~43_combout  = ( \dmem~19_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout )))) ) ) # ( !\dmem~19_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] 
// & ((\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ))))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem~19_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~43 .extended_lut = "off";
defparam \dmem~43 .lut_mask = 64'h11031103DDCFDDCF;
defparam \dmem~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N38
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[18]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N18
cyclonev_lcell_comb \dbus[18]~30 (
// Equation(s):
// \dbus[18]~30_combout  = ( \wrmem_M~q  & ( wmemval_M[18] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[18]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[18]~30 .extended_lut = "off";
defparam \dbus[18]~30 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[18]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \dbus[18]~31 (
// Equation(s):
// \dbus[18]~31_combout  = ( dmem_rtl_0_bypass[65] & ( \dbus[18]~30_combout  ) ) # ( !dmem_rtl_0_bypass[65] & ( \dbus[18]~30_combout  ) ) # ( dmem_rtl_0_bypass[65] & ( !\dbus[18]~30_combout  & ( (\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[66]) # 
// ((\dmem~43_combout ) # (\dmem~40_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[65] & ( !\dbus[18]~30_combout  & ( (dmem_rtl_0_bypass[66] & (!\dmem~40_combout  & (\dbus[10]~4_combout  & \dmem~43_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[66]),
	.datab(!\dmem~40_combout ),
	.datac(!\dbus[10]~4_combout ),
	.datad(!\dmem~43_combout ),
	.datae(!dmem_rtl_0_bypass[65]),
	.dataf(!\dbus[18]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[18]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[18]~31 .extended_lut = "off";
defparam \dbus[18]~31 .lut_mask = 64'h00040B0FFFFFFFFF;
defparam \dbus[18]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N24
cyclonev_lcell_comb \memout_M[18]~32 (
// Equation(s):
// \memout_M[18]~32_combout  = ( \dbus[18]~31_combout  & ( ((\memout_M[10]~10_combout  & HexOut[18])) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[18]~31_combout  & ( (\memout_M[10]~10_combout  & HexOut[18]) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\memout_M[10]~10_combout ),
	.datac(gnd),
	.datad(!HexOut[18]),
	.datae(gnd),
	.dataf(!\dbus[18]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[18]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[18]~32 .extended_lut = "off";
defparam \memout_M[18]~32 .lut_mask = 64'h0033003355775577;
defparam \memout_M[18]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N26
dffeas \memout_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[18]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[18] .is_wysiwyg = "true";
defparam \memout_W[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N31
dffeas \aluout_M[18]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[18]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N6
cyclonev_lcell_comb \aluout_W[18]~feeder (
// Equation(s):
// \aluout_W[18]~feeder_combout  = ( \aluout_M[18]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_M[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[18]~feeder .extended_lut = "off";
defparam \aluout_W[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N7
dffeas \aluout_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[18] .is_wysiwyg = "true";
defparam \aluout_W[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N43
dffeas \pcplus_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[18] .is_wysiwyg = "true";
defparam \pcplus_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N34
dffeas \pcplus_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[18] .is_wysiwyg = "true";
defparam \pcplus_W[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N6
cyclonev_lcell_comb \wregval_W[18]~7 (
// Equation(s):
// \wregval_W[18]~7_combout  = ( pcplus_W[18] & ( \selpcplus_W~q  & ( (!\selaluout_W~q  & ((!\selmemout_W~DUPLICATE_q ) # ((memout_W[18])))) # (\selaluout_W~q  & (((aluout_W[18])))) ) ) ) # ( !pcplus_W[18] & ( \selpcplus_W~q  & ( (!\selaluout_W~q  & 
// (\selmemout_W~DUPLICATE_q  & (memout_W[18]))) # (\selaluout_W~q  & (((aluout_W[18])))) ) ) ) # ( pcplus_W[18] & ( !\selpcplus_W~q  & ( (!\selaluout_W~q  & (\selmemout_W~DUPLICATE_q  & (memout_W[18]))) # (\selaluout_W~q  & (((aluout_W[18])))) ) ) ) # ( 
// !pcplus_W[18] & ( !\selpcplus_W~q  & ( (!\selaluout_W~q  & (\selmemout_W~DUPLICATE_q  & (memout_W[18]))) # (\selaluout_W~q  & (((aluout_W[18])))) ) ) )

	.dataa(!\selmemout_W~DUPLICATE_q ),
	.datab(!memout_W[18]),
	.datac(!\selaluout_W~q ),
	.datad(!aluout_W[18]),
	.datae(!pcplus_W[18]),
	.dataf(!\selpcplus_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[18]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[18]~7 .extended_lut = "off";
defparam \wregval_W[18]~7 .lut_mask = 64'h101F101F101FB0BF;
defparam \wregval_W[18]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N4
dffeas \wmemval_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[19]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[19] .is_wysiwyg = "true";
defparam \wmemval_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N47
dffeas \HexOut[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[19]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[19] .is_wysiwyg = "true";
defparam \HexOut[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N3
cyclonev_lcell_comb \dbus[19]~28 (
// Equation(s):
// \dbus[19]~28_combout  = (\wrmem_M~q  & wmemval_M[19])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(!wmemval_M[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[19]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[19]~28 .extended_lut = "off";
defparam \dbus[19]~28 .lut_mask = 64'h000F000F000F000F;
defparam \dbus[19]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N28
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N32
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[19]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[19]~29_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A0513C83E0074130037F80000000000000000";
// synopsys translate_on

// Location: FF_X17_Y4_N23
dffeas \dmem~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[19]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~20 .is_wysiwyg = "true";
defparam \dmem~20 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[19]~29_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N21
cyclonev_lcell_comb \dmem~42 (
// Equation(s):
// \dmem~42_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\dmem~0_q  & (((\dmem~20_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  & ( (!\dmem~0_q  & (((\dmem~20_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~20_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~42 .extended_lut = "off";
defparam \dmem~42 .lut_mask = 64'h04F404F407F707F7;
defparam \dmem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \dbus[19]~29 (
// Equation(s):
// \dbus[19]~29_combout  = ( dmem_rtl_0_bypass[67] & ( \dmem~42_combout  & ( (\dbus[10]~4_combout ) # (\dbus[19]~28_combout ) ) ) ) # ( !dmem_rtl_0_bypass[67] & ( \dmem~42_combout  & ( ((dmem_rtl_0_bypass[68] & (\dbus[10]~4_combout  & !\dmem~40_combout ))) # 
// (\dbus[19]~28_combout ) ) ) ) # ( dmem_rtl_0_bypass[67] & ( !\dmem~42_combout  & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[68]) # (\dmem~40_combout )))) # (\dbus[19]~28_combout ) ) ) ) # ( !dmem_rtl_0_bypass[67] & ( !\dmem~42_combout  & ( 
// \dbus[19]~28_combout  ) ) )

	.dataa(!\dbus[19]~28_combout ),
	.datab(!dmem_rtl_0_bypass[68]),
	.datac(!\dbus[10]~4_combout ),
	.datad(!\dmem~40_combout ),
	.datae(!dmem_rtl_0_bypass[67]),
	.dataf(!\dmem~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[19]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[19]~29 .extended_lut = "off";
defparam \dbus[19]~29 .lut_mask = 64'h55555D5F57555F5F;
defparam \dbus[19]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N27
cyclonev_lcell_comb \memout_M[19]~31 (
// Equation(s):
// \memout_M[19]~31_combout  = ( \dbus[19]~29_combout  & ( ((\memout_M[10]~10_combout  & HexOut[19])) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[19]~29_combout  & ( (\memout_M[10]~10_combout  & HexOut[19]) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\memout_M[10]~10_combout ),
	.datac(gnd),
	.datad(!HexOut[19]),
	.datae(gnd),
	.dataf(!\dbus[19]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[19]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[19]~31 .extended_lut = "off";
defparam \memout_M[19]~31 .lut_mask = 64'h0033003355775577;
defparam \memout_M[19]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N28
dffeas \memout_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[19]~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[19] .is_wysiwyg = "true";
defparam \memout_W[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y10_N34
dffeas \pcplus_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[19] .is_wysiwyg = "true";
defparam \pcplus_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y10_N27
cyclonev_lcell_comb \pcplus_W[19]~feeder (
// Equation(s):
// \pcplus_W[19]~feeder_combout  = ( pcplus_M[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[19]~feeder .extended_lut = "off";
defparam \pcplus_W[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y10_N28
dffeas \pcplus_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[19] .is_wysiwyg = "true";
defparam \pcplus_W[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N41
dffeas \regval2_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[19]~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[19] .is_wysiwyg = "true";
defparam \regval2_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \aluin2_A[19]~5 (
// Equation(s):
// \aluin2_A[19]~5_combout  = ( \aluimm_A~DUPLICATE_q  & ( regval2_A[19] & ( \off_A[31]~DUPLICATE_q  ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[19] ) ) # ( \aluimm_A~DUPLICATE_q  & ( !regval2_A[19] & ( \off_A[31]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!regval2_A[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[19]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[19]~5 .extended_lut = "off";
defparam \aluin2_A[19]~5 .lut_mask = 64'h00003333FFFF3333;
defparam \aluin2_A[19]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N12
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( regval1_A[19] & ( \aluin2_A[19]~5_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[1])) # (alufunc_A[3] & (alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( !regval1_A[19] & ( \aluin2_A[19]~5_combout  & ( (alufunc_A[2] & 
// ((!alufunc_A[3] & (!alufunc_A[1] $ (!alufunc_A[0]))) # (alufunc_A[3] & (!alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( regval1_A[19] & ( !\aluin2_A[19]~5_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[1] $ (!alufunc_A[0]))) # (alufunc_A[3] & 
// (!alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( !regval1_A[19] & ( !\aluin2_A[19]~5_combout  & ( (alufunc_A[3] & (alufunc_A[2] & ((!alufunc_A[1]) # (!alufunc_A[0])))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[0]),
	.datae(!regval1_A[19]),
	.dataf(!\aluin2_A[19]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h1110122012202120;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N15
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[18]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[18] ) + ( \Add2~30  ))
// \Add2~26  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[18]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[18] ) + ( \Add2~30  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[18]),
	.datad(!regval2_A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N18
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[19]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[19] ) + ( \Add2~26  ))
// \Add2~22  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[19]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[19] ) + ( \Add2~26  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval2_A[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[19]),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N36
cyclonev_lcell_comb \Selector12~1 (
// Equation(s):
// \Selector12~1_combout  = ( \Add2~21_sumout  & ( (((\Selector6~0_combout  & \Add1~21_sumout )) # (\Selector12~0_combout )) # (\Selector0~1_combout ) ) ) # ( !\Add2~21_sumout  & ( ((\Selector6~0_combout  & \Add1~21_sumout )) # (\Selector12~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Add1~21_sumout ),
	.datad(!\Selector12~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~1 .extended_lut = "off";
defparam \Selector12~1 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \Selector12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N38
dffeas \aluout_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector12~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[19] .is_wysiwyg = "true";
defparam \aluout_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N16
dffeas \aluout_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[19] .is_wysiwyg = "true";
defparam \aluout_W[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N18
cyclonev_lcell_comb \wregval_W[19]~6 (
// Equation(s):
// \wregval_W[19]~6_combout  = ( \selaluout_W~q  & ( aluout_W[19] ) ) # ( !\selaluout_W~q  & ( aluout_W[19] & ( (!\selmemout_W~q  & (((pcplus_W[19] & \selpcplus_W~q )))) # (\selmemout_W~q  & (memout_W[19])) ) ) ) # ( !\selaluout_W~q  & ( !aluout_W[19] & ( 
// (!\selmemout_W~q  & (((pcplus_W[19] & \selpcplus_W~q )))) # (\selmemout_W~q  & (memout_W[19])) ) ) )

	.dataa(!memout_W[19]),
	.datab(!pcplus_W[19]),
	.datac(!\selmemout_W~q ),
	.datad(!\selpcplus_W~q ),
	.datae(!\selaluout_W~q ),
	.dataf(!aluout_W[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[19]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[19]~6 .extended_lut = "off";
defparam \wregval_W[19]~6 .lut_mask = 64'h053500000535FFFF;
defparam \wregval_W[19]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N34
dffeas \pcplus_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcplus_A[20]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[20] .is_wysiwyg = "true";
defparam \pcplus_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N46
dffeas \pcplus_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[20] .is_wysiwyg = "true";
defparam \pcplus_W[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N50
dffeas \aluout_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[20] .is_wysiwyg = "true";
defparam \aluout_W[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N2
dffeas \wmemval_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[20]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[20] .is_wysiwyg = "true";
defparam \wmemval_M[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N21
cyclonev_lcell_comb \HexOut[20]~8 (
// Equation(s):
// \HexOut[20]~8_combout  = ( !wmemval_M[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[20]~8 .extended_lut = "off";
defparam \HexOut[20]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N35
dffeas \HexOut[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[20]~8_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[20]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[20] .is_wysiwyg = "true";
defparam \HexOut[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N28
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N12
cyclonev_lcell_comb \dbus[20]~26 (
// Equation(s):
// \dbus[20]~26_combout  = ( wmemval_M[20] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[20]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[20]~26 .extended_lut = "off";
defparam \dbus[20]~26 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[20]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N56
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[20]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[20]~27_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002E80201000001052101200000000000000000";
// synopsys translate_on

// Location: FF_X24_Y4_N20
dffeas \dmem~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[20]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~21 .is_wysiwyg = "true";
defparam \dmem~21 .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[20]~27_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N18
cyclonev_lcell_comb \dmem~41 (
// Equation(s):
// \dmem~41_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (!\dmem~0_q  & (((\dmem~21_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  & ( (!\dmem~0_q  & (((\dmem~21_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem~21_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~41 .extended_lut = "off";
defparam \dmem~41 .lut_mask = 64'h10DC10DC13DF13DF;
defparam \dmem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N54
cyclonev_lcell_comb \dbus[20]~27 (
// Equation(s):
// \dbus[20]~27_combout  = ( dmem_rtl_0_bypass[69] & ( \dmem~41_combout  & ( (\dbus[20]~26_combout ) # (\dbus[10]~4_combout ) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( \dmem~41_combout  & ( ((!\dmem~40_combout  & (\dbus[10]~4_combout  & dmem_rtl_0_bypass[70]))) # 
// (\dbus[20]~26_combout ) ) ) ) # ( dmem_rtl_0_bypass[69] & ( !\dmem~41_combout  & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[70]) # (\dmem~40_combout )))) # (\dbus[20]~26_combout ) ) ) ) # ( !dmem_rtl_0_bypass[69] & ( !\dmem~41_combout  & ( 
// \dbus[20]~26_combout  ) ) )

	.dataa(!\dmem~40_combout ),
	.datab(!\dbus[10]~4_combout ),
	.datac(!dmem_rtl_0_bypass[70]),
	.datad(!\dbus[20]~26_combout ),
	.datae(!dmem_rtl_0_bypass[69]),
	.dataf(!\dmem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[20]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[20]~27 .extended_lut = "off";
defparam \dbus[20]~27 .lut_mask = 64'h00FF31FF02FF33FF;
defparam \dbus[20]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N0
cyclonev_lcell_comb \memout_M[20]~30 (
// Equation(s):
// \memout_M[20]~30_combout  = ( \dbus[20]~27_combout  & ( ((!HexOut[20] & \memout_M[10]~10_combout )) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[20]~27_combout  & ( (!HexOut[20] & \memout_M[10]~10_combout ) ) )

	.dataa(gnd),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!HexOut[20]),
	.datad(!\memout_M[10]~10_combout ),
	.datae(gnd),
	.dataf(!\dbus[20]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[20]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[20]~30 .extended_lut = "off";
defparam \memout_M[20]~30 .lut_mask = 64'h00F000F033F333F3;
defparam \memout_M[20]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N1
dffeas \memout_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[20]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[20] .is_wysiwyg = "true";
defparam \memout_W[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N48
cyclonev_lcell_comb \wregval_W[20]~5 (
// Equation(s):
// \wregval_W[20]~5_combout  = ( aluout_W[20] & ( memout_W[20] & ( (((pcplus_W[20] & \selpcplus_W~q )) # (\selaluout_W~q )) # (\selmemout_W~q ) ) ) ) # ( !aluout_W[20] & ( memout_W[20] & ( (!\selaluout_W~q  & (((pcplus_W[20] & \selpcplus_W~q )) # 
// (\selmemout_W~q ))) ) ) ) # ( aluout_W[20] & ( !memout_W[20] & ( ((pcplus_W[20] & (!\selmemout_W~q  & \selpcplus_W~q ))) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[20] & ( !memout_W[20] & ( (pcplus_W[20] & (!\selmemout_W~q  & (!\selaluout_W~q  & 
// \selpcplus_W~q ))) ) ) )

	.dataa(!pcplus_W[20]),
	.datab(!\selmemout_W~q ),
	.datac(!\selaluout_W~q ),
	.datad(!\selpcplus_W~q ),
	.datae(!aluout_W[20]),
	.dataf(!memout_W[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[20]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[20]~5 .extended_lut = "off";
defparam \wregval_W[20]~5 .lut_mask = 64'h00400F4F30703F7F;
defparam \wregval_W[20]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N22
dffeas \pcplus_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[21] .is_wysiwyg = "true";
defparam \pcplus_W[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N50
dffeas \regval1_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[21]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[21] .is_wysiwyg = "true";
defparam \regval1_A[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N21
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[20]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[20] ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[20]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[20] ) + ( \Add2~22  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[20]),
	.datad(!\regval2_A[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N24
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[21]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[21] ) + ( \Add2~18  ))
// \Add2~102  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[21]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[21] ) + ( \Add2~18  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[21]),
	.datad(!regval2_A[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N39
cyclonev_lcell_comb \Selector10~1 (
// Equation(s):
// \Selector10~1_combout  = ( \Selector10~0_combout  ) # ( !\Selector10~0_combout  & ( (!\Selector0~1_combout  & (\Selector6~0_combout  & ((\Add1~101_sumout )))) # (\Selector0~1_combout  & (((\Selector6~0_combout  & \Add1~101_sumout )) # (\Add2~101_sumout 
// ))) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector6~0_combout ),
	.datac(!\Add2~101_sumout ),
	.datad(!\Add1~101_sumout ),
	.datae(gnd),
	.dataf(!\Selector10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~1 .extended_lut = "off";
defparam \Selector10~1 .lut_mask = 64'h05370537FFFFFFFF;
defparam \Selector10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N40
dffeas \aluout_M[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector10~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[21]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N39
cyclonev_lcell_comb \aluout_W[21]~feeder (
// Equation(s):
// \aluout_W[21]~feeder_combout  = ( \aluout_M[21]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_M[21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[21]~feeder .extended_lut = "off";
defparam \aluout_W[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N40
dffeas \aluout_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[21] .is_wysiwyg = "true";
defparam \aluout_W[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N6
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N7
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N3
cyclonev_lcell_comb \dbus[21]~68 (
// Equation(s):
// \dbus[21]~68_combout  = (\wrmem_M~q  & wmemval_M[21])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(!wmemval_M[21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[21]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[21]~68 .extended_lut = "off";
defparam \dbus[21]~68 .lut_mask = 64'h000F000F000F000F;
defparam \dbus[21]~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N44
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[21]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[21]~69_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020408562840900000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[21]~69_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X24_Y4_N31
dffeas \dmem~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[21]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~22 .is_wysiwyg = "true";
defparam \dmem~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N36
cyclonev_lcell_comb \dmem~54 (
// Equation(s):
// \dmem~54_combout  = ( \dmem~22_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )))) ) ) # ( !\dmem~22_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] 
// & ((\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ))))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem~22_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~54 .extended_lut = "off";
defparam \dmem~54 .lut_mask = 64'h11051105BBAFBBAF;
defparam \dmem~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N42
cyclonev_lcell_comb \dbus[21]~69 (
// Equation(s):
// \dbus[21]~69_combout  = ( dmem_rtl_0_bypass[71] & ( \dmem~54_combout  & ( (\dbus[21]~68_combout ) # (\dbus[10]~4_combout ) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( \dmem~54_combout  & ( ((dmem_rtl_0_bypass[72] & (\dbus[10]~4_combout  & !\dmem~40_combout ))) # 
// (\dbus[21]~68_combout ) ) ) ) # ( dmem_rtl_0_bypass[71] & ( !\dmem~54_combout  & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[72]) # (\dmem~40_combout )))) # (\dbus[21]~68_combout ) ) ) ) # ( !dmem_rtl_0_bypass[71] & ( !\dmem~54_combout  & ( 
// \dbus[21]~68_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[72]),
	.datab(!\dbus[10]~4_combout ),
	.datac(!\dbus[21]~68_combout ),
	.datad(!\dmem~40_combout ),
	.datae(!dmem_rtl_0_bypass[71]),
	.dataf(!\dmem~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[21]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[21]~69 .extended_lut = "off";
defparam \dbus[21]~69 .lut_mask = 64'h0F0F2F3F1F0F3F3F;
defparam \dbus[21]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N42
cyclonev_lcell_comb \memout_M[21]~47 (
// Equation(s):
// \memout_M[21]~47_combout  = ( \memout_M[10]~10_combout  & ( \dbus[21]~69_combout  & ( (\HexOut[21]~DUPLICATE_q ) # (\memout_M[2]~0_combout ) ) ) ) # ( !\memout_M[10]~10_combout  & ( \dbus[21]~69_combout  & ( \memout_M[2]~0_combout  ) ) ) # ( 
// \memout_M[10]~10_combout  & ( !\dbus[21]~69_combout  & ( \HexOut[21]~DUPLICATE_q  ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(gnd),
	.datac(!\HexOut[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\memout_M[10]~10_combout ),
	.dataf(!\dbus[21]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[21]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[21]~47 .extended_lut = "off";
defparam \memout_M[21]~47 .lut_mask = 64'h00000F0F55555F5F;
defparam \memout_M[21]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N43
dffeas \memout_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[21]~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[21] .is_wysiwyg = "true";
defparam \memout_W[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N0
cyclonev_lcell_comb \wregval_W[21]~22 (
// Equation(s):
// \wregval_W[21]~22_combout  = ( memout_W[21] & ( \selmemout_W~q  & ( (!\selaluout_W~q ) # (aluout_W[21]) ) ) ) # ( !memout_W[21] & ( \selmemout_W~q  & ( (aluout_W[21] & \selaluout_W~q ) ) ) ) # ( memout_W[21] & ( !\selmemout_W~q  & ( (!\selaluout_W~q  & 
// (pcplus_W[21] & (\selpcplus_W~q ))) # (\selaluout_W~q  & (((aluout_W[21])))) ) ) ) # ( !memout_W[21] & ( !\selmemout_W~q  & ( (!\selaluout_W~q  & (pcplus_W[21] & (\selpcplus_W~q ))) # (\selaluout_W~q  & (((aluout_W[21])))) ) ) )

	.dataa(!pcplus_W[21]),
	.datab(!\selpcplus_W~q ),
	.datac(!aluout_W[21]),
	.datad(!\selaluout_W~q ),
	.datae(!memout_W[21]),
	.dataf(!\selmemout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[21]~22 .extended_lut = "off";
defparam \wregval_W[21]~22 .lut_mask = 64'h110F110F000FFF0F;
defparam \wregval_W[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N3
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( \regval1_A[21]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[21]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~18  ))
// \Add1~102  = CARRY(( \regval1_A[21]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[21]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~18  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[21]),
	.datad(!\regval1_A[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N6
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[22]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[22]~DUPLICATE_q  ) + ( \Add1~102  ))
// \Add1~98  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[22]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[22]~DUPLICATE_q  ) + ( \Add1~102  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval1_A[22]~DUPLICATE_q ),
	.datad(!regval2_A[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N27
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( \regval1_A[22]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[22]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~102  ))
// \Add2~98  = CARRY(( \regval1_A[22]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[22]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~102  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval1_A[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[22]),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h000011DD00000F0F;
defparam \Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N14
dffeas \regval1_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[22]~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[22] .is_wysiwyg = "true";
defparam \regval1_A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N33
cyclonev_lcell_comb \aluin2_A[22]~24 (
// Equation(s):
// \aluin2_A[22]~24_combout  = ( \aluimm_A~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[22] ) )

	.dataa(!regval2_A[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[22]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[22]~24 .extended_lut = "off";
defparam \aluin2_A[22]~24 .lut_mask = 64'h5555555500FF00FF;
defparam \aluin2_A[22]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( regval1_A[22] & ( \aluin2_A[22]~24_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & ((!alufunc_A[3]))) # (alufunc_A[1] & (!alufunc_A[0] & alufunc_A[3])))) ) ) ) # ( !regval1_A[22] & ( \aluin2_A[22]~24_combout  & ( (alufunc_A[2] & 
// ((!alufunc_A[0] & (!alufunc_A[1] $ (!alufunc_A[3]))) # (alufunc_A[0] & (!alufunc_A[1] & !alufunc_A[3])))) ) ) ) # ( regval1_A[22] & ( !\aluin2_A[22]~24_combout  & ( (alufunc_A[2] & ((!alufunc_A[0] & (!alufunc_A[1] $ (!alufunc_A[3]))) # (alufunc_A[0] & 
// (!alufunc_A[1] & !alufunc_A[3])))) ) ) ) # ( !regval1_A[22] & ( !\aluin2_A[22]~24_combout  & ( (alufunc_A[2] & (alufunc_A[3] & ((!alufunc_A[0]) # (!alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[3]),
	.datae(!regval1_A[22]),
	.dataf(!\aluin2_A[22]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h0054144014405004;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N9
cyclonev_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = ( \Selector9~0_combout  ) # ( !\Selector9~0_combout  & ( (!\Selector6~0_combout  & (\Selector0~1_combout  & ((\Add2~97_sumout )))) # (\Selector6~0_combout  & (((\Selector0~1_combout  & \Add2~97_sumout )) # (\Add1~97_sumout ))) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Add1~97_sumout ),
	.datad(!\Add2~97_sumout ),
	.datae(gnd),
	.dataf(!\Selector9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~1 .extended_lut = "off";
defparam \Selector9~1 .lut_mask = 64'h05370537FFFFFFFF;
defparam \Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N10
dffeas \aluout_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector9~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[22] .is_wysiwyg = "true";
defparam \aluout_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N41
dffeas \aluout_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[22] .is_wysiwyg = "true";
defparam \aluout_W[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N13
dffeas \pcplus_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[22] .is_wysiwyg = "true";
defparam \pcplus_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N10
dffeas \pcplus_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[22] .is_wysiwyg = "true";
defparam \pcplus_W[22] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[22]~80_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[22]~80_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X24_Y4_N13
dffeas \dmem~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[22]~80_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~23 .is_wysiwyg = "true";
defparam \dmem~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N0
cyclonev_lcell_comb \dmem~56 (
// Equation(s):
// \dmem~56_combout  = ( \dmem~23_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ))) ) ) # ( !\dmem~23_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] 
// & (\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem~23_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~56 .extended_lut = "off";
defparam \dmem~56 .lut_mask = 64'h03050305F3F5F3F5;
defparam \dmem~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N11
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N50
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[22]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N39
cyclonev_lcell_comb \dbus[22]~79 (
// Equation(s):
// \dbus[22]~79_combout  = (\wrmem_M~q  & wmemval_M[22])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(!wmemval_M[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[22]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[22]~79 .extended_lut = "off";
defparam \dbus[22]~79 .lut_mask = 64'h000F000F000F000F;
defparam \dbus[22]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N48
cyclonev_lcell_comb \dbus[22]~80 (
// Equation(s):
// \dbus[22]~80_combout  = ( dmem_rtl_0_bypass[73] & ( \dbus[22]~79_combout  ) ) # ( !dmem_rtl_0_bypass[73] & ( \dbus[22]~79_combout  ) ) # ( dmem_rtl_0_bypass[73] & ( !\dbus[22]~79_combout  & ( (\dbus[10]~4_combout  & (((!dmem_rtl_0_bypass[74]) # 
// (\dmem~40_combout )) # (\dmem~56_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[73] & ( !\dbus[22]~79_combout  & ( (\dmem~56_combout  & (\dbus[10]~4_combout  & (!\dmem~40_combout  & dmem_rtl_0_bypass[74]))) ) ) )

	.dataa(!\dmem~56_combout ),
	.datab(!\dbus[10]~4_combout ),
	.datac(!\dmem~40_combout ),
	.datad(!dmem_rtl_0_bypass[74]),
	.datae(!dmem_rtl_0_bypass[73]),
	.dataf(!\dbus[22]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[22]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[22]~80 .extended_lut = "off";
defparam \dbus[22]~80 .lut_mask = 64'h00103313FFFFFFFF;
defparam \dbus[22]~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N0
cyclonev_lcell_comb \memout_M[22]~50 (
// Equation(s):
// \memout_M[22]~50_combout  = ( \dbus[22]~80_combout  & ( ((\memout_M[10]~10_combout  & HexOut[22])) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[22]~80_combout  & ( (\memout_M[10]~10_combout  & HexOut[22]) ) )

	.dataa(gnd),
	.datab(!\memout_M[10]~10_combout ),
	.datac(!HexOut[22]),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!\dbus[22]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[22]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[22]~50 .extended_lut = "off";
defparam \memout_M[22]~50 .lut_mask = 64'h0303030303FF03FF;
defparam \memout_M[22]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N1
dffeas \memout_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[22]~50_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[22] .is_wysiwyg = "true";
defparam \memout_W[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N54
cyclonev_lcell_comb \wregval_W[22]~25 (
// Equation(s):
// \wregval_W[22]~25_combout  = ( \selaluout_W~q  & ( \selmemout_W~q  & ( aluout_W[22] ) ) ) # ( !\selaluout_W~q  & ( \selmemout_W~q  & ( memout_W[22] ) ) ) # ( \selaluout_W~q  & ( !\selmemout_W~q  & ( aluout_W[22] ) ) ) # ( !\selaluout_W~q  & ( 
// !\selmemout_W~q  & ( (\selpcplus_W~q  & pcplus_W[22]) ) ) )

	.dataa(!aluout_W[22]),
	.datab(!\selpcplus_W~q ),
	.datac(!pcplus_W[22]),
	.datad(!memout_W[22]),
	.datae(!\selaluout_W~q ),
	.dataf(!\selmemout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[22]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[22]~25 .extended_lut = "off";
defparam \wregval_W[22]~25 .lut_mask = 64'h0303555500FF5555;
defparam \wregval_W[22]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N59
dffeas \pcplus_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[23] .is_wysiwyg = "true";
defparam \pcplus_W[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N20
dffeas \aluout_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[23] .is_wysiwyg = "true";
defparam \aluout_W[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N25
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[23]~90_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X3_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[23]~90_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X24_Y4_N35
dffeas \dmem~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[23]~90_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~24 .is_wysiwyg = "true";
defparam \dmem~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N33
cyclonev_lcell_comb \dmem~61 (
// Equation(s):
// \dmem~61_combout  = ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout )) ) 
// ) # ( !\dmem~0_q  & ( \dmem~24_q  ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datad(!\dmem~24_q ),
	.datae(gnd),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~61 .extended_lut = "off";
defparam \dmem~61 .lut_mask = 64'h00FF00FF1D1D1D1D;
defparam \dmem~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N26
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[23]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N30
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[23]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[23]~DUPLICATE_q  ) + ( \Add2~98  ))
// \Add2~126  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[23]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[23]~DUPLICATE_q  ) + ( \Add2~98  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_A[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N9
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( \regval1_A[23]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[23]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~98  ))
// \Add1~126  = CARRY(( \regval1_A[23]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[23]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~98  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[23]),
	.datad(!\regval1_A[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N54
cyclonev_lcell_comb \result_A[23]~30 (
// Equation(s):
// \result_A[23]~30_combout  = ( \Selector8~0_combout  & ( \Add1~125_sumout  & ( \result_A[1]~4_combout  ) ) ) # ( !\Selector8~0_combout  & ( \Add1~125_sumout  & ( (\result_A[1]~4_combout  & (((\Selector0~1_combout  & \Add2~125_sumout )) # 
// (\Selector6~0_combout ))) ) ) ) # ( \Selector8~0_combout  & ( !\Add1~125_sumout  & ( \result_A[1]~4_combout  ) ) ) # ( !\Selector8~0_combout  & ( !\Add1~125_sumout  & ( (\result_A[1]~4_combout  & (\Selector0~1_combout  & \Add2~125_sumout )) ) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Add2~125_sumout ),
	.datae(!\Selector8~0_combout ),
	.dataf(!\Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[23]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[23]~30 .extended_lut = "off";
defparam \result_A[23]~30 .lut_mask = 64'h0011555505155555;
defparam \result_A[23]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N26
dffeas \result_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[23]~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[23] .is_wysiwyg = "true";
defparam \result_W[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N32
dffeas \regs_rtl_1_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[23]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N43
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[24]~92_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[24]~92_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000041357D87C705052111000000000000000000";
// synopsys translate_on

// Location: FF_X12_Y10_N7
dffeas \dmem~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[24]~92_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~25 .is_wysiwyg = "true";
defparam \dmem~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N30
cyclonev_lcell_comb \dmem~62 (
// Equation(s):
// \dmem~62_combout  = ( \dmem~25_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ))) ) ) # ( !\dmem~25_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] 
// & (\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem~25_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~62 .extended_lut = "off";
defparam \dmem~62 .lut_mask = 64'h01510151ABFBABFB;
defparam \dmem~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N2
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[24]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N26
dffeas selmemout_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\selmemout_A~q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selmemout_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam selmemout_M.is_wysiwyg = "true";
defparam selmemout_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N12
cyclonev_lcell_comb \result_A[24]~54 (
// Equation(s):
// \result_A[24]~54_combout  = ( \Selector7~1_combout  & ( (!\selaluout_A~q  & ((pcplus_A[24]))) # (\selaluout_A~q  & (alufunc_A[5])) ) ) # ( !\Selector7~1_combout  & ( (pcplus_A[24] & !\selaluout_A~q ) ) )

	.dataa(gnd),
	.datab(!alufunc_A[5]),
	.datac(!pcplus_A[24]),
	.datad(!\selaluout_A~q ),
	.datae(gnd),
	.dataf(!\Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[24]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[24]~54 .extended_lut = "off";
defparam \result_A[24]~54 .lut_mask = 64'h0F000F000F330F33;
defparam \result_A[24]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N13
dffeas \restmp_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[24]~54_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[24] .is_wysiwyg = "true";
defparam \restmp_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N0
cyclonev_lcell_comb \result_M[24]~31 (
// Equation(s):
// \result_M[24]~31_combout  = ( restmp_M[24] & ( (!\selmemout_M~q ) # ((\memout_M[2]~0_combout  & \dbus[24]~92_combout )) ) ) # ( !restmp_M[24] & ( (\memout_M[2]~0_combout  & (\selmemout_M~q  & \dbus[24]~92_combout )) ) )

	.dataa(gnd),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\selmemout_M~q ),
	.datad(!\dbus[24]~92_combout ),
	.datae(gnd),
	.dataf(!restmp_M[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[24]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[24]~31 .extended_lut = "off";
defparam \result_M[24]~31 .lut_mask = 64'h00030003F0F3F0F3;
defparam \result_M[24]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N1
dffeas \result_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[24]~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[24] .is_wysiwyg = "true";
defparam \result_W[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N37
dffeas \regs_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[24]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N24
cyclonev_lcell_comb \memout_M[25]~51 (
// Equation(s):
// \memout_M[25]~51_combout  = ( \memout_M[2]~0_combout  & ( \dbus[25]~82_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[25]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[25]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[25]~51 .extended_lut = "off";
defparam \memout_M[25]~51 .lut_mask = 64'h000000000000FFFF;
defparam \memout_M[25]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N26
dffeas \memout_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[25]~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[25] .is_wysiwyg = "true";
defparam \memout_W[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N32
dffeas \aluout_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector6~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[25] .is_wysiwyg = "true";
defparam \aluout_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N58
dffeas \aluout_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[25] .is_wysiwyg = "true";
defparam \aluout_W[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y9_N59
dffeas \pcplus_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[25] .is_wysiwyg = "true";
defparam \pcplus_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N29
dffeas \pcplus_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[25] .is_wysiwyg = "true";
defparam \pcplus_W[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N42
cyclonev_lcell_comb \wregval_W[25]~26 (
// Equation(s):
// \wregval_W[25]~26_combout  = ( pcplus_W[25] & ( \selmemout_W~q  & ( (!\selaluout_W~q  & (memout_W[25])) # (\selaluout_W~q  & ((aluout_W[25]))) ) ) ) # ( !pcplus_W[25] & ( \selmemout_W~q  & ( (!\selaluout_W~q  & (memout_W[25])) # (\selaluout_W~q  & 
// ((aluout_W[25]))) ) ) ) # ( pcplus_W[25] & ( !\selmemout_W~q  & ( (!\selaluout_W~q  & ((\selpcplus_W~q ))) # (\selaluout_W~q  & (aluout_W[25])) ) ) ) # ( !pcplus_W[25] & ( !\selmemout_W~q  & ( (aluout_W[25] & \selaluout_W~q ) ) ) )

	.dataa(!memout_W[25]),
	.datab(!aluout_W[25]),
	.datac(!\selaluout_W~q ),
	.datad(!\selpcplus_W~q ),
	.datae(!pcplus_W[25]),
	.dataf(!\selmemout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[25]~26 .extended_lut = "off";
defparam \wregval_W[25]~26 .lut_mask = 64'h030303F353535353;
defparam \wregval_W[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y5_N34
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N47
dffeas \wmemval_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[26] .is_wysiwyg = "true";
defparam \wmemval_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N45
cyclonev_lcell_comb \dbus[26]~83 (
// Equation(s):
// \dbus[26]~83_combout  = ( wmemval_M[26] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[26]),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[26]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[26]~83 .extended_lut = "off";
defparam \dbus[26]~83 .lut_mask = 64'h000000000000FFFF;
defparam \dbus[26]~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N56
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[26]~84_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000400040004000000000000000000";
// synopsys translate_on

// Location: FF_X17_Y4_N8
dffeas \dmem~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[26]~84_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~27 .is_wysiwyg = "true";
defparam \dmem~27 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[26]~84_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \dmem~58 (
// Equation(s):
// \dmem~58_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q  & (((\dmem~27_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  & ( (!\dmem~0_q  & (((\dmem~27_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datad(!\dmem~27_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~58 .extended_lut = "off";
defparam \dmem~58 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \dmem~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \dbus[26]~84 (
// Equation(s):
// \dbus[26]~84_combout  = ( dmem_rtl_0_bypass[81] & ( \dmem~58_combout  & ( (\dbus[26]~83_combout ) # (\dbus[10]~4_combout ) ) ) ) # ( !dmem_rtl_0_bypass[81] & ( \dmem~58_combout  & ( ((dmem_rtl_0_bypass[82] & (!\dmem~40_combout  & \dbus[10]~4_combout ))) # 
// (\dbus[26]~83_combout ) ) ) ) # ( dmem_rtl_0_bypass[81] & ( !\dmem~58_combout  & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[82]) # (\dmem~40_combout )))) # (\dbus[26]~83_combout ) ) ) ) # ( !dmem_rtl_0_bypass[81] & ( !\dmem~58_combout  & ( 
// \dbus[26]~83_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[82]),
	.datab(!\dmem~40_combout ),
	.datac(!\dbus[10]~4_combout ),
	.datad(!\dbus[26]~83_combout ),
	.datae(!dmem_rtl_0_bypass[81]),
	.dataf(!\dmem~58_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[26]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[26]~84 .extended_lut = "off";
defparam \dbus[26]~84 .lut_mask = 64'h00FF0BFF04FF0FFF;
defparam \dbus[26]~84 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N45
cyclonev_lcell_comb \memout_M[26]~52 (
// Equation(s):
// \memout_M[26]~52_combout  = ( \dbus[26]~84_combout  & ( \memout_M[2]~0_combout  ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[26]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[26]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[26]~52 .extended_lut = "off";
defparam \memout_M[26]~52 .lut_mask = 64'h0000000055555555;
defparam \memout_M[26]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N47
dffeas \memout_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[26]~52_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[26] .is_wysiwyg = "true";
defparam \memout_W[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N47
dffeas \pcplus_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[26] .is_wysiwyg = "true";
defparam \pcplus_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N55
dffeas \pcplus_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[26] .is_wysiwyg = "true";
defparam \pcplus_W[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N53
dffeas \aluout_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[26] .is_wysiwyg = "true";
defparam \aluout_W[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N54
cyclonev_lcell_comb \wregval_W[26]~27 (
// Equation(s):
// \wregval_W[26]~27_combout  = ( \selpcplus_W~q  & ( aluout_W[26] & ( ((!\selmemout_W~q  & ((pcplus_W[26]))) # (\selmemout_W~q  & (memout_W[26]))) # (\selaluout_W~q ) ) ) ) # ( !\selpcplus_W~q  & ( aluout_W[26] & ( ((memout_W[26] & \selmemout_W~q )) # 
// (\selaluout_W~q ) ) ) ) # ( \selpcplus_W~q  & ( !aluout_W[26] & ( (!\selaluout_W~q  & ((!\selmemout_W~q  & ((pcplus_W[26]))) # (\selmemout_W~q  & (memout_W[26])))) ) ) ) # ( !\selpcplus_W~q  & ( !aluout_W[26] & ( (memout_W[26] & (!\selaluout_W~q  & 
// \selmemout_W~q )) ) ) )

	.dataa(!memout_W[26]),
	.datab(!pcplus_W[26]),
	.datac(!\selaluout_W~q ),
	.datad(!\selmemout_W~q ),
	.datae(!\selpcplus_W~q ),
	.dataf(!aluout_W[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[26]~27 .extended_lut = "off";
defparam \wregval_W[26]~27 .lut_mask = 64'h005030500F5F3F5F;
defparam \wregval_W[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N25
dffeas \aluout_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector4~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[27] .is_wysiwyg = "true";
defparam \aluout_M[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N4
dffeas \aluout_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[27] .is_wysiwyg = "true";
defparam \aluout_W[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N22
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y4_N50
dffeas \wmemval_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[27]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[27] .is_wysiwyg = "true";
defparam \wmemval_M[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N48
cyclonev_lcell_comb \dbus[27]~85 (
// Equation(s):
// \dbus[27]~85_combout  = ( wmemval_M[27] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[27]),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[27]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[27]~85 .extended_lut = "off";
defparam \dbus[27]~85 .lut_mask = 64'h000000000000FFFF;
defparam \dbus[27]~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N50
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[27]~86_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X24_Y9_N26
dffeas \dmem~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[27]~86_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~28 .is_wysiwyg = "true";
defparam \dmem~28 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[27]~86_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F011C92A24549610A4960000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N24
cyclonev_lcell_comb \dmem~59 (
// Equation(s):
// \dmem~59_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0_q  & (((\dmem~28_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0_q  & (((\dmem~28_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datad(!\dmem~28_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~59 .extended_lut = "off";
defparam \dmem~59 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dmem~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N48
cyclonev_lcell_comb \dbus[27]~86 (
// Equation(s):
// \dbus[27]~86_combout  = ( dmem_rtl_0_bypass[83] & ( \dmem~59_combout  & ( (\dbus[27]~85_combout ) # (\dbus[10]~4_combout ) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( \dmem~59_combout  & ( ((!\dmem~40_combout  & (\dbus[10]~4_combout  & dmem_rtl_0_bypass[84]))) # 
// (\dbus[27]~85_combout ) ) ) ) # ( dmem_rtl_0_bypass[83] & ( !\dmem~59_combout  & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[84]) # (\dmem~40_combout )))) # (\dbus[27]~85_combout ) ) ) ) # ( !dmem_rtl_0_bypass[83] & ( !\dmem~59_combout  & ( 
// \dbus[27]~85_combout  ) ) )

	.dataa(!\dmem~40_combout ),
	.datab(!\dbus[10]~4_combout ),
	.datac(!dmem_rtl_0_bypass[84]),
	.datad(!\dbus[27]~85_combout ),
	.datae(!dmem_rtl_0_bypass[83]),
	.dataf(!\dmem~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[27]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[27]~86 .extended_lut = "off";
defparam \dbus[27]~86 .lut_mask = 64'h00FF31FF02FF33FF;
defparam \dbus[27]~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N39
cyclonev_lcell_comb \memout_M[27]~53 (
// Equation(s):
// \memout_M[27]~53_combout  = ( \dbus[27]~86_combout  & ( \memout_M[2]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dbus[27]~86_combout ),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[27]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[27]~53 .extended_lut = "off";
defparam \memout_M[27]~53 .lut_mask = 64'h000000000000FFFF;
defparam \memout_M[27]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N40
dffeas \memout_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[27]~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[27] .is_wysiwyg = "true";
defparam \memout_W[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N41
dffeas \pcplus_M[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_M[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[27]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_M[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N27
cyclonev_lcell_comb \pcplus_W[27]~feeder (
// Equation(s):
// \pcplus_W[27]~feeder_combout  = ( \pcplus_M[27]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcplus_M[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[27]~feeder .extended_lut = "off";
defparam \pcplus_W[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N29
dffeas \pcplus_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[27] .is_wysiwyg = "true";
defparam \pcplus_W[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N42
cyclonev_lcell_comb \wregval_W[27]~28 (
// Equation(s):
// \wregval_W[27]~28_combout  = ( pcplus_W[27] & ( \selpcplus_W~q  & ( (!\selaluout_W~q  & (((!\selmemout_W~q ) # (memout_W[27])))) # (\selaluout_W~q  & (aluout_W[27])) ) ) ) # ( !pcplus_W[27] & ( \selpcplus_W~q  & ( (!\selaluout_W~q  & (((\selmemout_W~q  & 
// memout_W[27])))) # (\selaluout_W~q  & (aluout_W[27])) ) ) ) # ( pcplus_W[27] & ( !\selpcplus_W~q  & ( (!\selaluout_W~q  & (((\selmemout_W~q  & memout_W[27])))) # (\selaluout_W~q  & (aluout_W[27])) ) ) ) # ( !pcplus_W[27] & ( !\selpcplus_W~q  & ( 
// (!\selaluout_W~q  & (((\selmemout_W~q  & memout_W[27])))) # (\selaluout_W~q  & (aluout_W[27])) ) ) )

	.dataa(!aluout_W[27]),
	.datab(!\selaluout_W~q ),
	.datac(!\selmemout_W~q ),
	.datad(!memout_W[27]),
	.datae(!pcplus_W[27]),
	.dataf(!\selpcplus_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[27]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[27]~28 .extended_lut = "off";
defparam \wregval_W[27]~28 .lut_mask = 64'h111D111D111DD1DD;
defparam \wregval_W[27]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N11
dffeas \wmemval_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[28] .is_wysiwyg = "true";
defparam \wmemval_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N9
cyclonev_lcell_comb \dbus[28]~87 (
// Equation(s):
// \dbus[28]~87_combout  = ( \wrmem_M~q  & ( wmemval_M[28] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[28]),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[28]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[28]~87 .extended_lut = "off";
defparam \dbus[28]~87 .lut_mask = 64'h0000000000FF00FF;
defparam \dbus[28]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N13
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[28]~88_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X29_Y7_N44
dffeas \dmem~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[28]~88_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~29 .is_wysiwyg = "true";
defparam \dmem~29 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[28]~88_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003400C80240088020C608000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N42
cyclonev_lcell_comb \dmem~60 (
// Equation(s):
// \dmem~60_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dmem~0_q  & (((\dmem~29_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & ( (!\dmem~0_q  & (((\dmem~29_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datad(!\dmem~29_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~60 .extended_lut = "off";
defparam \dmem~60 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \dmem~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N56
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N54
cyclonev_lcell_comb \dbus[28]~88 (
// Equation(s):
// \dbus[28]~88_combout  = ( dmem_rtl_0_bypass[85] & ( \dmem~40_combout  & ( (\dbus[10]~4_combout ) # (\dbus[28]~87_combout ) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( \dmem~40_combout  & ( \dbus[28]~87_combout  ) ) ) # ( dmem_rtl_0_bypass[85] & ( 
// !\dmem~40_combout  & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[86]) # (\dmem~60_combout )))) # (\dbus[28]~87_combout ) ) ) ) # ( !dmem_rtl_0_bypass[85] & ( !\dmem~40_combout  & ( ((dmem_rtl_0_bypass[86] & (\dbus[10]~4_combout  & \dmem~60_combout ))) 
// # (\dbus[28]~87_combout ) ) ) )

	.dataa(!\dbus[28]~87_combout ),
	.datab(!dmem_rtl_0_bypass[86]),
	.datac(!\dbus[10]~4_combout ),
	.datad(!\dmem~60_combout ),
	.datae(!dmem_rtl_0_bypass[85]),
	.dataf(!\dmem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[28]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[28]~88 .extended_lut = "off";
defparam \dbus[28]~88 .lut_mask = 64'h55575D5F55555F5F;
defparam \dbus[28]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N18
cyclonev_lcell_comb \memout_M[28]~54 (
// Equation(s):
// \memout_M[28]~54_combout  = ( \dbus[28]~88_combout  & ( \memout_M[2]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memout_M[2]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[28]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[28]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[28]~54 .extended_lut = "off";
defparam \memout_M[28]~54 .lut_mask = 64'h000000000F0F0F0F;
defparam \memout_M[28]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N20
dffeas \memout_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[28]~54_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[28] .is_wysiwyg = "true";
defparam \memout_W[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N23
dffeas \aluout_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[28] .is_wysiwyg = "true";
defparam \aluout_W[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N11
dffeas \pcplus_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[28] .is_wysiwyg = "true";
defparam \pcplus_M[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N56
dffeas \pcplus_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[28] .is_wysiwyg = "true";
defparam \pcplus_W[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \wregval_W[28]~29 (
// Equation(s):
// \wregval_W[28]~29_combout  = ( pcplus_W[28] & ( \selmemout_W~q  & ( (!\selaluout_W~q  & (memout_W[28])) # (\selaluout_W~q  & ((aluout_W[28]))) ) ) ) # ( !pcplus_W[28] & ( \selmemout_W~q  & ( (!\selaluout_W~q  & (memout_W[28])) # (\selaluout_W~q  & 
// ((aluout_W[28]))) ) ) ) # ( pcplus_W[28] & ( !\selmemout_W~q  & ( (!\selaluout_W~q  & (\selpcplus_W~q )) # (\selaluout_W~q  & ((aluout_W[28]))) ) ) ) # ( !pcplus_W[28] & ( !\selmemout_W~q  & ( (aluout_W[28] & \selaluout_W~q ) ) ) )

	.dataa(!memout_W[28]),
	.datab(!\selpcplus_W~q ),
	.datac(!aluout_W[28]),
	.datad(!\selaluout_W~q ),
	.datae(!pcplus_W[28]),
	.dataf(!\selmemout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[28]~29 .extended_lut = "off";
defparam \wregval_W[28]~29 .lut_mask = 64'h000F330F550F550F;
defparam \wregval_W[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \pcplus_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[29] .is_wysiwyg = "true";
defparam \pcplus_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N18
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( pcplus_A[28] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~94  ))
// \Add3~86  = CARRY(( pcplus_A[28] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N21
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( pcplus_A[29] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~86  ))
// \Add3~66  = CARRY(( pcplus_A[29] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcplus_A[29]),
	.datae(gnd),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000FF00000000FF;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N23
dffeas \brtarg_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[29] .is_wysiwyg = "true";
defparam \brtarg_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N42
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[27]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[27] ) + ( \Add2~90  ))
// \Add2~118  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[27]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[27] ) + ( \Add2~90  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval2_A[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[27]),
	.datag(gnd),
	.cin(\Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N45
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( regval1_A[28] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[28]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~118  ))
// \Add2~114  = CARRY(( regval1_A[28] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[28]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~118  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[28]),
	.datad(!regval1_A[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N43
dffeas \regval1_A[28]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[28]~55_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[28]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \regval1_A[25]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[25]~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[25]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N12
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( regval1_A[24] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[24]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~126  ))
// \Add1~122  = CARRY(( regval1_A[24] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[24]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~126  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[24]),
	.datad(!regval1_A[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N15
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( \regval1_A[25]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[25]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~122  ))
// \Add1~94  = CARRY(( \regval1_A[25]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[25]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~122  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[25]),
	.datad(!\regval1_A[25]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N18
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[26]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[26] ) + ( \Add1~94  ))
// \Add1~90  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[26]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[26] ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!regval2_A[26]),
	.datae(gnd),
	.dataf(!regval1_A[26]),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(\Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000FF00000003CF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N21
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( regval1_A[27] ) + ( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[27]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~90  ))
// \Add1~118  = CARRY(( regval1_A[27] ) + ( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[27]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~90  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!regval1_A[27]),
	.datae(gnd),
	.dataf(!\regval2_A[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000FC30000000FF;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N24
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( \regval1_A[28]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[28]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~118  ))
// \Add1~114  = CARRY(( \regval1_A[28]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[28]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~118  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[28]),
	.datad(!\regval1_A[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N3
cyclonev_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = ( \Add1~113_sumout  & ( \Selector6~0_combout  ) )

	.dataa(gnd),
	.datab(!\Selector6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~2 .extended_lut = "off";
defparam \Selector3~2 .lut_mask = 64'h0000000033333333;
defparam \Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N12
cyclonev_lcell_comb \result_A[28]~52 (
// Equation(s):
// \result_A[28]~52_combout  = ( \Selector3~2_combout  & ( \Selector0~1_combout  & ( (\result_A[28]~29_combout ) # (\result_A[1]~4_combout ) ) ) ) # ( !\Selector3~2_combout  & ( \Selector0~1_combout  & ( ((\result_A[1]~4_combout  & ((\Selector3~0_combout ) # 
// (\Add2~113_sumout )))) # (\result_A[28]~29_combout ) ) ) ) # ( \Selector3~2_combout  & ( !\Selector0~1_combout  & ( (\result_A[28]~29_combout ) # (\result_A[1]~4_combout ) ) ) ) # ( !\Selector3~2_combout  & ( !\Selector0~1_combout  & ( 
// ((\result_A[1]~4_combout  & \Selector3~0_combout )) # (\result_A[28]~29_combout ) ) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\Add2~113_sumout ),
	.datac(!\Selector3~0_combout ),
	.datad(!\result_A[28]~29_combout ),
	.datae(!\Selector3~2_combout ),
	.dataf(!\Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[28]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[28]~52 .extended_lut = "off";
defparam \result_A[28]~52 .lut_mask = 64'h05FF55FF15FF55FF;
defparam \result_A[28]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N13
dffeas \restmp_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[28]~52_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[28] .is_wysiwyg = "true";
defparam \restmp_M[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N6
cyclonev_lcell_comb \result_M[28]~30 (
// Equation(s):
// \result_M[28]~30_combout  = ( restmp_M[28] & ( (!\selmemout_M~DUPLICATE_q ) # ((\dbus[28]~88_combout  & \memout_M[2]~0_combout )) ) ) # ( !restmp_M[28] & ( (\selmemout_M~DUPLICATE_q  & (\dbus[28]~88_combout  & \memout_M[2]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\dbus[28]~88_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!restmp_M[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[28]~30 .extended_lut = "off";
defparam \result_M[28]~30 .lut_mask = 64'h00030003CCCFCCCF;
defparam \result_M[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N7
dffeas \result_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[28]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[28] .is_wysiwyg = "true";
defparam \result_W[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N24
cyclonev_lcell_comb \memout_M[30]~43 (
// Equation(s):
// \memout_M[30]~43_combout  = ( \dbus[30]~61_combout  & ( \memout_M[2]~0_combout  ) )

	.dataa(gnd),
	.datab(!\memout_M[2]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[30]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[30]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[30]~43 .extended_lut = "off";
defparam \memout_M[30]~43 .lut_mask = 64'h0000000033333333;
defparam \memout_M[30]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N26
dffeas \memout_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[30]~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[30] .is_wysiwyg = "true";
defparam \memout_W[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N32
dffeas \pcplus_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[30] .is_wysiwyg = "true";
defparam \pcplus_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N28
dffeas \pcplus_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[30] .is_wysiwyg = "true";
defparam \pcplus_W[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N16
dffeas \aluout_M[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector1~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[30]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N16
dffeas \aluout_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[30]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[30] .is_wysiwyg = "true";
defparam \aluout_W[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N3
cyclonev_lcell_comb \wregval_W[30]~18 (
// Equation(s):
// \wregval_W[30]~18_combout  = ( \selaluout_W~q  & ( aluout_W[30] ) ) # ( !\selaluout_W~q  & ( aluout_W[30] & ( (!\selmemout_W~q  & (((pcplus_W[30] & \selpcplus_W~q )))) # (\selmemout_W~q  & (memout_W[30])) ) ) ) # ( !\selaluout_W~q  & ( !aluout_W[30] & ( 
// (!\selmemout_W~q  & (((pcplus_W[30] & \selpcplus_W~q )))) # (\selmemout_W~q  & (memout_W[30])) ) ) )

	.dataa(!memout_W[30]),
	.datab(!pcplus_W[30]),
	.datac(!\selmemout_W~q ),
	.datad(!\selpcplus_W~q ),
	.datae(!\selaluout_W~q ),
	.dataf(!aluout_W[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[30]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[30]~18 .extended_lut = "off";
defparam \wregval_W[30]~18 .lut_mask = 64'h053500000535FFFF;
defparam \wregval_W[30]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N50
dffeas \pcplus_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[31] .is_wysiwyg = "true";
defparam \pcplus_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N49
dffeas \pcplus_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[31] .is_wysiwyg = "true";
defparam \pcplus_W[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N51
cyclonev_lcell_comb \aluout_W[31]~feeder (
// Equation(s):
// \aluout_W[31]~feeder_combout  = ( \aluout_M[31]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_M[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[31]~feeder .extended_lut = "off";
defparam \aluout_W[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N53
dffeas \aluout_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[31] .is_wysiwyg = "true";
defparam \aluout_W[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N53
dffeas \regval2_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[31]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[31] .is_wysiwyg = "true";
defparam \regval2_A[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N43
dffeas \regval1_A[30]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[30]~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[30]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N27
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[29]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[29] ) + ( \Add1~114  ))
// \Add1~110  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[29]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[29] ) + ( \Add1~114  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[29]),
	.datad(!regval2_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N30
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[30]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[30]~DUPLICATE_q  ) + ( \Add1~110  ))
// \Add1~106  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[30]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[30]~DUPLICATE_q  ) + ( \Add1~110  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval1_A[30]~DUPLICATE_q ),
	.datad(!\regval2_A[30]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N33
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( regval1_A[31] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[31]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~106  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_A[31]),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000EE2200000F0F;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N48
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( regval1_A[29] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[29]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~114  ))
// \Add2~110  = CARRY(( regval1_A[29] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[29]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~114  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[29]),
	.datad(!regval1_A[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N51
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( \regval1_A[30]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[30]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~110  ))
// \Add2~106  = CARRY(( \regval1_A[30]~DUPLICATE_q  ) + ( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[30]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~110  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval1_A[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_A[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h000011DD00000F0F;
defparam \Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N54
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[31]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[31] ) + ( \Add2~106  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!\regval2_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_A[31]),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h0000FF000000FC30;
defparam \Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N45
cyclonev_lcell_comb \aluin2_A[31]~17 (
// Equation(s):
// \aluin2_A[31]~17_combout  = ( \regval2_A[31]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q ) # (\off_A[31]~DUPLICATE_q ) ) ) # ( !\regval2_A[31]~DUPLICATE_q  & ( (\aluimm_A~DUPLICATE_q  & \off_A[31]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[31]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[31]~17 .extended_lut = "off";
defparam \aluin2_A[31]~17 .lut_mask = 64'h03030303CFCFCFCF;
defparam \aluin2_A[31]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N33
cyclonev_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = ( \aluin2_A[31]~17_combout  & ( regval1_A[31] & ( (alufunc_A[2] & ((!alufunc_A[1] & ((!alufunc_A[3]))) # (alufunc_A[1] & (!alufunc_A[0] & alufunc_A[3])))) ) ) ) # ( !\aluin2_A[31]~17_combout  & ( regval1_A[31] & ( (alufunc_A[2] & 
// ((!alufunc_A[1] & (!alufunc_A[0] $ (!alufunc_A[3]))) # (alufunc_A[1] & (!alufunc_A[0] & !alufunc_A[3])))) ) ) ) # ( \aluin2_A[31]~17_combout  & ( !regval1_A[31] & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[0] $ (!alufunc_A[3]))) # (alufunc_A[1] & 
// (!alufunc_A[0] & !alufunc_A[3])))) ) ) ) # ( !\aluin2_A[31]~17_combout  & ( !regval1_A[31] & ( (alufunc_A[2] & (alufunc_A[3] & ((!alufunc_A[1]) # (!alufunc_A[0])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[3]),
	.datae(!\aluin2_A[31]~17_combout ),
	.dataf(!regval1_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~2 .extended_lut = "off";
defparam \Selector0~2 .lut_mask = 64'h0054144014404410;
defparam \Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N57
cyclonev_lcell_comb \result_A[31]~55 (
// Equation(s):
// \result_A[31]~55_combout  = ( \result_A[31]~21_combout  & ( \Selector0~2_combout  ) ) # ( !\result_A[31]~21_combout  & ( \Selector0~2_combout  & ( \result_A[1]~4_combout  ) ) ) # ( \result_A[31]~21_combout  & ( !\Selector0~2_combout  ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\result_A[31]~21_combout ),
	.dataf(!\Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[31]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[31]~55 .extended_lut = "off";
defparam \result_A[31]~55 .lut_mask = 64'h0000FFFF5555FFFF;
defparam \result_A[31]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N24
cyclonev_lcell_comb \result_A[31]~43 (
// Equation(s):
// \result_A[31]~43_combout  = ( \Add2~69_sumout  & ( \result_A[31]~55_combout  ) ) # ( !\Add2~69_sumout  & ( \result_A[31]~55_combout  ) ) # ( \Add2~69_sumout  & ( !\result_A[31]~55_combout  & ( (\result_A[1]~4_combout  & (((\Add1~69_sumout  & 
// \Selector6~0_combout )) # (\Selector0~1_combout ))) ) ) ) # ( !\Add2~69_sumout  & ( !\result_A[31]~55_combout  & ( (\Add1~69_sumout  & (\Selector6~0_combout  & \result_A[1]~4_combout )) ) ) )

	.dataa(!\Add1~69_sumout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\result_A[1]~4_combout ),
	.datae(!\Add2~69_sumout ),
	.dataf(!\result_A[31]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[31]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[31]~43 .extended_lut = "off";
defparam \result_A[31]~43 .lut_mask = 64'h00050037FFFFFFFF;
defparam \result_A[31]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N25
dffeas \restmp_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[31]~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[31] .is_wysiwyg = "true";
defparam \restmp_M[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N12
cyclonev_lcell_comb \result_M[31]~23 (
// Equation(s):
// \result_M[31]~23_combout  = ( \memout_M[2]~0_combout  & ( (!\selmemout_M~DUPLICATE_q  & ((restmp_M[31]))) # (\selmemout_M~DUPLICATE_q  & (\dbus[31]~63_combout )) ) ) # ( !\memout_M[2]~0_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[31]) ) )

	.dataa(!\dbus[31]~63_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!restmp_M[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[31]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[31]~23 .extended_lut = "off";
defparam \result_M[31]~23 .lut_mask = 64'h0C0C0C0C1D1D1D1D;
defparam \result_M[31]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N13
dffeas \result_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[31]~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[31] .is_wysiwyg = "true";
defparam \result_W[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y8_N0
cyclonev_ram_block \regs_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\always8~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\wregval_W[31]~19_combout ,\wregval_W[30]~18_combout ,\wregval_W[29]~17_combout ,\wregval_W[28]~29_combout ,\wregval_W[27]~28_combout ,\wregval_W[26]~27_combout ,\wregval_W[25]~26_combout ,\wregval_W[24]~31_combout ,
\wregval_W[23]~30_combout ,\wregval_W[22]~25_combout ,\wregval_W[21]~22_combout ,\wregval_W[20]~5_combout ,\wregval_W[19]~6_combout ,\wregval_W[18]~7_combout ,\wregval_W[17]~8_combout ,\wregval_W[16]~9_combout ,\wregval_W[15]~10_combout ,\wregval_W[14]~23_combout ,
\wregval_W[13]~21_combout ,\wregval_W[12]~20_combout ,\wregval_W[11]~11_combout ,\wregval_W[10]~12_combout ,\wregval_W[9]~13_combout ,\wregval_W[8]~14_combout ,\wregval_W[7]~2_combout ,\wregval_W[6]~15_combout ,\wregval_W[5]~1_combout ,\wregval_W[4]~3_combout ,
\wregval_W[3]~16_combout ,\wregval_W[2]~4_combout ,\wregval_W[1]~24_combout ,\wregval_W[0]~0_combout }),
	.portaaddr({wregno_W[5],\wregno_W[4]~DUPLICATE_q ,\wregno_W[3]~DUPLICATE_q ,\wregno_W[2]~DUPLICATE_q ,wregno_W[1],\wregno_W[0]~DUPLICATE_q }),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\inst_D~6_combout ,\inst_D~4_combout ,\~GND~combout ,\inst_D~17_combout ,\inst_D~2_combout ,\inst_D~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regs_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:regs_rtl_1|altsyncram_9ji1:auto_generated|ALTSYNCRAM";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regs_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X24_Y5_N32
dffeas \regs_rtl_1_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[31]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[44] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \regs~33feeder (
// Equation(s):
// \regs~33feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~33feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~33feeder .extended_lut = "off";
defparam \regs~33feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs~33feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N1
dffeas \regs~33 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~33feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~33 .is_wysiwyg = "true";
defparam \regs~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N9
cyclonev_lcell_comb \regs~72 (
// Equation(s):
// \regs~72_combout  = ( \wregno_W[2]~DUPLICATE_q  ) # ( !\wregno_W[2]~DUPLICATE_q  & ( ((\wregno_W[0]~DUPLICATE_q ) # (wregno_W[1])) # (\wregno_W[3]~DUPLICATE_q ) ) )

	.dataa(!\wregno_W[3]~DUPLICATE_q ),
	.datab(!wregno_W[1]),
	.datac(!\wregno_W[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\wregno_W[2]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~72 .extended_lut = "off";
defparam \regs~72 .lut_mask = 64'h7F7FFFFF7F7FFFFF;
defparam \regs~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N15
cyclonev_lcell_comb \regs~73 (
// Equation(s):
// \regs~73_combout  = ( !wregno_W[4] & ( !wregno_W[5] & ( (\always8~0_combout  & !\regs~72_combout ) ) ) )

	.dataa(!\always8~0_combout ),
	.datab(gnd),
	.datac(!\regs~72_combout ),
	.datad(gnd),
	.datae(!wregno_W[4]),
	.dataf(!wregno_W[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~73 .extended_lut = "off";
defparam \regs~73 .lut_mask = 64'h5050000000000000;
defparam \regs~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \regs~65 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[31]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~65 .is_wysiwyg = "true";
defparam \regs~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \regval2_D[31]~95 (
// Equation(s):
// \regval2_D[31]~95_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~65_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[44])))))) # (\forw2W_D~combout  & (((result_W[31])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  
// & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a31 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[44])))))) # (\forw2W_D~combout  & (((result_W[31])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[31]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a31 ),
	.datad(!regs_rtl_1_bypass[44]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~65_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[31]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[31]~95 .extended_lut = "on";
defparam \regval2_D[31]~95 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[31]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N21
cyclonev_lcell_comb \regval2_D[31]~31 (
// Equation(s):
// \regval2_D[31]~31_combout  = ( \forw2M_D~combout  & ( \regval2_D[31]~95_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[31])))) # (\selmemout_M~DUPLICATE_q  & (\dbus[31]~63_combout  & (\memout_M[2]~0_combout ))) ) ) ) # ( !\forw2M_D~combout  & ( 
// \regval2_D[31]~95_combout  ) ) # ( \forw2M_D~combout  & ( !\regval2_D[31]~95_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[31])))) # (\selmemout_M~DUPLICATE_q  & (\dbus[31]~63_combout  & (\memout_M[2]~0_combout ))) ) ) )

	.dataa(!\dbus[31]~63_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!restmp_M[31]),
	.datae(!\forw2M_D~combout ),
	.dataf(!\regval2_D[31]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[31]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[31]~31 .extended_lut = "off";
defparam \regval2_D[31]~31 .lut_mask = 64'h000001CDFFFF01CD;
defparam \regval2_D[31]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N51
cyclonev_lcell_comb \regval2_D[31]~32 (
// Equation(s):
// \regval2_D[31]~32_combout  = ( \Selector0~3_combout  & ( (!\forw2A_D~combout  & (((\regval2_D[31]~31_combout )))) # (\forw2A_D~combout  & (((\result_A[31]~21_combout )) # (\result_A[1]~4_combout ))) ) ) # ( !\Selector0~3_combout  & ( (!\forw2A_D~combout  
// & ((\regval2_D[31]~31_combout ))) # (\forw2A_D~combout  & (\result_A[31]~21_combout )) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(!\result_A[1]~4_combout ),
	.datac(!\result_A[31]~21_combout ),
	.datad(!\regval2_D[31]~31_combout ),
	.datae(gnd),
	.dataf(!\Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[31]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[31]~32 .extended_lut = "off";
defparam \regval2_D[31]~32 .lut_mask = 64'h05AF05AF15BF15BF;
defparam \regval2_D[31]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N52
dffeas \regval2_A[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[31]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[31]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N17
dffeas \wmemval_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[31]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[31] .is_wysiwyg = "true";
defparam \wmemval_M[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N15
cyclonev_lcell_comb \dbus[31]~62 (
// Equation(s):
// \dbus[31]~62_combout  = (\wrmem_M~q  & wmemval_M[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(!wmemval_M[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[31]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[31]~62 .extended_lut = "off";
defparam \dbus[31]~62 .lut_mask = 64'h000F000F000F000F;
defparam \dbus[31]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N40
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N50
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[31]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[31]~63_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[31]~63_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A052410919322410853480000000000000000";
// synopsys translate_on

// Location: FF_X21_Y9_N19
dffeas \dmem~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[31]~63_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~32 .is_wysiwyg = "true";
defparam \dmem~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N12
cyclonev_lcell_comb \dmem~51 (
// Equation(s):
// \dmem~51_combout  = ( \dmem~32_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ))) ) ) # ( !\dmem~32_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] 
// & (\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout )))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem~32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~51 .extended_lut = "off";
defparam \dmem~51 .lut_mask = 64'h03110311CFDDCFDD;
defparam \dmem~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N48
cyclonev_lcell_comb \dbus[31]~63 (
// Equation(s):
// \dbus[31]~63_combout  = ( dmem_rtl_0_bypass[91] & ( \dmem~51_combout  & ( (\dbus[10]~4_combout ) # (\dbus[31]~62_combout ) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( \dmem~51_combout  & ( ((dmem_rtl_0_bypass[92] & (!\dmem~40_combout  & \dbus[10]~4_combout ))) # 
// (\dbus[31]~62_combout ) ) ) ) # ( dmem_rtl_0_bypass[91] & ( !\dmem~51_combout  & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[92]) # (\dmem~40_combout )))) # (\dbus[31]~62_combout ) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( !\dmem~51_combout  & ( 
// \dbus[31]~62_combout  ) ) )

	.dataa(!\dbus[31]~62_combout ),
	.datab(!dmem_rtl_0_bypass[92]),
	.datac(!\dmem~40_combout ),
	.datad(!\dbus[10]~4_combout ),
	.datae(!dmem_rtl_0_bypass[91]),
	.dataf(!\dmem~51_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[31]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[31]~63 .extended_lut = "off";
defparam \dbus[31]~63 .lut_mask = 64'h555555DF557555FF;
defparam \dbus[31]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N57
cyclonev_lcell_comb \memout_M[31]~44 (
// Equation(s):
// \memout_M[31]~44_combout  = ( \dbus[31]~63_combout  & ( \memout_M[2]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dbus[31]~63_combout ),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[31]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[31]~44 .extended_lut = "off";
defparam \memout_M[31]~44 .lut_mask = 64'h000000000000FFFF;
defparam \memout_M[31]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N58
dffeas \memout_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[31]~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[31] .is_wysiwyg = "true";
defparam \memout_W[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \wregval_W[31]~19 (
// Equation(s):
// \wregval_W[31]~19_combout  = ( memout_W[31] & ( \selaluout_W~q  & ( aluout_W[31] ) ) ) # ( !memout_W[31] & ( \selaluout_W~q  & ( aluout_W[31] ) ) ) # ( memout_W[31] & ( !\selaluout_W~q  & ( ((pcplus_W[31] & \selpcplus_W~q )) # (\selmemout_W~q ) ) ) ) # ( 
// !memout_W[31] & ( !\selaluout_W~q  & ( (!\selmemout_W~q  & (pcplus_W[31] & \selpcplus_W~q )) ) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!pcplus_W[31]),
	.datac(!\selpcplus_W~q ),
	.datad(!aluout_W[31]),
	.datae(!memout_W[31]),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[31]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[31]~19 .extended_lut = "off";
defparam \wregval_W[31]~19 .lut_mask = 64'h0202575700FF00FF;
defparam \wregval_W[31]~19 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y6_N0
cyclonev_ram_block \regs_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\always8~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\wregval_W[31]~19_combout ,\wregval_W[30]~18_combout ,\wregval_W[29]~17_combout ,\wregval_W[28]~29_combout ,\wregval_W[27]~28_combout ,\wregval_W[26]~27_combout ,\wregval_W[25]~26_combout ,\wregval_W[24]~31_combout ,
\wregval_W[23]~30_combout ,\wregval_W[22]~25_combout ,\wregval_W[21]~22_combout ,\wregval_W[20]~5_combout ,\wregval_W[19]~6_combout ,\wregval_W[18]~7_combout ,\wregval_W[17]~8_combout ,\wregval_W[16]~9_combout ,\wregval_W[15]~10_combout ,\wregval_W[14]~23_combout ,
\wregval_W[13]~21_combout ,\wregval_W[12]~20_combout ,\wregval_W[11]~11_combout ,\wregval_W[10]~12_combout ,\wregval_W[9]~13_combout ,\wregval_W[8]~14_combout ,\wregval_W[7]~2_combout ,\wregval_W[6]~15_combout ,\wregval_W[5]~1_combout ,\wregval_W[4]~3_combout ,
\wregval_W[3]~16_combout ,\wregval_W[2]~4_combout ,\wregval_W[1]~24_combout ,\wregval_W[0]~0_combout }),
	.portaaddr({wregno_W[5],wregno_W[4],\wregno_W[3]~DUPLICATE_q ,wregno_W[2],wregno_W[1],wregno_W[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\inst_D~13_combout ,\inst_D~12_combout ,\~GND~combout ,\~GND~combout ,\inst_D~10_combout ,\inst_D~8_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\regs_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \regs_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:regs_rtl_0|altsyncram_9ji1:auto_generated|ALTSYNCRAM";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 63;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 64;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \regs_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: FF_X16_Y6_N8
dffeas \regs_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[28]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N18
cyclonev_lcell_comb \regs~0feeder (
// Equation(s):
// \regs~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~0feeder .extended_lut = "off";
defparam \regs~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \regs~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N19
dffeas \regs~0 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~0 .is_wysiwyg = "true";
defparam \regs~0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N45
cyclonev_lcell_comb \forw1W_D~1 (
// Equation(s):
// \forw1W_D~1_combout  = ( inst_D[24] & ( (wregno_W[4] & (!inst_D[25] $ (wregno_W[5]))) ) ) # ( !inst_D[24] & ( (!wregno_W[4] & (!inst_D[25] $ (wregno_W[5]))) ) )

	.dataa(!inst_D[25]),
	.datab(gnd),
	.datac(!wregno_W[4]),
	.datad(!wregno_W[5]),
	.datae(gnd),
	.dataf(!inst_D[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1W_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1W_D~1 .extended_lut = "off";
defparam \forw1W_D~1 .lut_mask = 64'hA050A0500A050A05;
defparam \forw1W_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N48
cyclonev_lcell_comb \forw1W_D~0 (
// Equation(s):
// \forw1W_D~0_combout  = ( !\wregno_W[2]~DUPLICATE_q  & ( (!inst_D[20] & (!\wregno_W[0]~DUPLICATE_q  & (!wregno_W[1] $ (inst_D[21])))) # (inst_D[20] & (\wregno_W[0]~DUPLICATE_q  & (!wregno_W[1] $ (inst_D[21])))) ) )

	.dataa(!inst_D[20]),
	.datab(!\wregno_W[0]~DUPLICATE_q ),
	.datac(!wregno_W[1]),
	.datad(!inst_D[21]),
	.datae(!\wregno_W[2]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1W_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1W_D~0 .extended_lut = "off";
defparam \forw1W_D~0 .lut_mask = 64'h9009000090090000;
defparam \forw1W_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N30
cyclonev_lcell_comb forw1W_D(
// Equation(s):
// \forw1W_D~combout  = ( \forw1W_D~1_combout  & ( \forw1W_D~0_combout  & ( (\wrreg_W~q  & !\wregno_W[3]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\wrreg_W~q ),
	.datac(!\wregno_W[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\forw1W_D~1_combout ),
	.dataf(!\forw1W_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1W_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw1W_D.extended_lut = "off";
defparam forw1W_D.lut_mask = 64'h0000000000003030;
defparam forw1W_D.shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N40
dffeas \regs~29 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[28]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~29 .is_wysiwyg = "true";
defparam \regs~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \regval1_D[28]~67 (
// Equation(s):
// \regval1_D[28]~67_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~29_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[41])))))) # (\forw1W_D~combout  & (result_W[28])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a28 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[41])))))) # (\forw1W_D~combout  & (result_W[28])) ) )

	.dataa(!result_W[28]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a28 ),
	.datad(!regs_rtl_0_bypass[41]),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~29_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[28]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[28]~67 .extended_lut = "on";
defparam \regval1_D[28]~67 .lut_mask = 64'h0C3F0C3F55555555;
defparam \regval1_D[28]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N54
cyclonev_lcell_comb \regval1_D[28]~54 (
// Equation(s):
// \regval1_D[28]~54_combout  = ( \forw1M_D~combout  & ( \regval1_D[28]~67_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[28])) # (\selmemout_M~DUPLICATE_q  & (((\dbus[28]~88_combout  & \memout_M[2]~0_combout )))) ) ) ) # ( !\forw1M_D~combout  & ( 
// \regval1_D[28]~67_combout  ) ) # ( \forw1M_D~combout  & ( !\regval1_D[28]~67_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[28])) # (\selmemout_M~DUPLICATE_q  & (((\dbus[28]~88_combout  & \memout_M[2]~0_combout )))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!restmp_M[28]),
	.datac(!\dbus[28]~88_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\regval1_D[28]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[28]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[28]~54 .extended_lut = "off";
defparam \regval1_D[28]~54 .lut_mask = 64'h00002227FFFF2227;
defparam \regval1_D[28]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N42
cyclonev_lcell_comb \regval1_D[28]~55 (
// Equation(s):
// \regval1_D[28]~55_combout  = ( \forw1A_D~combout  & ( ((\result_A[1]~4_combout  & \Selector3~1_combout )) # (\result_A[28]~29_combout ) ) ) # ( !\forw1A_D~combout  & ( \regval1_D[28]~54_combout  ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\result_A[28]~29_combout ),
	.datac(!\regval1_D[28]~54_combout ),
	.datad(!\Selector3~1_combout ),
	.datae(gnd),
	.dataf(!\forw1A_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[28]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[28]~55 .extended_lut = "off";
defparam \regval1_D[28]~55 .lut_mask = 64'h0F0F0F0F33773377;
defparam \regval1_D[28]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N44
dffeas \regval1_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[28]~55_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[28] .is_wysiwyg = "true";
defparam \regval1_A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N51
cyclonev_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = ( \Add1~109_sumout  & ( \Selector6~0_combout  ) )

	.dataa(!\Selector6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~2 .extended_lut = "off";
defparam \Selector2~2 .lut_mask = 64'h0000000055555555;
defparam \Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N12
cyclonev_lcell_comb \result_A[29]~41 (
// Equation(s):
// \result_A[29]~41_combout  = ( \result_A[29]~19_combout  & ( \Selector2~0_combout  ) ) # ( !\result_A[29]~19_combout  & ( \Selector2~0_combout  & ( \result_A[1]~4_combout  ) ) ) # ( \result_A[29]~19_combout  & ( !\Selector2~0_combout  ) ) # ( 
// !\result_A[29]~19_combout  & ( !\Selector2~0_combout  & ( (\result_A[1]~4_combout  & (((\Add2~109_sumout  & \Selector0~1_combout )) # (\Selector2~2_combout ))) ) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\Add2~109_sumout ),
	.datac(!\Selector2~2_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\result_A[29]~19_combout ),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[29]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[29]~41 .extended_lut = "off";
defparam \result_A[29]~41 .lut_mask = 64'h0515FFFF5555FFFF;
defparam \result_A[29]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N13
dffeas \restmp_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[29]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[29] .is_wysiwyg = "true";
defparam \restmp_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N41
dffeas \wmemval_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[29] .is_wysiwyg = "true";
defparam \wmemval_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N39
cyclonev_lcell_comb \dbus[29]~58 (
// Equation(s):
// \dbus[29]~58_combout  = (\wrmem_M~q  & wmemval_M[29])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(!wmemval_M[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[29]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[29]~58 .extended_lut = "off";
defparam \dbus[29]~58 .lut_mask = 64'h000F000F000F000F;
defparam \dbus[29]~58 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[29]~59_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[29]~59_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035CAD9A76C0CD836C62C840000000000000000";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \dmem~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[29]~59_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~30 .is_wysiwyg = "true";
defparam \dmem~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N15
cyclonev_lcell_comb \dmem~49 (
// Equation(s):
// \dmem~49_combout  = ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout )) ) 
// ) # ( !\dmem~0_q  & ( \dmem~30_q  ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datad(!\dmem~30_q ),
	.datae(gnd),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~49 .extended_lut = "off";
defparam \dmem~49 .lut_mask = 64'h00FF00FF1B1B1B1B;
defparam \dmem~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N56
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[29]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N54
cyclonev_lcell_comb \dbus[29]~59 (
// Equation(s):
// \dbus[29]~59_combout  = ( dmem_rtl_0_bypass[87] & ( \dmem~40_combout  & ( (\dbus[10]~4_combout ) # (\dbus[29]~58_combout ) ) ) ) # ( !dmem_rtl_0_bypass[87] & ( \dmem~40_combout  & ( \dbus[29]~58_combout  ) ) ) # ( dmem_rtl_0_bypass[87] & ( 
// !\dmem~40_combout  & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[88]) # (\dmem~49_combout )))) # (\dbus[29]~58_combout ) ) ) ) # ( !dmem_rtl_0_bypass[87] & ( !\dmem~40_combout  & ( ((dmem_rtl_0_bypass[88] & (\dbus[10]~4_combout  & \dmem~49_combout ))) 
// # (\dbus[29]~58_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[88]),
	.datab(!\dbus[29]~58_combout ),
	.datac(!\dbus[10]~4_combout ),
	.datad(!\dmem~49_combout ),
	.datae(!dmem_rtl_0_bypass[87]),
	.dataf(!\dmem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[29]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[29]~59 .extended_lut = "off";
defparam \dbus[29]~59 .lut_mask = 64'h33373B3F33333F3F;
defparam \dbus[29]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N3
cyclonev_lcell_comb \result_M[29]~21 (
// Equation(s):
// \result_M[29]~21_combout  = ( \selmemout_M~DUPLICATE_q  & ( (\memout_M[2]~0_combout  & \dbus[29]~59_combout ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( restmp_M[29] ) )

	.dataa(!restmp_M[29]),
	.datab(!\memout_M[2]~0_combout ),
	.datac(gnd),
	.datad(!\dbus[29]~59_combout ),
	.datae(gnd),
	.dataf(!\selmemout_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[29]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[29]~21 .extended_lut = "off";
defparam \result_M[29]~21 .lut_mask = 64'h5555555500330033;
defparam \result_M[29]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \result_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[29]~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[29] .is_wysiwyg = "true";
defparam \result_W[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \regs_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[29]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N33
cyclonev_lcell_comb \regs~30feeder (
// Equation(s):
// \regs~30feeder_combout  = ( \wregval_W[29]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[29]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~30feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~30feeder .extended_lut = "off";
defparam \regs~30feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~30feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N35
dffeas \regs~30 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~30feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~30 .is_wysiwyg = "true";
defparam \regs~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N18
cyclonev_lcell_comb \regval1_D[29]~103 (
// Equation(s):
// \regval1_D[29]~103_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~30_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[42]))))) # (\forw1W_D~combout  & (result_W[29])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a29 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[42]))))) # (\forw1W_D~combout  & (result_W[29])) ) )

	.dataa(!result_W[29]),
	.datab(!regs_rtl_0_bypass[42]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a29 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~30_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[29]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[29]~103 .extended_lut = "on";
defparam \regval1_D[29]~103 .lut_mask = 64'h0F330F3355555555;
defparam \regval1_D[29]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N6
cyclonev_lcell_comb \regval1_D[29]~23 (
// Equation(s):
// \regval1_D[29]~23_combout  = ( \dbus[29]~59_combout  & ( \regval1_D[29]~103_combout  & ( (!\forw1M_D~combout ) # ((!\selmemout_M~q  & (restmp_M[29])) # (\selmemout_M~q  & ((\memout_M[2]~0_combout )))) ) ) ) # ( !\dbus[29]~59_combout  & ( 
// \regval1_D[29]~103_combout  & ( (!\forw1M_D~combout ) # ((!\selmemout_M~q  & restmp_M[29])) ) ) ) # ( \dbus[29]~59_combout  & ( !\regval1_D[29]~103_combout  & ( (\forw1M_D~combout  & ((!\selmemout_M~q  & (restmp_M[29])) # (\selmemout_M~q  & 
// ((\memout_M[2]~0_combout ))))) ) ) ) # ( !\dbus[29]~59_combout  & ( !\regval1_D[29]~103_combout  & ( (!\selmemout_M~q  & (\forw1M_D~combout  & restmp_M[29])) ) ) )

	.dataa(!\selmemout_M~q ),
	.datab(!\forw1M_D~combout ),
	.datac(!restmp_M[29]),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!\dbus[29]~59_combout ),
	.dataf(!\regval1_D[29]~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[29]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[29]~23 .extended_lut = "off";
defparam \regval1_D[29]~23 .lut_mask = 64'h02020213CECECEDF;
defparam \regval1_D[29]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N0
cyclonev_lcell_comb \regval1_D[29]~24 (
// Equation(s):
// \regval1_D[29]~24_combout  = ( \Selector2~1_combout  & ( (!\forw1A_D~combout  & (((\regval1_D[29]~23_combout )))) # (\forw1A_D~combout  & (((\result_A[29]~19_combout )) # (\result_A[1]~4_combout ))) ) ) # ( !\Selector2~1_combout  & ( (!\forw1A_D~combout  
// & (\regval1_D[29]~23_combout )) # (\forw1A_D~combout  & ((\result_A[29]~19_combout ))) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\regval1_D[29]~23_combout ),
	.datad(!\result_A[29]~19_combout ),
	.datae(gnd),
	.dataf(!\Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[29]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[29]~24 .extended_lut = "off";
defparam \regval1_D[29]~24 .lut_mask = 64'h0C3F0C3F1D3F1D3F;
defparam \regval1_D[29]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N1
dffeas \regval1_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[29]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[29] .is_wysiwyg = "true";
defparam \regval1_A[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N3
cyclonev_lcell_comb \Add4~73 (
// Equation(s):
// \Add4~73_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[23] ) + ( \Add4~90  ))
// \Add4~74  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[23] ) + ( \Add4~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[23]),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~73_sumout ),
	.cout(\Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \Add4~73 .extended_lut = "off";
defparam \Add4~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N6
cyclonev_lcell_comb \Add4~109 (
// Equation(s):
// \Add4~109_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[24] ) + ( \Add4~74  ))
// \Add4~110  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[24] ) + ( \Add4~74  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!regval1_A[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~109_sumout ),
	.cout(\Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \Add4~109 .extended_lut = "off";
defparam \Add4~109 .lut_mask = 64'h0000F0F000003333;
defparam \Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N9
cyclonev_lcell_comb \Add4~113 (
// Equation(s):
// \Add4~113_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[25]~DUPLICATE_q  ) + ( \Add4~110  ))
// \Add4~114  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[25]~DUPLICATE_q  ) + ( \Add4~110  ))

	.dataa(!\regval1_A[25]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~113_sumout ),
	.cout(\Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \Add4~113 .extended_lut = "off";
defparam \Add4~113 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N12
cyclonev_lcell_comb \Add4~117 (
// Equation(s):
// \Add4~117_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[26] ) + ( \Add4~114  ))
// \Add4~118  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[26] ) + ( \Add4~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[26]),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~117_sumout ),
	.cout(\Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \Add4~117 .extended_lut = "off";
defparam \Add4~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N15
cyclonev_lcell_comb \Add4~93 (
// Equation(s):
// \Add4~93_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[27] ) + ( \Add4~118  ))
// \Add4~94  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[27] ) + ( \Add4~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[27]),
	.datag(gnd),
	.cin(\Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~93_sumout ),
	.cout(\Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \Add4~93 .extended_lut = "off";
defparam \Add4~93 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N18
cyclonev_lcell_comb \Add4~85 (
// Equation(s):
// \Add4~85_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[28] ) + ( \Add4~94  ))
// \Add4~86  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[28] ) + ( \Add4~94  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!regval1_A[28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~85_sumout ),
	.cout(\Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \Add4~85 .extended_lut = "off";
defparam \Add4~85 .lut_mask = 64'h0000F0F000003333;
defparam \Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N21
cyclonev_lcell_comb \Add4~65 (
// Equation(s):
// \Add4~65_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[29] ) + ( \Add4~86  ))
// \Add4~66  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[29] ) + ( \Add4~86  ))

	.dataa(!regval1_A[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~65_sumout ),
	.cout(\Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \Add4~65 .extended_lut = "off";
defparam \Add4~65 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N22
dffeas \jmptarg_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[29] .is_wysiwyg = "true";
defparam \jmptarg_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N36
cyclonev_lcell_comb \pcgood_M[29]~14 (
// Equation(s):
// \pcgood_M[29]~14_combout  = ( brtarg_M[29] & ( jmptarg_M[29] & ( ((pcplus_M[29]) # (\dobranch_M~q )) # (\isjump_M~DUPLICATE_q ) ) ) ) # ( !brtarg_M[29] & ( jmptarg_M[29] & ( (!\dobranch_M~q  & ((pcplus_M[29]) # (\isjump_M~DUPLICATE_q ))) ) ) ) # ( 
// brtarg_M[29] & ( !jmptarg_M[29] & ( ((!\isjump_M~DUPLICATE_q  & pcplus_M[29])) # (\dobranch_M~q ) ) ) ) # ( !brtarg_M[29] & ( !jmptarg_M[29] & ( (!\isjump_M~DUPLICATE_q  & (!\dobranch_M~q  & pcplus_M[29])) ) ) )

	.dataa(!\isjump_M~DUPLICATE_q ),
	.datab(!\dobranch_M~q ),
	.datac(!pcplus_M[29]),
	.datad(gnd),
	.datae(!brtarg_M[29]),
	.dataf(!jmptarg_M[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[29]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[29]~14 .extended_lut = "off";
defparam \pcgood_M[29]~14 .lut_mask = 64'h08083B3B4C4C7F7F;
defparam \pcgood_M[29]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N32
dffeas \pcgood_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_M[17]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[17] .is_wysiwyg = "true";
defparam \pcgood_W[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N1
dffeas \regval1_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[17]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[17] .is_wysiwyg = "true";
defparam \regval1_A[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N39
cyclonev_lcell_comb \Add4~41 (
// Equation(s):
// \Add4~41_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[15]~DUPLICATE_q  ) + ( \Add4~38  ))
// \Add4~42  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[15]~DUPLICATE_q  ) + ( \Add4~38  ))

	.dataa(!\regval1_A[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~41_sumout ),
	.cout(\Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \Add4~41 .extended_lut = "off";
defparam \Add4~41 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N42
cyclonev_lcell_comb \Add4~61 (
// Equation(s):
// \Add4~61_sumout  = SUM(( regval1_A[16] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add4~42  ))
// \Add4~62  = CARRY(( regval1_A[16] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add4~42  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!regval1_A[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~61_sumout ),
	.cout(\Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \Add4~61 .extended_lut = "off";
defparam \Add4~61 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N45
cyclonev_lcell_comb \Add4~25 (
// Equation(s):
// \Add4~25_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[17] ) + ( \Add4~62  ))
// \Add4~26  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[17] ) + ( \Add4~62  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!regval1_A[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~25_sumout ),
	.cout(\Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \Add4~25 .extended_lut = "off";
defparam \Add4~25 .lut_mask = 64'h0000F0F000003333;
defparam \Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N48
cyclonev_lcell_comb \Add4~97 (
// Equation(s):
// \Add4~97_sumout  = SUM(( regval1_A[18] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add4~26  ))
// \Add4~98  = CARRY(( regval1_A[18] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add4~26  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!regval1_A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~97_sumout ),
	.cout(\Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \Add4~97 .extended_lut = "off";
defparam \Add4~97 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N49
dffeas \jmptarg_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[18] .is_wysiwyg = "true";
defparam \jmptarg_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N50
dffeas \brtarg_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[18] .is_wysiwyg = "true";
defparam \brtarg_M[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N33
cyclonev_lcell_comb \pcgood_M[18]~22 (
// Equation(s):
// \pcgood_M[18]~22_combout  = ( brtarg_M[18] & ( ((!\isjump_M~q  & ((pcplus_M[18]))) # (\isjump_M~q  & (jmptarg_M[18]))) # (\dobranch_M~q ) ) ) # ( !brtarg_M[18] & ( (!\dobranch_M~q  & ((!\isjump_M~q  & ((pcplus_M[18]))) # (\isjump_M~q  & (jmptarg_M[18])))) 
// ) )

	.dataa(!\dobranch_M~q ),
	.datab(!\isjump_M~q ),
	.datac(!jmptarg_M[18]),
	.datad(!pcplus_M[18]),
	.datae(gnd),
	.dataf(!brtarg_M[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[18]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[18]~22 .extended_lut = "off";
defparam \pcgood_M[18]~22 .lut_mask = 64'h028A028A57DF57DF;
defparam \pcgood_M[18]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N56
dffeas \pcgood_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[18]~22_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[18] .is_wysiwyg = "true";
defparam \pcgood_W[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N20
dffeas \pcgood_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_M[19]~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[19] .is_wysiwyg = "true";
defparam \pcgood_W[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N59
dffeas \pcgood_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_M[20]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[20] .is_wysiwyg = "true";
defparam \pcgood_W[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N14
dffeas \pcgood_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[21]~18_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[21] .is_wysiwyg = "true";
defparam \pcgood_W[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N53
dffeas \pcgood_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_M[22]~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[22] .is_wysiwyg = "true";
defparam \pcgood_W[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N47
dffeas \pcgood_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[23]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[23] .is_wysiwyg = "true";
defparam \pcgood_W[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N17
dffeas \pcplus_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[24] .is_wysiwyg = "true";
defparam \pcplus_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N0
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \pcplus_A[22]~DUPLICATE_q  ) + ( \Add3~82  ))
// \Add3~90  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \pcplus_A[22]~DUPLICATE_q  ) + ( \Add3~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcplus_A[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(\Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N3
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( \pcplus_A[23]~DUPLICATE_q  ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~90  ))
// \Add3~74  = CARRY(( \pcplus_A[23]~DUPLICATE_q  ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~90  ))

	.dataa(!\pcplus_A[23]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N6
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[24] ) + ( \Add3~74  ))
// \Add3~110  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[24] ) + ( \Add3~74  ))

	.dataa(gnd),
	.datab(!pcplus_A[24]),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N7
dffeas \brtarg_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[24] .is_wysiwyg = "true";
defparam \brtarg_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N7
dffeas \jmptarg_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[24] .is_wysiwyg = "true";
defparam \jmptarg_M[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N54
cyclonev_lcell_comb \pcgood_M[24]~25 (
// Equation(s):
// \pcgood_M[24]~25_combout  = ( jmptarg_M[24] & ( \isjump_M~DUPLICATE_q  & ( (!\dobranch_M~q ) # (brtarg_M[24]) ) ) ) # ( !jmptarg_M[24] & ( \isjump_M~DUPLICATE_q  & ( (\dobranch_M~q  & brtarg_M[24]) ) ) ) # ( jmptarg_M[24] & ( !\isjump_M~DUPLICATE_q  & ( 
// (!\dobranch_M~q  & (pcplus_M[24])) # (\dobranch_M~q  & ((brtarg_M[24]))) ) ) ) # ( !jmptarg_M[24] & ( !\isjump_M~DUPLICATE_q  & ( (!\dobranch_M~q  & (pcplus_M[24])) # (\dobranch_M~q  & ((brtarg_M[24]))) ) ) )

	.dataa(!pcplus_M[24]),
	.datab(!\dobranch_M~q ),
	.datac(!brtarg_M[24]),
	.datad(gnd),
	.datae(!jmptarg_M[24]),
	.dataf(!\isjump_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[24]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[24]~25 .extended_lut = "off";
defparam \pcgood_M[24]~25 .lut_mask = 64'h474747470303CFCF;
defparam \pcgood_M[24]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N56
dffeas \pcgood_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_M[24]~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[24] .is_wysiwyg = "true";
defparam \pcgood_W[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y9_N18
cyclonev_lcell_comb \pcgood_W[25]~feeder (
// Equation(s):
// \pcgood_W[25]~feeder_combout  = ( \pcgood_M[25]~26_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcgood_M[25]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_W[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_W[25]~feeder .extended_lut = "off";
defparam \pcgood_W[25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcgood_W[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y9_N19
dffeas \pcgood_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_W[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[25] .is_wysiwyg = "true";
defparam \pcgood_W[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N58
dffeas \pcgood_W[26]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[26]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcgood_W[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[26]~DUPLICATE .is_wysiwyg = "true";
defparam \pcgood_W[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N50
dffeas \pcgood_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_M[27]~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[27] .is_wysiwyg = "true";
defparam \pcgood_W[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N17
dffeas \pcgood_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[28]~19_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[28] .is_wysiwyg = "true";
defparam \pcgood_W[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N46
dffeas \pcgood_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[29]~14_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[29] .is_wysiwyg = "true";
defparam \pcgood_W[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N58
dffeas \pcgood_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[30]~17_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[30] .is_wysiwyg = "true";
defparam \pcgood_W[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N56
dffeas \pcgood_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[31]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[31] .is_wysiwyg = "true";
defparam \pcgood_W[31] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y7_N0
cyclonev_ram_block \bptable_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\always1~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,pcgood_W[31],pcgood_W[30],pcgood_W[29],pcgood_W[28],pcgood_W[27],\pcgood_W[26]~DUPLICATE_q ,pcgood_W[25],pcgood_W[24],pcgood_W[23],pcgood_W[22],pcgood_W[21],pcgood_W[20],pcgood_W[19],pcgood_W[18],pcgood_W[17],pcgood_W[16],pcgood_W[15],pcgood_W[14],pcgood_W[13],pcgood_W[12],pcgood_W[11],pcgood_W[10],pcgood_W[9],pcgood_W[8],pcgood_W[7],pcgood_W[6],
pcgood_W[5],pcgood_W[4],pcgood_W[3],pcgood_W[2],pcgood_W[1],pcgood_W[0]}),
	.portaaddr({PC_W[9],PC_W[8],PC_W[7],PC_W[6],PC_W[5],PC_W[4],PC_W[3],PC_W[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\PC~1_combout ,\PC~8_combout ,\PC~7_combout ,\PC~6_combout ,\PC~5_combout ,\PC~4_combout ,\PC~3_combout ,\PC~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\bptable_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:bptable_rtl_0|altsyncram_jmi1:auto_generated|ALTSYNCRAM";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \bptable_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N39
cyclonev_lcell_comb \bptable_rtl_0_bypass[46]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[46]~feeder_combout  = ( pcgood_W[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[46]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y8_N40
dffeas \bptable_rtl_0_bypass[46] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N9
cyclonev_lcell_comb \bptable~22 (
// Equation(s):
// \bptable~22_combout  = ( bptable_rtl_0_bypass[46] & ( (\bptable~11_combout ) # (\bptable_rtl_0|auto_generated|ram_block1a29 ) ) ) # ( !bptable_rtl_0_bypass[46] & ( (\bptable_rtl_0|auto_generated|ram_block1a29  & !\bptable~11_combout ) ) )

	.dataa(!\bptable_rtl_0|auto_generated|ram_block1a29 ),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[46]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~22 .extended_lut = "off";
defparam \bptable~22 .lut_mask = 64'h505050505F5F5F5F;
defparam \bptable~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N0
cyclonev_lcell_comb \PC~19 (
// Equation(s):
// \PC~19_combout  = ( \bptable~22_combout  & ( (((\Equal2~10_combout  & \flush_A~4_combout )) # (\pcgood_M[29]~14_combout )) # (\flushed_M~DUPLICATE_q ) ) ) # ( !\bptable~22_combout  & ( (!\flushed_M~DUPLICATE_q  & (\pcgood_M[29]~14_combout  & 
// ((!\Equal2~10_combout ) # (!\flush_A~4_combout )))) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\Equal2~10_combout ),
	.datac(!\pcgood_M[29]~14_combout ),
	.datad(!\flush_A~4_combout ),
	.datae(gnd),
	.dataf(!\bptable~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~19 .extended_lut = "off";
defparam \PC~19 .lut_mask = 64'h0A080A085F7F5F7F;
defparam \PC~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N1
dffeas \PC[29]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N18
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( PC[19] ) + ( GND ) + ( \Add0~94  ))
// \Add0~98  = CARRY(( PC[19] ) + ( GND ) + ( \Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N21
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( PC[20] ) + ( GND ) + ( \Add0~98  ))
// \Add0~102  = CARRY(( PC[20] ) + ( GND ) + ( \Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N24
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( PC[21] ) + ( GND ) + ( \Add0~102  ))
// \Add0~78  = CARRY(( PC[21] ) + ( GND ) + ( \Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N27
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( \PC[22]~DUPLICATE_q  ) + ( GND ) + ( \Add0~78  ))
// \Add0~86  = CARRY(( \PC[22]~DUPLICATE_q  ) + ( GND ) + ( \Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N30
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( PC[23] ) + ( GND ) + ( \Add0~86  ))
// \Add0~70  = CARRY(( PC[23] ) + ( GND ) + ( \Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N33
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( PC[24] ) + ( GND ) + ( \Add0~70  ))
// \Add0~106  = CARRY(( PC[24] ) + ( GND ) + ( \Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N36
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( PC[25] ) + ( GND ) + ( \Add0~106  ))
// \Add0~110  = CARRY(( PC[25] ) + ( GND ) + ( \Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N39
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( PC[26] ) + ( GND ) + ( \Add0~110  ))
// \Add0~114  = CARRY(( PC[26] ) + ( GND ) + ( \Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N42
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( PC[27] ) + ( GND ) + ( \Add0~114  ))
// \Add0~90  = CARRY(( PC[27] ) + ( GND ) + ( \Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(\Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N45
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( PC[28] ) + ( GND ) + ( \Add0~90  ))
// \Add0~82  = CARRY(( PC[28] ) + ( GND ) + ( \Add0~90  ))

	.dataa(!PC[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N48
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( \PC[29]~DUPLICATE_q  ) + ( GND ) + ( \Add0~82  ))
// \Add0~62  = CARRY(( \PC[29]~DUPLICATE_q  ) + ( GND ) + ( \Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC[29]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N49
dffeas \pcplus_D[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[29] .is_wysiwyg = "true";
defparam \pcplus_D[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N16
dffeas \pcplus_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[29] .is_wysiwyg = "true";
defparam \pcplus_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N9
cyclonev_lcell_comb \result_A[29]~19 (
// Equation(s):
// \result_A[29]~19_combout  = ( pcplus_A[29] & ( !\selaluout_A~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[29]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[29]~19 .extended_lut = "off";
defparam \result_A[29]~19 .lut_mask = 64'h00000000F0F0F0F0;
defparam \result_A[29]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N43
dffeas \regs_rtl_1_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[29]~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[42] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N8
dffeas \regs~63 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[29]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~63 .is_wysiwyg = "true";
defparam \regs~63 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N42
cyclonev_lcell_comb \regval2_D[29]~103 (
// Equation(s):
// \regval2_D[29]~103_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~63_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[42]))))) # (\forw2W_D~combout  & (result_W[29])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a29 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[42]))))) # (\forw2W_D~combout  & (result_W[29])) ) )

	.dataa(!result_W[29]),
	.datab(!regs_rtl_1_bypass[42]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a29 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~63_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[29]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[29]~103 .extended_lut = "on";
defparam \regval2_D[29]~103 .lut_mask = 64'h0F330F3355555555;
defparam \regval2_D[29]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N27
cyclonev_lcell_comb \regval2_D[29]~27 (
// Equation(s):
// \regval2_D[29]~27_combout  = ( \dbus[29]~59_combout  & ( \memout_M[2]~0_combout  & ( (!\forw2M_D~combout  & (((\regval2_D[29]~103_combout )))) # (\forw2M_D~combout  & (((\selmemout_M~DUPLICATE_q )) # (restmp_M[29]))) ) ) ) # ( !\dbus[29]~59_combout  & ( 
// \memout_M[2]~0_combout  & ( (!\forw2M_D~combout  & (((\regval2_D[29]~103_combout )))) # (\forw2M_D~combout  & (restmp_M[29] & ((!\selmemout_M~DUPLICATE_q )))) ) ) ) # ( \dbus[29]~59_combout  & ( !\memout_M[2]~0_combout  & ( (!\forw2M_D~combout  & 
// (((\regval2_D[29]~103_combout )))) # (\forw2M_D~combout  & (restmp_M[29] & ((!\selmemout_M~DUPLICATE_q )))) ) ) ) # ( !\dbus[29]~59_combout  & ( !\memout_M[2]~0_combout  & ( (!\forw2M_D~combout  & (((\regval2_D[29]~103_combout )))) # (\forw2M_D~combout  & 
// (restmp_M[29] & ((!\selmemout_M~DUPLICATE_q )))) ) ) )

	.dataa(!restmp_M[29]),
	.datab(!\regval2_D[29]~103_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\forw2M_D~combout ),
	.datae(!\dbus[29]~59_combout ),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[29]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[29]~27 .extended_lut = "off";
defparam \regval2_D[29]~27 .lut_mask = 64'h335033503350335F;
defparam \regval2_D[29]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N0
cyclonev_lcell_comb \regval2_D[29]~28 (
// Equation(s):
// \regval2_D[29]~28_combout  = ( \forw2A_D~combout  & ( \Selector2~1_combout  & ( (\result_A[1]~4_combout ) # (\result_A[29]~19_combout ) ) ) ) # ( !\forw2A_D~combout  & ( \Selector2~1_combout  & ( \regval2_D[29]~27_combout  ) ) ) # ( \forw2A_D~combout  & ( 
// !\Selector2~1_combout  & ( \result_A[29]~19_combout  ) ) ) # ( !\forw2A_D~combout  & ( !\Selector2~1_combout  & ( \regval2_D[29]~27_combout  ) ) )

	.dataa(!\result_A[29]~19_combout ),
	.datab(gnd),
	.datac(!\result_A[1]~4_combout ),
	.datad(!\regval2_D[29]~27_combout ),
	.datae(!\forw2A_D~combout ),
	.dataf(!\Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[29]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[29]~28 .extended_lut = "off";
defparam \regval2_D[29]~28 .lut_mask = 64'h00FF555500FF5F5F;
defparam \regval2_D[29]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N2
dffeas \regval2_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[29]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[29] .is_wysiwyg = "true";
defparam \regval2_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N36
cyclonev_lcell_comb \aluin2_A[29]~15 (
// Equation(s):
// \aluin2_A[29]~15_combout  = ( \aluimm_A~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[29] ) )

	.dataa(!regval2_A[29]),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[29]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[29]~15 .extended_lut = "off";
defparam \aluin2_A[29]~15 .lut_mask = 64'h5555555533333333;
defparam \aluin2_A[29]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N30
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \aluin2_A[29]~15_combout  & ( regval1_A[29] & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[3])) # (alufunc_A[1] & (alufunc_A[3] & !alufunc_A[0])))) ) ) ) # ( !\aluin2_A[29]~15_combout  & ( regval1_A[29] & ( (alufunc_A[2] & 
// ((!alufunc_A[1] & (!alufunc_A[3] $ (!alufunc_A[0]))) # (alufunc_A[1] & (!alufunc_A[3] & !alufunc_A[0])))) ) ) ) # ( \aluin2_A[29]~15_combout  & ( !regval1_A[29] & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[3] $ (!alufunc_A[0]))) # (alufunc_A[1] & 
// (!alufunc_A[3] & !alufunc_A[0])))) ) ) ) # ( !\aluin2_A[29]~15_combout  & ( !regval1_A[29] & ( (alufunc_A[2] & (alufunc_A[3] & ((!alufunc_A[1]) # (!alufunc_A[0])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[0]),
	.datae(!\aluin2_A[29]~15_combout ),
	.dataf(!regval1_A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h0504144014404140;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N21
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( \Add2~109_sumout  & ( (((\Selector6~0_combout  & \Add1~109_sumout )) # (\Selector2~0_combout )) # (\Selector0~1_combout ) ) ) # ( !\Add2~109_sumout  & ( ((\Selector6~0_combout  & \Add1~109_sumout )) # (\Selector2~0_combout ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector6~0_combout ),
	.datac(!\Selector2~0_combout ),
	.datad(!\Add1~109_sumout ),
	.datae(gnd),
	.dataf(!\Add2~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N23
dffeas \aluout_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[29] .is_wysiwyg = "true";
defparam \aluout_M[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N31
dffeas \aluout_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[29] .is_wysiwyg = "true";
defparam \aluout_W[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N21
cyclonev_lcell_comb \memout_M[29]~42 (
// Equation(s):
// \memout_M[29]~42_combout  = ( \memout_M[2]~0_combout  & ( \dbus[29]~59_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[29]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[29]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[29]~42 .extended_lut = "off";
defparam \memout_M[29]~42 .lut_mask = 64'h000000000000FFFF;
defparam \memout_M[29]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N23
dffeas \memout_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[29]~42_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[29] .is_wysiwyg = "true";
defparam \memout_W[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N22
dffeas \pcplus_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[29] .is_wysiwyg = "true";
defparam \pcplus_W[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N6
cyclonev_lcell_comb \wregval_W[29]~17 (
// Equation(s):
// \wregval_W[29]~17_combout  = ( memout_W[29] & ( pcplus_W[29] & ( (!\selaluout_W~q  & (((\selmemout_W~q )) # (\selpcplus_W~q ))) # (\selaluout_W~q  & (((aluout_W[29])))) ) ) ) # ( !memout_W[29] & ( pcplus_W[29] & ( (!\selaluout_W~q  & (\selpcplus_W~q  & 
// ((!\selmemout_W~q )))) # (\selaluout_W~q  & (((aluout_W[29])))) ) ) ) # ( memout_W[29] & ( !pcplus_W[29] & ( (!\selaluout_W~q  & ((\selmemout_W~q ))) # (\selaluout_W~q  & (aluout_W[29])) ) ) ) # ( !memout_W[29] & ( !pcplus_W[29] & ( (\selaluout_W~q  & 
// aluout_W[29]) ) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selpcplus_W~q ),
	.datac(!aluout_W[29]),
	.datad(!\selmemout_W~q ),
	.datae(!memout_W[29]),
	.dataf(!pcplus_W[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[29]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[29]~17 .extended_lut = "off";
defparam \wregval_W[29]~17 .lut_mask = 64'h050505AF270527AF;
defparam \wregval_W[29]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N52
dffeas \regs~25 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[24]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~25 .is_wysiwyg = "true";
defparam \regs~25 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N36
cyclonev_lcell_comb \regval1_D[24]~59 (
// Equation(s):
// \regval1_D[24]~59_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~25_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[37]))))) # (\forw1W_D~combout  & (result_W[24])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a24 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[37]))))) # (\forw1W_D~combout  & (result_W[24])) ) )

	.dataa(!result_W[24]),
	.datab(!regs_rtl_0_bypass[37]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~25_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[24]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[24]~59 .extended_lut = "on";
defparam \regval1_D[24]~59 .lut_mask = 64'h0F330F3355555555;
defparam \regval1_D[24]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N48
cyclonev_lcell_comb \regval1_D[24]~57 (
// Equation(s):
// \regval1_D[24]~57_combout  = ( \regval1_D[24]~59_combout  & ( \memout_M[2]~0_combout  & ( (!\forw1M_D~combout ) # ((!\selmemout_M~q  & ((restmp_M[24]))) # (\selmemout_M~q  & (\dbus[24]~92_combout ))) ) ) ) # ( !\regval1_D[24]~59_combout  & ( 
// \memout_M[2]~0_combout  & ( (\forw1M_D~combout  & ((!\selmemout_M~q  & ((restmp_M[24]))) # (\selmemout_M~q  & (\dbus[24]~92_combout )))) ) ) ) # ( \regval1_D[24]~59_combout  & ( !\memout_M[2]~0_combout  & ( (!\forw1M_D~combout ) # ((!\selmemout_M~q  & 
// restmp_M[24])) ) ) ) # ( !\regval1_D[24]~59_combout  & ( !\memout_M[2]~0_combout  & ( (!\selmemout_M~q  & (\forw1M_D~combout  & restmp_M[24])) ) ) )

	.dataa(!\selmemout_M~q ),
	.datab(!\forw1M_D~combout ),
	.datac(!\dbus[24]~92_combout ),
	.datad(!restmp_M[24]),
	.datae(!\regval1_D[24]~59_combout ),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[24]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[24]~57 .extended_lut = "off";
defparam \regval1_D[24]~57 .lut_mask = 64'h0022CCEE0123CDEF;
defparam \regval1_D[24]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \regval1_D[24]~58 (
// Equation(s):
// \regval1_D[24]~58_combout  = ( \forw1A_D~combout  & ( \regval1_D[24]~57_combout  & ( (!\selaluout_A~DUPLICATE_q  & (((pcplus_A[24])))) # (\selaluout_A~DUPLICATE_q  & (alufunc_A[5] & (\Selector7~1_combout ))) ) ) ) # ( !\forw1A_D~combout  & ( 
// \regval1_D[24]~57_combout  ) ) # ( \forw1A_D~combout  & ( !\regval1_D[24]~57_combout  & ( (!\selaluout_A~DUPLICATE_q  & (((pcplus_A[24])))) # (\selaluout_A~DUPLICATE_q  & (alufunc_A[5] & (\Selector7~1_combout ))) ) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector7~1_combout ),
	.datad(!pcplus_A[24]),
	.datae(!\forw1A_D~combout ),
	.dataf(!\regval1_D[24]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[24]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[24]~58 .extended_lut = "off";
defparam \regval1_D[24]~58 .lut_mask = 64'h000001ABFFFF01AB;
defparam \regval1_D[24]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N1
dffeas \regval1_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[24]~58_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[24] .is_wysiwyg = "true";
defparam \regval1_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N39
cyclonev_lcell_comb \aluin2_A[24]~26 (
// Equation(s):
// \aluin2_A[24]~26_combout  = ( \aluimm_A~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[24] ) )

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_A[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[24]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[24]~26 .extended_lut = "off";
defparam \aluin2_A[24]~26 .lut_mask = 64'h0F0F0F0F55555555;
defparam \aluin2_A[24]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N27
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( alufunc_A[1] & ( regval1_A[24] & ( (!alufunc_A[0] & (!\aluin2_A[24]~26_combout  $ (alufunc_A[3]))) ) ) ) # ( !alufunc_A[1] & ( regval1_A[24] & ( !alufunc_A[3] $ (((!\aluin2_A[24]~26_combout  & !alufunc_A[0]))) ) ) ) # ( 
// alufunc_A[1] & ( !regval1_A[24] & ( (!alufunc_A[0] & (!\aluin2_A[24]~26_combout  $ (!alufunc_A[3]))) ) ) ) # ( !alufunc_A[1] & ( !regval1_A[24] & ( !alufunc_A[3] $ (((!\aluin2_A[24]~26_combout ) # (!alufunc_A[0]))) ) ) )

	.dataa(!\aluin2_A[24]~26_combout ),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[0]),
	.datad(gnd),
	.datae(!alufunc_A[1]),
	.dataf(!regval1_A[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h363660606C6C9090;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N33
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[24]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[24] ) + ( \Add2~126  ))
// \Add2~122  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[24]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[24] ) + ( \Add2~126  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval2_A[24]),
	.datae(gnd),
	.dataf(!regval1_A[24]),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h0000FF000000FA0A;
defparam \Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = ( \Selector0~1_combout  & ( \Add2~121_sumout  ) ) # ( !\Selector0~1_combout  & ( \Add2~121_sumout  & ( (!\Add1~121_sumout  & (\Selector7~0_combout  & ((alufunc_A[2])))) # (\Add1~121_sumout  & (((\Selector7~0_combout  & 
// alufunc_A[2])) # (\Selector6~0_combout ))) ) ) ) # ( \Selector0~1_combout  & ( !\Add2~121_sumout  & ( (!\Add1~121_sumout  & (\Selector7~0_combout  & ((alufunc_A[2])))) # (\Add1~121_sumout  & (((\Selector7~0_combout  & alufunc_A[2])) # 
// (\Selector6~0_combout ))) ) ) ) # ( !\Selector0~1_combout  & ( !\Add2~121_sumout  & ( (!\Add1~121_sumout  & (\Selector7~0_combout  & ((alufunc_A[2])))) # (\Add1~121_sumout  & (((\Selector7~0_combout  & alufunc_A[2])) # (\Selector6~0_combout ))) ) ) )

	.dataa(!\Add1~121_sumout ),
	.datab(!\Selector7~0_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!alufunc_A[2]),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Add2~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~1 .extended_lut = "off";
defparam \Selector7~1 .lut_mask = 64'h053705370537FFFF;
defparam \Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N32
dffeas \regs_rtl_1_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[24]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N36
cyclonev_lcell_comb \regs~58feeder (
// Equation(s):
// \regs~58feeder_combout  = ( \wregval_W[24]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[24]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~58feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~58feeder .extended_lut = "off";
defparam \regs~58feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~58feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y8_N37
dffeas \regs~58 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~58feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~58 .is_wysiwyg = "true";
defparam \regs~58 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N30
cyclonev_lcell_comb \regval2_D[24]~59 (
// Equation(s):
// \regval2_D[24]~59_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~58_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[37]))))) # (\forw2W_D~combout  & (result_W[24])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a24 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[37]))))) # (\forw2W_D~combout  & (result_W[24])) ) )

	.dataa(!result_W[24]),
	.datab(!regs_rtl_1_bypass[37]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a24 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~58_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[24]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[24]~59 .extended_lut = "on";
defparam \regval2_D[24]~59 .lut_mask = 64'h0F330F3355555555;
defparam \regval2_D[24]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N57
cyclonev_lcell_comb \regval2_D[24]~57 (
// Equation(s):
// \regval2_D[24]~57_combout  = ( \dbus[24]~92_combout  & ( \memout_M[2]~0_combout  & ( (!\forw2M_D~combout  & (((\regval2_D[24]~59_combout )))) # (\forw2M_D~combout  & (((\selmemout_M~q )) # (restmp_M[24]))) ) ) ) # ( !\dbus[24]~92_combout  & ( 
// \memout_M[2]~0_combout  & ( (!\forw2M_D~combout  & (((\regval2_D[24]~59_combout )))) # (\forw2M_D~combout  & (restmp_M[24] & ((!\selmemout_M~q )))) ) ) ) # ( \dbus[24]~92_combout  & ( !\memout_M[2]~0_combout  & ( (!\forw2M_D~combout  & 
// (((\regval2_D[24]~59_combout )))) # (\forw2M_D~combout  & (restmp_M[24] & ((!\selmemout_M~q )))) ) ) ) # ( !\dbus[24]~92_combout  & ( !\memout_M[2]~0_combout  & ( (!\forw2M_D~combout  & (((\regval2_D[24]~59_combout )))) # (\forw2M_D~combout  & 
// (restmp_M[24] & ((!\selmemout_M~q )))) ) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!restmp_M[24]),
	.datac(!\regval2_D[24]~59_combout ),
	.datad(!\selmemout_M~q ),
	.datae(!\dbus[24]~92_combout ),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[24]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[24]~57 .extended_lut = "off";
defparam \regval2_D[24]~57 .lut_mask = 64'h1B0A1B0A1B0A1B5F;
defparam \regval2_D[24]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N3
cyclonev_lcell_comb \regval2_D[24]~58 (
// Equation(s):
// \regval2_D[24]~58_combout  = ( \forw2A_D~combout  & ( \regval2_D[24]~57_combout  & ( (!\selaluout_A~DUPLICATE_q  & (((pcplus_A[24])))) # (\selaluout_A~DUPLICATE_q  & (alufunc_A[5] & ((\Selector7~1_combout )))) ) ) ) # ( !\forw2A_D~combout  & ( 
// \regval2_D[24]~57_combout  ) ) # ( \forw2A_D~combout  & ( !\regval2_D[24]~57_combout  & ( (!\selaluout_A~DUPLICATE_q  & (((pcplus_A[24])))) # (\selaluout_A~DUPLICATE_q  & (alufunc_A[5] & ((\Selector7~1_combout )))) ) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(!alufunc_A[5]),
	.datac(!pcplus_A[24]),
	.datad(!\Selector7~1_combout ),
	.datae(!\forw2A_D~combout ),
	.dataf(!\regval2_D[24]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[24]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[24]~58 .extended_lut = "off";
defparam \regval2_D[24]~58 .lut_mask = 64'h00000A1BFFFF0A1B;
defparam \regval2_D[24]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N4
dffeas \regval2_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[24]~58_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[24] .is_wysiwyg = "true";
defparam \regval2_A[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N31
dffeas \wmemval_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[24] .is_wysiwyg = "true";
defparam \wmemval_M[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N6
cyclonev_lcell_comb \dbus[24]~91 (
// Equation(s):
// \dbus[24]~91_combout  = ( wmemval_M[24] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[24]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[24]~91 .extended_lut = "off";
defparam \dbus[24]~91 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[24]~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N0
cyclonev_lcell_comb \dbus[24]~92 (
// Equation(s):
// \dbus[24]~92_combout  = ( dmem_rtl_0_bypass[77] & ( \dbus[24]~91_combout  ) ) # ( !dmem_rtl_0_bypass[77] & ( \dbus[24]~91_combout  ) ) # ( dmem_rtl_0_bypass[77] & ( !\dbus[24]~91_combout  & ( (\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[78]) # 
// ((\dmem~62_combout ) # (\dmem~40_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[77] & ( !\dbus[24]~91_combout  & ( (dmem_rtl_0_bypass[78] & (!\dmem~40_combout  & (\dbus[10]~4_combout  & \dmem~62_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[78]),
	.datab(!\dmem~40_combout ),
	.datac(!\dbus[10]~4_combout ),
	.datad(!\dmem~62_combout ),
	.datae(!dmem_rtl_0_bypass[77]),
	.dataf(!\dbus[24]~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[24]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[24]~92 .extended_lut = "off";
defparam \dbus[24]~92 .lut_mask = 64'h00040B0FFFFFFFFF;
defparam \dbus[24]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N57
cyclonev_lcell_comb \memout_M[24]~56 (
// Equation(s):
// \memout_M[24]~56_combout  = ( \dbus[24]~92_combout  & ( \memout_M[2]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dbus[24]~92_combout ),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[24]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[24]~56 .extended_lut = "off";
defparam \memout_M[24]~56 .lut_mask = 64'h000000000000FFFF;
defparam \memout_M[24]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N58
dffeas \memout_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[24]~56_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[24] .is_wysiwyg = "true";
defparam \memout_W[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N14
dffeas \aluout_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector7~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[24] .is_wysiwyg = "true";
defparam \aluout_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y8_N44
dffeas \aluout_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[24] .is_wysiwyg = "true";
defparam \aluout_W[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N30
cyclonev_lcell_comb \pcplus_W[24]~feeder (
// Equation(s):
// \pcplus_W[24]~feeder_combout  = ( pcplus_M[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[24]~feeder .extended_lut = "off";
defparam \pcplus_W[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N31
dffeas \pcplus_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[24] .is_wysiwyg = "true";
defparam \pcplus_W[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y8_N42
cyclonev_lcell_comb \wregval_W[24]~31 (
// Equation(s):
// \wregval_W[24]~31_combout  = ( aluout_W[24] & ( pcplus_W[24] & ( ((!\selmemout_W~DUPLICATE_q  & (\selpcplus_W~q )) # (\selmemout_W~DUPLICATE_q  & ((memout_W[24])))) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[24] & ( pcplus_W[24] & ( (!\selaluout_W~q  & 
// ((!\selmemout_W~DUPLICATE_q  & (\selpcplus_W~q )) # (\selmemout_W~DUPLICATE_q  & ((memout_W[24]))))) ) ) ) # ( aluout_W[24] & ( !pcplus_W[24] & ( ((\selmemout_W~DUPLICATE_q  & memout_W[24])) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[24] & ( !pcplus_W[24] & 
// ( (!\selaluout_W~q  & (\selmemout_W~DUPLICATE_q  & memout_W[24])) ) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selmemout_W~DUPLICATE_q ),
	.datac(!\selpcplus_W~q ),
	.datad(!memout_W[24]),
	.datae(!aluout_W[24]),
	.dataf(!pcplus_W[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[24]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[24]~31 .extended_lut = "off";
defparam \wregval_W[24]~31 .lut_mask = 64'h00225577082A5D7F;
defparam \wregval_W[24]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N4
dffeas \regs~57 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[23]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~57 .is_wysiwyg = "true";
defparam \regs~57 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N30
cyclonev_lcell_comb \regval2_D[23]~63 (
// Equation(s):
// \regval2_D[23]~63_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~57_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[36]))))) # (\forw2W_D~combout  & (result_W[23])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a23 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[36]))))) # (\forw2W_D~combout  & (result_W[23])) ) )

	.dataa(!result_W[23]),
	.datab(!regs_rtl_1_bypass[36]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a23 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~57_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[23]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[23]~63 .extended_lut = "on";
defparam \regval2_D[23]~63 .lut_mask = 64'h0F330F3355555555;
defparam \regval2_D[23]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N48
cyclonev_lcell_comb \regval2_D[23]~56 (
// Equation(s):
// \regval2_D[23]~56_combout  = ( \regval2_D[23]~63_combout  & ( \result_A[23]~31_combout  & ( (!\forw2M_D~combout ) # ((\result_M[23]~17_combout ) # (\forw2A_D~combout )) ) ) ) # ( !\regval2_D[23]~63_combout  & ( \result_A[23]~31_combout  & ( 
// ((\forw2M_D~combout  & \result_M[23]~17_combout )) # (\forw2A_D~combout ) ) ) ) # ( \regval2_D[23]~63_combout  & ( !\result_A[23]~31_combout  & ( (!\forw2A_D~combout  & ((!\forw2M_D~combout ) # ((\result_M[23]~17_combout )))) # (\forw2A_D~combout  & 
// (((\result_A[23]~30_combout )))) ) ) ) # ( !\regval2_D[23]~63_combout  & ( !\result_A[23]~31_combout  & ( (!\forw2A_D~combout  & (\forw2M_D~combout  & (\result_M[23]~17_combout ))) # (\forw2A_D~combout  & (((\result_A[23]~30_combout )))) ) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!\forw2A_D~combout ),
	.datac(!\result_M[23]~17_combout ),
	.datad(!\result_A[23]~30_combout ),
	.datae(!\regval2_D[23]~63_combout ),
	.dataf(!\result_A[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[23]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[23]~56 .extended_lut = "off";
defparam \regval2_D[23]~56 .lut_mask = 64'h04378CBF3737BFBF;
defparam \regval2_D[23]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N49
dffeas \regval2_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[23]~56_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[23] .is_wysiwyg = "true";
defparam \regval2_A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N38
dffeas \wmemval_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[23] .is_wysiwyg = "true";
defparam \wmemval_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \dbus[23]~89 (
// Equation(s):
// \dbus[23]~89_combout  = ( \wrmem_M~q  & ( wmemval_M[23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[23]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[23]~89 .extended_lut = "off";
defparam \dbus[23]~89 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[23]~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N24
cyclonev_lcell_comb \dbus[23]~90 (
// Equation(s):
// \dbus[23]~90_combout  = ( dmem_rtl_0_bypass[75] & ( \dbus[23]~89_combout  ) ) # ( !dmem_rtl_0_bypass[75] & ( \dbus[23]~89_combout  ) ) # ( dmem_rtl_0_bypass[75] & ( !\dbus[23]~89_combout  & ( (\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[76]) # 
// ((\dmem~40_combout ) # (\dmem~61_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[75] & ( !\dbus[23]~89_combout  & ( (dmem_rtl_0_bypass[76] & (\dbus[10]~4_combout  & (\dmem~61_combout  & !\dmem~40_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[76]),
	.datab(!\dbus[10]~4_combout ),
	.datac(!\dmem~61_combout ),
	.datad(!\dmem~40_combout ),
	.datae(!dmem_rtl_0_bypass[75]),
	.dataf(!\dbus[23]~89_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[23]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[23]~90 .extended_lut = "off";
defparam \dbus[23]~90 .lut_mask = 64'h01002333FFFFFFFF;
defparam \dbus[23]~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N22
dffeas \HexOut[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[23]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[23] .is_wysiwyg = "true";
defparam \HexOut[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N36
cyclonev_lcell_comb \memout_M[23]~55 (
// Equation(s):
// \memout_M[23]~55_combout  = ( \memout_M[10]~10_combout  & ( ((\dbus[23]~90_combout  & \memout_M[2]~0_combout )) # (HexOut[23]) ) ) # ( !\memout_M[10]~10_combout  & ( (\dbus[23]~90_combout  & \memout_M[2]~0_combout ) ) )

	.dataa(gnd),
	.datab(!\dbus[23]~90_combout ),
	.datac(!HexOut[23]),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!\memout_M[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[23]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[23]~55 .extended_lut = "off";
defparam \memout_M[23]~55 .lut_mask = 64'h003300330F3F0F3F;
defparam \memout_M[23]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N37
dffeas \memout_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[23]~55_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[23] .is_wysiwyg = "true";
defparam \memout_W[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N12
cyclonev_lcell_comb \wregval_W[23]~30 (
// Equation(s):
// \wregval_W[23]~30_combout  = ( \selaluout_W~q  & ( memout_W[23] & ( aluout_W[23] ) ) ) # ( !\selaluout_W~q  & ( memout_W[23] & ( ((pcplus_W[23] & \selpcplus_W~q )) # (\selmemout_W~q ) ) ) ) # ( \selaluout_W~q  & ( !memout_W[23] & ( aluout_W[23] ) ) ) # ( 
// !\selaluout_W~q  & ( !memout_W[23] & ( (pcplus_W[23] & (!\selmemout_W~q  & \selpcplus_W~q )) ) ) )

	.dataa(!pcplus_W[23]),
	.datab(!\selmemout_W~q ),
	.datac(!aluout_W[23]),
	.datad(!\selpcplus_W~q ),
	.datae(!\selaluout_W~q ),
	.dataf(!memout_W[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[23]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[23]~30 .extended_lut = "off";
defparam \wregval_W[23]~30 .lut_mask = 64'h00440F0F33770F0F;
defparam \wregval_W[23]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N32
dffeas \regs_rtl_1_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[25]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \result_M[25]~27 (
// Equation(s):
// \result_M[25]~27_combout  = ( restmp_M[25] & ( (!\selmemout_M~DUPLICATE_q ) # ((\memout_M[2]~0_combout  & \dbus[25]~82_combout )) ) ) # ( !restmp_M[25] & ( (\memout_M[2]~0_combout  & (\selmemout_M~DUPLICATE_q  & \dbus[25]~82_combout )) ) )

	.dataa(gnd),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\dbus[25]~82_combout ),
	.datae(gnd),
	.dataf(!restmp_M[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[25]~27 .extended_lut = "off";
defparam \result_M[25]~27 .lut_mask = 64'h00030003F0F3F0F3;
defparam \result_M[25]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N43
dffeas \result_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[25]~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[25] .is_wysiwyg = "true";
defparam \result_W[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N43
dffeas \regs~59 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[25]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~59 .is_wysiwyg = "true";
defparam \regs~59 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N30
cyclonev_lcell_comb \regval2_D[25]~79 (
// Equation(s):
// \regval2_D[25]~79_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (\regs~59_q )) # (\regs~68_combout  & (((regs_rtl_1_bypass[38])))))) # (\forw2W_D~combout  & ((((result_W[25]))))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// ((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a25 )) # (\regs~68_combout  & (((regs_rtl_1_bypass[38])))))) # (\forw2W_D~combout  & ((((result_W[25]))))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!\forw2W_D~combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a25 ),
	.datad(!regs_rtl_1_bypass[38]),
	.datae(!\regs~33_q ),
	.dataf(!result_W[25]),
	.datag(!\regs~59_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[25]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[25]~79 .extended_lut = "on";
defparam \regval2_D[25]~79 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \regval2_D[25]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N51
cyclonev_lcell_comb \regval2_D[25]~48 (
// Equation(s):
// \regval2_D[25]~48_combout  = ( \forw2M_D~combout  & ( \regval2_D[25]~79_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[25])))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout  & (\dbus[25]~82_combout ))) ) ) ) # ( !\forw2M_D~combout  & ( 
// \regval2_D[25]~79_combout  ) ) # ( \forw2M_D~combout  & ( !\regval2_D[25]~79_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[25])))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout  & (\dbus[25]~82_combout ))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\dbus[25]~82_combout ),
	.datad(!restmp_M[25]),
	.datae(!\forw2M_D~combout ),
	.dataf(!\regval2_D[25]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[25]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[25]~48 .extended_lut = "off";
defparam \regval2_D[25]~48 .lut_mask = 64'h000001ABFFFF01AB;
defparam \regval2_D[25]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N27
cyclonev_lcell_comb \regval2_D[25]~49 (
// Equation(s):
// \regval2_D[25]~49_combout  = ( \forw2A_D~combout  & ( \regval2_D[25]~48_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[25])) # (\selaluout_A~DUPLICATE_q  & (((\Selector6~2_combout  & alufunc_A[5])))) ) ) ) # ( !\forw2A_D~combout  & ( 
// \regval2_D[25]~48_combout  ) ) # ( \forw2A_D~combout  & ( !\regval2_D[25]~48_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[25])) # (\selaluout_A~DUPLICATE_q  & (((\Selector6~2_combout  & alufunc_A[5])))) ) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(!pcplus_A[25]),
	.datac(!\Selector6~2_combout ),
	.datad(!alufunc_A[5]),
	.datae(!\forw2A_D~combout ),
	.dataf(!\regval2_D[25]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[25]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[25]~49 .extended_lut = "off";
defparam \regval2_D[25]~49 .lut_mask = 64'h00002227FFFF2227;
defparam \regval2_D[25]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N28
dffeas \regval2_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[25]~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[25] .is_wysiwyg = "true";
defparam \regval2_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N36
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( regval1_A[25] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[25]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~122  ))
// \Add2~94  = CARRY(( regval1_A[25] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[25]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~122  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!regval1_A[25]),
	.datae(gnd),
	.dataf(!regval2_A[25]),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h000003CF000000FF;
defparam \Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \aluin2_A[25]~20 (
// Equation(s):
// \aluin2_A[25]~20_combout  = ( \aluimm_A~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[25] ) )

	.dataa(gnd),
	.datab(!regval2_A[25]),
	.datac(gnd),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[25]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[25]~20 .extended_lut = "off";
defparam \aluin2_A[25]~20 .lut_mask = 64'h3333333300FF00FF;
defparam \aluin2_A[25]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N9
cyclonev_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = ( regval1_A[25] & ( \aluin2_A[25]~20_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & ((!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & alufunc_A[1])))) ) ) ) # ( !regval1_A[25] & ( \aluin2_A[25]~20_combout  & ( (alufunc_A[2] & 
// ((!alufunc_A[3] & (!alufunc_A[0] $ (!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & !alufunc_A[1])))) ) ) ) # ( regval1_A[25] & ( !\aluin2_A[25]~20_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[0] $ (!alufunc_A[1]))) # (alufunc_A[3] & 
// (!alufunc_A[0] & !alufunc_A[1])))) ) ) ) # ( !regval1_A[25] & ( !\aluin2_A[25]~20_combout  & ( (alufunc_A[3] & (alufunc_A[2] & ((!alufunc_A[0]) # (!alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[2]),
	.datae(!regval1_A[25]),
	.dataf(!\aluin2_A[25]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~1 .extended_lut = "off";
defparam \Selector6~1 .lut_mask = 64'h00540068006800A4;
defparam \Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = ( \Add1~93_sumout  & ( (((\Selector0~1_combout  & \Add2~93_sumout )) # (\Selector6~1_combout )) # (\Selector6~0_combout ) ) ) # ( !\Add1~93_sumout  & ( ((\Selector0~1_combout  & \Add2~93_sumout )) # (\Selector6~1_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Add2~93_sumout ),
	.datad(!\Selector6~1_combout ),
	.datae(gnd),
	.dataf(!\Add1~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~2 .extended_lut = "off";
defparam \Selector6~2 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N8
dffeas \regs_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[25]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N52
dffeas \regs~26 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[25]~26_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~26 .is_wysiwyg = "true";
defparam \regs~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N6
cyclonev_lcell_comb \regval1_D[25]~79 (
// Equation(s):
// \regval1_D[25]~79_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~26_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[38])))) # (\forw1W_D~combout  & ((((result_W[25]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a25 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[38])))) # (\forw1W_D~combout  & ((((result_W[25]))))) ) )

	.dataa(!\regs~71_combout ),
	.datab(!regs_rtl_0_bypass[38]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a25 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!result_W[25]),
	.datag(!\regs~26_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[25]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[25]~79 .extended_lut = "on";
defparam \regval1_D[25]~79 .lut_mask = 64'h1B001B001BFF1BFF;
defparam \regval1_D[25]~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \regval1_D[25]~48 (
// Equation(s):
// \regval1_D[25]~48_combout  = ( \forw1M_D~combout  & ( \regval1_D[25]~79_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[25])))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout  & ((\dbus[25]~82_combout )))) ) ) ) # ( !\forw1M_D~combout  & ( 
// \regval1_D[25]~79_combout  ) ) # ( \forw1M_D~combout  & ( !\regval1_D[25]~79_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[25])))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout  & ((\dbus[25]~82_combout )))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!restmp_M[25]),
	.datad(!\dbus[25]~82_combout ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\regval1_D[25]~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[25]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[25]~48 .extended_lut = "off";
defparam \regval1_D[25]~48 .lut_mask = 64'h00000A1BFFFF0A1B;
defparam \regval1_D[25]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \regval1_D[25]~49 (
// Equation(s):
// \regval1_D[25]~49_combout  = ( \forw1A_D~combout  & ( \regval1_D[25]~48_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[25])) # (\selaluout_A~DUPLICATE_q  & (((alufunc_A[5] & \Selector6~2_combout )))) ) ) ) # ( !\forw1A_D~combout  & ( 
// \regval1_D[25]~48_combout  ) ) # ( \forw1A_D~combout  & ( !\regval1_D[25]~48_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[25])) # (\selaluout_A~DUPLICATE_q  & (((alufunc_A[5] & \Selector6~2_combout )))) ) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(!pcplus_A[25]),
	.datac(!alufunc_A[5]),
	.datad(!\Selector6~2_combout ),
	.datae(!\forw1A_D~combout ),
	.dataf(!\regval1_D[25]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[25]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[25]~49 .extended_lut = "off";
defparam \regval1_D[25]~49 .lut_mask = 64'h00002227FFFF2227;
defparam \regval1_D[25]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N26
dffeas \regval1_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[25]~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[25] .is_wysiwyg = "true";
defparam \regval1_A[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N39
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[26]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[26] ) + ( \Add2~94  ))
// \Add2~90  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[26]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[26] ) + ( \Add2~94  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[26]),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(\Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N48
cyclonev_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = ( \Add1~89_sumout  & ( \Selector6~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector6~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~2 .extended_lut = "off";
defparam \Selector5~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N45
cyclonev_lcell_comb \result_A[26]~50 (
// Equation(s):
// \result_A[26]~50_combout  = ( \result_A[26]~27_combout  & ( \Selector5~2_combout  ) ) # ( !\result_A[26]~27_combout  & ( \Selector5~2_combout  & ( \result_A[1]~4_combout  ) ) ) # ( \result_A[26]~27_combout  & ( !\Selector5~2_combout  ) ) # ( 
// !\result_A[26]~27_combout  & ( !\Selector5~2_combout  & ( (\result_A[1]~4_combout  & (((\Selector0~1_combout  & \Add2~89_sumout )) # (\Selector5~0_combout ))) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\result_A[1]~4_combout ),
	.datac(!\Add2~89_sumout ),
	.datad(!\Selector5~0_combout ),
	.datae(!\result_A[26]~27_combout ),
	.dataf(!\Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[26]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[26]~50 .extended_lut = "off";
defparam \result_A[26]~50 .lut_mask = 64'h0133FFFF3333FFFF;
defparam \result_A[26]~50 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N46
dffeas \restmp_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[26]~50_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[26] .is_wysiwyg = "true";
defparam \restmp_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N42
cyclonev_lcell_comb \result_M[26]~28 (
// Equation(s):
// \result_M[26]~28_combout  = ( \dbus[26]~84_combout  & ( (!\selmemout_M~DUPLICATE_q  & ((restmp_M[26]))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout )) ) ) # ( !\dbus[26]~84_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[26]) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(gnd),
	.datad(!restmp_M[26]),
	.datae(gnd),
	.dataf(!\dbus[26]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[26]~28 .extended_lut = "off";
defparam \result_M[26]~28 .lut_mask = 64'h00CC00CC11DD11DD;
defparam \result_M[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N44
dffeas \result_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[26]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[26] .is_wysiwyg = "true";
defparam \result_W[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N40
dffeas \regs_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[26]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N22
dffeas \regs~27 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[26]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~27 .is_wysiwyg = "true";
defparam \regs~27 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N39
cyclonev_lcell_comb \regval1_D[26]~75 (
// Equation(s):
// \regval1_D[26]~75_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~27_q )))) # (\regs~71_combout  & (((regs_rtl_0_bypass[39])))))) # (\forw1W_D~combout  & (((result_W[26])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a26 )))) # (\regs~71_combout  & (((regs_rtl_0_bypass[39])))))) # (\forw1W_D~combout  & (((result_W[26])))) ) )

	.dataa(!\regs~71_combout ),
	.datab(!result_W[26]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a26 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!regs_rtl_0_bypass[39]),
	.datag(!\regs~27_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[26]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[26]~75 .extended_lut = "on";
defparam \regval1_D[26]~75 .lut_mask = 64'h0A330A335F335F33;
defparam \regval1_D[26]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N18
cyclonev_lcell_comb \regval1_D[26]~50 (
// Equation(s):
// \regval1_D[26]~50_combout  = ( restmp_M[26] & ( \dbus[26]~84_combout  & ( (!\forw1M_D~combout  & (((\regval1_D[26]~75_combout )))) # (\forw1M_D~combout  & (((!\selmemout_M~DUPLICATE_q )) # (\memout_M[2]~0_combout ))) ) ) ) # ( !restmp_M[26] & ( 
// \dbus[26]~84_combout  & ( (!\forw1M_D~combout  & (((\regval1_D[26]~75_combout )))) # (\forw1M_D~combout  & (\memout_M[2]~0_combout  & (\selmemout_M~DUPLICATE_q ))) ) ) ) # ( restmp_M[26] & ( !\dbus[26]~84_combout  & ( (!\forw1M_D~combout  & 
// ((\regval1_D[26]~75_combout ))) # (\forw1M_D~combout  & (!\selmemout_M~DUPLICATE_q )) ) ) ) # ( !restmp_M[26] & ( !\dbus[26]~84_combout  & ( (!\forw1M_D~combout  & \regval1_D[26]~75_combout ) ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\forw1M_D~combout ),
	.datad(!\regval1_D[26]~75_combout ),
	.datae(!restmp_M[26]),
	.dataf(!\dbus[26]~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[26]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[26]~50 .extended_lut = "off";
defparam \regval1_D[26]~50 .lut_mask = 64'h00F00CFC01F10DFD;
defparam \regval1_D[26]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N57
cyclonev_lcell_comb \regval1_D[26]~51 (
// Equation(s):
// \regval1_D[26]~51_combout  = ( \regval1_D[26]~50_combout  & ( ((!\forw1A_D~combout ) # ((\Selector5~1_combout  & \result_A[1]~4_combout ))) # (\result_A[26]~27_combout ) ) ) # ( !\regval1_D[26]~50_combout  & ( (\forw1A_D~combout  & (((\Selector5~1_combout 
//  & \result_A[1]~4_combout )) # (\result_A[26]~27_combout ))) ) )

	.dataa(!\result_A[26]~27_combout ),
	.datab(!\Selector5~1_combout ),
	.datac(!\result_A[1]~4_combout ),
	.datad(!\forw1A_D~combout ),
	.datae(gnd),
	.dataf(!\regval1_D[26]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[26]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[26]~51 .extended_lut = "off";
defparam \regval1_D[26]~51 .lut_mask = 64'h00570057FF57FF57;
defparam \regval1_D[26]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N59
dffeas \regval1_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[26]~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[26] .is_wysiwyg = "true";
defparam \regval1_A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N36
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( \Add1~117_sumout  & ( (((\Selector0~1_combout  & \Add2~117_sumout )) # (\Selector4~0_combout )) # (\Selector6~0_combout ) ) ) # ( !\Add1~117_sumout  & ( ((\Selector0~1_combout  & \Add2~117_sumout )) # (\Selector4~0_combout ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector6~0_combout ),
	.datac(!\Selector4~0_combout ),
	.datad(!\Add2~117_sumout ),
	.datae(gnd),
	.dataf(!\Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N48
cyclonev_lcell_comb \result_A[27]~28 (
// Equation(s):
// \result_A[27]~28_combout  = (!\selaluout_A~DUPLICATE_q  & pcplus_A[27])

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcplus_A[27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[27]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[27]~28 .extended_lut = "off";
defparam \result_A[27]~28 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \result_A[27]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N2
dffeas \regs_rtl_1_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[27]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N54
cyclonev_lcell_comb \result_M[27]~29 (
// Equation(s):
// \result_M[27]~29_combout  = ( \memout_M[2]~0_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[27])) # (\selmemout_M~DUPLICATE_q  & ((\dbus[27]~86_combout ))) ) ) # ( !\memout_M[2]~0_combout  & ( (restmp_M[27] & !\selmemout_M~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!restmp_M[27]),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\dbus[27]~86_combout ),
	.datae(gnd),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[27]~29 .extended_lut = "off";
defparam \result_M[27]~29 .lut_mask = 64'h30303030303F303F;
defparam \result_M[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N55
dffeas \result_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[27]~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[27] .is_wysiwyg = "true";
defparam \result_W[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N43
dffeas \regs~61 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[27]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~61 .is_wysiwyg = "true";
defparam \regs~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N0
cyclonev_lcell_comb \regval2_D[27]~71 (
// Equation(s):
// \regval2_D[27]~71_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~61_q )))) # (\regs~68_combout  & (regs_rtl_1_bypass[40])))) # (\forw2W_D~combout  & ((((result_W[27]))))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a27 )))) # (\regs~68_combout  & (regs_rtl_1_bypass[40])))) # (\forw2W_D~combout  & ((((result_W[27]))))) ) )

	.dataa(!regs_rtl_1_bypass[40]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a27 ),
	.datad(!result_W[27]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~61_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[27]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[27]~71 .extended_lut = "on";
defparam \regval2_D[27]~71 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \regval2_D[27]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \regval2_D[27]~52 (
// Equation(s):
// \regval2_D[27]~52_combout  = ( \forw2M_D~combout  & ( \regval2_D[27]~71_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[27])) # (\selmemout_M~DUPLICATE_q  & (((\dbus[27]~86_combout  & \memout_M[2]~0_combout )))) ) ) ) # ( !\forw2M_D~combout  & ( 
// \regval2_D[27]~71_combout  ) ) # ( \forw2M_D~combout  & ( !\regval2_D[27]~71_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[27])) # (\selmemout_M~DUPLICATE_q  & (((\dbus[27]~86_combout  & \memout_M[2]~0_combout )))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!restmp_M[27]),
	.datac(!\dbus[27]~86_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!\forw2M_D~combout ),
	.dataf(!\regval2_D[27]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[27]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[27]~52 .extended_lut = "off";
defparam \regval2_D[27]~52 .lut_mask = 64'h00002227FFFF2227;
defparam \regval2_D[27]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N6
cyclonev_lcell_comb \regval2_D[27]~53 (
// Equation(s):
// \regval2_D[27]~53_combout  = ( \regval2_D[27]~52_combout  & ( (!\forw2A_D~combout ) # (((\Selector4~1_combout  & \result_A[1]~4_combout )) # (\result_A[27]~28_combout )) ) ) # ( !\regval2_D[27]~52_combout  & ( (\forw2A_D~combout  & (((\Selector4~1_combout 
//  & \result_A[1]~4_combout )) # (\result_A[27]~28_combout ))) ) )

	.dataa(!\Selector4~1_combout ),
	.datab(!\forw2A_D~combout ),
	.datac(!\result_A[27]~28_combout ),
	.datad(!\result_A[1]~4_combout ),
	.datae(gnd),
	.dataf(!\regval2_D[27]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[27]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[27]~53 .extended_lut = "off";
defparam \regval2_D[27]~53 .lut_mask = 64'h03130313CFDFCFDF;
defparam \regval2_D[27]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N8
dffeas \regval2_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[27]~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[27] .is_wysiwyg = "true";
defparam \regval2_A[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N57
cyclonev_lcell_comb \aluin2_A[27]~22 (
// Equation(s):
// \aluin2_A[27]~22_combout  = ( \aluimm_A~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[27] ) )

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_A[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[27]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[27]~22 .extended_lut = "off";
defparam \aluin2_A[27]~22 .lut_mask = 64'h0F0F0F0F55555555;
defparam \aluin2_A[27]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N27
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( regval1_A[27] & ( \aluin2_A[27]~22_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[3])) # (alufunc_A[1] & (alufunc_A[3] & !alufunc_A[0])))) ) ) ) # ( !regval1_A[27] & ( \aluin2_A[27]~22_combout  & ( (alufunc_A[2] & 
// ((!alufunc_A[1] & (!alufunc_A[3] $ (!alufunc_A[0]))) # (alufunc_A[1] & (!alufunc_A[3] & !alufunc_A[0])))) ) ) ) # ( regval1_A[27] & ( !\aluin2_A[27]~22_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[3] $ (!alufunc_A[0]))) # (alufunc_A[1] & 
// (!alufunc_A[3] & !alufunc_A[0])))) ) ) ) # ( !regval1_A[27] & ( !\aluin2_A[27]~22_combout  & ( (alufunc_A[2] & (alufunc_A[3] & ((!alufunc_A[1]) # (!alufunc_A[0])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[0]),
	.datae(!regval1_A[27]),
	.dataf(!\aluin2_A[27]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h0504144014404140;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N36
cyclonev_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = ( \Add1~117_sumout  & ( \Selector6~0_combout  ) )

	.dataa(gnd),
	.datab(!\Selector6~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Add1~117_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~2 .extended_lut = "off";
defparam \Selector4~2 .lut_mask = 64'h0000333300003333;
defparam \Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N30
cyclonev_lcell_comb \result_A[27]~51 (
// Equation(s):
// \result_A[27]~51_combout  = ( \Selector4~2_combout  & ( \Add2~117_sumout  & ( (\result_A[27]~28_combout ) # (\result_A[1]~4_combout ) ) ) ) # ( !\Selector4~2_combout  & ( \Add2~117_sumout  & ( ((\result_A[1]~4_combout  & ((\Selector4~0_combout ) # 
// (\Selector0~1_combout )))) # (\result_A[27]~28_combout ) ) ) ) # ( \Selector4~2_combout  & ( !\Add2~117_sumout  & ( (\result_A[27]~28_combout ) # (\result_A[1]~4_combout ) ) ) ) # ( !\Selector4~2_combout  & ( !\Add2~117_sumout  & ( ((\Selector4~0_combout  
// & \result_A[1]~4_combout )) # (\result_A[27]~28_combout ) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(!\result_A[1]~4_combout ),
	.datad(!\result_A[27]~28_combout ),
	.datae(!\Selector4~2_combout ),
	.dataf(!\Add2~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[27]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[27]~51 .extended_lut = "off";
defparam \result_A[27]~51 .lut_mask = 64'h03FF0FFF07FF0FFF;
defparam \result_A[27]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N31
dffeas \restmp_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[27]~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[27] .is_wysiwyg = "true";
defparam \restmp_M[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N2
dffeas \regs_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[27]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N11
dffeas \regs~28 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[27]~28_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~28 .is_wysiwyg = "true";
defparam \regs~28 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y4_N0
cyclonev_lcell_comb \regval1_D[27]~71 (
// Equation(s):
// \regval1_D[27]~71_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~28_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[40])))) # (\forw1W_D~combout  & ((((result_W[27]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a27 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[40])))) # (\forw1W_D~combout  & ((((result_W[27]))))) ) )

	.dataa(!regs_rtl_0_bypass[40]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a27 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!result_W[27]),
	.datag(!\regs~28_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[27]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[27]~71 .extended_lut = "on";
defparam \regval1_D[27]~71 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \regval1_D[27]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N45
cyclonev_lcell_comb \regval1_D[27]~52 (
// Equation(s):
// \regval1_D[27]~52_combout  = ( \forw1M_D~combout  & ( \regval1_D[27]~71_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[27])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[27]~86_combout )))) ) ) ) # ( !\forw1M_D~combout  & ( 
// \regval1_D[27]~71_combout  ) ) # ( \forw1M_D~combout  & ( !\regval1_D[27]~71_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[27])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[27]~86_combout )))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!restmp_M[27]),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\dbus[27]~86_combout ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\regval1_D[27]~71_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[27]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[27]~52 .extended_lut = "off";
defparam \regval1_D[27]~52 .lut_mask = 64'h00002227FFFF2227;
defparam \regval1_D[27]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N3
cyclonev_lcell_comb \regval1_D[27]~53 (
// Equation(s):
// \regval1_D[27]~53_combout  = ( \Selector4~1_combout  & ( (!\forw1A_D~combout  & (((\regval1_D[27]~52_combout )))) # (\forw1A_D~combout  & (((\result_A[27]~28_combout )) # (\result_A[1]~4_combout ))) ) ) # ( !\Selector4~1_combout  & ( (!\forw1A_D~combout  
// & (\regval1_D[27]~52_combout )) # (\forw1A_D~combout  & ((\result_A[27]~28_combout ))) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\regval1_D[27]~52_combout ),
	.datad(!\result_A[27]~28_combout ),
	.datae(gnd),
	.dataf(!\Selector4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[27]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[27]~53 .extended_lut = "off";
defparam \regval1_D[27]~53 .lut_mask = 64'h0C3F0C3F1D3F1D3F;
defparam \regval1_D[27]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N4
dffeas \regval1_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[27]~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[27] .is_wysiwyg = "true";
defparam \regval1_A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N16
dffeas \jmptarg_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[27] .is_wysiwyg = "true";
defparam \jmptarg_M[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N48
cyclonev_lcell_comb \pcgood_M[27]~21 (
// Equation(s):
// \pcgood_M[27]~21_combout  = ( jmptarg_M[27] & ( (!\dobranch_M~q  & (((pcplus_M[27])) # (\isjump_M~DUPLICATE_q ))) # (\dobranch_M~q  & (((brtarg_M[27])))) ) ) # ( !jmptarg_M[27] & ( (!\dobranch_M~q  & (!\isjump_M~DUPLICATE_q  & (pcplus_M[27]))) # 
// (\dobranch_M~q  & (((brtarg_M[27])))) ) )

	.dataa(!\isjump_M~DUPLICATE_q ),
	.datab(!\dobranch_M~q ),
	.datac(!pcplus_M[27]),
	.datad(!brtarg_M[27]),
	.datae(gnd),
	.dataf(!jmptarg_M[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[27]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[27]~21 .extended_lut = "off";
defparam \pcgood_M[27]~21 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \pcgood_M[27]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y7_N25
dffeas \bptable_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y7_N6
cyclonev_lcell_comb \bptable~29 (
// Equation(s):
// \bptable~29_combout  = ( bptable_rtl_0_bypass[44] & ( (\bptable_rtl_0|auto_generated|ram_block1a27 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[44] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a27 ) ) )

	.dataa(!\bptable~11_combout ),
	.datab(gnd),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a27 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[44]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~29 .extended_lut = "off";
defparam \bptable~29 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \bptable~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N21
cyclonev_lcell_comb \PC~26 (
// Equation(s):
// \PC~26_combout  = ( \bptable~29_combout  & ( (((\flush_A~4_combout  & \Equal2~10_combout )) # (\pcgood_M[27]~21_combout )) # (\flushed_M~DUPLICATE_q ) ) ) # ( !\bptable~29_combout  & ( (!\flushed_M~DUPLICATE_q  & (\pcgood_M[27]~21_combout  & 
// ((!\flush_A~4_combout ) # (!\Equal2~10_combout )))) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\flush_A~4_combout ),
	.datac(!\Equal2~10_combout ),
	.datad(!\pcgood_M[27]~21_combout ),
	.datae(gnd),
	.dataf(!\bptable~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~26 .extended_lut = "off";
defparam \PC~26 .lut_mask = 64'h00A800A857FF57FF;
defparam \PC~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N22
dffeas \PC[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27] .is_wysiwyg = "true";
defparam \PC[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N44
dffeas \pcplus_D[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[27] .is_wysiwyg = "true";
defparam \pcplus_D[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N50
dffeas \pcplus_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[27] .is_wysiwyg = "true";
defparam \pcplus_A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N19
dffeas \brtarg_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[28] .is_wysiwyg = "true";
defparam \brtarg_M[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N19
dffeas \jmptarg_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[28] .is_wysiwyg = "true";
defparam \jmptarg_M[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N45
cyclonev_lcell_comb \pcgood_M[28]~19 (
// Equation(s):
// \pcgood_M[28]~19_combout  = ( pcplus_M[28] & ( jmptarg_M[28] & ( (!\dobranch_M~q ) # (brtarg_M[28]) ) ) ) # ( !pcplus_M[28] & ( jmptarg_M[28] & ( (!\dobranch_M~q  & (\isjump_M~DUPLICATE_q )) # (\dobranch_M~q  & ((brtarg_M[28]))) ) ) ) # ( pcplus_M[28] & ( 
// !jmptarg_M[28] & ( (!\dobranch_M~q  & (!\isjump_M~DUPLICATE_q )) # (\dobranch_M~q  & ((brtarg_M[28]))) ) ) ) # ( !pcplus_M[28] & ( !jmptarg_M[28] & ( (\dobranch_M~q  & brtarg_M[28]) ) ) )

	.dataa(gnd),
	.datab(!\isjump_M~DUPLICATE_q ),
	.datac(!\dobranch_M~q ),
	.datad(!brtarg_M[28]),
	.datae(!pcplus_M[28]),
	.dataf(!jmptarg_M[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[28]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[28]~19 .extended_lut = "off";
defparam \pcgood_M[28]~19 .lut_mask = 64'h000FC0CF303FF0FF;
defparam \pcgood_M[28]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N42
cyclonev_lcell_comb \bptable_rtl_0_bypass[45]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[45]~feeder_combout  = ( pcgood_W[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[45]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[45]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[45]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[45]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N44
dffeas \bptable_rtl_0_bypass[45] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[45]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N30
cyclonev_lcell_comb \bptable~27 (
// Equation(s):
// \bptable~27_combout  = ( bptable_rtl_0_bypass[45] & ( (\bptable_rtl_0|auto_generated|ram_block1a28 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[45] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a28 ) ) )

	.dataa(!\bptable~11_combout ),
	.datab(gnd),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a28 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[45]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~27 .extended_lut = "off";
defparam \bptable~27 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \bptable~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N15
cyclonev_lcell_comb \PC~24 (
// Equation(s):
// \PC~24_combout  = ( \bptable~27_combout  & ( (((\Equal2~10_combout  & \flush_A~4_combout )) # (\pcgood_M[28]~19_combout )) # (\flushed_M~DUPLICATE_q ) ) ) # ( !\bptable~27_combout  & ( (!\flushed_M~DUPLICATE_q  & (\pcgood_M[28]~19_combout  & 
// ((!\Equal2~10_combout ) # (!\flush_A~4_combout )))) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\Equal2~10_combout ),
	.datac(!\flush_A~4_combout ),
	.datad(!\pcgood_M[28]~19_combout ),
	.datae(gnd),
	.dataf(!\bptable~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~24 .extended_lut = "off";
defparam \PC~24 .lut_mask = 64'h00A800A857FF57FF;
defparam \PC~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N17
dffeas \PC[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28] .is_wysiwyg = "true";
defparam \PC[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N46
dffeas \pcplus_D[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[28] .is_wysiwyg = "true";
defparam \pcplus_D[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N31
dffeas \pcplus_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[28] .is_wysiwyg = "true";
defparam \pcplus_A[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N57
cyclonev_lcell_comb \result_A[28]~29 (
// Equation(s):
// \result_A[28]~29_combout  = ( !\selaluout_A~q  & ( pcplus_A[28] ) )

	.dataa(!pcplus_A[28]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\selaluout_A~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[28]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[28]~29 .extended_lut = "off";
defparam \result_A[28]~29 .lut_mask = 64'h5555000055550000;
defparam \result_A[28]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N32
dffeas \regs_rtl_1_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[28]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[41] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N38
dffeas \regs~62 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[28]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~62 .is_wysiwyg = "true";
defparam \regs~62 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \regval2_D[28]~67 (
// Equation(s):
// \regval2_D[28]~67_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~62_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[41])))))) # (\forw2W_D~combout  & (result_W[28])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a28 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[41])))))) # (\forw2W_D~combout  & (result_W[28])) ) )

	.dataa(!result_W[28]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a28 ),
	.datad(!regs_rtl_1_bypass[41]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~62_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[28]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[28]~67 .extended_lut = "on";
defparam \regval2_D[28]~67 .lut_mask = 64'h0C3F0C3F55555555;
defparam \regval2_D[28]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N57
cyclonev_lcell_comb \regval2_D[28]~54 (
// Equation(s):
// \regval2_D[28]~54_combout  = ( \forw2M_D~combout  & ( \regval2_D[28]~67_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[28])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[28]~88_combout )))) ) ) ) # ( !\forw2M_D~combout  & ( 
// \regval2_D[28]~67_combout  ) ) # ( \forw2M_D~combout  & ( !\regval2_D[28]~67_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[28])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[28]~88_combout )))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!restmp_M[28]),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\dbus[28]~88_combout ),
	.datae(!\forw2M_D~combout ),
	.dataf(!\regval2_D[28]~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[28]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[28]~54 .extended_lut = "off";
defparam \regval2_D[28]~54 .lut_mask = 64'h00002227FFFF2227;
defparam \regval2_D[28]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N45
cyclonev_lcell_comb \regval2_D[28]~55 (
// Equation(s):
// \regval2_D[28]~55_combout  = ( \regval2_D[28]~54_combout  & ( ((!\forw2A_D~combout ) # ((\result_A[1]~4_combout  & \Selector3~1_combout ))) # (\result_A[28]~29_combout ) ) ) # ( !\regval2_D[28]~54_combout  & ( (\forw2A_D~combout  & 
// (((\result_A[1]~4_combout  & \Selector3~1_combout )) # (\result_A[28]~29_combout ))) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\result_A[28]~29_combout ),
	.datac(!\forw2A_D~combout ),
	.datad(!\Selector3~1_combout ),
	.datae(gnd),
	.dataf(!\regval2_D[28]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[28]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[28]~55 .extended_lut = "off";
defparam \regval2_D[28]~55 .lut_mask = 64'h03070307F3F7F3F7;
defparam \regval2_D[28]~55 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N46
dffeas \regval2_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[28]~55_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[28] .is_wysiwyg = "true";
defparam \regval2_A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N57
cyclonev_lcell_comb \aluin2_A[28]~23 (
// Equation(s):
// \aluin2_A[28]~23_combout  = (!\aluimm_A~DUPLICATE_q  & ((regval2_A[28]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval2_A[28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[28]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[28]~23 .extended_lut = "off";
defparam \aluin2_A[28]~23 .lut_mask = 64'h03F303F303F303F3;
defparam \aluin2_A[28]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N24
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \aluin2_A[28]~23_combout  & ( \regval1_A[28]~DUPLICATE_q  & ( (alufunc_A[2] & ((!alufunc_A[1] & ((!alufunc_A[3]))) # (alufunc_A[1] & (!alufunc_A[0] & alufunc_A[3])))) ) ) ) # ( !\aluin2_A[28]~23_combout  & ( 
// \regval1_A[28]~DUPLICATE_q  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[0] $ (!alufunc_A[3]))) # (alufunc_A[1] & (!alufunc_A[0] & !alufunc_A[3])))) ) ) ) # ( \aluin2_A[28]~23_combout  & ( !\regval1_A[28]~DUPLICATE_q  & ( (alufunc_A[2] & 
// ((!alufunc_A[1] & (!alufunc_A[0] $ (!alufunc_A[3]))) # (alufunc_A[1] & (!alufunc_A[0] & !alufunc_A[3])))) ) ) ) # ( !\aluin2_A[28]~23_combout  & ( !\regval1_A[28]~DUPLICATE_q  & ( (alufunc_A[2] & (alufunc_A[3] & ((!alufunc_A[1]) # (!alufunc_A[0])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[3]),
	.datae(!\aluin2_A[28]~23_combout ),
	.dataf(!\regval1_A[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h0054144014404410;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N18
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \Add1~113_sumout  & ( (((\Selector0~1_combout  & \Add2~113_sumout )) # (\Selector3~0_combout )) # (\Selector6~0_combout ) ) ) # ( !\Add1~113_sumout  & ( ((\Selector0~1_combout  & \Add2~113_sumout )) # (\Selector3~0_combout ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector6~0_combout ),
	.datac(!\Selector3~0_combout ),
	.datad(!\Add2~113_sumout ),
	.datae(gnd),
	.dataf(!\Add1~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N20
dffeas \aluout_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[28] .is_wysiwyg = "true";
defparam \aluout_M[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N17
dffeas \aluout_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector1~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[30] .is_wysiwyg = "true";
defparam \aluout_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N26
dffeas \aluout_M[27]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector4~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[27]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N9
cyclonev_lcell_comb \Equal9~4 (
// Equation(s):
// \Equal9~4_combout  = ( \aluout_M[27]~DUPLICATE_q  & ( (aluout_M[28] & (aluout_M[30] & aluout_M[29])) ) )

	.dataa(!aluout_M[28]),
	.datab(gnd),
	.datac(!aluout_M[30]),
	.datad(!aluout_M[29]),
	.datae(gnd),
	.dataf(!\aluout_M[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~4 .extended_lut = "off";
defparam \Equal9~4 .lut_mask = 64'h0000000000050005;
defparam \Equal9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \Equal9~7 (
// Equation(s):
// \Equal9~7_combout  = ( \aluout_M[31]~DUPLICATE_q  & ( (aluout_M[23] & (!aluout_M[0] & aluout_M[24])) ) )

	.dataa(gnd),
	.datab(!aluout_M[23]),
	.datac(!aluout_M[0]),
	.datad(!aluout_M[24]),
	.datae(gnd),
	.dataf(!\aluout_M[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~7 .extended_lut = "off";
defparam \Equal9~7 .lut_mask = 64'h0000000000300030;
defparam \Equal9~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N41
dffeas \aluout_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector10~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[21] .is_wysiwyg = "true";
defparam \aluout_M[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N33
cyclonev_lcell_comb \Equal9~3 (
// Equation(s):
// \Equal9~3_combout  = ( aluout_M[26] & ( aluout_M[25] & ( (aluout_M[21] & aluout_M[22]) ) ) )

	.dataa(gnd),
	.datab(!aluout_M[21]),
	.datac(!aluout_M[22]),
	.datad(gnd),
	.datae(!aluout_M[26]),
	.dataf(!aluout_M[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~3 .extended_lut = "off";
defparam \Equal9~3 .lut_mask = 64'h0000000000000303;
defparam \Equal9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N30
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( (!\aluimm_A~q  & ((regval2_A[0]))) # (\aluimm_A~q  & (\off_A[0]~DUPLICATE_q )) ) + ( regval1_A[0] ) + ( !VCC ))
// \Add1~66  = CARRY(( (!\aluimm_A~q  & ((regval2_A[0]))) # (\aluimm_A~q  & (\off_A[0]~DUPLICATE_q )) ) + ( regval1_A[0] ) + ( !VCC ))

	.dataa(!\aluimm_A~q ),
	.datab(!regval1_A[0]),
	.datac(!\off_A[0]~DUPLICATE_q ),
	.datad(!regval2_A[0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000CCCC000005AF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N33
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( regval1_A[1] ) + ( (!\aluimm_A~q  & ((\regval2_A[1]~DUPLICATE_q ))) # (\aluimm_A~q  & (off_A[1])) ) + ( \Add1~66  ))
// \Add1~86  = CARRY(( regval1_A[1] ) + ( (!\aluimm_A~q  & ((\regval2_A[1]~DUPLICATE_q ))) # (\aluimm_A~q  & (off_A[1])) ) + ( \Add1~66  ))

	.dataa(!\aluimm_A~q ),
	.datab(gnd),
	.datac(!off_A[1]),
	.datad(!regval1_A[1]),
	.datae(gnd),
	.dataf(!\regval2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FA50000000FF;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N51
cyclonev_lcell_comb \aluin2_A[1]~19 (
// Equation(s):
// \aluin2_A[1]~19_combout  = ( \regval2_A[1]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q ) # (off_A[1]) ) ) # ( !\regval2_A[1]~DUPLICATE_q  & ( (\aluimm_A~DUPLICATE_q  & off_A[1]) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!off_A[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_A[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[1]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[1]~19 .extended_lut = "off";
defparam \aluin2_A[1]~19 .lut_mask = 64'h05050505AFAFAFAF;
defparam \aluin2_A[1]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N45
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( alufunc_A[2] & ( regval1_A[1] & ( (!alufunc_A[0] & (!alufunc_A[3] $ (!alufunc_A[1] $ (\aluin2_A[1]~19_combout )))) # (alufunc_A[0] & (!alufunc_A[3] & (!alufunc_A[1]))) ) ) ) # ( alufunc_A[2] & ( !regval1_A[1] & ( (!alufunc_A[0] 
// & (!alufunc_A[3] $ (((!alufunc_A[1]) # (!\aluin2_A[1]~19_combout ))))) # (alufunc_A[0] & (!alufunc_A[1] & (!alufunc_A[3] $ (!\aluin2_A[1]~19_combout )))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[1]),
	.datad(!\aluin2_A[1]~19_combout ),
	.datae(!alufunc_A[2]),
	.dataf(!regval1_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h00003268000068C2;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N42
cyclonev_lcell_comb \Selector30~1 (
// Equation(s):
// \Selector30~1_combout  = ( \Add2~85_sumout  & ( \Selector0~0_combout  & ( ((\Selector30~0_combout ) # (\Add1~85_sumout )) # (alufunc_A[3]) ) ) ) # ( !\Add2~85_sumout  & ( \Selector0~0_combout  & ( ((!alufunc_A[3] & \Add1~85_sumout )) # 
// (\Selector30~0_combout ) ) ) ) # ( \Add2~85_sumout  & ( !\Selector0~0_combout  & ( \Selector30~0_combout  ) ) ) # ( !\Add2~85_sumout  & ( !\Selector0~0_combout  & ( \Selector30~0_combout  ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!\Add1~85_sumout ),
	.datac(!\Selector30~0_combout ),
	.datad(gnd),
	.datae(!\Add2~85_sumout ),
	.dataf(!\Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~1 .extended_lut = "off";
defparam \Selector30~1 .lut_mask = 64'h0F0F0F0F2F2F7F7F;
defparam \Selector30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N50
dffeas \aluout_M[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector30~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[1]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N51
cyclonev_lcell_comb \Equal9~2 (
// Equation(s):
// \Equal9~2_combout  = ( !\aluout_M[1]~DUPLICATE_q  & ( (aluout_M[14] & (aluout_M[12] & \aluout_M[13]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!aluout_M[14]),
	.datac(!aluout_M[12]),
	.datad(!\aluout_M[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_M[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~2 .extended_lut = "off";
defparam \Equal9~2 .lut_mask = 64'h0003000300000000;
defparam \Equal9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N50
dffeas \aluout_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector28~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[3] .is_wysiwyg = "true";
defparam \aluout_M[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \dmem~34 (
// Equation(s):
// \dmem~34_combout  = ( !aluout_M[11] & ( !aluout_M[8] & ( (!aluout_M[10] & (!aluout_M[9] & (!aluout_M[3] & !aluout_M[6]))) ) ) )

	.dataa(!aluout_M[10]),
	.datab(!aluout_M[9]),
	.datac(!aluout_M[3]),
	.datad(!aluout_M[6]),
	.datae(!aluout_M[11]),
	.dataf(!aluout_M[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~34 .extended_lut = "off";
defparam \dmem~34 .lut_mask = 64'h8000000000000000;
defparam \dmem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \Equal9~8 (
// Equation(s):
// \Equal9~8_combout  = ( \Equal9~2_combout  & ( \dmem~34_combout  & ( (\Equal9~4_combout  & (\Equal9~7_combout  & (\Equal9~3_combout  & \Equal9~0_combout ))) ) ) )

	.dataa(!\Equal9~4_combout ),
	.datab(!\Equal9~7_combout ),
	.datac(!\Equal9~3_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\Equal9~2_combout ),
	.dataf(!\dmem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~8 .extended_lut = "off";
defparam \Equal9~8 .lut_mask = 64'h0000000000000001;
defparam \Equal9~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N36
cyclonev_lcell_comb \keys|wrKctrl (
// Equation(s):
// \keys|wrKctrl~combout  = ( aluout_M[2] & ( \Equal9~8_combout  & ( (aluout_M[7] & (\wrmem_M~q  & (!aluout_M[4] & !\aluout_M[5]~DUPLICATE_q ))) ) ) )

	.dataa(!aluout_M[7]),
	.datab(!\wrmem_M~q ),
	.datac(!aluout_M[4]),
	.datad(!\aluout_M[5]~DUPLICATE_q ),
	.datae(!aluout_M[2]),
	.dataf(!\Equal9~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|wrKctrl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|wrKctrl .extended_lut = "off";
defparam \keys|wrKctrl .lut_mask = 64'h0000000000001000;
defparam \keys|wrKctrl .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N3
cyclonev_lcell_comb \keys|ie~0 (
// Equation(s):
// \keys|ie~0_combout  = ( \keys|ie~q  & ( \keys|wrKctrl~combout  & ( (((\dbus[3]~54_combout ) # (\dbus[3]~53_combout )) # (\dbus[3]~56_combout )) # (\dbus[3]~107_combout ) ) ) ) # ( !\keys|ie~q  & ( \keys|wrKctrl~combout  & ( (((\dbus[3]~54_combout ) # 
// (\dbus[3]~53_combout )) # (\dbus[3]~56_combout )) # (\dbus[3]~107_combout ) ) ) ) # ( \keys|ie~q  & ( !\keys|wrKctrl~combout  ) )

	.dataa(!\dbus[3]~107_combout ),
	.datab(!\dbus[3]~56_combout ),
	.datac(!\dbus[3]~53_combout ),
	.datad(!\dbus[3]~54_combout ),
	.datae(!\keys|ie~q ),
	.dataf(!\keys|wrKctrl~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ie~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ie~0 .extended_lut = "off";
defparam \keys|ie~0 .lut_mask = 64'h0000FFFF7FFF7FFF;
defparam \keys|ie~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N5
dffeas \keys|ie (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|ie~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|ie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|ie .is_wysiwyg = "true";
defparam \keys|ie .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N51
cyclonev_lcell_comb \dbus[3]~107 (
// Equation(s):
// \dbus[3]~107_combout  = ( \keys|ie~q  & ( \KEY[3]~input_o  & ( (\Equal9~6_combout  & (\Equal9~1_combout  & (\keys|DBUS[31]~0_combout  & aluout_M[2]))) ) ) ) # ( \keys|ie~q  & ( !\KEY[3]~input_o  & ( (\Equal9~6_combout  & (\Equal9~1_combout  & 
// \keys|DBUS[31]~0_combout )) ) ) ) # ( !\keys|ie~q  & ( !\KEY[3]~input_o  & ( (\Equal9~6_combout  & (\Equal9~1_combout  & (\keys|DBUS[31]~0_combout  & !aluout_M[2]))) ) ) )

	.dataa(!\Equal9~6_combout ),
	.datab(!\Equal9~1_combout ),
	.datac(!\keys|DBUS[31]~0_combout ),
	.datad(!aluout_M[2]),
	.datae(!\keys|ie~q ),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~107 .extended_lut = "off";
defparam \dbus[3]~107 .lut_mask = 64'h0100010100000001;
defparam \dbus[3]~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N39
cyclonev_lcell_comb \switches|wrSctrl (
// Equation(s):
// \switches|wrSctrl~combout  = ( \Equal9~8_combout  & ( \dbus[0]~6_combout  & ( \wrmem_M~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_M~q ),
	.datad(gnd),
	.datae(!\Equal9~8_combout ),
	.dataf(!\dbus[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|wrSctrl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|wrSctrl .extended_lut = "off";
defparam \switches|wrSctrl .lut_mask = 64'h0000000000000F0F;
defparam \switches|wrSctrl .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N0
cyclonev_lcell_comb \switches|ie~0 (
// Equation(s):
// \switches|ie~0_combout  = ( \switches|ie~q  & ( \switches|wrSctrl~combout  & ( (((\dbus[3]~53_combout ) # (\dbus[3]~54_combout )) # (\dbus[3]~56_combout )) # (\dbus[3]~107_combout ) ) ) ) # ( !\switches|ie~q  & ( \switches|wrSctrl~combout  & ( 
// (((\dbus[3]~53_combout ) # (\dbus[3]~54_combout )) # (\dbus[3]~56_combout )) # (\dbus[3]~107_combout ) ) ) ) # ( \switches|ie~q  & ( !\switches|wrSctrl~combout  ) )

	.dataa(!\dbus[3]~107_combout ),
	.datab(!\dbus[3]~56_combout ),
	.datac(!\dbus[3]~54_combout ),
	.datad(!\dbus[3]~53_combout ),
	.datae(!\switches|ie~q ),
	.dataf(!\switches|wrSctrl~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|ie~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|ie~0 .extended_lut = "off";
defparam \switches|ie~0 .lut_mask = 64'h0000FFFF7FFF7FFF;
defparam \switches|ie~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N1
dffeas \switches|ie (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|ie~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|ie~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|ie .is_wysiwyg = "true";
defparam \switches|ie .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N53
dffeas \switches|sdata[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[3] .is_wysiwyg = "true";
defparam \switches|sdata[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N51
cyclonev_lcell_comb \dbus[3]~55 (
// Equation(s):
// \dbus[3]~55_combout  = ( \wrmem_M~q  & ( \switches|sdata [3] ) ) # ( !\wrmem_M~q  & ( (!\dbus[0]~6_combout  & ((\switches|sdata [3]))) # (\dbus[0]~6_combout  & (\switches|ie~q )) ) )

	.dataa(gnd),
	.datab(!\dbus[0]~6_combout ),
	.datac(!\switches|ie~q ),
	.datad(!\switches|sdata [3]),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~55 .extended_lut = "off";
defparam \dbus[3]~55 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \dbus[3]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N33
cyclonev_lcell_comb \dbus[3]~56 (
// Equation(s):
// \dbus[3]~56_combout  = ( \dbus[3]~55_combout  & ( (\switches|DBUS[31]~0_combout  & (\Equal9~6_combout  & \Equal9~1_combout )) ) )

	.dataa(!\switches|DBUS[31]~0_combout ),
	.datab(gnd),
	.datac(!\Equal9~6_combout ),
	.datad(!\Equal9~1_combout ),
	.datae(gnd),
	.dataf(!\dbus[3]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~56 .extended_lut = "off";
defparam \dbus[3]~56 .lut_mask = 64'h0000000000050005;
defparam \dbus[3]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N53
dffeas \HexOut[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[3]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[3] .is_wysiwyg = "true";
defparam \HexOut[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N41
dffeas \led[3]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N39
cyclonev_lcell_comb \memout_M[3]~18 (
// Equation(s):
// \memout_M[3]~18_combout  = ( \aluout_M[5]~DUPLICATE_q  & ( \led[3]~_Duplicate_1_q  ) ) # ( !\aluout_M[5]~DUPLICATE_q  & ( HexOut[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[3]),
	.datad(!\led[3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\aluout_M[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[3]~18 .extended_lut = "off";
defparam \memout_M[3]~18 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \memout_M[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N9
cyclonev_lcell_comb \memout_M[3]~19 (
// Equation(s):
// \memout_M[3]~19_combout  = ( \memout_M[3]~18_combout  & ( \Equal9~6_combout  & ( (\Equal9~1_combout  & (\WideNor0~combout  & (\dmem~33_combout  & !\memout_M[0]~1_combout ))) ) ) )

	.dataa(!\Equal9~1_combout ),
	.datab(!\WideNor0~combout ),
	.datac(!\dmem~33_combout ),
	.datad(!\memout_M[0]~1_combout ),
	.datae(!\memout_M[3]~18_combout ),
	.dataf(!\Equal9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[3]~19 .extended_lut = "off";
defparam \memout_M[3]~19 .lut_mask = 64'h0000000000000100;
defparam \memout_M[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N24
cyclonev_lcell_comb \memout_M[3]~41 (
// Equation(s):
// \memout_M[3]~41_combout  = ( \dbus[3]~53_combout  & ( \dbus[3]~107_combout  & ( (\memout_M[3]~19_combout ) # (\memout_M[2]~0_combout ) ) ) ) # ( !\dbus[3]~53_combout  & ( \dbus[3]~107_combout  & ( (\memout_M[3]~19_combout ) # (\memout_M[2]~0_combout ) ) ) 
// ) # ( \dbus[3]~53_combout  & ( !\dbus[3]~107_combout  & ( (\memout_M[3]~19_combout ) # (\memout_M[2]~0_combout ) ) ) ) # ( !\dbus[3]~53_combout  & ( !\dbus[3]~107_combout  & ( ((\memout_M[2]~0_combout  & ((\dbus[3]~56_combout ) # (\dbus[3]~54_combout )))) 
// # (\memout_M[3]~19_combout ) ) ) )

	.dataa(!\dbus[3]~54_combout ),
	.datab(!\dbus[3]~56_combout ),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\memout_M[3]~19_combout ),
	.datae(!\dbus[3]~53_combout ),
	.dataf(!\dbus[3]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[3]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[3]~41 .extended_lut = "off";
defparam \memout_M[3]~41 .lut_mask = 64'h07FF0FFF0FFF0FFF;
defparam \memout_M[3]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \memout_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[3]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[3] .is_wysiwyg = "true";
defparam \memout_W[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N15
cyclonev_lcell_comb \aluout_W[3]~feeder (
// Equation(s):
// \aluout_W[3]~feeder_combout  = ( \aluout_M[3]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_M[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_W[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_W[3]~feeder .extended_lut = "off";
defparam \aluout_W[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_W[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N17
dffeas \aluout_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_W[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[3] .is_wysiwyg = "true";
defparam \aluout_W[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N27
cyclonev_lcell_comb \pcplus_W[3]~feeder (
// Equation(s):
// \pcplus_W[3]~feeder_combout  = ( pcplus_M[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[3]~feeder .extended_lut = "off";
defparam \pcplus_W[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y8_N28
dffeas \pcplus_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[3] .is_wysiwyg = "true";
defparam \pcplus_W[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N3
cyclonev_lcell_comb \wregval_W[3]~16 (
// Equation(s):
// \wregval_W[3]~16_combout  = ( \selmemout_W~DUPLICATE_q  & ( pcplus_W[3] & ( (!\selaluout_W~q  & (memout_W[3])) # (\selaluout_W~q  & ((aluout_W[3]))) ) ) ) # ( !\selmemout_W~DUPLICATE_q  & ( pcplus_W[3] & ( (!\selaluout_W~q  & (\selpcplus_W~q )) # 
// (\selaluout_W~q  & ((aluout_W[3]))) ) ) ) # ( \selmemout_W~DUPLICATE_q  & ( !pcplus_W[3] & ( (!\selaluout_W~q  & (memout_W[3])) # (\selaluout_W~q  & ((aluout_W[3]))) ) ) ) # ( !\selmemout_W~DUPLICATE_q  & ( !pcplus_W[3] & ( (aluout_W[3] & \selaluout_W~q ) 
// ) ) )

	.dataa(!\selpcplus_W~q ),
	.datab(!memout_W[3]),
	.datac(!aluout_W[3]),
	.datad(!\selaluout_W~q ),
	.datae(!\selmemout_W~DUPLICATE_q ),
	.dataf(!pcplus_W[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[3]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[3]~16 .extended_lut = "off";
defparam \wregval_W[3]~16 .lut_mask = 64'h000F330F550F330F;
defparam \wregval_W[3]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N32
dffeas \regs_rtl_1_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[15]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N35
dffeas \wmemval_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_A[15]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[15] .is_wysiwyg = "true";
defparam \wmemval_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y1_N5
dffeas \HexOut[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[15]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[15] .is_wysiwyg = "true";
defparam \HexOut[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N18
cyclonev_lcell_comb \result_A[15]~38 (
// Equation(s):
// \result_A[15]~38_combout  = ( \Selector16~1_combout  & ( (\selaluout_A~DUPLICATE_q ) # (pcplus_A[15]) ) ) # ( !\Selector16~1_combout  & ( (pcplus_A[15] & !\selaluout_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[15]),
	.datad(!\selaluout_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[15]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[15]~38 .extended_lut = "off";
defparam \result_A[15]~38 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \result_A[15]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N19
dffeas \restmp_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[15]~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[15] .is_wysiwyg = "true";
defparam \restmp_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[59]~4 (
// Equation(s):
// \dmem_rtl_0_bypass[59]~4_combout  = ( !\dbus[15]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[15]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[59]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59]~4 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[59]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[59]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N2
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[59]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N58
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N33
cyclonev_lcell_comb \dbus[15]~36 (
// Equation(s):
// \dbus[15]~36_combout  = ( wmemval_M[15] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[15]),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[15]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[15]~36 .extended_lut = "off";
defparam \dbus[15]~36 .lut_mask = 64'h000000000000FFFF;
defparam \dbus[15]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N27
cyclonev_lcell_comb \dmem~70 (
// Equation(s):
// \dmem~70_combout  = !\dbus[15]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dbus[15]~37_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~70 .extended_lut = "off";
defparam \dmem~70 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \dmem~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N28
dffeas \dmem~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~16 .is_wysiwyg = "true";
defparam \dmem~16 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[15]~37_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB5F0CC12C0898A20C60802FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X3_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[15]~37_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N33
cyclonev_lcell_comb \dmem~46 (
// Equation(s):
// \dmem~46_combout  = ( \dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~0_q  & (!\dmem~16_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ))) ) ) # ( !\dmem_rtl_0|auto_generated|address_reg_b [0] & ( (!\dmem~0_q  & 
// (!\dmem~16_q )) # (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ))) ) )

	.dataa(!\dmem~16_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datad(!\dmem~0_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~46 .extended_lut = "off";
defparam \dmem~46 .lut_mask = 64'hAA33AA33AA0FAA0F;
defparam \dmem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N12
cyclonev_lcell_comb \dbus[15]~37 (
// Equation(s):
// \dbus[15]~37_combout  = ( \dmem~40_combout  & ( \dmem~46_combout  & ( ((!dmem_rtl_0_bypass[59] & \dbus[10]~4_combout )) # (\dbus[15]~36_combout ) ) ) ) # ( !\dmem~40_combout  & ( \dmem~46_combout  & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[59]) # 
// (dmem_rtl_0_bypass[60])))) # (\dbus[15]~36_combout ) ) ) ) # ( \dmem~40_combout  & ( !\dmem~46_combout  & ( ((!dmem_rtl_0_bypass[59] & \dbus[10]~4_combout )) # (\dbus[15]~36_combout ) ) ) ) # ( !\dmem~40_combout  & ( !\dmem~46_combout  & ( 
// ((!dmem_rtl_0_bypass[59] & (\dbus[10]~4_combout  & !dmem_rtl_0_bypass[60]))) # (\dbus[15]~36_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[59]),
	.datab(!\dbus[10]~4_combout ),
	.datac(!dmem_rtl_0_bypass[60]),
	.datad(!\dbus[15]~36_combout ),
	.datae(!\dmem~40_combout ),
	.dataf(!\dmem~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[15]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[15]~37 .extended_lut = "off";
defparam \dbus[15]~37 .lut_mask = 64'h20FF22FF23FF22FF;
defparam \dbus[15]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N18
cyclonev_lcell_comb \result_M[15]~9 (
// Equation(s):
// \result_M[15]~9_combout  = ( \memout_M[2]~0_combout  & ( \memout_M[10]~10_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[15])))) # (\selmemout_M~DUPLICATE_q  & (((\dbus[15]~37_combout )) # (HexOut[15]))) ) ) ) # ( !\memout_M[2]~0_combout  & ( 
// \memout_M[10]~10_combout  & ( (!\selmemout_M~DUPLICATE_q  & ((restmp_M[15]))) # (\selmemout_M~DUPLICATE_q  & (HexOut[15])) ) ) ) # ( \memout_M[2]~0_combout  & ( !\memout_M[10]~10_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[15])) # 
// (\selmemout_M~DUPLICATE_q  & ((\dbus[15]~37_combout ))) ) ) ) # ( !\memout_M[2]~0_combout  & ( !\memout_M[10]~10_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[15]) ) ) )

	.dataa(!HexOut[15]),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!restmp_M[15]),
	.datad(!\dbus[15]~37_combout ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\memout_M[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[15]~9 .extended_lut = "off";
defparam \result_M[15]~9 .lut_mask = 64'h0C0C0C3F1D1D1D3F;
defparam \result_M[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N20
dffeas \result_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[15]~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[15] .is_wysiwyg = "true";
defparam \result_W[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N2
dffeas \regs~49 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[15]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~49 .is_wysiwyg = "true";
defparam \regs~49 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N30
cyclonev_lcell_comb \regval2_D[15]~123 (
// Equation(s):
// \regval2_D[15]~123_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (\regs~49_q )) # (\regs~68_combout  & (((regs_rtl_1_bypass[28])))))) # (\forw2W_D~combout  & ((((result_W[15]))))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  
// & ((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a15 )) # (\regs~68_combout  & (((regs_rtl_1_bypass[28])))))) # (\forw2W_D~combout  & ((((result_W[15]))))) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a15 ),
	.datad(!regs_rtl_1_bypass[28]),
	.datae(!\regs~33_q ),
	.dataf(!result_W[15]),
	.datag(!\regs~49_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[15]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[15]~123 .extended_lut = "on";
defparam \regval2_D[15]~123 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \regval2_D[15]~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N12
cyclonev_lcell_comb \regval2_D[15]~13 (
// Equation(s):
// \regval2_D[15]~13_combout  = ( \forw2A_D~combout  & ( (!\selaluout_A~DUPLICATE_q  & (((pcplus_A[15])))) # (\selaluout_A~DUPLICATE_q  & (\Selector16~0_combout  & (alufunc_A[5]))) ) )

	.dataa(!\Selector16~0_combout ),
	.datab(!\selaluout_A~DUPLICATE_q ),
	.datac(!alufunc_A[5]),
	.datad(!pcplus_A[15]),
	.datae(gnd),
	.dataf(!\forw2A_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[15]~13 .extended_lut = "off";
defparam \regval2_D[15]~13 .lut_mask = 64'h0000000001CD01CD;
defparam \regval2_D[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N48
cyclonev_lcell_comb \regval2_D[15]~14 (
// Equation(s):
// \regval2_D[15]~14_combout  = ( \regval2_D[15]~13_combout  ) # ( !\regval2_D[15]~13_combout  & ( (!\forw2A_D~combout  & ((!\forw2M_D~combout  & (\regval2_D[15]~123_combout )) # (\forw2M_D~combout  & ((\result_M[15]~9_combout ))))) ) )

	.dataa(!\regval2_D[15]~123_combout ),
	.datab(!\forw2A_D~combout ),
	.datac(!\result_M[15]~9_combout ),
	.datad(!\forw2M_D~combout ),
	.datae(gnd),
	.dataf(!\regval2_D[15]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[15]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[15]~14 .extended_lut = "off";
defparam \regval2_D[15]~14 .lut_mask = 64'h440C440CFFFFFFFF;
defparam \regval2_D[15]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N49
dffeas \regval2_A[15]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[15]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[15]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N48
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[9]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[9])) ) + ( regval1_A[9] ) + ( \Add2~54  ))
// \Add2~50  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[9]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[9])) ) + ( regval1_A[9] ) + ( \Add2~54  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[9]),
	.datad(!regval2_A[9]),
	.datae(gnd),
	.dataf(!regval1_A[9]),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h0000FF000000FC30;
defparam \Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N51
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[10]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[11])) ) + ( regval1_A[10] ) + ( \Add2~50  ))
// \Add2~46  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[10]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[11])) ) + ( regval1_A[10] ) + ( \Add2~50  ))

	.dataa(!off_A[11]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[10]),
	.datad(!regval2_A[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N54
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( regval1_A[11] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[11]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[11])) ) + ( \Add2~46  ))
// \Add2~42  = CARRY(( regval1_A[11] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[11]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[11])) ) + ( \Add2~46  ))

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!off_A[11]),
	.datad(!regval1_A[11]),
	.datae(gnd),
	.dataf(!regval2_A[11]),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h000003CF000000FF;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N57
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[12]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[12])) ) + ( regval1_A[12] ) + ( \Add2~42  ))
// \Add2~82  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[12]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[12])) ) + ( regval1_A[12] ) + ( \Add2~42  ))

	.dataa(!off_A[12]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(gnd),
	.datad(!regval2_A[12]),
	.datae(gnd),
	.dataf(!regval1_A[12]),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h0000FF000000EE22;
defparam \Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N0
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( regval1_A[13] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[13]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~82  ))
// \Add2~78  = CARRY(( regval1_A[13] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[13]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~82  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[13]),
	.datad(!regval1_A[13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N3
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[14]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[14] ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[14]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[14] ) + ( \Add2~78  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!\regval2_A[14]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_A[14]),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h0000FF000000FA0A;
defparam \Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N6
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[15]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[15] ) + ( \Add2~74  ))
// \Add2~38  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!\regval2_A[15]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[15] ) + ( \Add2~74  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[15]),
	.datad(!\regval2_A[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000F0F00000EE22;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N9
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( regval1_A[16] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[16]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( regval1_A[16] ) + ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[16]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \Add2~38  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[16]),
	.datad(!regval1_A[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h00001D1D000000FF;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N12
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[17]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[17]~DUPLICATE_q  ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[17]))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[17]~DUPLICATE_q  ) + ( \Add2~34  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_A[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FF000000E2E2;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N54
cyclonev_lcell_comb \result_A[18]~9 (
// Equation(s):
// \result_A[18]~9_combout  = ( \Add2~25_sumout  & ( \Add1~25_sumout  & ( (\result_A[1]~4_combout  & (((\Selector0~1_combout ) # (\Selector13~0_combout )) # (\Selector6~0_combout ))) ) ) ) # ( !\Add2~25_sumout  & ( \Add1~25_sumout  & ( 
// (\result_A[1]~4_combout  & ((\Selector13~0_combout ) # (\Selector6~0_combout ))) ) ) ) # ( \Add2~25_sumout  & ( !\Add1~25_sumout  & ( (\result_A[1]~4_combout  & ((\Selector0~1_combout ) # (\Selector13~0_combout ))) ) ) ) # ( !\Add2~25_sumout  & ( 
// !\Add1~25_sumout  & ( (\result_A[1]~4_combout  & \Selector13~0_combout ) ) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\Selector6~0_combout ),
	.datac(!\Selector13~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Add2~25_sumout ),
	.dataf(!\Add1~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[18]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[18]~9 .extended_lut = "off";
defparam \result_A[18]~9 .lut_mask = 64'h0505055515151555;
defparam \result_A[18]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N30
cyclonev_lcell_comb \result_A[18]~35 (
// Equation(s):
// \result_A[18]~35_combout  = ( \result_A[18]~10_combout  ) # ( !\result_A[18]~10_combout  & ( \result_A[18]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\result_A[18]~9_combout ),
	.datae(gnd),
	.dataf(!\result_A[18]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[18]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[18]~35 .extended_lut = "off";
defparam \result_A[18]~35 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \result_A[18]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N31
dffeas \restmp_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[18]~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[18] .is_wysiwyg = "true";
defparam \restmp_M[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N6
cyclonev_lcell_comb \result_M[18]~6 (
// Equation(s):
// \result_M[18]~6_combout  = ( \memout_M[10]~10_combout  & ( \dbus[18]~31_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[18])))) # (\selmemout_M~DUPLICATE_q  & (((HexOut[18])) # (\memout_M[2]~0_combout ))) ) ) ) # ( !\memout_M[10]~10_combout  & ( 
// \dbus[18]~31_combout  & ( (!\selmemout_M~DUPLICATE_q  & ((restmp_M[18]))) # (\selmemout_M~DUPLICATE_q  & (\memout_M[2]~0_combout )) ) ) ) # ( \memout_M[10]~10_combout  & ( !\dbus[18]~31_combout  & ( (!\selmemout_M~DUPLICATE_q  & ((restmp_M[18]))) # 
// (\selmemout_M~DUPLICATE_q  & (HexOut[18])) ) ) ) # ( !\memout_M[10]~10_combout  & ( !\dbus[18]~31_combout  & ( (restmp_M[18] & !\selmemout_M~DUPLICATE_q ) ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!HexOut[18]),
	.datac(!restmp_M[18]),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(!\memout_M[10]~10_combout ),
	.dataf(!\dbus[18]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[18]~6 .extended_lut = "off";
defparam \result_M[18]~6 .lut_mask = 64'h0F000F330F550F77;
defparam \result_M[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N8
dffeas \result_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[18]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[18] .is_wysiwyg = "true";
defparam \result_W[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N32
dffeas \regs_rtl_1_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[18]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N0
cyclonev_lcell_comb \regs~52feeder (
// Equation(s):
// \regs~52feeder_combout  = ( \wregval_W[18]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[18]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~52feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~52feeder .extended_lut = "off";
defparam \regs~52feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~52feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N1
dffeas \regs~52 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~52feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~52 .is_wysiwyg = "true";
defparam \regs~52 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N30
cyclonev_lcell_comb \regval2_D[18]~135 (
// Equation(s):
// \regval2_D[18]~135_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~52_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[31])))))) # (\forw2W_D~combout  & (result_W[18])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a18 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[31])))))) # (\forw2W_D~combout  & (result_W[18])) ) )

	.dataa(!result_W[18]),
	.datab(!\forw2W_D~combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a18 ),
	.datad(!regs_rtl_1_bypass[31]),
	.datae(!\regs~33_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~52_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[18]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[18]~135 .extended_lut = "on";
defparam \regval2_D[18]~135 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \regval2_D[18]~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N36
cyclonev_lcell_comb \regval2_D[18]~10 (
// Equation(s):
// \regval2_D[18]~10_combout  = ( \result_A[18]~9_combout  & ( \result_M[18]~6_combout  & ( ((\regval2_D[18]~135_combout ) # (\forw2A_D~combout )) # (\forw2M_D~combout ) ) ) ) # ( !\result_A[18]~9_combout  & ( \result_M[18]~6_combout  & ( (!\forw2A_D~combout 
//  & (((\regval2_D[18]~135_combout ) # (\forw2M_D~combout )))) # (\forw2A_D~combout  & (\result_A[18]~10_combout )) ) ) ) # ( \result_A[18]~9_combout  & ( !\result_M[18]~6_combout  & ( ((!\forw2M_D~combout  & \regval2_D[18]~135_combout )) # 
// (\forw2A_D~combout ) ) ) ) # ( !\result_A[18]~9_combout  & ( !\result_M[18]~6_combout  & ( (!\forw2A_D~combout  & (((!\forw2M_D~combout  & \regval2_D[18]~135_combout )))) # (\forw2A_D~combout  & (\result_A[18]~10_combout )) ) ) )

	.dataa(!\result_A[18]~10_combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\forw2A_D~combout ),
	.datad(!\regval2_D[18]~135_combout ),
	.datae(!\result_A[18]~9_combout ),
	.dataf(!\result_M[18]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[18]~10 .extended_lut = "off";
defparam \regval2_D[18]~10 .lut_mask = 64'h05C50FCF35F53FFF;
defparam \regval2_D[18]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N37
dffeas \regval2_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[18]~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[18] .is_wysiwyg = "true";
defparam \regval2_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N45
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[15]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[15]~DUPLICATE_q  ) + ( \Add1~74  ))
// \Add1~38  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[15]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[15]~DUPLICATE_q  ) + ( \Add1~74  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!\regval2_A[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval1_A[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000FF00000005F5;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N48
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( regval1_A[16] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[16]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( regval1_A[16] ) + ( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[16]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \Add1~38  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[16]),
	.datad(!regval1_A[16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000E2E2000000FF;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N51
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[17]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[17] ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[17]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[17] ) + ( \Add1~34  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(gnd),
	.datad(!regval2_A[17]),
	.datae(gnd),
	.dataf(!regval1_A[17]),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000FF00000011DD;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N54
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[18]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[18] ) + ( \Add1~30  ))
// \Add1~26  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((regval2_A[18]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[18] ) + ( \Add1~30  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[18]),
	.datad(!regval2_A[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N57
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[19]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[19] ) + ( \Add1~26  ))
// \Add1~22  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[19]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( regval1_A[19] ) + ( \Add1~26  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!\regval2_A[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_A[19]),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000FF00000005F5;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N0
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[20]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[20]~DUPLICATE_q  ) + ( \Add1~22  ))
// \Add1~18  = CARRY(( (!\aluimm_A~DUPLICATE_q  & ((\regval2_A[20]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q )) ) + ( \regval1_A[20]~DUPLICATE_q  ) + ( \Add1~22  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval1_A[20]~DUPLICATE_q ),
	.datad(!\regval2_A[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F0F0000011DD;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N18
cyclonev_lcell_comb \result_A[21]~22 (
// Equation(s):
// \result_A[21]~22_combout  = ( \Add1~101_sumout  & ( \Add2~101_sumout  & ( (\result_A[1]~4_combout  & (((\Selector6~0_combout ) # (\Selector0~1_combout )) # (\Selector10~0_combout ))) ) ) ) # ( !\Add1~101_sumout  & ( \Add2~101_sumout  & ( 
// (\result_A[1]~4_combout  & ((\Selector0~1_combout ) # (\Selector10~0_combout ))) ) ) ) # ( \Add1~101_sumout  & ( !\Add2~101_sumout  & ( (\result_A[1]~4_combout  & ((\Selector6~0_combout ) # (\Selector10~0_combout ))) ) ) ) # ( !\Add1~101_sumout  & ( 
// !\Add2~101_sumout  & ( (\Selector10~0_combout  & \result_A[1]~4_combout ) ) ) )

	.dataa(!\Selector10~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\result_A[1]~4_combout ),
	.datad(!\Selector6~0_combout ),
	.datae(!\Add1~101_sumout ),
	.dataf(!\Add2~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[21]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[21]~22 .extended_lut = "off";
defparam \result_A[21]~22 .lut_mask = 64'h0505050F0707070F;
defparam \result_A[21]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N18
cyclonev_lcell_comb \result_A[21]~23 (
// Equation(s):
// \result_A[21]~23_combout  = ( !\selaluout_A~q  & ( pcplus_A[21] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[21]),
	.datad(gnd),
	.datae(!\selaluout_A~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[21]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[21]~23 .extended_lut = "off";
defparam \result_A[21]~23 .lut_mask = 64'h0F0F00000F0F0000;
defparam \result_A[21]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N14
dffeas \regs_rtl_1_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[21]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N1
dffeas \regs~55 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[21]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~55 .is_wysiwyg = "true";
defparam \regs~55 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N12
cyclonev_lcell_comb \regval2_D[21]~91 (
// Equation(s):
// \regval2_D[21]~91_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~55_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[34]))))) # (\forw2W_D~combout  & (result_W[21])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a21 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[34]))))) # (\forw2W_D~combout  & (result_W[21])) ) )

	.dataa(!result_W[21]),
	.datab(!regs_rtl_1_bypass[34]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a21 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~55_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[21]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[21]~91 .extended_lut = "on";
defparam \regval2_D[21]~91 .lut_mask = 64'h0F550F5533553355;
defparam \regval2_D[21]~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N54
cyclonev_lcell_comb \regval2_D[21]~41 (
// Equation(s):
// \regval2_D[21]~41_combout  = ( \forw2M_D~combout  & ( \result_M[21]~14_combout  & ( ((!\forw2A_D~combout ) # (\result_A[21]~23_combout )) # (\result_A[21]~22_combout ) ) ) ) # ( !\forw2M_D~combout  & ( \result_M[21]~14_combout  & ( (!\forw2A_D~combout  & 
// (((\regval2_D[21]~91_combout )))) # (\forw2A_D~combout  & (((\result_A[21]~23_combout )) # (\result_A[21]~22_combout ))) ) ) ) # ( \forw2M_D~combout  & ( !\result_M[21]~14_combout  & ( (\forw2A_D~combout  & ((\result_A[21]~23_combout ) # 
// (\result_A[21]~22_combout ))) ) ) ) # ( !\forw2M_D~combout  & ( !\result_M[21]~14_combout  & ( (!\forw2A_D~combout  & (((\regval2_D[21]~91_combout )))) # (\forw2A_D~combout  & (((\result_A[21]~23_combout )) # (\result_A[21]~22_combout ))) ) ) )

	.dataa(!\result_A[21]~22_combout ),
	.datab(!\result_A[21]~23_combout ),
	.datac(!\forw2A_D~combout ),
	.datad(!\regval2_D[21]~91_combout ),
	.datae(!\forw2M_D~combout ),
	.dataf(!\result_M[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[21]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[21]~41 .extended_lut = "off";
defparam \regval2_D[21]~41 .lut_mask = 64'h07F7070707F7F7F7;
defparam \regval2_D[21]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N55
dffeas \regval2_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[21]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[21] .is_wysiwyg = "true";
defparam \regval2_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N4
dffeas \wmemval_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[21] .is_wysiwyg = "true";
defparam \wmemval_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N40
dffeas \HexOut[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[21]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N9
cyclonev_lcell_comb \result_A[21]~46 (
// Equation(s):
// \result_A[21]~46_combout  = ( \result_A[21]~22_combout  ) # ( !\result_A[21]~22_combout  & ( \result_A[21]~23_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\result_A[21]~23_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[21]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[21]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[21]~46 .extended_lut = "off";
defparam \result_A[21]~46 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \result_A[21]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N11
dffeas \restmp_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[21]~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[21] .is_wysiwyg = "true";
defparam \restmp_M[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N24
cyclonev_lcell_comb \result_M[21]~14 (
// Equation(s):
// \result_M[21]~14_combout  = ( \memout_M[2]~0_combout  & ( \dbus[21]~69_combout  & ( (restmp_M[21]) # (\selmemout_M~DUPLICATE_q ) ) ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[21]~69_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[21])))) # 
// (\selmemout_M~DUPLICATE_q  & (\HexOut[21]~DUPLICATE_q  & (\memout_M[10]~10_combout ))) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[21]~69_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[21])))) # (\selmemout_M~DUPLICATE_q  & 
// (\HexOut[21]~DUPLICATE_q  & (\memout_M[10]~10_combout ))) ) ) ) # ( !\memout_M[2]~0_combout  & ( !\dbus[21]~69_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[21])))) # (\selmemout_M~DUPLICATE_q  & (\HexOut[21]~DUPLICATE_q  & 
// (\memout_M[10]~10_combout ))) ) ) )

	.dataa(!\HexOut[21]~DUPLICATE_q ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[10]~10_combout ),
	.datad(!restmp_M[21]),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[21]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[21]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[21]~14 .extended_lut = "off";
defparam \result_M[21]~14 .lut_mask = 64'h01CD01CD01CD33FF;
defparam \result_M[21]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N26
dffeas \result_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[21]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[21] .is_wysiwyg = "true";
defparam \result_W[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N50
dffeas \regs_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[21]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N5
dffeas \regs~22 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[21]~22_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~22 .is_wysiwyg = "true";
defparam \regs~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N48
cyclonev_lcell_comb \regval1_D[21]~91 (
// Equation(s):
// \regval1_D[21]~91_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~22_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[34])))))) # (\forw1W_D~combout  & (result_W[21])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a21 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[34])))))) # (\forw1W_D~combout  & (result_W[21])) ) )

	.dataa(!result_W[21]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a21 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!regs_rtl_0_bypass[34]),
	.datag(!\regs~22_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[21]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[21]~91 .extended_lut = "on";
defparam \regval1_D[21]~91 .lut_mask = 64'h0C550C553F553F55;
defparam \regval1_D[21]~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N48
cyclonev_lcell_comb \regval1_D[21]~37 (
// Equation(s):
// \regval1_D[21]~37_combout  = ( \forw1M_D~combout  & ( \result_M[21]~14_combout  & ( (!\forw1A_D~combout ) # ((\result_A[21]~23_combout ) # (\result_A[21]~22_combout )) ) ) ) # ( !\forw1M_D~combout  & ( \result_M[21]~14_combout  & ( (!\forw1A_D~combout  & 
// (\regval1_D[21]~91_combout )) # (\forw1A_D~combout  & (((\result_A[21]~23_combout ) # (\result_A[21]~22_combout )))) ) ) ) # ( \forw1M_D~combout  & ( !\result_M[21]~14_combout  & ( (\forw1A_D~combout  & ((\result_A[21]~23_combout ) # 
// (\result_A[21]~22_combout ))) ) ) ) # ( !\forw1M_D~combout  & ( !\result_M[21]~14_combout  & ( (!\forw1A_D~combout  & (\regval1_D[21]~91_combout )) # (\forw1A_D~combout  & (((\result_A[21]~23_combout ) # (\result_A[21]~22_combout )))) ) ) )

	.dataa(!\forw1A_D~combout ),
	.datab(!\regval1_D[21]~91_combout ),
	.datac(!\result_A[21]~22_combout ),
	.datad(!\result_A[21]~23_combout ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\result_M[21]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[21]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[21]~37 .extended_lut = "off";
defparam \regval1_D[21]~37 .lut_mask = 64'h277705552777AFFF;
defparam \regval1_D[21]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N49
dffeas \regval1_A[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[21]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[21]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N54
cyclonev_lcell_comb \Add4~105 (
// Equation(s):
// \Add4~105_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[20]~DUPLICATE_q  ) + ( \Add4~102  ))
// \Add4~106  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[20]~DUPLICATE_q  ) + ( \Add4~102  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_A[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~105_sumout ),
	.cout(\Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \Add4~105 .extended_lut = "off";
defparam \Add4~105 .lut_mask = 64'h0000FF0000003333;
defparam \Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N57
cyclonev_lcell_comb \Add4~81 (
// Equation(s):
// \Add4~81_sumout  = SUM(( \regval1_A[21]~DUPLICATE_q  ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add4~106  ))
// \Add4~82  = CARRY(( \regval1_A[21]~DUPLICATE_q  ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add4~106  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regval1_A[21]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~81_sumout ),
	.cout(\Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \Add4~81 .extended_lut = "off";
defparam \Add4~81 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N59
dffeas \jmptarg_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~81_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[21] .is_wysiwyg = "true";
defparam \jmptarg_M[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N6
cyclonev_lcell_comb \pcgood_M[21]~18 (
// Equation(s):
// \pcgood_M[21]~18_combout  = ( jmptarg_M[21] & ( (!\dobranch_M~q  & (((pcplus_M[21]) # (\isjump_M~DUPLICATE_q )))) # (\dobranch_M~q  & (brtarg_M[21])) ) ) # ( !jmptarg_M[21] & ( (!\dobranch_M~q  & (((!\isjump_M~DUPLICATE_q  & pcplus_M[21])))) # 
// (\dobranch_M~q  & (brtarg_M[21])) ) )

	.dataa(!brtarg_M[21]),
	.datab(!\isjump_M~DUPLICATE_q ),
	.datac(!pcplus_M[21]),
	.datad(!\dobranch_M~q ),
	.datae(gnd),
	.dataf(!jmptarg_M[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[21]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[21]~18 .extended_lut = "off";
defparam \pcgood_M[21]~18 .lut_mask = 64'h0C550C553F553F55;
defparam \pcgood_M[21]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y7_N50
dffeas \bptable_rtl_0_bypass[38] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y7_N36
cyclonev_lcell_comb \bptable~26 (
// Equation(s):
// \bptable~26_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a21  & ( bptable_rtl_0_bypass[38] ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a21  & ( bptable_rtl_0_bypass[38] & ( \bptable~11_combout  ) ) ) # ( 
// \bptable_rtl_0|auto_generated|ram_block1a21  & ( !bptable_rtl_0_bypass[38] & ( !\bptable~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(gnd),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a21 ),
	.dataf(!bptable_rtl_0_bypass[38]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~26 .extended_lut = "off";
defparam \bptable~26 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \bptable~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N12
cyclonev_lcell_comb \PC~23 (
// Equation(s):
// \PC~23_combout  = ( \bptable~26_combout  & ( (((\Equal2~10_combout  & \flush_A~4_combout )) # (\pcgood_M[21]~18_combout )) # (\flushed_M~DUPLICATE_q ) ) ) # ( !\bptable~26_combout  & ( (!\flushed_M~DUPLICATE_q  & (\pcgood_M[21]~18_combout  & 
// ((!\Equal2~10_combout ) # (!\flush_A~4_combout )))) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\Equal2~10_combout ),
	.datac(!\pcgood_M[21]~18_combout ),
	.datad(!\flush_A~4_combout ),
	.datae(gnd),
	.dataf(!\bptable~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~23 .extended_lut = "off";
defparam \PC~23 .lut_mask = 64'h0A080A085F7F5F7F;
defparam \PC~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N13
dffeas \PC[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21] .is_wysiwyg = "true";
defparam \PC[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N25
dffeas \pcplus_D[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[21] .is_wysiwyg = "true";
defparam \pcplus_D[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N55
dffeas \pcplus_A[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[21]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N1
dffeas \brtarg_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[22] .is_wysiwyg = "true";
defparam \brtarg_M[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N0
cyclonev_lcell_comb \Add4~89 (
// Equation(s):
// \Add4~89_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[22]~DUPLICATE_q  ) + ( \Add4~82  ))
// \Add4~90  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( \regval1_A[22]~DUPLICATE_q  ) + ( \Add4~82  ))

	.dataa(gnd),
	.datab(!\regval1_A[22]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~89_sumout ),
	.cout(\Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \Add4~89 .extended_lut = "off";
defparam \Add4~89 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N2
dffeas \jmptarg_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~89_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[22] .is_wysiwyg = "true";
defparam \jmptarg_M[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N51
cyclonev_lcell_comb \pcgood_M[22]~20 (
// Equation(s):
// \pcgood_M[22]~20_combout  = ( pcplus_M[22] & ( (!\dobranch_M~q  & ((!\isjump_M~DUPLICATE_q ) # ((jmptarg_M[22])))) # (\dobranch_M~q  & (((brtarg_M[22])))) ) ) # ( !pcplus_M[22] & ( (!\dobranch_M~q  & (\isjump_M~DUPLICATE_q  & ((jmptarg_M[22])))) # 
// (\dobranch_M~q  & (((brtarg_M[22])))) ) )

	.dataa(!\isjump_M~DUPLICATE_q ),
	.datab(!\dobranch_M~q ),
	.datac(!brtarg_M[22]),
	.datad(!jmptarg_M[22]),
	.datae(gnd),
	.dataf(!pcplus_M[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[22]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[22]~20 .extended_lut = "off";
defparam \pcgood_M[22]~20 .lut_mask = 64'h034703478BCF8BCF;
defparam \pcgood_M[22]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y7_N51
cyclonev_lcell_comb \bptable_rtl_0_bypass[39]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[39]~feeder_combout  = ( pcgood_W[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[39]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[39]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[39]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[39]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y7_N53
dffeas \bptable_rtl_0_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[39]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y7_N54
cyclonev_lcell_comb \bptable~28 (
// Equation(s):
// \bptable~28_combout  = ( \bptable~11_combout  & ( bptable_rtl_0_bypass[39] ) ) # ( !\bptable~11_combout  & ( bptable_rtl_0_bypass[39] & ( \bptable_rtl_0|auto_generated|ram_block1a22  ) ) ) # ( !\bptable~11_combout  & ( !bptable_rtl_0_bypass[39] & ( 
// \bptable_rtl_0|auto_generated|ram_block1a22  ) ) )

	.dataa(gnd),
	.datab(!\bptable_rtl_0|auto_generated|ram_block1a22 ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bptable~11_combout ),
	.dataf(!bptable_rtl_0_bypass[39]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~28 .extended_lut = "off";
defparam \bptable~28 .lut_mask = 64'h333300003333FFFF;
defparam \bptable~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N18
cyclonev_lcell_comb \PC~25 (
// Equation(s):
// \PC~25_combout  = ( \bptable~28_combout  & ( (((\flush_A~4_combout  & \Equal2~10_combout )) # (\pcgood_M[22]~20_combout )) # (\flushed_M~DUPLICATE_q ) ) ) # ( !\bptable~28_combout  & ( (!\flushed_M~DUPLICATE_q  & (\pcgood_M[22]~20_combout  & 
// ((!\flush_A~4_combout ) # (!\Equal2~10_combout )))) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\flush_A~4_combout ),
	.datac(!\pcgood_M[22]~20_combout ),
	.datad(!\Equal2~10_combout ),
	.datae(gnd),
	.dataf(!\bptable~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~25 .extended_lut = "off";
defparam \PC~25 .lut_mask = 64'h0A080A085F7F5F7F;
defparam \PC~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N19
dffeas \PC[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N29
dffeas \pcplus_D[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[22] .is_wysiwyg = "true";
defparam \pcplus_D[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N39
cyclonev_lcell_comb \pcplus_A[22]~feeder (
// Equation(s):
// \pcplus_A[22]~feeder_combout  = ( pcplus_D[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[22]~feeder .extended_lut = "off";
defparam \pcplus_A[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y9_N41
dffeas \pcplus_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[22] .is_wysiwyg = "true";
defparam \pcplus_A[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y9_N33
cyclonev_lcell_comb \result_A[22]~26 (
// Equation(s):
// \result_A[22]~26_combout  = ( !\selaluout_A~q  & ( pcplus_A[22] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[22]),
	.datad(gnd),
	.datae(!\selaluout_A~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[22]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[22]~26 .extended_lut = "off";
defparam \result_A[22]~26 .lut_mask = 64'h0F0F00000F0F0000;
defparam \result_A[22]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N8
dffeas \regs_rtl_1_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[22]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N55
dffeas \regs~56 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[22]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~56 .is_wysiwyg = "true";
defparam \regs~56 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N6
cyclonev_lcell_comb \regval2_D[22]~83 (
// Equation(s):
// \regval2_D[22]~83_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~56_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[35])))))) # (\forw2W_D~combout  & (result_W[22])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a22 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[35])))))) # (\forw2W_D~combout  & (result_W[22])) ) )

	.dataa(!result_W[22]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a22 ),
	.datad(!regs_rtl_1_bypass[35]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~56_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[22]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[22]~83 .extended_lut = "on";
defparam \regval2_D[22]~83 .lut_mask = 64'h0C3F0C3F55555555;
defparam \regval2_D[22]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \result_A[22]~25 (
// Equation(s):
// \result_A[22]~25_combout  = ( \result_A[1]~4_combout  & ( \Add1~97_sumout  & ( (((\Selector0~1_combout  & \Add2~97_sumout )) # (\Selector9~0_combout )) # (\Selector6~0_combout ) ) ) ) # ( \result_A[1]~4_combout  & ( !\Add1~97_sumout  & ( 
// ((\Selector0~1_combout  & \Add2~97_sumout )) # (\Selector9~0_combout ) ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector9~0_combout ),
	.datad(!\Add2~97_sumout ),
	.datae(!\result_A[1]~4_combout ),
	.dataf(!\Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[22]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[22]~25 .extended_lut = "off";
defparam \result_A[22]~25 .lut_mask = 64'h00000F3F00005F7F;
defparam \result_A[22]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N48
cyclonev_lcell_comb \regval2_D[22]~47 (
// Equation(s):
// \regval2_D[22]~47_combout  = ( \result_A[22]~25_combout  & ( \result_M[22]~16_combout  & ( ((\regval2_D[22]~83_combout ) # (\forw2A_D~combout )) # (\forw2M_D~combout ) ) ) ) # ( !\result_A[22]~25_combout  & ( \result_M[22]~16_combout  & ( 
// (!\forw2A_D~combout  & (((\regval2_D[22]~83_combout ) # (\forw2M_D~combout )))) # (\forw2A_D~combout  & (\result_A[22]~26_combout )) ) ) ) # ( \result_A[22]~25_combout  & ( !\result_M[22]~16_combout  & ( ((!\forw2M_D~combout  & \regval2_D[22]~83_combout 
// )) # (\forw2A_D~combout ) ) ) ) # ( !\result_A[22]~25_combout  & ( !\result_M[22]~16_combout  & ( (!\forw2A_D~combout  & (((!\forw2M_D~combout  & \regval2_D[22]~83_combout )))) # (\forw2A_D~combout  & (\result_A[22]~26_combout )) ) ) )

	.dataa(!\result_A[22]~26_combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\forw2A_D~combout ),
	.datad(!\regval2_D[22]~83_combout ),
	.datae(!\result_A[22]~25_combout ),
	.dataf(!\result_M[22]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[22]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[22]~47 .extended_lut = "off";
defparam \regval2_D[22]~47 .lut_mask = 64'h05C50FCF35F53FFF;
defparam \regval2_D[22]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N50
dffeas \regval2_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[22]~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[22] .is_wysiwyg = "true";
defparam \regval2_A[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N41
dffeas \wmemval_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[22] .is_wysiwyg = "true";
defparam \wmemval_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N44
dffeas \HexOut[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[22]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[22] .is_wysiwyg = "true";
defparam \HexOut[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N15
cyclonev_lcell_comb \result_A[22]~48 (
// Equation(s):
// \result_A[22]~48_combout  = ( \result_A[22]~25_combout  ) # ( !\result_A[22]~25_combout  & ( \result_A[22]~26_combout  ) )

	.dataa(!\result_A[22]~26_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[22]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[22]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[22]~48 .extended_lut = "off";
defparam \result_A[22]~48 .lut_mask = 64'h55555555FFFFFFFF;
defparam \result_A[22]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N16
dffeas \restmp_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[22]~48_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[22] .is_wysiwyg = "true";
defparam \restmp_M[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N6
cyclonev_lcell_comb \result_M[22]~16 (
// Equation(s):
// \result_M[22]~16_combout  = ( \memout_M[2]~0_combout  & ( \dbus[22]~80_combout  & ( (restmp_M[22]) # (\selmemout_M~DUPLICATE_q ) ) ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[22]~80_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[22])))) # 
// (\selmemout_M~DUPLICATE_q  & (HexOut[22] & ((\memout_M[10]~10_combout )))) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[22]~80_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[22])))) # (\selmemout_M~DUPLICATE_q  & (HexOut[22] & 
// ((\memout_M[10]~10_combout )))) ) ) ) # ( !\memout_M[2]~0_combout  & ( !\dbus[22]~80_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[22])))) # (\selmemout_M~DUPLICATE_q  & (HexOut[22] & ((\memout_M[10]~10_combout )))) ) ) )

	.dataa(!HexOut[22]),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!restmp_M[22]),
	.datad(!\memout_M[10]~10_combout ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[22]~80_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[22]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[22]~16 .extended_lut = "off";
defparam \result_M[22]~16 .lut_mask = 64'h0C1D0C1D0C1D3F3F;
defparam \result_M[22]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N8
dffeas \result_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[22]~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[22] .is_wysiwyg = "true";
defparam \result_W[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N14
dffeas \regs_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[22]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N59
dffeas \regs~23 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[22]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~23 .is_wysiwyg = "true";
defparam \regs~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N12
cyclonev_lcell_comb \regval1_D[22]~83 (
// Equation(s):
// \regval1_D[22]~83_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~23_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[35])))))) # (\forw1W_D~combout  & (result_W[22])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a22 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[35])))))) # (\forw1W_D~combout  & (result_W[22])) ) )

	.dataa(!result_W[22]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a22 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!regs_rtl_0_bypass[35]),
	.datag(!\regs~23_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[22]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[22]~83 .extended_lut = "on";
defparam \regval1_D[22]~83 .lut_mask = 64'h0C550C553F553F55;
defparam \regval1_D[22]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \regval1_D[22]~47 (
// Equation(s):
// \regval1_D[22]~47_combout  = ( \result_A[22]~25_combout  & ( \result_M[22]~16_combout  & ( ((\forw1A_D~combout ) # (\regval1_D[22]~83_combout )) # (\forw1M_D~combout ) ) ) ) # ( !\result_A[22]~25_combout  & ( \result_M[22]~16_combout  & ( 
// (!\forw1A_D~combout  & (((\regval1_D[22]~83_combout )) # (\forw1M_D~combout ))) # (\forw1A_D~combout  & (((\result_A[22]~26_combout )))) ) ) ) # ( \result_A[22]~25_combout  & ( !\result_M[22]~16_combout  & ( ((!\forw1M_D~combout  & 
// \regval1_D[22]~83_combout )) # (\forw1A_D~combout ) ) ) ) # ( !\result_A[22]~25_combout  & ( !\result_M[22]~16_combout  & ( (!\forw1A_D~combout  & (!\forw1M_D~combout  & (\regval1_D[22]~83_combout ))) # (\forw1A_D~combout  & (((\result_A[22]~26_combout 
// )))) ) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\regval1_D[22]~83_combout ),
	.datac(!\result_A[22]~26_combout ),
	.datad(!\forw1A_D~combout ),
	.datae(!\result_A[22]~25_combout ),
	.dataf(!\result_M[22]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[22]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[22]~47 .extended_lut = "off";
defparam \regval1_D[22]~47 .lut_mask = 64'h220F22FF770F77FF;
defparam \regval1_D[22]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \regval1_A[22]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[22]~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[22]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N5
dffeas \jmptarg_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[23] .is_wysiwyg = "true";
defparam \jmptarg_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N4
dffeas \brtarg_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[23] .is_wysiwyg = "true";
defparam \brtarg_M[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N33
cyclonev_lcell_comb \pcgood_M[23]~16 (
// Equation(s):
// \pcgood_M[23]~16_combout  = ( jmptarg_M[23] & ( brtarg_M[23] & ( ((pcplus_M[23]) # (\isjump_M~DUPLICATE_q )) # (\dobranch_M~q ) ) ) ) # ( !jmptarg_M[23] & ( brtarg_M[23] & ( ((!\isjump_M~DUPLICATE_q  & pcplus_M[23])) # (\dobranch_M~q ) ) ) ) # ( 
// jmptarg_M[23] & ( !brtarg_M[23] & ( (!\dobranch_M~q  & ((pcplus_M[23]) # (\isjump_M~DUPLICATE_q ))) ) ) ) # ( !jmptarg_M[23] & ( !brtarg_M[23] & ( (!\dobranch_M~q  & (!\isjump_M~DUPLICATE_q  & pcplus_M[23])) ) ) )

	.dataa(gnd),
	.datab(!\dobranch_M~q ),
	.datac(!\isjump_M~DUPLICATE_q ),
	.datad(!pcplus_M[23]),
	.datae(!jmptarg_M[23]),
	.dataf(!brtarg_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[23]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[23]~16 .extended_lut = "off";
defparam \pcgood_M[23]~16 .lut_mask = 64'h00C00CCC33F33FFF;
defparam \pcgood_M[23]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y7_N43
dffeas \bptable_rtl_0_bypass[40] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y7_N18
cyclonev_lcell_comb \bptable~24 (
// Equation(s):
// \bptable~24_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a23  & ( bptable_rtl_0_bypass[40] ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a23  & ( bptable_rtl_0_bypass[40] & ( \bptable~11_combout  ) ) ) # ( 
// \bptable_rtl_0|auto_generated|ram_block1a23  & ( !bptable_rtl_0_bypass[40] & ( !\bptable~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(gnd),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a23 ),
	.dataf(!bptable_rtl_0_bypass[40]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~24 .extended_lut = "off";
defparam \bptable~24 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \bptable~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N36
cyclonev_lcell_comb \PC~21 (
// Equation(s):
// \PC~21_combout  = ( \bptable~24_combout  & ( (((\flush_A~4_combout  & \Equal2~10_combout )) # (\pcgood_M[23]~16_combout )) # (\flushed_M~DUPLICATE_q ) ) ) # ( !\bptable~24_combout  & ( (!\flushed_M~DUPLICATE_q  & (\pcgood_M[23]~16_combout  & 
// ((!\flush_A~4_combout ) # (!\Equal2~10_combout )))) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\flush_A~4_combout ),
	.datac(!\pcgood_M[23]~16_combout ),
	.datad(!\Equal2~10_combout ),
	.datae(gnd),
	.dataf(!\bptable~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~21 .extended_lut = "off";
defparam \PC~21 .lut_mask = 64'h0A080A085F7F5F7F;
defparam \PC~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N37
dffeas \PC[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23] .is_wysiwyg = "true";
defparam \PC[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N31
dffeas \pcplus_D[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[23] .is_wysiwyg = "true";
defparam \pcplus_D[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N53
dffeas \pcplus_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[23] .is_wysiwyg = "true";
defparam \pcplus_A[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \result_A[23]~31 (
// Equation(s):
// \result_A[23]~31_combout  = ( pcplus_A[23] & ( !\selaluout_A~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\selaluout_A~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[23]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[23]~31 .extended_lut = "off";
defparam \result_A[23]~31 .lut_mask = 64'h00000000CCCCCCCC;
defparam \result_A[23]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N18
cyclonev_lcell_comb \result_A[23]~53 (
// Equation(s):
// \result_A[23]~53_combout  = ( \result_A[23]~30_combout  ) # ( !\result_A[23]~30_combout  & ( \result_A[23]~31_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\result_A[23]~31_combout ),
	.datae(!\result_A[23]~30_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[23]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[23]~53 .extended_lut = "off";
defparam \result_A[23]~53 .lut_mask = 64'h00FFFFFF00FFFFFF;
defparam \result_A[23]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N20
dffeas \restmp_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[23]~53_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[23] .is_wysiwyg = "true";
defparam \restmp_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N24
cyclonev_lcell_comb \result_M[23]~17 (
// Equation(s):
// \result_M[23]~17_combout  = ( \selmemout_M~DUPLICATE_q  & ( \dbus[23]~90_combout  & ( ((\memout_M[10]~10_combout  & HexOut[23])) # (\memout_M[2]~0_combout ) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( \dbus[23]~90_combout  & ( restmp_M[23] ) ) ) # ( 
// \selmemout_M~DUPLICATE_q  & ( !\dbus[23]~90_combout  & ( (\memout_M[10]~10_combout  & HexOut[23]) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( !\dbus[23]~90_combout  & ( restmp_M[23] ) ) )

	.dataa(!restmp_M[23]),
	.datab(!\memout_M[10]~10_combout ),
	.datac(!HexOut[23]),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbus[23]~90_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[23]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[23]~17 .extended_lut = "off";
defparam \result_M[23]~17 .lut_mask = 64'h55550303555503FF;
defparam \result_M[23]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y10_N32
dffeas \regs_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[23]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N47
dffeas \regs~24 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[23]~30_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~24 .is_wysiwyg = "true";
defparam \regs~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N30
cyclonev_lcell_comb \regval1_D[23]~63 (
// Equation(s):
// \regval1_D[23]~63_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (\regs~24_q )) # (\regs~71_combout  & (((regs_rtl_0_bypass[36])))))) # (\forw1W_D~combout  & ((((result_W[23]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a23 )) # (\regs~71_combout  & (((regs_rtl_0_bypass[36])))))) # (\forw1W_D~combout  & ((((result_W[23]))))) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a23 ),
	.datad(!regs_rtl_0_bypass[36]),
	.datae(!\regs~0_q ),
	.dataf(!result_W[23]),
	.datag(!\regs~24_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[23]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[23]~63 .extended_lut = "on";
defparam \regval1_D[23]~63 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \regval1_D[23]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N12
cyclonev_lcell_comb \regval1_D[23]~56 (
// Equation(s):
// \regval1_D[23]~56_combout  = ( \result_A[23]~30_combout  & ( \result_A[23]~31_combout  & ( ((!\forw1M_D~combout  & ((\regval1_D[23]~63_combout ))) # (\forw1M_D~combout  & (\result_M[23]~17_combout ))) # (\forw1A_D~combout ) ) ) ) # ( 
// !\result_A[23]~30_combout  & ( \result_A[23]~31_combout  & ( ((!\forw1M_D~combout  & ((\regval1_D[23]~63_combout ))) # (\forw1M_D~combout  & (\result_M[23]~17_combout ))) # (\forw1A_D~combout ) ) ) ) # ( \result_A[23]~30_combout  & ( 
// !\result_A[23]~31_combout  & ( ((!\forw1M_D~combout  & ((\regval1_D[23]~63_combout ))) # (\forw1M_D~combout  & (\result_M[23]~17_combout ))) # (\forw1A_D~combout ) ) ) ) # ( !\result_A[23]~30_combout  & ( !\result_A[23]~31_combout  & ( (!\forw1A_D~combout 
//  & ((!\forw1M_D~combout  & ((\regval1_D[23]~63_combout ))) # (\forw1M_D~combout  & (\result_M[23]~17_combout )))) ) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\result_M[23]~17_combout ),
	.datad(!\regval1_D[23]~63_combout ),
	.datae(!\result_A[23]~30_combout ),
	.dataf(!\result_A[23]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[23]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[23]~56 .extended_lut = "off";
defparam \regval1_D[23]~56 .lut_mask = 64'h048C37BF37BF37BF;
defparam \regval1_D[23]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y6_N13
dffeas \regval1_A[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[23]~56_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[23]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \aluin2_A[23]~25 (
// Equation(s):
// \aluin2_A[23]~25_combout  = ( regval2_A[23] & ( \off_A[31]~DUPLICATE_q  ) ) # ( !regval2_A[23] & ( \off_A[31]~DUPLICATE_q  & ( \aluimm_A~DUPLICATE_q  ) ) ) # ( regval2_A[23] & ( !\off_A[31]~DUPLICATE_q  & ( !\aluimm_A~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(gnd),
	.datae(!regval2_A[23]),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[23]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[23]~25 .extended_lut = "off";
defparam \aluin2_A[23]~25 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \aluin2_A[23]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \regval1_A[23]~DUPLICATE_q  & ( \aluin2_A[23]~25_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & ((!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & alufunc_A[1])))) ) ) ) # ( !\regval1_A[23]~DUPLICATE_q  & ( 
// \aluin2_A[23]~25_combout  & ( (alufunc_A[2] & ((!alufunc_A[0] & (!alufunc_A[3] $ (!alufunc_A[1]))) # (alufunc_A[0] & (!alufunc_A[3] & !alufunc_A[1])))) ) ) ) # ( \regval1_A[23]~DUPLICATE_q  & ( !\aluin2_A[23]~25_combout  & ( (alufunc_A[2] & 
// ((!alufunc_A[0] & (!alufunc_A[3] $ (!alufunc_A[1]))) # (alufunc_A[0] & (!alufunc_A[3] & !alufunc_A[1])))) ) ) ) # ( !\regval1_A[23]~DUPLICATE_q  & ( !\aluin2_A[23]~25_combout  & ( (alufunc_A[2] & (alufunc_A[3] & ((!alufunc_A[0]) # (!alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[1]),
	.datae(!\regval1_A[23]~DUPLICATE_q ),
	.dataf(!\aluin2_A[23]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h0504144014405004;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N18
cyclonev_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = ( \Add1~125_sumout  & ( (((\Add2~125_sumout  & \Selector0~1_combout )) # (\Selector6~0_combout )) # (\Selector8~0_combout ) ) ) # ( !\Add1~125_sumout  & ( ((\Add2~125_sumout  & \Selector0~1_combout )) # (\Selector8~0_combout ) ) )

	.dataa(!\Selector8~0_combout ),
	.datab(!\Add2~125_sumout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(gnd),
	.dataf(!\Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~1 .extended_lut = "off";
defparam \Selector8~1 .lut_mask = 64'h557755775F7F5F7F;
defparam \Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N20
dffeas \aluout_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector8~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[23] .is_wysiwyg = "true";
defparam \aluout_M[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N45
cyclonev_lcell_comb \WideNor0~2 (
// Equation(s):
// \WideNor0~2_combout  = ( aluout_M[24] ) # ( !aluout_M[24] & ( ((aluout_M[22]) # (aluout_M[25])) # (aluout_M[23]) ) )

	.dataa(!aluout_M[23]),
	.datab(gnd),
	.datac(!aluout_M[25]),
	.datad(!aluout_M[22]),
	.datae(gnd),
	.dataf(!aluout_M[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~2 .extended_lut = "off";
defparam \WideNor0~2 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \WideNor0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N48
cyclonev_lcell_comb \MemWE~0 (
// Equation(s):
// \MemWE~0_combout  = ( \wrmem_M~q  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MemWE~0 .extended_lut = "off";
defparam \MemWE~0 .lut_mask = 64'h0000000033333333;
defparam \MemWE~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N57
cyclonev_lcell_comb \dmem~65 (
// Equation(s):
// \dmem~65_combout  = ( !\WideNor0~1_combout  & ( !\WideNor0~3_combout  & ( (!\WideNor0~0_combout  & (!\aluout_M[15]~DUPLICATE_q  & (!\WideNor0~2_combout  & \MemWE~0_combout ))) ) ) )

	.dataa(!\WideNor0~0_combout ),
	.datab(!\aluout_M[15]~DUPLICATE_q ),
	.datac(!\WideNor0~2_combout ),
	.datad(!\MemWE~0_combout ),
	.datae(!\WideNor0~1_combout ),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~65 .extended_lut = "off";
defparam \dmem~65 .lut_mask = 64'h0080000000000000;
defparam \dmem~65 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[11]~39_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000101040005000400FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N15
cyclonev_lcell_comb \dmem~47 (
// Equation(s):
// \dmem~47_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~0_q  & (!\dmem~12_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~0_q  & (!\dmem~12_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~12_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~47 .extended_lut = "off";
defparam \dmem~47 .lut_mask = 64'h888D888DD8DDD8DD;
defparam \dmem~47 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N24
cyclonev_lcell_comb \dbus[11]~39 (
// Equation(s):
// \dbus[11]~39_combout  = ( \dbus[10]~4_combout  & ( \dmem~47_combout  & ( (!dmem_rtl_0_bypass[51]) # (((dmem_rtl_0_bypass[52] & !\dmem~40_combout )) # (\dbus[11]~38_combout )) ) ) ) # ( !\dbus[10]~4_combout  & ( \dmem~47_combout  & ( \dbus[11]~38_combout  
// ) ) ) # ( \dbus[10]~4_combout  & ( !\dmem~47_combout  & ( ((!dmem_rtl_0_bypass[51] & ((!dmem_rtl_0_bypass[52]) # (\dmem~40_combout )))) # (\dbus[11]~38_combout ) ) ) ) # ( !\dbus[10]~4_combout  & ( !\dmem~47_combout  & ( \dbus[11]~38_combout  ) ) )

	.dataa(!dmem_rtl_0_bypass[52]),
	.datab(!dmem_rtl_0_bypass[51]),
	.datac(!\dbus[11]~38_combout ),
	.datad(!\dmem~40_combout ),
	.datae(!\dbus[10]~4_combout ),
	.dataf(!\dmem~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[11]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[11]~39 .extended_lut = "off";
defparam \dbus[11]~39 .lut_mask = 64'h0F0F8FCF0F0FDFCF;
defparam \dbus[11]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N30
cyclonev_lcell_comb \result_M[11]~19 (
// Equation(s):
// \result_M[11]~19_combout  = ( \dbus[11]~39_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[11])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[11]~11_combout ) # (\memout_M[2]~0_combout )))) ) ) # ( !\dbus[11]~39_combout  & ( (!\selmemout_M~DUPLICATE_q 
//  & (restmp_M[11])) # (\selmemout_M~DUPLICATE_q  & ((\memout_M[11]~11_combout ))) ) )

	.dataa(!restmp_M[11]),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\memout_M[11]~11_combout ),
	.datae(gnd),
	.dataf(!\dbus[11]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[11]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[11]~19 .extended_lut = "off";
defparam \result_M[11]~19 .lut_mask = 64'h505F505F535F535F;
defparam \result_M[11]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y10_N32
dffeas \result_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[11]~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[11] .is_wysiwyg = "true";
defparam \result_W[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N38
dffeas \regs_rtl_1_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N44
dffeas \regs~45 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~45 .is_wysiwyg = "true";
defparam \regs~45 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y4_N42
cyclonev_lcell_comb \regval2_D[11]~16 (
// Equation(s):
// \regval2_D[11]~16_combout  = ( \regs~45_q  & ( \regs_rtl_1|auto_generated|ram_block1a11  ) ) # ( !\regs~45_q  & ( \regs_rtl_1|auto_generated|ram_block1a11  & ( \regs~33_q  ) ) ) # ( \regs~45_q  & ( !\regs_rtl_1|auto_generated|ram_block1a11  & ( 
// !\regs~33_q  ) ) )

	.dataa(gnd),
	.datab(!\regs~33_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~45_q ),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[11]~16 .extended_lut = "off";
defparam \regval2_D[11]~16 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \regval2_D[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y4_N36
cyclonev_lcell_comb \regval2_D[11]~17 (
// Equation(s):
// \regval2_D[11]~17_combout  = ( regs_rtl_1_bypass[24] & ( \regval2_D[11]~16_combout  & ( (!\forw2M_D~combout  & ((!\forw2W_D~combout ) # (result_W[11]))) ) ) ) # ( !regs_rtl_1_bypass[24] & ( \regval2_D[11]~16_combout  & ( (!\forw2M_D~combout  & 
// ((!\forw2W_D~combout  & ((!\regs~68_combout ))) # (\forw2W_D~combout  & (result_W[11])))) ) ) ) # ( regs_rtl_1_bypass[24] & ( !\regval2_D[11]~16_combout  & ( (!\forw2M_D~combout  & ((!\forw2W_D~combout  & ((\regs~68_combout ))) # (\forw2W_D~combout  & 
// (result_W[11])))) ) ) ) # ( !regs_rtl_1_bypass[24] & ( !\regval2_D[11]~16_combout  & ( (!\forw2M_D~combout  & (\forw2W_D~combout  & result_W[11])) ) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!\forw2W_D~combout ),
	.datac(!result_W[11]),
	.datad(!\regs~68_combout ),
	.datae(!regs_rtl_1_bypass[24]),
	.dataf(!\regval2_D[11]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[11]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[11]~17 .extended_lut = "off";
defparam \regval2_D[11]~17 .lut_mask = 64'h0202028A8A028A8A;
defparam \regval2_D[11]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N9
cyclonev_lcell_comb \regval2_D[11]~15 (
// Equation(s):
// \regval2_D[11]~15_combout  = ( restmp_M[11] & ( \forw2M_D~combout  & ( (!\selmemout_M~DUPLICATE_q ) # (((\memout_M[2]~0_combout  & \dbus[11]~39_combout )) # (\memout_M[11]~11_combout )) ) ) ) # ( !restmp_M[11] & ( \forw2M_D~combout  & ( 
// (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[11]~39_combout )) # (\memout_M[11]~11_combout ))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\memout_M[11]~11_combout ),
	.datad(!\dbus[11]~39_combout ),
	.datae(!restmp_M[11]),
	.dataf(!\forw2M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[11]~15 .extended_lut = "off";
defparam \regval2_D[11]~15 .lut_mask = 64'h000000000515AFBF;
defparam \regval2_D[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N18
cyclonev_lcell_comb \regval2_D[11]~18 (
// Equation(s):
// \regval2_D[11]~18_combout  = ( \regval2_D[11]~17_combout  & ( \regval2_D[11]~15_combout  & ( (!\forw2A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & (pcplus_A[11])) # (\selaluout_A~DUPLICATE_q  & ((\Selector20~2_combout )))) ) ) ) # ( 
// !\regval2_D[11]~17_combout  & ( \regval2_D[11]~15_combout  & ( (!\forw2A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & (pcplus_A[11])) # (\selaluout_A~DUPLICATE_q  & ((\Selector20~2_combout )))) ) ) ) # ( \regval2_D[11]~17_combout  & ( 
// !\regval2_D[11]~15_combout  & ( (!\forw2A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & (pcplus_A[11])) # (\selaluout_A~DUPLICATE_q  & ((\Selector20~2_combout )))) ) ) ) # ( !\regval2_D[11]~17_combout  & ( !\regval2_D[11]~15_combout  & ( (\forw2A_D~combout 
//  & ((!\selaluout_A~DUPLICATE_q  & (pcplus_A[11])) # (\selaluout_A~DUPLICATE_q  & ((\Selector20~2_combout ))))) ) ) )

	.dataa(!pcplus_A[11]),
	.datab(!\forw2A_D~combout ),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(!\Selector20~2_combout ),
	.datae(!\regval2_D[11]~17_combout ),
	.dataf(!\regval2_D[11]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[11]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[11]~18 .extended_lut = "off";
defparam \regval2_D[11]~18 .lut_mask = 64'h1013DCDFDCDFDCDF;
defparam \regval2_D[11]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N19
dffeas \regval2_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[11]~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[11] .is_wysiwyg = "true";
defparam \regval2_A[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N6
cyclonev_lcell_comb \Selector20~2 (
// Equation(s):
// \Selector20~2_combout  = ( \Selector0~1_combout  & ( \Add1~41_sumout  & ( (alufunc_A[5] & (((\Add2~41_sumout ) # (\Selector20~0_combout )) # (\Selector6~0_combout ))) ) ) ) # ( !\Selector0~1_combout  & ( \Add1~41_sumout  & ( (alufunc_A[5] & 
// ((\Selector20~0_combout ) # (\Selector6~0_combout ))) ) ) ) # ( \Selector0~1_combout  & ( !\Add1~41_sumout  & ( (alufunc_A[5] & ((\Add2~41_sumout ) # (\Selector20~0_combout ))) ) ) ) # ( !\Selector0~1_combout  & ( !\Add1~41_sumout  & ( (alufunc_A[5] & 
// \Selector20~0_combout ) ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector20~0_combout ),
	.datad(!\Add2~41_sumout ),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~2 .extended_lut = "off";
defparam \Selector20~2 .lut_mask = 64'h0303033313131333;
defparam \Selector20~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N20
dffeas \regs_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N26
dffeas \regs~12 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[11]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~12 .is_wysiwyg = "true";
defparam \regs~12 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N24
cyclonev_lcell_comb \regval1_D[11]~12 (
// Equation(s):
// \regval1_D[11]~12_combout  = ( \regs_rtl_0|auto_generated|ram_block1a11  & ( (\regs~12_q ) # (\regs~0_q ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a11  & ( (!\regs~0_q  & \regs~12_q ) ) )

	.dataa(gnd),
	.datab(!\regs~0_q ),
	.datac(gnd),
	.datad(!\regs~12_q ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[11]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[11]~12 .extended_lut = "off";
defparam \regval1_D[11]~12 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \regval1_D[11]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N18
cyclonev_lcell_comb \regval1_D[11]~13 (
// Equation(s):
// \regval1_D[11]~13_combout  = ( regs_rtl_0_bypass[24] & ( \regval1_D[11]~12_combout  & ( (!\forw1M_D~combout  & ((!\forw1W_D~combout ) # (result_W[11]))) ) ) ) # ( !regs_rtl_0_bypass[24] & ( \regval1_D[11]~12_combout  & ( (!\forw1M_D~combout  & 
// ((!\forw1W_D~combout  & ((!\regs~71_combout ))) # (\forw1W_D~combout  & (result_W[11])))) ) ) ) # ( regs_rtl_0_bypass[24] & ( !\regval1_D[11]~12_combout  & ( (!\forw1M_D~combout  & ((!\forw1W_D~combout  & ((\regs~71_combout ))) # (\forw1W_D~combout  & 
// (result_W[11])))) ) ) ) # ( !regs_rtl_0_bypass[24] & ( !\regval1_D[11]~12_combout  & ( (result_W[11] & (\forw1W_D~combout  & !\forw1M_D~combout )) ) ) )

	.dataa(!result_W[11]),
	.datab(!\regs~71_combout ),
	.datac(!\forw1W_D~combout ),
	.datad(!\forw1M_D~combout ),
	.datae(!regs_rtl_0_bypass[24]),
	.dataf(!\regval1_D[11]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[11]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[11]~13 .extended_lut = "off";
defparam \regval1_D[11]~13 .lut_mask = 64'h05003500C500F500;
defparam \regval1_D[11]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N6
cyclonev_lcell_comb \regval1_D[11]~11 (
// Equation(s):
// \regval1_D[11]~11_combout  = ( restmp_M[11] & ( \forw1M_D~combout  & ( (!\selmemout_M~DUPLICATE_q ) # (((\memout_M[2]~0_combout  & \dbus[11]~39_combout )) # (\memout_M[11]~11_combout )) ) ) ) # ( !restmp_M[11] & ( \forw1M_D~combout  & ( 
// (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[11]~39_combout )) # (\memout_M[11]~11_combout ))) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\dbus[11]~39_combout ),
	.datad(!\memout_M[11]~11_combout ),
	.datae(!restmp_M[11]),
	.dataf(!\forw1M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[11]~11 .extended_lut = "off";
defparam \regval1_D[11]~11 .lut_mask = 64'h000000000155ABFF;
defparam \regval1_D[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N12
cyclonev_lcell_comb \regval1_D[11]~14 (
// Equation(s):
// \regval1_D[11]~14_combout  = ( \forw1A_D~combout  & ( \regval1_D[11]~11_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[11])) # (\selaluout_A~DUPLICATE_q  & ((\Selector20~2_combout ))) ) ) ) # ( !\forw1A_D~combout  & ( \regval1_D[11]~11_combout  ) ) 
// # ( \forw1A_D~combout  & ( !\regval1_D[11]~11_combout  & ( (!\selaluout_A~DUPLICATE_q  & (pcplus_A[11])) # (\selaluout_A~DUPLICATE_q  & ((\Selector20~2_combout ))) ) ) ) # ( !\forw1A_D~combout  & ( !\regval1_D[11]~11_combout  & ( \regval1_D[11]~13_combout 
//  ) ) )

	.dataa(!pcplus_A[11]),
	.datab(!\Selector20~2_combout ),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(!\regval1_D[11]~13_combout ),
	.datae(!\forw1A_D~combout ),
	.dataf(!\regval1_D[11]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[11]~14 .extended_lut = "off";
defparam \regval1_D[11]~14 .lut_mask = 64'h00FF5353FFFF5353;
defparam \regval1_D[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N13
dffeas \regval1_A[11]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[11]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[11]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N6
cyclonev_lcell_comb \aluin2_A[11]~9 (
// Equation(s):
// \aluin2_A[11]~9_combout  = ( regval2_A[11] & ( (!\aluimm_A~DUPLICATE_q ) # (off_A[11]) ) ) # ( !regval2_A[11] & ( (\aluimm_A~DUPLICATE_q  & off_A[11]) ) )

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(gnd),
	.datad(!off_A[11]),
	.datae(gnd),
	.dataf(!regval2_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[11]~9 .extended_lut = "off";
defparam \aluin2_A[11]~9 .lut_mask = 64'h00330033CCFFCCFF;
defparam \aluin2_A[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N15
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( alufunc_A[2] & ( alufunc_A[3] & ( (!\regval1_A[11]~DUPLICATE_q  & ((!\aluin2_A[11]~9_combout  & ((!alufunc_A[1]) # (!alufunc_A[0]))) # (\aluin2_A[11]~9_combout  & (!alufunc_A[1] & !alufunc_A[0])))) # (\regval1_A[11]~DUPLICATE_q  
// & (!alufunc_A[0] & (!\aluin2_A[11]~9_combout  $ (alufunc_A[1])))) ) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] & ( (!\regval1_A[11]~DUPLICATE_q  & (\aluin2_A[11]~9_combout  & (!alufunc_A[1] $ (!alufunc_A[0])))) # (\regval1_A[11]~DUPLICATE_q  & (!alufunc_A[1] 
// $ (((!\aluin2_A[11]~9_combout  & !alufunc_A[0]))))) ) ) )

	.dataa(!\regval1_A[11]~DUPLICATE_q ),
	.datab(!\aluin2_A[11]~9_combout ),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[0]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h000016700000E980;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N51
cyclonev_lcell_comb \Selector20~1 (
// Equation(s):
// \Selector20~1_combout  = ( \Selector6~0_combout  & ( \Add1~41_sumout  ) ) # ( !\Selector6~0_combout  & ( \Add1~41_sumout  & ( ((\Selector0~1_combout  & \Add2~41_sumout )) # (\Selector20~0_combout ) ) ) ) # ( \Selector6~0_combout  & ( !\Add1~41_sumout  & ( 
// ((\Selector0~1_combout  & \Add2~41_sumout )) # (\Selector20~0_combout ) ) ) ) # ( !\Selector6~0_combout  & ( !\Add1~41_sumout  & ( ((\Selector0~1_combout  & \Add2~41_sumout )) # (\Selector20~0_combout ) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector20~0_combout ),
	.datac(!\Add2~41_sumout ),
	.datad(gnd),
	.datae(!\Selector6~0_combout ),
	.dataf(!\Add1~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~1 .extended_lut = "off";
defparam \Selector20~1 .lut_mask = 64'h373737373737FFFF;
defparam \Selector20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N30
cyclonev_lcell_comb \aluout_M[11]~feeder (
// Equation(s):
// \aluout_M[11]~feeder_combout  = ( \Selector20~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_M[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_M[11]~feeder .extended_lut = "off";
defparam \aluout_M[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_M[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \aluout_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[11] .is_wysiwyg = "true";
defparam \aluout_M[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[10]~41_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[10]~41_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000101040005000400FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N24
cyclonev_lcell_comb \dmem~72 (
// Equation(s):
// \dmem~72_combout  = ( !\dbus[10]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[10]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~72 .extended_lut = "off";
defparam \dmem~72 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~72 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N26
dffeas \dmem~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~11 .is_wysiwyg = "true";
defparam \dmem~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N6
cyclonev_lcell_comb \dmem~48 (
// Equation(s):
// \dmem~48_combout  = ( \dmem~11_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout )))) ) ) # ( !\dmem~11_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & (\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem~11_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~48 .extended_lut = "off";
defparam \dmem~48 .lut_mask = 64'hF3F5F3F503050305;
defparam \dmem~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N18
cyclonev_lcell_comb \dbus[10]~41 (
// Equation(s):
// \dbus[10]~41_combout  = ( \dmem~40_combout  & ( \dmem~48_combout  & ( ((!dmem_rtl_0_bypass[49] & \dbus[10]~4_combout )) # (\dbus[10]~40_combout ) ) ) ) # ( !\dmem~40_combout  & ( \dmem~48_combout  & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[49]) # 
// (dmem_rtl_0_bypass[50])))) # (\dbus[10]~40_combout ) ) ) ) # ( \dmem~40_combout  & ( !\dmem~48_combout  & ( ((!dmem_rtl_0_bypass[49] & \dbus[10]~4_combout )) # (\dbus[10]~40_combout ) ) ) ) # ( !\dmem~40_combout  & ( !\dmem~48_combout  & ( 
// ((!dmem_rtl_0_bypass[49] & (\dbus[10]~4_combout  & !dmem_rtl_0_bypass[50]))) # (\dbus[10]~40_combout ) ) ) )

	.dataa(!\dbus[10]~40_combout ),
	.datab(!dmem_rtl_0_bypass[49]),
	.datac(!\dbus[10]~4_combout ),
	.datad(!dmem_rtl_0_bypass[50]),
	.datae(!\dmem~40_combout ),
	.dataf(!\dmem~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[10]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[10]~41 .extended_lut = "off";
defparam \dbus[10]~41 .lut_mask = 64'h5D555D5D5D5F5D5D;
defparam \dbus[10]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N36
cyclonev_lcell_comb \HexOut[10]~4 (
// Equation(s):
// \HexOut[10]~4_combout  = ( !wmemval_M[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[10]~4 .extended_lut = "off";
defparam \HexOut[10]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y1_N33
cyclonev_lcell_comb \HexOut[10]~feeder (
// Equation(s):
// \HexOut[10]~feeder_combout  = ( \HexOut[10]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HexOut[10]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[10]~feeder .extended_lut = "off";
defparam \HexOut[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HexOut[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N35
dffeas \HexOut[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[10]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[10] .is_wysiwyg = "true";
defparam \HexOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N48
cyclonev_lcell_comb \memout_M[10]~12 (
// Equation(s):
// \memout_M[10]~12_combout  = ( \Equal9~6_combout  & ( \Equal9~1_combout  & ( (\WideNor0~combout  & (\memout_M[10]~9_combout  & !HexOut[10])) ) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\memout_M[10]~9_combout ),
	.datac(!HexOut[10]),
	.datad(gnd),
	.datae(!\Equal9~6_combout ),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[10]~12 .extended_lut = "off";
defparam \memout_M[10]~12 .lut_mask = 64'h0000000000001010;
defparam \memout_M[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N27
cyclonev_lcell_comb \memout_M[10]~37 (
// Equation(s):
// \memout_M[10]~37_combout  = ( \memout_M[2]~0_combout  & ( (\memout_M[10]~12_combout ) # (\dbus[10]~41_combout ) ) ) # ( !\memout_M[2]~0_combout  & ( \memout_M[10]~12_combout  ) )

	.dataa(!\dbus[10]~41_combout ),
	.datab(gnd),
	.datac(!\memout_M[10]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[10]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[10]~37 .extended_lut = "off";
defparam \memout_M[10]~37 .lut_mask = 64'h0F0F0F0F5F5F5F5F;
defparam \memout_M[10]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N29
dffeas \memout_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[10]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[10] .is_wysiwyg = "true";
defparam \memout_W[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N22
dffeas \aluout_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[10] .is_wysiwyg = "true";
defparam \aluout_W[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N36
cyclonev_lcell_comb \wregval_W[10]~12 (
// Equation(s):
// \wregval_W[10]~12_combout  = ( memout_W[10] & ( aluout_W[10] & ( (((\selpcplus_W~q  & pcplus_W[10])) # (\selaluout_W~q )) # (\selmemout_W~q ) ) ) ) # ( !memout_W[10] & ( aluout_W[10] & ( ((\selpcplus_W~q  & (!\selmemout_W~q  & pcplus_W[10]))) # 
// (\selaluout_W~q ) ) ) ) # ( memout_W[10] & ( !aluout_W[10] & ( (!\selaluout_W~q  & (((\selpcplus_W~q  & pcplus_W[10])) # (\selmemout_W~q ))) ) ) ) # ( !memout_W[10] & ( !aluout_W[10] & ( (\selpcplus_W~q  & (!\selmemout_W~q  & (!\selaluout_W~q  & 
// pcplus_W[10]))) ) ) )

	.dataa(!\selpcplus_W~q ),
	.datab(!\selmemout_W~q ),
	.datac(!\selaluout_W~q ),
	.datad(!pcplus_W[10]),
	.datae(!memout_W[10]),
	.dataf(!aluout_W[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[10]~12 .extended_lut = "off";
defparam \wregval_W[10]~12 .lut_mask = 64'h004030700F4F3F7F;
defparam \wregval_W[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N53
dffeas \regs~44 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[10]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~44 .is_wysiwyg = "true";
defparam \regs~44 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N27
cyclonev_lcell_comb \regval2_D[10]~20 (
// Equation(s):
// \regval2_D[10]~20_combout  = (!\regs~33_q  & (\regs~44_q )) # (\regs~33_q  & ((\regs_rtl_1|auto_generated|ram_block1a10 )))

	.dataa(!\regs~44_q ),
	.datab(gnd),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a10 ),
	.datad(!\regs~33_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[10]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[10]~20 .extended_lut = "off";
defparam \regval2_D[10]~20 .lut_mask = 64'h550F550F550F550F;
defparam \regval2_D[10]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N0
cyclonev_lcell_comb \result_A[10]~40 (
// Equation(s):
// \result_A[10]~40_combout  = ( pcplus_A[10] & ( \Selector21~2_combout  ) ) # ( !pcplus_A[10] & ( \Selector21~2_combout  & ( \selaluout_A~q  ) ) ) # ( pcplus_A[10] & ( !\Selector21~2_combout  & ( !\selaluout_A~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(gnd),
	.datae(!pcplus_A[10]),
	.dataf(!\Selector21~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[10]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[10]~40 .extended_lut = "off";
defparam \result_A[10]~40 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \result_A[10]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N1
dffeas \restmp_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[10]~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[10] .is_wysiwyg = "true";
defparam \restmp_M[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N18
cyclonev_lcell_comb \result_M[10]~20 (
// Equation(s):
// \result_M[10]~20_combout  = ( \memout_M[2]~0_combout  & ( \memout_M[10]~12_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[10]) ) ) ) # ( !\memout_M[2]~0_combout  & ( \memout_M[10]~12_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[10]) ) ) ) # 
// ( \memout_M[2]~0_combout  & ( !\memout_M[10]~12_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[10])) # (\selmemout_M~DUPLICATE_q  & ((\dbus[10]~41_combout ))) ) ) ) # ( !\memout_M[2]~0_combout  & ( !\memout_M[10]~12_combout  & ( (restmp_M[10] & 
// !\selmemout_M~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!restmp_M[10]),
	.datac(!\dbus[10]~41_combout ),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\memout_M[10]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[10]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[10]~20 .extended_lut = "off";
defparam \result_M[10]~20 .lut_mask = 64'h3300330F33FF33FF;
defparam \result_M[10]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N19
dffeas \result_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[10]~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[10] .is_wysiwyg = "true";
defparam \result_W[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N14
dffeas \regs_rtl_1_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[10]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N12
cyclonev_lcell_comb \regval2_D[10]~21 (
// Equation(s):
// \regval2_D[10]~21_combout  = ( regs_rtl_1_bypass[23] & ( \regs~68_combout  & ( (!\forw2M_D~combout  & ((!\forw2W_D~combout ) # (result_W[10]))) ) ) ) # ( !regs_rtl_1_bypass[23] & ( \regs~68_combout  & ( (\forw2W_D~combout  & (!\forw2M_D~combout  & 
// result_W[10])) ) ) ) # ( regs_rtl_1_bypass[23] & ( !\regs~68_combout  & ( (!\forw2M_D~combout  & ((!\forw2W_D~combout  & (\regval2_D[10]~20_combout )) # (\forw2W_D~combout  & ((result_W[10]))))) ) ) ) # ( !regs_rtl_1_bypass[23] & ( !\regs~68_combout  & ( 
// (!\forw2M_D~combout  & ((!\forw2W_D~combout  & (\regval2_D[10]~20_combout )) # (\forw2W_D~combout  & ((result_W[10]))))) ) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\regval2_D[10]~20_combout ),
	.datad(!result_W[10]),
	.datae(!regs_rtl_1_bypass[23]),
	.dataf(!\regs~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[10]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[10]~21 .extended_lut = "off";
defparam \regval2_D[10]~21 .lut_mask = 64'h084C084C004488CC;
defparam \regval2_D[10]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N51
cyclonev_lcell_comb \regval2_D[10]~19 (
// Equation(s):
// \regval2_D[10]~19_combout  = ( restmp_M[10] & ( \forw2M_D~combout  & ( (!\selmemout_M~DUPLICATE_q ) # (((\memout_M[2]~0_combout  & \dbus[10]~41_combout )) # (\memout_M[10]~12_combout )) ) ) ) # ( !restmp_M[10] & ( \forw2M_D~combout  & ( 
// (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[10]~41_combout )) # (\memout_M[10]~12_combout ))) ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\dbus[10]~41_combout ),
	.datad(!\memout_M[10]~12_combout ),
	.datae(!restmp_M[10]),
	.dataf(!\forw2M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[10]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[10]~19 .extended_lut = "off";
defparam \regval2_D[10]~19 .lut_mask = 64'h000000000133CDFF;
defparam \regval2_D[10]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N30
cyclonev_lcell_comb \regval2_D[10]~22 (
// Equation(s):
// \regval2_D[10]~22_combout  = ( \Selector21~2_combout  & ( \regval2_D[10]~19_combout  & ( ((!\forw2A_D~combout ) # (\selaluout_A~DUPLICATE_q )) # (pcplus_A[10]) ) ) ) # ( !\Selector21~2_combout  & ( \regval2_D[10]~19_combout  & ( (!\forw2A_D~combout ) # 
// ((pcplus_A[10] & !\selaluout_A~DUPLICATE_q )) ) ) ) # ( \Selector21~2_combout  & ( !\regval2_D[10]~19_combout  & ( (!\forw2A_D~combout  & (((\regval2_D[10]~21_combout )))) # (\forw2A_D~combout  & (((\selaluout_A~DUPLICATE_q )) # (pcplus_A[10]))) ) ) ) # ( 
// !\Selector21~2_combout  & ( !\regval2_D[10]~19_combout  & ( (!\forw2A_D~combout  & (((\regval2_D[10]~21_combout )))) # (\forw2A_D~combout  & (pcplus_A[10] & (!\selaluout_A~DUPLICATE_q ))) ) ) )

	.dataa(!pcplus_A[10]),
	.datab(!\forw2A_D~combout ),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(!\regval2_D[10]~21_combout ),
	.datae(!\Selector21~2_combout ),
	.dataf(!\regval2_D[10]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[10]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[10]~22 .extended_lut = "off";
defparam \regval2_D[10]~22 .lut_mask = 64'h10DC13DFDCDCDFDF;
defparam \regval2_D[10]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N31
dffeas \regval2_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[10]~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[10] .is_wysiwyg = "true";
defparam \regval2_A[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N51
cyclonev_lcell_comb \aluin2_A[10]~10 (
// Equation(s):
// \aluin2_A[10]~10_combout  = ( regval2_A[10] & ( \aluimm_A~DUPLICATE_q  & ( off_A[11] ) ) ) # ( !regval2_A[10] & ( \aluimm_A~DUPLICATE_q  & ( off_A[11] ) ) ) # ( regval2_A[10] & ( !\aluimm_A~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[11]),
	.datad(gnd),
	.datae(!regval2_A[10]),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[10]~10 .extended_lut = "off";
defparam \aluin2_A[10]~10 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \aluin2_A[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N27
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( !alufunc_A[1] & ( alufunc_A[0] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!regval1_A[10] & !\aluin2_A[10]~10_combout ))))) ) ) ) # ( alufunc_A[1] & ( !alufunc_A[0] & ( (alufunc_A[2] & (!alufunc_A[3] $ (!regval1_A[10] $ 
// (\aluin2_A[10]~10_combout )))) ) ) ) # ( !alufunc_A[1] & ( !alufunc_A[0] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!regval1_A[10]) # (!\aluin2_A[10]~10_combout ))))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!regval1_A[10]),
	.datac(!alufunc_A[2]),
	.datad(!\aluin2_A[10]~10_combout ),
	.datae(!alufunc_A[1]),
	.dataf(!alufunc_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h05060609060A0000;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N48
cyclonev_lcell_comb \Selector21~2 (
// Equation(s):
// \Selector21~2_combout  = ( \Selector6~0_combout  & ( \Add1~45_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector6~0_combout  & ( \Add1~45_sumout  & ( (alufunc_A[5] & (((\Add2~45_sumout  & \Selector0~1_combout )) # (\Selector21~0_combout ))) ) ) ) # ( 
// \Selector6~0_combout  & ( !\Add1~45_sumout  & ( (alufunc_A[5] & (((\Add2~45_sumout  & \Selector0~1_combout )) # (\Selector21~0_combout ))) ) ) ) # ( !\Selector6~0_combout  & ( !\Add1~45_sumout  & ( (alufunc_A[5] & (((\Add2~45_sumout  & 
// \Selector0~1_combout )) # (\Selector21~0_combout ))) ) ) )

	.dataa(!\Add2~45_sumout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector21~0_combout ),
	.datad(!alufunc_A[5]),
	.datae(!\Selector6~0_combout ),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~2 .extended_lut = "off";
defparam \Selector21~2 .lut_mask = 64'h001F001F001F00FF;
defparam \Selector21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N32
dffeas \regs_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[10]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N8
dffeas \regs~11 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[10]~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~11 .is_wysiwyg = "true";
defparam \regs~11 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N6
cyclonev_lcell_comb \regval1_D[10]~16 (
// Equation(s):
// \regval1_D[10]~16_combout  = (!\regs~0_q  & ((\regs~11_q ))) # (\regs~0_q  & (\regs_rtl_0|auto_generated|ram_block1a10 ))

	.dataa(gnd),
	.datab(!\regs~0_q ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!\regs~11_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[10]~16 .extended_lut = "off";
defparam \regval1_D[10]~16 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \regval1_D[10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N30
cyclonev_lcell_comb \regval1_D[10]~17 (
// Equation(s):
// \regval1_D[10]~17_combout  = ( regs_rtl_0_bypass[23] & ( \regval1_D[10]~16_combout  & ( (!\forw1M_D~combout  & ((!\forw1W_D~combout ) # (result_W[10]))) ) ) ) # ( !regs_rtl_0_bypass[23] & ( \regval1_D[10]~16_combout  & ( (!\forw1M_D~combout  & 
// ((!\forw1W_D~combout  & (!\regs~71_combout )) # (\forw1W_D~combout  & ((result_W[10]))))) ) ) ) # ( regs_rtl_0_bypass[23] & ( !\regval1_D[10]~16_combout  & ( (!\forw1M_D~combout  & ((!\forw1W_D~combout  & (\regs~71_combout )) # (\forw1W_D~combout  & 
// ((result_W[10]))))) ) ) ) # ( !regs_rtl_0_bypass[23] & ( !\regval1_D[10]~16_combout  & ( (\forw1W_D~combout  & (!\forw1M_D~combout  & result_W[10])) ) ) )

	.dataa(!\forw1W_D~combout ),
	.datab(!\regs~71_combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!result_W[10]),
	.datae(!regs_rtl_0_bypass[23]),
	.dataf(!\regval1_D[10]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[10]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[10]~17 .extended_lut = "off";
defparam \regval1_D[10]~17 .lut_mask = 64'h0050207080D0A0F0;
defparam \regval1_D[10]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N48
cyclonev_lcell_comb \regval1_D[10]~15 (
// Equation(s):
// \regval1_D[10]~15_combout  = ( restmp_M[10] & ( \forw1M_D~combout  & ( (!\selmemout_M~DUPLICATE_q ) # (((\memout_M[2]~0_combout  & \dbus[10]~41_combout )) # (\memout_M[10]~12_combout )) ) ) ) # ( !restmp_M[10] & ( \forw1M_D~combout  & ( 
// (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[10]~41_combout )) # (\memout_M[10]~12_combout ))) ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[10]~12_combout ),
	.datad(!\dbus[10]~41_combout ),
	.datae(!restmp_M[10]),
	.dataf(!\forw1M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[10]~15 .extended_lut = "off";
defparam \regval1_D[10]~15 .lut_mask = 64'h000000000313CFDF;
defparam \regval1_D[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N54
cyclonev_lcell_comb \regval1_D[10]~18 (
// Equation(s):
// \regval1_D[10]~18_combout  = ( \regval1_D[10]~17_combout  & ( \regval1_D[10]~15_combout  & ( (!\forw1A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & (pcplus_A[10])) # (\selaluout_A~DUPLICATE_q  & ((\Selector21~2_combout )))) ) ) ) # ( 
// !\regval1_D[10]~17_combout  & ( \regval1_D[10]~15_combout  & ( (!\forw1A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & (pcplus_A[10])) # (\selaluout_A~DUPLICATE_q  & ((\Selector21~2_combout )))) ) ) ) # ( \regval1_D[10]~17_combout  & ( 
// !\regval1_D[10]~15_combout  & ( (!\forw1A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & (pcplus_A[10])) # (\selaluout_A~DUPLICATE_q  & ((\Selector21~2_combout )))) ) ) ) # ( !\regval1_D[10]~17_combout  & ( !\regval1_D[10]~15_combout  & ( (\forw1A_D~combout 
//  & ((!\selaluout_A~DUPLICATE_q  & (pcplus_A[10])) # (\selaluout_A~DUPLICATE_q  & ((\Selector21~2_combout ))))) ) ) )

	.dataa(!pcplus_A[10]),
	.datab(!\forw1A_D~combout ),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(!\Selector21~2_combout ),
	.datae(!\regval1_D[10]~17_combout ),
	.dataf(!\regval1_D[10]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[10]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[10]~18 .extended_lut = "off";
defparam \regval1_D[10]~18 .lut_mask = 64'h1013DCDFDCDFDCDF;
defparam \regval1_D[10]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N55
dffeas \regval1_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[10]~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[10] .is_wysiwyg = "true";
defparam \regval1_A[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N0
cyclonev_lcell_comb \Selector21~1 (
// Equation(s):
// \Selector21~1_combout  = ( \Selector21~0_combout  & ( \Add1~45_sumout  ) ) # ( !\Selector21~0_combout  & ( \Add1~45_sumout  & ( ((\Add2~45_sumout  & \Selector0~1_combout )) # (\Selector6~0_combout ) ) ) ) # ( \Selector21~0_combout  & ( !\Add1~45_sumout  ) 
// ) # ( !\Selector21~0_combout  & ( !\Add1~45_sumout  & ( (\Add2~45_sumout  & \Selector0~1_combout ) ) ) )

	.dataa(!\Add2~45_sumout ),
	.datab(!\Selector6~0_combout ),
	.datac(gnd),
	.datad(!\Selector0~1_combout ),
	.datae(!\Selector21~0_combout ),
	.dataf(!\Add1~45_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~1 .extended_lut = "off";
defparam \Selector21~1 .lut_mask = 64'h0055FFFF3377FFFF;
defparam \Selector21~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N46
dffeas \aluout_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector21~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[10] .is_wysiwyg = "true";
defparam \aluout_M[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[12]~65_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[12]~65_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000012954515729640CFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N12
cyclonev_lcell_comb \dmem~75 (
// Equation(s):
// \dmem~75_combout  = !\dbus[12]~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dbus[12]~65_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~75 .extended_lut = "off";
defparam \dmem~75 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dmem~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N13
dffeas \dmem~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~13 .is_wysiwyg = "true";
defparam \dmem~13 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N15
cyclonev_lcell_comb \dmem~52 (
// Equation(s):
// \dmem~52_combout  = ( \dmem~13_q  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout )))) ) ) # ( !\dmem~13_q  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & (\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem~13_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~52 .extended_lut = "off";
defparam \dmem~52 .lut_mask = 64'hCDEFCDEF01230123;
defparam \dmem~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N0
cyclonev_lcell_comb \dbus[12]~65 (
// Equation(s):
// \dbus[12]~65_combout  = ( dmem_rtl_0_bypass[53] & ( \dmem~52_combout  & ( ((\dbus[10]~4_combout  & (dmem_rtl_0_bypass[54] & !\dmem~40_combout ))) # (\dbus[12]~64_combout ) ) ) ) # ( !dmem_rtl_0_bypass[53] & ( \dmem~52_combout  & ( (\dbus[12]~64_combout ) 
// # (\dbus[10]~4_combout ) ) ) ) # ( dmem_rtl_0_bypass[53] & ( !\dmem~52_combout  & ( \dbus[12]~64_combout  ) ) ) # ( !dmem_rtl_0_bypass[53] & ( !\dmem~52_combout  & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[54]) # (\dmem~40_combout )))) # 
// (\dbus[12]~64_combout ) ) ) )

	.dataa(!\dbus[10]~4_combout ),
	.datab(!dmem_rtl_0_bypass[54]),
	.datac(!\dmem~40_combout ),
	.datad(!\dbus[12]~64_combout ),
	.datae(!dmem_rtl_0_bypass[53]),
	.dataf(!\dmem~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[12]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[12]~65 .extended_lut = "off";
defparam \dbus[12]~65 .lut_mask = 64'h45FF00FF55FF10FF;
defparam \dbus[12]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N27
cyclonev_lcell_comb \result_A[12]~44 (
// Equation(s):
// \result_A[12]~44_combout  = ( \Selector19~2_combout  & ( (\selaluout_A~DUPLICATE_q ) # (pcplus_A[12]) ) ) # ( !\Selector19~2_combout  & ( (pcplus_A[12] & !\selaluout_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[12]),
	.datad(!\selaluout_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[12]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[12]~44 .extended_lut = "off";
defparam \result_A[12]~44 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \result_A[12]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N29
dffeas \restmp_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[12]~44_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[12] .is_wysiwyg = "true";
defparam \restmp_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N36
cyclonev_lcell_comb \result_M[12]~24 (
// Equation(s):
// \result_M[12]~24_combout  = ( \selmemout_M~DUPLICATE_q  & ( ((\dbus[12]~65_combout  & \memout_M[2]~0_combout )) # (\memout_M[12]~20_combout ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( restmp_M[12] ) )

	.dataa(!\memout_M[12]~20_combout ),
	.datab(!\dbus[12]~65_combout ),
	.datac(!restmp_M[12]),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!\selmemout_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[12]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[12]~24 .extended_lut = "off";
defparam \result_M[12]~24 .lut_mask = 64'h0F0F0F0F55775577;
defparam \result_M[12]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N37
dffeas \result_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[12]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[12] .is_wysiwyg = "true";
defparam \result_W[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N14
dffeas \regs_rtl_1_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N53
dffeas \regs~46 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~46 .is_wysiwyg = "true";
defparam \regs~46 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y4_N51
cyclonev_lcell_comb \regval2_D[12]~34 (
// Equation(s):
// \regval2_D[12]~34_combout  = ( \regs~46_q  & ( \regs_rtl_1|auto_generated|ram_block1a12  ) ) # ( !\regs~46_q  & ( \regs_rtl_1|auto_generated|ram_block1a12  & ( \regs~33_q  ) ) ) # ( \regs~46_q  & ( !\regs_rtl_1|auto_generated|ram_block1a12  & ( 
// !\regs~33_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~33_q ),
	.datad(gnd),
	.datae(!\regs~46_q ),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[12]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[12]~34 .extended_lut = "off";
defparam \regval2_D[12]~34 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \regval2_D[12]~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y4_N12
cyclonev_lcell_comb \regval2_D[12]~35 (
// Equation(s):
// \regval2_D[12]~35_combout  = ( regs_rtl_1_bypass[25] & ( \regval2_D[12]~34_combout  & ( (!\forw2M_D~combout  & ((!\forw2W_D~combout ) # (result_W[12]))) ) ) ) # ( !regs_rtl_1_bypass[25] & ( \regval2_D[12]~34_combout  & ( (!\forw2M_D~combout  & 
// ((!\forw2W_D~combout  & ((!\regs~68_combout ))) # (\forw2W_D~combout  & (result_W[12])))) ) ) ) # ( regs_rtl_1_bypass[25] & ( !\regval2_D[12]~34_combout  & ( (!\forw2M_D~combout  & ((!\forw2W_D~combout  & ((\regs~68_combout ))) # (\forw2W_D~combout  & 
// (result_W[12])))) ) ) ) # ( !regs_rtl_1_bypass[25] & ( !\regval2_D[12]~34_combout  & ( (!\forw2M_D~combout  & (\forw2W_D~combout  & result_W[12])) ) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!\forw2W_D~combout ),
	.datac(!result_W[12]),
	.datad(!\regs~68_combout ),
	.datae(!regs_rtl_1_bypass[25]),
	.dataf(!\regval2_D[12]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[12]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[12]~35 .extended_lut = "off";
defparam \regval2_D[12]~35 .lut_mask = 64'h0202028A8A028A8A;
defparam \regval2_D[12]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N30
cyclonev_lcell_comb \regval2_D[12]~33 (
// Equation(s):
// \regval2_D[12]~33_combout  = ( restmp_M[12] & ( \forw2M_D~combout  & ( ((!\selmemout_M~DUPLICATE_q ) # ((\memout_M[2]~0_combout  & \dbus[12]~65_combout ))) # (\memout_M[12]~20_combout ) ) ) ) # ( !restmp_M[12] & ( \forw2M_D~combout  & ( 
// (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[12]~65_combout )) # (\memout_M[12]~20_combout ))) ) ) )

	.dataa(!\memout_M[12]~20_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\dbus[12]~65_combout ),
	.datae(!restmp_M[12]),
	.dataf(!\forw2M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[12]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[12]~33 .extended_lut = "off";
defparam \regval2_D[12]~33 .lut_mask = 64'h000000001113DDDF;
defparam \regval2_D[12]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N6
cyclonev_lcell_comb \regval2_D[12]~36 (
// Equation(s):
// \regval2_D[12]~36_combout  = ( \regval2_D[12]~35_combout  & ( \regval2_D[12]~33_combout  & ( (!\forw2A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & (pcplus_A[12])) # (\selaluout_A~DUPLICATE_q  & ((\Selector19~2_combout )))) ) ) ) # ( 
// !\regval2_D[12]~35_combout  & ( \regval2_D[12]~33_combout  & ( (!\forw2A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & (pcplus_A[12])) # (\selaluout_A~DUPLICATE_q  & ((\Selector19~2_combout )))) ) ) ) # ( \regval2_D[12]~35_combout  & ( 
// !\regval2_D[12]~33_combout  & ( (!\forw2A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & (pcplus_A[12])) # (\selaluout_A~DUPLICATE_q  & ((\Selector19~2_combout )))) ) ) ) # ( !\regval2_D[12]~35_combout  & ( !\regval2_D[12]~33_combout  & ( (\forw2A_D~combout 
//  & ((!\selaluout_A~DUPLICATE_q  & (pcplus_A[12])) # (\selaluout_A~DUPLICATE_q  & ((\Selector19~2_combout ))))) ) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(!pcplus_A[12]),
	.datac(!\forw2A_D~combout ),
	.datad(!\Selector19~2_combout ),
	.datae(!\regval2_D[12]~35_combout ),
	.dataf(!\regval2_D[12]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[12]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[12]~36 .extended_lut = "off";
defparam \regval2_D[12]~36 .lut_mask = 64'h0207F2F7F2F7F2F7;
defparam \regval2_D[12]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N7
dffeas \regval2_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[12]~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[12] .is_wysiwyg = "true";
defparam \regval2_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N12
cyclonev_lcell_comb \Selector19~2 (
// Equation(s):
// \Selector19~2_combout  = ( \Add1~81_sumout  & ( \Selector19~0_combout  & ( alufunc_A[5] ) ) ) # ( !\Add1~81_sumout  & ( \Selector19~0_combout  & ( alufunc_A[5] ) ) ) # ( \Add1~81_sumout  & ( !\Selector19~0_combout  & ( (alufunc_A[5] & (((\Add2~81_sumout  
// & \Selector0~1_combout )) # (\Selector6~0_combout ))) ) ) ) # ( !\Add1~81_sumout  & ( !\Selector19~0_combout  & ( (\Add2~81_sumout  & (alufunc_A[5] & \Selector0~1_combout )) ) ) )

	.dataa(!\Add2~81_sumout ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Add1~81_sumout ),
	.dataf(!\Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~2 .extended_lut = "off";
defparam \Selector19~2 .lut_mask = 64'h0011031333333333;
defparam \Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N32
dffeas \regs_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N8
dffeas \regs~13 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[12]~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~13 .is_wysiwyg = "true";
defparam \regs~13 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y4_N6
cyclonev_lcell_comb \regval1_D[12]~30 (
// Equation(s):
// \regval1_D[12]~30_combout  = ( \regs~13_q  & ( \regs_rtl_0|auto_generated|ram_block1a12  ) ) # ( !\regs~13_q  & ( \regs_rtl_0|auto_generated|ram_block1a12  & ( \regs~0_q  ) ) ) # ( \regs~13_q  & ( !\regs_rtl_0|auto_generated|ram_block1a12  & ( !\regs~0_q  
// ) ) )

	.dataa(gnd),
	.datab(!\regs~0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~13_q ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[12]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[12]~30 .extended_lut = "off";
defparam \regval1_D[12]~30 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \regval1_D[12]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y4_N30
cyclonev_lcell_comb \regval1_D[12]~31 (
// Equation(s):
// \regval1_D[12]~31_combout  = ( regs_rtl_0_bypass[25] & ( \regval1_D[12]~30_combout  & ( (!\forw1M_D~combout  & ((!\forw1W_D~combout ) # (result_W[12]))) ) ) ) # ( !regs_rtl_0_bypass[25] & ( \regval1_D[12]~30_combout  & ( (!\forw1M_D~combout  & 
// ((!\forw1W_D~combout  & ((!\regs~71_combout ))) # (\forw1W_D~combout  & (result_W[12])))) ) ) ) # ( regs_rtl_0_bypass[25] & ( !\regval1_D[12]~30_combout  & ( (!\forw1M_D~combout  & ((!\forw1W_D~combout  & ((\regs~71_combout ))) # (\forw1W_D~combout  & 
// (result_W[12])))) ) ) ) # ( !regs_rtl_0_bypass[25] & ( !\regval1_D[12]~30_combout  & ( (result_W[12] & (!\forw1M_D~combout  & \forw1W_D~combout )) ) ) )

	.dataa(!result_W[12]),
	.datab(!\regs~71_combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\forw1W_D~combout ),
	.datae(!regs_rtl_0_bypass[25]),
	.dataf(!\regval1_D[12]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[12]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[12]~31 .extended_lut = "off";
defparam \regval1_D[12]~31 .lut_mask = 64'h00503050C050F050;
defparam \regval1_D[12]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N33
cyclonev_lcell_comb \regval1_D[12]~29 (
// Equation(s):
// \regval1_D[12]~29_combout  = ( restmp_M[12] & ( \forw1M_D~combout  & ( ((!\selmemout_M~DUPLICATE_q ) # ((\dbus[12]~65_combout  & \memout_M[2]~0_combout ))) # (\memout_M[12]~20_combout ) ) ) ) # ( !restmp_M[12] & ( \forw1M_D~combout  & ( 
// (\selmemout_M~DUPLICATE_q  & (((\dbus[12]~65_combout  & \memout_M[2]~0_combout )) # (\memout_M[12]~20_combout ))) ) ) )

	.dataa(!\memout_M[12]~20_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\dbus[12]~65_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!restmp_M[12]),
	.dataf(!\forw1M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[12]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[12]~29 .extended_lut = "off";
defparam \regval1_D[12]~29 .lut_mask = 64'h000000001113DDDF;
defparam \regval1_D[12]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N0
cyclonev_lcell_comb \regval1_D[12]~32 (
// Equation(s):
// \regval1_D[12]~32_combout  = ( \regval1_D[12]~31_combout  & ( \regval1_D[12]~29_combout  & ( (!\forw1A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & ((pcplus_A[12]))) # (\selaluout_A~DUPLICATE_q  & (\Selector19~2_combout ))) ) ) ) # ( 
// !\regval1_D[12]~31_combout  & ( \regval1_D[12]~29_combout  & ( (!\forw1A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & ((pcplus_A[12]))) # (\selaluout_A~DUPLICATE_q  & (\Selector19~2_combout ))) ) ) ) # ( \regval1_D[12]~31_combout  & ( 
// !\regval1_D[12]~29_combout  & ( (!\forw1A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & ((pcplus_A[12]))) # (\selaluout_A~DUPLICATE_q  & (\Selector19~2_combout ))) ) ) ) # ( !\regval1_D[12]~31_combout  & ( !\regval1_D[12]~29_combout  & ( (\forw1A_D~combout 
//  & ((!\selaluout_A~DUPLICATE_q  & ((pcplus_A[12]))) # (\selaluout_A~DUPLICATE_q  & (\Selector19~2_combout )))) ) ) )

	.dataa(!\forw1A_D~combout ),
	.datab(!\Selector19~2_combout ),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(!pcplus_A[12]),
	.datae(!\regval1_D[12]~31_combout ),
	.dataf(!\regval1_D[12]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[12]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[12]~32 .extended_lut = "off";
defparam \regval1_D[12]~32 .lut_mask = 64'h0151ABFBABFBABFB;
defparam \regval1_D[12]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N1
dffeas \regval1_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[12]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[12] .is_wysiwyg = "true";
defparam \regval1_A[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N18
cyclonev_lcell_comb \Selector18~2 (
// Equation(s):
// \Selector18~2_combout  = ( \Selector0~1_combout  & ( \Add1~77_sumout  & ( (alufunc_A[5] & (((\Add2~77_sumout ) # (\Selector6~0_combout )) # (\Selector18~0_combout ))) ) ) ) # ( !\Selector0~1_combout  & ( \Add1~77_sumout  & ( (alufunc_A[5] & 
// ((\Selector6~0_combout ) # (\Selector18~0_combout ))) ) ) ) # ( \Selector0~1_combout  & ( !\Add1~77_sumout  & ( (alufunc_A[5] & ((\Add2~77_sumout ) # (\Selector18~0_combout ))) ) ) ) # ( !\Selector0~1_combout  & ( !\Add1~77_sumout  & ( 
// (\Selector18~0_combout  & alufunc_A[5]) ) ) )

	.dataa(!\Selector18~0_combout ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector6~0_combout ),
	.datad(!\Add2~77_sumout ),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~2 .extended_lut = "off";
defparam \Selector18~2 .lut_mask = 64'h1111113313131333;
defparam \Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N2
dffeas \regs_rtl_1_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[13]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N59
dffeas \regs~47 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[13]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~47 .is_wysiwyg = "true";
defparam \regs~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N15
cyclonev_lcell_comb \regval2_D[13]~38 (
// Equation(s):
// \regval2_D[13]~38_combout  = ( \regs~47_q  & ( (!\regs~33_q ) # (\regs_rtl_1|auto_generated|ram_block1a13 ) ) ) # ( !\regs~47_q  & ( (\regs~33_q  & \regs_rtl_1|auto_generated|ram_block1a13 ) ) )

	.dataa(!\regs~33_q ),
	.datab(gnd),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regs~47_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[13]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[13]~38 .extended_lut = "off";
defparam \regval2_D[13]~38 .lut_mask = 64'h05050505AFAFAFAF;
defparam \regval2_D[13]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \regval2_D[13]~39 (
// Equation(s):
// \regval2_D[13]~39_combout  = ( regs_rtl_1_bypass[26] & ( \regval2_D[13]~38_combout  & ( (!\forw2M_D~combout  & ((!\forw2W_D~combout ) # (result_W[13]))) ) ) ) # ( !regs_rtl_1_bypass[26] & ( \regval2_D[13]~38_combout  & ( (!\forw2M_D~combout  & 
// ((!\forw2W_D~combout  & (!\regs~68_combout )) # (\forw2W_D~combout  & ((result_W[13]))))) ) ) ) # ( regs_rtl_1_bypass[26] & ( !\regval2_D[13]~38_combout  & ( (!\forw2M_D~combout  & ((!\forw2W_D~combout  & (\regs~68_combout )) # (\forw2W_D~combout  & 
// ((result_W[13]))))) ) ) ) # ( !regs_rtl_1_bypass[26] & ( !\regval2_D[13]~38_combout  & ( (\forw2W_D~combout  & (!\forw2M_D~combout  & result_W[13])) ) ) )

	.dataa(!\regs~68_combout ),
	.datab(!\forw2W_D~combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!result_W[13]),
	.datae(!regs_rtl_1_bypass[26]),
	.dataf(!\regval2_D[13]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[13]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[13]~39 .extended_lut = "off";
defparam \regval2_D[13]~39 .lut_mask = 64'h0030407080B0C0F0;
defparam \regval2_D[13]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N34
dffeas \pcplus_A[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_A[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[13]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_A[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N39
cyclonev_lcell_comb \result_A[13]~45 (
// Equation(s):
// \result_A[13]~45_combout  = ( \pcplus_A[13]~DUPLICATE_q  & ( \Selector18~2_combout  ) ) # ( !\pcplus_A[13]~DUPLICATE_q  & ( \Selector18~2_combout  & ( \selaluout_A~q  ) ) ) # ( \pcplus_A[13]~DUPLICATE_q  & ( !\Selector18~2_combout  & ( !\selaluout_A~q  ) 
// ) )

	.dataa(!\selaluout_A~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pcplus_A[13]~DUPLICATE_q ),
	.dataf(!\Selector18~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[13]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[13]~45 .extended_lut = "off";
defparam \result_A[13]~45 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \result_A[13]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N40
dffeas \restmp_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[13]~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[13] .is_wysiwyg = "true";
defparam \restmp_M[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N15
cyclonev_lcell_comb \regval2_D[13]~37 (
// Equation(s):
// \regval2_D[13]~37_combout  = ( restmp_M[13] & ( \forw2M_D~combout  & ( (!\selmemout_M~DUPLICATE_q ) # (((\memout_M[2]~0_combout  & \dbus[13]~67_combout )) # (\memout_M[13]~21_combout )) ) ) ) # ( !restmp_M[13] & ( \forw2M_D~combout  & ( 
// (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[13]~67_combout )) # (\memout_M[13]~21_combout ))) ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[13]~21_combout ),
	.datad(!\dbus[13]~67_combout ),
	.datae(!restmp_M[13]),
	.dataf(!\forw2M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[13]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[13]~37 .extended_lut = "off";
defparam \regval2_D[13]~37 .lut_mask = 64'h000000000313CFDF;
defparam \regval2_D[13]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \regval2_D[13]~40 (
// Equation(s):
// \regval2_D[13]~40_combout  = ( \selaluout_A~DUPLICATE_q  & ( \regval2_D[13]~37_combout  & ( (!\forw2A_D~combout ) # (\Selector18~2_combout ) ) ) ) # ( !\selaluout_A~DUPLICATE_q  & ( \regval2_D[13]~37_combout  & ( (!\forw2A_D~combout ) # (pcplus_A[13]) ) ) 
// ) # ( \selaluout_A~DUPLICATE_q  & ( !\regval2_D[13]~37_combout  & ( (!\forw2A_D~combout  & ((\regval2_D[13]~39_combout ))) # (\forw2A_D~combout  & (\Selector18~2_combout )) ) ) ) # ( !\selaluout_A~DUPLICATE_q  & ( !\regval2_D[13]~37_combout  & ( 
// (!\forw2A_D~combout  & ((\regval2_D[13]~39_combout ))) # (\forw2A_D~combout  & (pcplus_A[13])) ) ) )

	.dataa(!pcplus_A[13]),
	.datab(!\Selector18~2_combout ),
	.datac(!\regval2_D[13]~39_combout ),
	.datad(!\forw2A_D~combout ),
	.datae(!\selaluout_A~DUPLICATE_q ),
	.dataf(!\regval2_D[13]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[13]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[13]~40 .extended_lut = "off";
defparam \regval2_D[13]~40 .lut_mask = 64'h0F550F33FF55FF33;
defparam \regval2_D[13]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N7
dffeas \regval2_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[13]~40_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[13] .is_wysiwyg = "true";
defparam \regval2_A[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N27
cyclonev_lcell_comb \Selector18~1 (
// Equation(s):
// \Selector18~1_combout  = ( \Selector18~0_combout  & ( \Add1~77_sumout  ) ) # ( !\Selector18~0_combout  & ( \Add1~77_sumout  & ( ((\Selector0~1_combout  & \Add2~77_sumout )) # (\Selector6~0_combout ) ) ) ) # ( \Selector18~0_combout  & ( !\Add1~77_sumout  ) 
// ) # ( !\Selector18~0_combout  & ( !\Add1~77_sumout  & ( (\Selector0~1_combout  & \Add2~77_sumout ) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Add2~77_sumout ),
	.datac(!\Selector6~0_combout ),
	.datad(gnd),
	.datae(!\Selector18~0_combout ),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~1 .extended_lut = "off";
defparam \Selector18~1 .lut_mask = 64'h1111FFFF1F1FFFFF;
defparam \Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N38
dffeas \aluout_M[13]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector18~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[13]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N39
cyclonev_lcell_comb \dmem~63 (
// Equation(s):
// \dmem~63_combout  = ( !aluout_M[14] & ( \dmem~33_combout  & ( (!\aluout_M[13]~DUPLICATE_q  & (!\aluout_M[5]~DUPLICATE_q  & !aluout_M[12])) ) ) )

	.dataa(!\aluout_M[13]~DUPLICATE_q ),
	.datab(!\aluout_M[5]~DUPLICATE_q ),
	.datac(!aluout_M[12]),
	.datad(gnd),
	.datae(!aluout_M[14]),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~63 .extended_lut = "off";
defparam \dmem~63 .lut_mask = 64'h0000000080800000;
defparam \dmem~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N21
cyclonev_lcell_comb \dmem~64 (
// Equation(s):
// \dmem~64_combout  = ( !\aluout_M[15]~DUPLICATE_q  & ( !\WideNor0~combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\dmem~63_combout  & (\dmem~34_combout  & \wrmem_M~q ))) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\dmem~63_combout ),
	.datac(!\dmem~34_combout ),
	.datad(!\wrmem_M~q ),
	.datae(!\aluout_M[15]~DUPLICATE_q ),
	.dataf(!\WideNor0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~64 .extended_lut = "off";
defparam \dmem~64 .lut_mask = 64'h0001000000000000;
defparam \dmem~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y6_N32
dffeas \dmem~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~10 .is_wysiwyg = "true";
defparam \dmem~10 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[9]~102_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X30_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[9]~102_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000101242085108412FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N3
cyclonev_lcell_comb \dbus[9]~42 (
// Equation(s):
// \dbus[9]~42_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dmem~0_q  & (!\dmem~10_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dmem~0_q  & (!\dmem~10_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem~10_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[9]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[9]~42 .extended_lut = "off";
defparam \dbus[9]~42 .lut_mask = 64'h888D888DDD8DDD8D;
defparam \dbus[9]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N55
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \dbus[9]~102 (
// Equation(s):
// \dbus[9]~102_combout  = ( \dbus[9]~42_combout  & ( dmem_rtl_0_bypass[48] & ( ((\dbus[10]~4_combout  & ((!\dmem~40_combout ) # (!dmem_rtl_0_bypass[47])))) # (\dbus[9]~44_combout ) ) ) ) # ( !\dbus[9]~42_combout  & ( dmem_rtl_0_bypass[48] & ( 
// ((\dbus[10]~4_combout  & (\dmem~40_combout  & !dmem_rtl_0_bypass[47]))) # (\dbus[9]~44_combout ) ) ) ) # ( \dbus[9]~42_combout  & ( !dmem_rtl_0_bypass[48] & ( ((\dbus[10]~4_combout  & !dmem_rtl_0_bypass[47])) # (\dbus[9]~44_combout ) ) ) ) # ( 
// !\dbus[9]~42_combout  & ( !dmem_rtl_0_bypass[48] & ( ((\dbus[10]~4_combout  & !dmem_rtl_0_bypass[47])) # (\dbus[9]~44_combout ) ) ) )

	.dataa(!\dbus[9]~44_combout ),
	.datab(!\dbus[10]~4_combout ),
	.datac(!\dmem~40_combout ),
	.datad(!dmem_rtl_0_bypass[47]),
	.datae(!\dbus[9]~42_combout ),
	.dataf(!dmem_rtl_0_bypass[48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[9]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[9]~102 .extended_lut = "off";
defparam \dbus[9]~102 .lut_mask = 64'h7755775557557775;
defparam \dbus[9]~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~7 (
// Equation(s):
// \dmem_rtl_0_bypass[47]~7_combout  = ( !\dbus[9]~102_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[9]~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~7 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~7 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[47]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N59
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N45
cyclonev_lcell_comb \dbus[9]~43 (
// Equation(s):
// \dbus[9]~43_combout  = ( dmem_rtl_0_bypass[48] & ( (\dbus[10]~4_combout  & ((!\dmem~40_combout  & ((\dbus[9]~42_combout ))) # (\dmem~40_combout  & (!dmem_rtl_0_bypass[47])))) ) ) # ( !dmem_rtl_0_bypass[48] & ( (\dbus[10]~4_combout  & 
// !dmem_rtl_0_bypass[47]) ) )

	.dataa(!\dbus[10]~4_combout ),
	.datab(!\dmem~40_combout ),
	.datac(!dmem_rtl_0_bypass[47]),
	.datad(!\dbus[9]~42_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[9]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[9]~43 .extended_lut = "off";
defparam \dbus[9]~43 .lut_mask = 64'h5050505010541054;
defparam \dbus[9]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N6
cyclonev_lcell_comb \memout_M[9]~38 (
// Equation(s):
// \memout_M[9]~38_combout  = ( \dbus[9]~43_combout  & ( \dbus[9]~44_combout  & ( (\memout_M[2]~0_combout ) # (\memout_M[9]~13_combout ) ) ) ) # ( !\dbus[9]~43_combout  & ( \dbus[9]~44_combout  & ( (\memout_M[2]~0_combout ) # (\memout_M[9]~13_combout ) ) ) ) 
// # ( \dbus[9]~43_combout  & ( !\dbus[9]~44_combout  & ( (\memout_M[2]~0_combout ) # (\memout_M[9]~13_combout ) ) ) ) # ( !\dbus[9]~43_combout  & ( !\dbus[9]~44_combout  & ( (\memout_M[9]~13_combout  & !\memout_M[2]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\memout_M[9]~13_combout ),
	.datac(!\memout_M[2]~0_combout ),
	.datad(gnd),
	.datae(!\dbus[9]~43_combout ),
	.dataf(!\dbus[9]~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[9]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[9]~38 .extended_lut = "off";
defparam \memout_M[9]~38 .lut_mask = 64'h30303F3F3F3F3F3F;
defparam \memout_M[9]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N7
dffeas \memout_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[9]~38_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[9] .is_wysiwyg = "true";
defparam \memout_W[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N3
cyclonev_lcell_comb \wregval_W[9]~13 (
// Equation(s):
// \wregval_W[9]~13_combout  = ( \selaluout_W~q  & ( memout_W[9] & ( aluout_W[9] ) ) ) # ( !\selaluout_W~q  & ( memout_W[9] & ( ((\selpcplus_W~q  & pcplus_W[9])) # (\selmemout_W~q ) ) ) ) # ( \selaluout_W~q  & ( !memout_W[9] & ( aluout_W[9] ) ) ) # ( 
// !\selaluout_W~q  & ( !memout_W[9] & ( (!\selmemout_W~q  & (\selpcplus_W~q  & pcplus_W[9])) ) ) )

	.dataa(!\selmemout_W~q ),
	.datab(!aluout_W[9]),
	.datac(!\selpcplus_W~q ),
	.datad(!pcplus_W[9]),
	.datae(!\selaluout_W~q ),
	.dataf(!memout_W[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[9]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[9]~13 .extended_lut = "off";
defparam \wregval_W[9]~13 .lut_mask = 64'h000A3333555F3333;
defparam \wregval_W[9]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N20
dffeas \regs_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[9]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N13
dffeas \restmp_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[9]~15_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[9] .is_wysiwyg = "true";
defparam \restmp_M[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N42
cyclonev_lcell_comb \result_M[9]~10 (
// Equation(s):
// \result_M[9]~10_combout  = ( \selmemout_M~DUPLICATE_q  & ( \dbus[9]~43_combout  & ( (\memout_M[2]~0_combout ) # (\memout_M[9]~13_combout ) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( \dbus[9]~43_combout  & ( restmp_M[9] ) ) ) # ( \selmemout_M~DUPLICATE_q  & 
// ( !\dbus[9]~43_combout  & ( (!\memout_M[2]~0_combout  & (\memout_M[9]~13_combout )) # (\memout_M[2]~0_combout  & ((\dbus[9]~44_combout ))) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( !\dbus[9]~43_combout  & ( restmp_M[9] ) ) )

	.dataa(!\memout_M[9]~13_combout ),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!restmp_M[9]),
	.datad(!\dbus[9]~44_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbus[9]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[9]~10 .extended_lut = "off";
defparam \result_M[9]~10 .lut_mask = 64'h0F0F44770F0F7777;
defparam \result_M[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N44
dffeas \result_W[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[9]~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[9]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[9] .is_wysiwyg = "true";
defparam \result_W[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N2
dffeas \regs~10 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[9]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~10 .is_wysiwyg = "true";
defparam \regs~10 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N18
cyclonev_lcell_comb \regval1_D[9]~119 (
// Equation(s):
// \regval1_D[9]~119_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~10_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[22])))) # (\forw1W_D~combout  & ((((result_W[9]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a9 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[22])))) # (\forw1W_D~combout  & ((((result_W[9]))))) ) )

	.dataa(!regs_rtl_0_bypass[22]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a9 ),
	.datad(!result_W[9]),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~10_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[9]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[9]~119 .extended_lut = "on";
defparam \regval1_D[9]~119 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \regval1_D[9]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N30
cyclonev_lcell_comb \regval1_D[9]~19 (
// Equation(s):
// \regval1_D[9]~19_combout  = ( \result_M[9]~10_combout  & ( (!\forw1A_D~combout  & (((\regval1_D[9]~119_combout )) # (\forw1M_D~combout ))) # (\forw1A_D~combout  & (((\result_A[9]~15_combout )))) ) ) # ( !\result_M[9]~10_combout  & ( (!\forw1A_D~combout  & 
// (!\forw1M_D~combout  & ((\regval1_D[9]~119_combout )))) # (\forw1A_D~combout  & (((\result_A[9]~15_combout )))) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\result_A[9]~15_combout ),
	.datad(!\regval1_D[9]~119_combout ),
	.datae(gnd),
	.dataf(!\result_M[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[9]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[9]~19 .extended_lut = "off";
defparam \regval1_D[9]~19 .lut_mask = 64'h038B038B47CF47CF;
defparam \regval1_D[9]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N31
dffeas \regval1_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[9]~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[9] .is_wysiwyg = "true";
defparam \regval1_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N18
cyclonev_lcell_comb \Selector22~2 (
// Equation(s):
// \Selector22~2_combout  = ( \Selector22~0_combout  & ( \Add1~49_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector22~0_combout  & ( \Add1~49_sumout  & ( (alufunc_A[5] & (((\Add2~49_sumout  & \Selector0~1_combout )) # (\Selector6~0_combout ))) ) ) ) # ( 
// \Selector22~0_combout  & ( !\Add1~49_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector22~0_combout  & ( !\Add1~49_sumout  & ( (\Add2~49_sumout  & (alufunc_A[5] & \Selector0~1_combout )) ) ) )

	.dataa(!\Add2~49_sumout ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Selector22~0_combout ),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~2 .extended_lut = "off";
defparam \Selector22~2 .lut_mask = 64'h0011333303133333;
defparam \Selector22~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N36
cyclonev_lcell_comb \result_A[9]~15 (
// Equation(s):
// \result_A[9]~15_combout  = ( \Selector22~2_combout  & ( (pcplus_A[9]) # (\selaluout_A~DUPLICATE_q ) ) ) # ( !\Selector22~2_combout  & ( (!\selaluout_A~DUPLICATE_q  & pcplus_A[9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(!pcplus_A[9]),
	.datae(gnd),
	.dataf(!\Selector22~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[9]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[9]~15 .extended_lut = "off";
defparam \result_A[9]~15 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \result_A[9]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N14
dffeas \regs_rtl_1_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[9]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N7
dffeas \regs~43 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[9]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~43 .is_wysiwyg = "true";
defparam \regs~43 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \regval2_D[9]~119 (
// Equation(s):
// \regval2_D[9]~119_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~43_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[22])))))) # (\forw2W_D~combout  & (((result_W[9])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  
// & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a9 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[22])))))) # (\forw2W_D~combout  & (((result_W[9])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[9]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a9 ),
	.datad(!regs_rtl_1_bypass[22]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~43_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[9]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[9]~119 .extended_lut = "on";
defparam \regval2_D[9]~119 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[9]~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N39
cyclonev_lcell_comb \regval2_D[9]~23 (
// Equation(s):
// \regval2_D[9]~23_combout  = ( \result_M[9]~10_combout  & ( (!\forw2A_D~combout  & (((\regval2_D[9]~119_combout ) # (\forw2M_D~combout )))) # (\forw2A_D~combout  & (\result_A[9]~15_combout )) ) ) # ( !\result_M[9]~10_combout  & ( (!\forw2A_D~combout  & 
// (((!\forw2M_D~combout  & \regval2_D[9]~119_combout )))) # (\forw2A_D~combout  & (\result_A[9]~15_combout )) ) )

	.dataa(!\result_A[9]~15_combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\forw2A_D~combout ),
	.datad(!\regval2_D[9]~119_combout ),
	.datae(gnd),
	.dataf(!\result_M[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[9]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[9]~23 .extended_lut = "off";
defparam \regval2_D[9]~23 .lut_mask = 64'h05C505C535F535F5;
defparam \regval2_D[9]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N41
dffeas \regval2_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[9]~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[9] .is_wysiwyg = "true";
defparam \regval2_A[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N30
cyclonev_lcell_comb \aluin2_A[9]~11 (
// Equation(s):
// \aluin2_A[9]~11_combout  = ( \aluimm_A~DUPLICATE_q  & ( regval2_A[9] & ( \off_A[9]~DUPLICATE_q  ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[9] ) ) # ( \aluimm_A~DUPLICATE_q  & ( !regval2_A[9] & ( \off_A[9]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!regval2_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[9]~11 .extended_lut = "off";
defparam \aluin2_A[9]~11 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \aluin2_A[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N45
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \aluin2_A[9]~11_combout  & ( regval1_A[9] & ( (alufunc_A[2] & ((!alufunc_A[3] & ((!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & alufunc_A[1])))) ) ) ) # ( !\aluin2_A[9]~11_combout  & ( regval1_A[9] & ( (alufunc_A[2] & 
// ((!alufunc_A[3] & (!alufunc_A[0] $ (!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & !alufunc_A[1])))) ) ) ) # ( \aluin2_A[9]~11_combout  & ( !regval1_A[9] & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[0] $ (!alufunc_A[1]))) # (alufunc_A[3] & 
// (!alufunc_A[0] & !alufunc_A[1])))) ) ) ) # ( !\aluin2_A[9]~11_combout  & ( !regval1_A[9] & ( (alufunc_A[3] & (alufunc_A[2] & ((!alufunc_A[0]) # (!alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[1]),
	.datae(!\aluin2_A[9]~11_combout ),
	.dataf(!regval1_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h0504060806080A04;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N51
cyclonev_lcell_comb \Selector22~1 (
// Equation(s):
// \Selector22~1_combout  = ( \Selector6~0_combout  & ( \Add1~49_sumout  ) ) # ( !\Selector6~0_combout  & ( \Add1~49_sumout  & ( ((\Selector0~1_combout  & \Add2~49_sumout )) # (\Selector22~0_combout ) ) ) ) # ( \Selector6~0_combout  & ( !\Add1~49_sumout  & ( 
// ((\Selector0~1_combout  & \Add2~49_sumout )) # (\Selector22~0_combout ) ) ) ) # ( !\Selector6~0_combout  & ( !\Add1~49_sumout  & ( ((\Selector0~1_combout  & \Add2~49_sumout )) # (\Selector22~0_combout ) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(gnd),
	.datac(!\Selector22~0_combout ),
	.datad(!\Add2~49_sumout ),
	.datae(!\Selector6~0_combout ),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~1 .extended_lut = "off";
defparam \Selector22~1 .lut_mask = 64'h0F5F0F5F0F5FFFFF;
defparam \Selector22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N52
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector22~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N29
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N23
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N7
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector24~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N16
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector23~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y7_N53
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N54
cyclonev_lcell_comb \dmem~35 (
// Equation(s):
// \dmem~35_combout  = ( dmem_rtl_0_bypass[14] & ( dmem_rtl_0_bypass[11] & ( (!dmem_rtl_0_bypass[13]) # ((!dmem_rtl_0_bypass[12]) # (!dmem_rtl_0_bypass[16] $ (!dmem_rtl_0_bypass[15]))) ) ) ) # ( !dmem_rtl_0_bypass[14] & ( dmem_rtl_0_bypass[11] & ( 
// ((!dmem_rtl_0_bypass[12]) # (!dmem_rtl_0_bypass[16] $ (!dmem_rtl_0_bypass[15]))) # (dmem_rtl_0_bypass[13]) ) ) ) # ( dmem_rtl_0_bypass[14] & ( !dmem_rtl_0_bypass[11] & ( (!dmem_rtl_0_bypass[13]) # ((!dmem_rtl_0_bypass[16] $ (!dmem_rtl_0_bypass[15])) # 
// (dmem_rtl_0_bypass[12])) ) ) ) # ( !dmem_rtl_0_bypass[14] & ( !dmem_rtl_0_bypass[11] & ( ((!dmem_rtl_0_bypass[16] $ (!dmem_rtl_0_bypass[15])) # (dmem_rtl_0_bypass[12])) # (dmem_rtl_0_bypass[13]) ) ) )

	.dataa(!dmem_rtl_0_bypass[16]),
	.datab(!dmem_rtl_0_bypass[15]),
	.datac(!dmem_rtl_0_bypass[13]),
	.datad(!dmem_rtl_0_bypass[12]),
	.datae(!dmem_rtl_0_bypass[14]),
	.dataf(!dmem_rtl_0_bypass[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~35 .extended_lut = "off";
defparam \dmem~35 .lut_mask = 64'h6FFFF6FFFF6FFFF6;
defparam \dmem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N53
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N27
cyclonev_lcell_comb \dbus[2]~21 (
// Equation(s):
// \dbus[2]~21_combout  = ( \dmem~39_combout  & ( dmem_rtl_0_bypass[34] & ( (!\dmem~37_combout ) # ((!\dmem~36_combout ) # ((!\dmem~38_combout ) # (\dmem~35_combout ))) ) ) ) # ( !\dmem~39_combout  & ( dmem_rtl_0_bypass[34] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~36_combout ),
	.datac(!\dmem~35_combout ),
	.datad(!\dmem~38_combout ),
	.datae(!\dmem~39_combout ),
	.dataf(!dmem_rtl_0_bypass[34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~21 .extended_lut = "off";
defparam \dbus[2]~21 .lut_mask = 64'h00000000FFFFFFEF;
defparam \dbus[2]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N38
dffeas \regval2_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[2]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[2] .is_wysiwyg = "true";
defparam \regval2_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N35
dffeas \wmemval_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[2] .is_wysiwyg = "true";
defparam \wmemval_M[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N27
cyclonev_lcell_comb \dbus[2]~23 (
// Equation(s):
// \dbus[2]~23_combout  = ( wmemval_M[2] & ( \wrmem_M~q  ) )

	.dataa(!\wrmem_M~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wmemval_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~23 .extended_lut = "off";
defparam \dbus[2]~23 .lut_mask = 64'h0000000055555555;
defparam \dbus[2]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N48
cyclonev_lcell_comb \dbus[2]~101 (
// Equation(s):
// \dbus[2]~101_combout  = ( \dbus[2]~23_combout  & ( \dbus[2]~20_combout  ) ) # ( !\dbus[2]~23_combout  & ( \dbus[2]~20_combout  & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[33]) # (\dbus[2]~21_combout )))) # (\dbus[2]~100_combout ) ) ) ) # ( 
// \dbus[2]~23_combout  & ( !\dbus[2]~20_combout  ) ) # ( !\dbus[2]~23_combout  & ( !\dbus[2]~20_combout  & ( ((!dmem_rtl_0_bypass[33] & (\dbus[10]~4_combout  & !\dbus[2]~21_combout ))) # (\dbus[2]~100_combout ) ) ) )

	.dataa(!\dbus[2]~100_combout ),
	.datab(!dmem_rtl_0_bypass[33]),
	.datac(!\dbus[10]~4_combout ),
	.datad(!\dbus[2]~21_combout ),
	.datae(!\dbus[2]~23_combout ),
	.dataf(!\dbus[2]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~101 .extended_lut = "off";
defparam \dbus[2]~101 .lut_mask = 64'h5D55FFFF5D5FFFFF;
defparam \dbus[2]~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N30
cyclonev_lcell_comb \dmem~69 (
// Equation(s):
// \dmem~69_combout  = !\dbus[2]~101_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dbus[2]~101_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~69 .extended_lut = "off";
defparam \dmem~69 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \dmem~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N31
dffeas \dmem~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~3 .is_wysiwyg = "true";
defparam \dmem~3 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[2]~101_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A0C2C3515A68A89949E51FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X3_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[2]~101_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N30
cyclonev_lcell_comb \dbus[2]~20 (
// Equation(s):
// \dbus[2]~20_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~3_q ) # (\dmem~0_q ) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~0_q  & ((!\dmem~3_q ))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~0_q  & ((!\dmem~3_q ))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~3_q  & !\dmem~0_q ) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~3_q ),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~20 .extended_lut = "off";
defparam \dbus[2]~20 .lut_mask = 64'hC0C0CACAC5C5CFCF;
defparam \dbus[2]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N0
cyclonev_lcell_comb \dbus[2]~22 (
// Equation(s):
// \dbus[2]~22_combout  = ( dmem_rtl_0_bypass[33] & ( (\dbus[2]~20_combout  & (\dbus[2]~21_combout  & \dbus[10]~4_combout )) ) ) # ( !dmem_rtl_0_bypass[33] & ( (\dbus[10]~4_combout  & ((!\dbus[2]~21_combout ) # (\dbus[2]~20_combout ))) ) )

	.dataa(gnd),
	.datab(!\dbus[2]~20_combout ),
	.datac(!\dbus[2]~21_combout ),
	.datad(!\dbus[10]~4_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~22 .extended_lut = "off";
defparam \dbus[2]~22 .lut_mask = 64'h00F300F300030003;
defparam \dbus[2]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N6
cyclonev_lcell_comb \dbus[2]~25 (
// Equation(s):
// \dbus[2]~25_combout  = ( aluout_M[4] & ( \KEY[2]~input_o  & ( ((\dbus[2]~24_combout  & (\switches|sdata [2] & \Equal9~8_combout ))) # (\dbus[2]~23_combout ) ) ) ) # ( !aluout_M[4] & ( \KEY[2]~input_o  & ( \dbus[2]~23_combout  ) ) ) # ( aluout_M[4] & ( 
// !\KEY[2]~input_o  & ( ((\dbus[2]~24_combout  & (\switches|sdata [2] & \Equal9~8_combout ))) # (\dbus[2]~23_combout ) ) ) ) # ( !aluout_M[4] & ( !\KEY[2]~input_o  & ( ((\dbus[2]~24_combout  & \Equal9~8_combout )) # (\dbus[2]~23_combout ) ) ) )

	.dataa(!\dbus[2]~24_combout ),
	.datab(!\switches|sdata [2]),
	.datac(!\Equal9~8_combout ),
	.datad(!\dbus[2]~23_combout ),
	.datae(!aluout_M[4]),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[2]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[2]~25 .extended_lut = "off";
defparam \dbus[2]~25 .lut_mask = 64'h05FF01FF00FF01FF;
defparam \dbus[2]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N3
cyclonev_lcell_comb \memout_M[2]~29 (
// Equation(s):
// \memout_M[2]~29_combout  = ( \dbus[2]~25_combout  & ( (!\memout_M[2]~8_combout ) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[2]~25_combout  & ( (!\memout_M[2]~0_combout  & (!\memout_M[2]~8_combout )) # (\memout_M[2]~0_combout  & ((\dbus[2]~22_combout ))) ) 
// )

	.dataa(!\memout_M[2]~8_combout ),
	.datab(gnd),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\dbus[2]~22_combout ),
	.datae(gnd),
	.dataf(!\dbus[2]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[2]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[2]~29 .extended_lut = "off";
defparam \memout_M[2]~29 .lut_mask = 64'hA0AFA0AFAFAFAFAF;
defparam \memout_M[2]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N4
dffeas \memout_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[2]~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[2] .is_wysiwyg = "true";
defparam \memout_W[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N53
dffeas \aluout_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[2] .is_wysiwyg = "true";
defparam \aluout_W[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N9
cyclonev_lcell_comb \pcplus_M[2]~feeder (
// Equation(s):
// \pcplus_M[2]~feeder_combout  = ( pcplus_A[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[2]~feeder .extended_lut = "off";
defparam \pcplus_M[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N10
dffeas \pcplus_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[2] .is_wysiwyg = "true";
defparam \pcplus_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y10_N28
dffeas \pcplus_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[2] .is_wysiwyg = "true";
defparam \pcplus_W[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N54
cyclonev_lcell_comb \wregval_W[2]~4 (
// Equation(s):
// \wregval_W[2]~4_combout  = ( aluout_W[2] & ( pcplus_W[2] & ( ((!\selmemout_W~q  & ((\selpcplus_W~q ))) # (\selmemout_W~q  & (memout_W[2]))) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[2] & ( pcplus_W[2] & ( (!\selaluout_W~q  & ((!\selmemout_W~q  & 
// ((\selpcplus_W~q ))) # (\selmemout_W~q  & (memout_W[2])))) ) ) ) # ( aluout_W[2] & ( !pcplus_W[2] & ( ((\selmemout_W~q  & memout_W[2])) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[2] & ( !pcplus_W[2] & ( (!\selaluout_W~q  & (\selmemout_W~q  & memout_W[2])) ) 
// ) )

	.dataa(!\selaluout_W~q ),
	.datab(!\selmemout_W~q ),
	.datac(!memout_W[2]),
	.datad(!\selpcplus_W~q ),
	.datae(!aluout_W[2]),
	.dataf(!pcplus_W[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[2]~4 .extended_lut = "off";
defparam \wregval_W[2]~4 .lut_mask = 64'h02025757028A57DF;
defparam \wregval_W[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N32
dffeas \regs_rtl_1_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[8]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N33
cyclonev_lcell_comb \result_A[8]~16 (
// Equation(s):
// \result_A[8]~16_combout  = ( \selaluout_A~DUPLICATE_q  & ( \Selector23~2_combout  ) ) # ( !\selaluout_A~DUPLICATE_q  & ( pcplus_A[8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[8]),
	.datad(!\Selector23~2_combout ),
	.datae(gnd),
	.dataf(!\selaluout_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[8]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[8]~16 .extended_lut = "off";
defparam \result_A[8]~16 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \result_A[8]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N10
dffeas \restmp_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[8]~16_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[8] .is_wysiwyg = "true";
defparam \restmp_M[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \result_M[8]~11 (
// Equation(s):
// \result_M[8]~11_combout  = ( \memout_M[2]~0_combout  & ( \dbus[8]~47_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[8]) ) ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[8]~47_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[8])) # 
// (\selmemout_M~DUPLICATE_q  & ((\memout_M[8]~15_combout ))) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[8]~47_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[8])))) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[8]~15_combout )) # (\dbus[8]~46_combout 
// ))) ) ) ) # ( !\memout_M[2]~0_combout  & ( !\dbus[8]~47_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[8])) # (\selmemout_M~DUPLICATE_q  & ((\memout_M[8]~15_combout ))) ) ) )

	.dataa(!\dbus[8]~46_combout ),
	.datab(!restmp_M[8]),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\memout_M[8]~15_combout ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[8]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[8]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[8]~11 .extended_lut = "off";
defparam \result_M[8]~11 .lut_mask = 64'h303F353F303F3F3F;
defparam \result_M[8]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N38
dffeas \result_W[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[8]~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[8]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[8] .is_wysiwyg = "true";
defparam \result_W[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y4_N24
cyclonev_lcell_comb \regs~42feeder (
// Equation(s):
// \regs~42feeder_combout  = ( \wregval_W[8]~14_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[8]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~42feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~42feeder .extended_lut = "off";
defparam \regs~42feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~42feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y4_N25
dffeas \regs~42 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~42feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~42 .is_wysiwyg = "true";
defparam \regs~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \regval2_D[8]~115 (
// Equation(s):
// \regval2_D[8]~115_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (\regs~42_q )) # (\regs~68_combout  & (((regs_rtl_1_bypass[21])))))) # (\forw2W_D~combout  & ((((result_W[8]))))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// ((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a8 )) # (\regs~68_combout  & (((regs_rtl_1_bypass[21])))))) # (\forw2W_D~combout  & ((((result_W[8]))))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!\forw2W_D~combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a8 ),
	.datad(!regs_rtl_1_bypass[21]),
	.datae(!\regs~33_q ),
	.dataf(!result_W[8]),
	.datag(!\regs~42_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[8]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[8]~115 .extended_lut = "on";
defparam \regval2_D[8]~115 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \regval2_D[8]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N57
cyclonev_lcell_comb \regval2_D[8]~24 (
// Equation(s):
// \regval2_D[8]~24_combout  = ( \result_M[8]~11_combout  & ( \result_A[8]~16_combout  & ( ((\regval2_D[8]~115_combout ) # (\forw2A_D~combout )) # (\forw2M_D~combout ) ) ) ) # ( !\result_M[8]~11_combout  & ( \result_A[8]~16_combout  & ( ((!\forw2M_D~combout  
// & \regval2_D[8]~115_combout )) # (\forw2A_D~combout ) ) ) ) # ( \result_M[8]~11_combout  & ( !\result_A[8]~16_combout  & ( (!\forw2A_D~combout  & ((\regval2_D[8]~115_combout ) # (\forw2M_D~combout ))) ) ) ) # ( !\result_M[8]~11_combout  & ( 
// !\result_A[8]~16_combout  & ( (!\forw2M_D~combout  & (!\forw2A_D~combout  & \regval2_D[8]~115_combout )) ) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!\forw2A_D~combout ),
	.datac(gnd),
	.datad(!\regval2_D[8]~115_combout ),
	.datae(!\result_M[8]~11_combout ),
	.dataf(!\result_A[8]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[8]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[8]~24 .extended_lut = "off";
defparam \regval2_D[8]~24 .lut_mask = 64'h008844CC33BB77FF;
defparam \regval2_D[8]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N59
dffeas \regval2_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[8]~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[8] .is_wysiwyg = "true";
defparam \regval2_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N36
cyclonev_lcell_comb \aluin2_A[8]~12 (
// Equation(s):
// \aluin2_A[8]~12_combout  = ( \aluimm_A~DUPLICATE_q  & ( regval2_A[8] & ( \off_A[8]~DUPLICATE_q  ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[8] ) ) # ( \aluimm_A~DUPLICATE_q  & ( !regval2_A[8] & ( \off_A[8]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!regval2_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[8]~12 .extended_lut = "off";
defparam \aluin2_A[8]~12 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \aluin2_A[8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N42
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \aluin2_A[8]~12_combout  & ( regval1_A[8] & ( (alufunc_A[2] & ((!alufunc_A[3] & ((!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & alufunc_A[1])))) ) ) ) # ( !\aluin2_A[8]~12_combout  & ( regval1_A[8] & ( (alufunc_A[2] & 
// ((!alufunc_A[3] & (!alufunc_A[0] $ (!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & !alufunc_A[1])))) ) ) ) # ( \aluin2_A[8]~12_combout  & ( !regval1_A[8] & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[0] $ (!alufunc_A[1]))) # (alufunc_A[3] & 
// (!alufunc_A[0] & !alufunc_A[1])))) ) ) ) # ( !\aluin2_A[8]~12_combout  & ( !regval1_A[8] & ( (alufunc_A[3] & (alufunc_A[2] & ((!alufunc_A[0]) # (!alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[2]),
	.datae(!\aluin2_A[8]~12_combout ),
	.dataf(!regval1_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h00540068006800A4;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N15
cyclonev_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = ( \Add2~53_sumout  & ( \Add1~53_sumout  & ( ((\Selector6~0_combout ) # (\Selector23~0_combout )) # (\Selector0~1_combout ) ) ) ) # ( !\Add2~53_sumout  & ( \Add1~53_sumout  & ( (\Selector6~0_combout ) # (\Selector23~0_combout ) ) ) 
// ) # ( \Add2~53_sumout  & ( !\Add1~53_sumout  & ( (\Selector23~0_combout ) # (\Selector0~1_combout ) ) ) ) # ( !\Add2~53_sumout  & ( !\Add1~53_sumout  & ( \Selector23~0_combout  ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(gnd),
	.datac(!\Selector23~0_combout ),
	.datad(!\Selector6~0_combout ),
	.datae(!\Add2~53_sumout ),
	.dataf(!\Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~1 .extended_lut = "off";
defparam \Selector23~1 .lut_mask = 64'h0F0F5F5F0FFF5FFF;
defparam \Selector23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N45
cyclonev_lcell_comb \aluout_M[8]~feeder (
// Equation(s):
// \aluout_M[8]~feeder_combout  = ( \Selector23~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_M[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_M[8]~feeder .extended_lut = "off";
defparam \aluout_M[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_M[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N46
dffeas \aluout_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_M[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[8] .is_wysiwyg = "true";
defparam \aluout_M[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[6]~104_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y9_N35
dffeas \dmem~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[6]~104_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~7 .is_wysiwyg = "true";
defparam \dmem~7 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[6]~104_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000048014124A0A5D48C120000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N33
cyclonev_lcell_comb \dbus[6]~48 (
// Equation(s):
// \dbus[6]~48_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\dmem~0_q  & (((\dmem~7_q )))) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\dmem~0_q  & (((\dmem~7_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem~7_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[6]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[6]~48 .extended_lut = "off";
defparam \dbus[6]~48 .lut_mask = 64'h01F101F10DFD0DFD;
defparam \dbus[6]~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N25
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N6
cyclonev_lcell_comb \dbus[6]~104 (
// Equation(s):
// \dbus[6]~104_combout  = ( dmem_rtl_0_bypass[41] & ( dmem_rtl_0_bypass[42] & ( ((\dbus[10]~4_combout  & ((\dmem~40_combout ) # (\dbus[6]~48_combout )))) # (\dbus[6]~50_combout ) ) ) ) # ( !dmem_rtl_0_bypass[41] & ( dmem_rtl_0_bypass[42] & ( 
// ((\dbus[6]~48_combout  & (\dbus[10]~4_combout  & !\dmem~40_combout ))) # (\dbus[6]~50_combout ) ) ) ) # ( dmem_rtl_0_bypass[41] & ( !dmem_rtl_0_bypass[42] & ( (\dbus[6]~50_combout ) # (\dbus[10]~4_combout ) ) ) ) # ( !dmem_rtl_0_bypass[41] & ( 
// !dmem_rtl_0_bypass[42] & ( \dbus[6]~50_combout  ) ) )

	.dataa(!\dbus[6]~48_combout ),
	.datab(!\dbus[10]~4_combout ),
	.datac(!\dmem~40_combout ),
	.datad(!\dbus[6]~50_combout ),
	.datae(!dmem_rtl_0_bypass[41]),
	.dataf(!dmem_rtl_0_bypass[42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[6]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[6]~104 .extended_lut = "off";
defparam \dbus[6]~104 .lut_mask = 64'h00FF33FF10FF13FF;
defparam \dbus[6]~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N8
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[6]~104_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N21
cyclonev_lcell_comb \dbus[6]~49 (
// Equation(s):
// \dbus[6]~49_combout  = ( \dbus[6]~48_combout  & ( (\dbus[10]~4_combout  & (((!\dmem~40_combout  & dmem_rtl_0_bypass[42])) # (dmem_rtl_0_bypass[41]))) ) ) # ( !\dbus[6]~48_combout  & ( (dmem_rtl_0_bypass[41] & (\dbus[10]~4_combout  & 
// ((!dmem_rtl_0_bypass[42]) # (\dmem~40_combout )))) ) )

	.dataa(!\dmem~40_combout ),
	.datab(!dmem_rtl_0_bypass[41]),
	.datac(!dmem_rtl_0_bypass[42]),
	.datad(!\dbus[10]~4_combout ),
	.datae(gnd),
	.dataf(!\dbus[6]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[6]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[6]~49 .extended_lut = "off";
defparam \dbus[6]~49 .lut_mask = 64'h00310031003B003B;
defparam \dbus[6]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N0
cyclonev_lcell_comb \result_M[6]~12 (
// Equation(s):
// \result_M[6]~12_combout  = ( \memout_M[2]~0_combout  & ( \dbus[6]~49_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[6]) ) ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[6]~49_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[6])) # 
// (\selmemout_M~DUPLICATE_q  & ((\memout_M[6]~17_combout ))) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[6]~49_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[6])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[6]~17_combout ) # (\dbus[6]~50_combout )))) 
// ) ) ) # ( !\memout_M[2]~0_combout  & ( !\dbus[6]~49_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[6])) # (\selmemout_M~DUPLICATE_q  & ((\memout_M[6]~17_combout ))) ) ) )

	.dataa(!restmp_M[6]),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\dbus[6]~50_combout ),
	.datad(!\memout_M[6]~17_combout ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[6]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[6]~12 .extended_lut = "off";
defparam \result_M[6]~12 .lut_mask = 64'h4477477744777777;
defparam \result_M[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N2
dffeas \result_W[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[6]~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[6]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[6] .is_wysiwyg = "true";
defparam \result_W[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N31
dffeas \regs_rtl_1_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N47
dffeas \regs~40 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~40 .is_wysiwyg = "true";
defparam \regs~40 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N30
cyclonev_lcell_comb \regval2_D[6]~111 (
// Equation(s):
// \regval2_D[6]~111_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~40_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[19])))))) # (\forw2W_D~combout  & (result_W[6])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a6 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[19])))))) # (\forw2W_D~combout  & (result_W[6])) ) )

	.dataa(!result_W[6]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a6 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33_q ),
	.dataf(!regs_rtl_1_bypass[19]),
	.datag(!\regs~40_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[6]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[6]~111 .extended_lut = "on";
defparam \regval2_D[6]~111 .lut_mask = 64'h0C550C553F553F55;
defparam \regval2_D[6]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N51
cyclonev_lcell_comb \regval2_D[6]~25 (
// Equation(s):
// \regval2_D[6]~25_combout  = ( \result_M[6]~12_combout  & ( (!\forw2A_D~combout  & (((\regval2_D[6]~111_combout ) # (\forw2M_D~combout )))) # (\forw2A_D~combout  & (\result_A[6]~17_combout )) ) ) # ( !\result_M[6]~12_combout  & ( (!\forw2A_D~combout  & 
// (((!\forw2M_D~combout  & \regval2_D[6]~111_combout )))) # (\forw2A_D~combout  & (\result_A[6]~17_combout )) ) )

	.dataa(!\result_A[6]~17_combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\regval2_D[6]~111_combout ),
	.datad(!\forw2A_D~combout ),
	.datae(gnd),
	.dataf(!\result_M[6]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[6]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[6]~25 .extended_lut = "off";
defparam \regval2_D[6]~25 .lut_mask = 64'h0C550C553F553F55;
defparam \regval2_D[6]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N52
dffeas \regval2_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[6]~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[6] .is_wysiwyg = "true";
defparam \regval2_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \aluin2_A[6]~13 (
// Equation(s):
// \aluin2_A[6]~13_combout  = ( regval2_A[6] & ( (!\aluimm_A~DUPLICATE_q ) # (off_A[6]) ) ) # ( !regval2_A[6] & ( (off_A[6] & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[6]),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_A[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[6]~13 .extended_lut = "off";
defparam \aluin2_A[6]~13 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \aluin2_A[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N21
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( regval1_A[6] & ( \aluin2_A[6]~13_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & ((!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & alufunc_A[1])))) ) ) ) # ( !regval1_A[6] & ( \aluin2_A[6]~13_combout  & ( (alufunc_A[2] & 
// ((!alufunc_A[3] & (!alufunc_A[0] $ (!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & !alufunc_A[1])))) ) ) ) # ( regval1_A[6] & ( !\aluin2_A[6]~13_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[0] $ (!alufunc_A[1]))) # (alufunc_A[3] & 
// (!alufunc_A[0] & !alufunc_A[1])))) ) ) ) # ( !regval1_A[6] & ( !\aluin2_A[6]~13_combout  & ( (alufunc_A[3] & (alufunc_A[2] & ((!alufunc_A[0]) # (!alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[1]),
	.datae(!regval1_A[6]),
	.dataf(!\aluin2_A[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h1110122012202210;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \Selector25~2 (
// Equation(s):
// \Selector25~2_combout  = ( \Add2~57_sumout  & ( \Add1~57_sumout  & ( (alufunc_A[5] & (((\Selector0~1_combout ) # (\Selector6~0_combout )) # (\Selector25~0_combout ))) ) ) ) # ( !\Add2~57_sumout  & ( \Add1~57_sumout  & ( (alufunc_A[5] & 
// ((\Selector6~0_combout ) # (\Selector25~0_combout ))) ) ) ) # ( \Add2~57_sumout  & ( !\Add1~57_sumout  & ( (alufunc_A[5] & ((\Selector0~1_combout ) # (\Selector25~0_combout ))) ) ) ) # ( !\Add2~57_sumout  & ( !\Add1~57_sumout  & ( (\Selector25~0_combout  
// & alufunc_A[5]) ) ) )

	.dataa(!\Selector25~0_combout ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Add2~57_sumout ),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~2 .extended_lut = "off";
defparam \Selector25~2 .lut_mask = 64'h1111113313131333;
defparam \Selector25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N48
cyclonev_lcell_comb \result_A[6]~17 (
// Equation(s):
// \result_A[6]~17_combout  = ( \Selector25~2_combout  & ( (pcplus_A[6]) # (\selaluout_A~q ) ) ) # ( !\Selector25~2_combout  & ( (!\selaluout_A~q  & pcplus_A[6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(!pcplus_A[6]),
	.datae(gnd),
	.dataf(!\Selector25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[6]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[6]~17 .extended_lut = "off";
defparam \result_A[6]~17 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \result_A[6]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N44
dffeas \regs_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N10
dffeas \regs~7 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[6]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~7 .is_wysiwyg = "true";
defparam \regs~7 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N42
cyclonev_lcell_comb \regval1_D[6]~111 (
// Equation(s):
// \regval1_D[6]~111_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~7_q )))) # (\regs~71_combout  & (((regs_rtl_0_bypass[19])))))) # (\forw1W_D~combout  & (((result_W[6])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a6 )))) # (\regs~71_combout  & (((regs_rtl_0_bypass[19])))))) # (\forw1W_D~combout  & (((result_W[6])))) ) )

	.dataa(!\regs~71_combout ),
	.datab(!result_W[6]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!regs_rtl_0_bypass[19]),
	.datag(!\regs~7_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[6]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[6]~111 .extended_lut = "on";
defparam \regval1_D[6]~111 .lut_mask = 64'h0A330A335F335F33;
defparam \regval1_D[6]~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N45
cyclonev_lcell_comb \regval1_D[6]~21 (
// Equation(s):
// \regval1_D[6]~21_combout  = ( \regval1_D[6]~111_combout  & ( \result_M[6]~12_combout  & ( (!\forw1A_D~combout ) # (\result_A[6]~17_combout ) ) ) ) # ( !\regval1_D[6]~111_combout  & ( \result_M[6]~12_combout  & ( (!\forw1A_D~combout  & ((\forw1M_D~combout 
// ))) # (\forw1A_D~combout  & (\result_A[6]~17_combout )) ) ) ) # ( \regval1_D[6]~111_combout  & ( !\result_M[6]~12_combout  & ( (!\forw1A_D~combout  & ((!\forw1M_D~combout ))) # (\forw1A_D~combout  & (\result_A[6]~17_combout )) ) ) ) # ( 
// !\regval1_D[6]~111_combout  & ( !\result_M[6]~12_combout  & ( (\result_A[6]~17_combout  & \forw1A_D~combout ) ) ) )

	.dataa(!\result_A[6]~17_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1A_D~combout ),
	.datad(gnd),
	.datae(!\regval1_D[6]~111_combout ),
	.dataf(!\result_M[6]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[6]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[6]~21 .extended_lut = "off";
defparam \regval1_D[6]~21 .lut_mask = 64'h0505C5C53535F5F5;
defparam \regval1_D[6]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N46
dffeas \regval1_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[6]~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[6] .is_wysiwyg = "true";
defparam \regval1_A[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N45
cyclonev_lcell_comb \Selector25~1 (
// Equation(s):
// \Selector25~1_combout  = ( \Add1~57_sumout  & ( (((\Add2~57_sumout  & \Selector0~1_combout )) # (\Selector25~0_combout )) # (\Selector6~0_combout ) ) ) # ( !\Add1~57_sumout  & ( ((\Add2~57_sumout  & \Selector0~1_combout )) # (\Selector25~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Add2~57_sumout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Selector25~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~1 .extended_lut = "off";
defparam \Selector25~1 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \Selector25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N35
dffeas \aluout_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector25~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[6] .is_wysiwyg = "true";
defparam \aluout_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N14
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N55
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector26~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N47
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector25~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N41
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N51
cyclonev_lcell_comb \dmem~37 (
// Equation(s):
// \dmem~37_combout  = ( dmem_rtl_0_bypass[10] & ( dmem_rtl_0_bypass[5] & ( (dmem_rtl_0_bypass[6] & (dmem_rtl_0_bypass[9] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) ) # ( !dmem_rtl_0_bypass[10] & ( dmem_rtl_0_bypass[5] & ( (dmem_rtl_0_bypass[6] 
// & (!dmem_rtl_0_bypass[9] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) ) # ( dmem_rtl_0_bypass[10] & ( !dmem_rtl_0_bypass[5] & ( (!dmem_rtl_0_bypass[6] & (dmem_rtl_0_bypass[9] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) ) # ( 
// !dmem_rtl_0_bypass[10] & ( !dmem_rtl_0_bypass[5] & ( (!dmem_rtl_0_bypass[6] & (!dmem_rtl_0_bypass[9] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[6]),
	.datab(!dmem_rtl_0_bypass[9]),
	.datac(!dmem_rtl_0_bypass[7]),
	.datad(!dmem_rtl_0_bypass[8]),
	.datae(!dmem_rtl_0_bypass[10]),
	.dataf(!dmem_rtl_0_bypass[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~37 .extended_lut = "off";
defparam \dmem~37 .lut_mask = 64'h8008200240041001;
defparam \dmem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N11
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N24
cyclonev_lcell_comb \dbus[1]~73 (
// Equation(s):
// \dbus[1]~73_combout  = ( \dmem~39_combout  & ( dmem_rtl_0_bypass[32] & ( (!\dmem~37_combout ) # ((!\dmem~36_combout ) # ((!\dmem~38_combout ) # (\dmem~35_combout ))) ) ) ) # ( !\dmem~39_combout  & ( dmem_rtl_0_bypass[32] ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~36_combout ),
	.datac(!\dmem~38_combout ),
	.datad(!\dmem~35_combout ),
	.datae(!\dmem~39_combout ),
	.dataf(!dmem_rtl_0_bypass[32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~73 .extended_lut = "off";
defparam \dbus[1]~73 .lut_mask = 64'h00000000FFFFFEFF;
defparam \dbus[1]~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N57
cyclonev_lcell_comb \dbus[1]~110 (
// Equation(s):
// \dbus[1]~110_combout  = ( dmem_rtl_0_bypass[31] & ( !\dbus[1]~73_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dbus[1]~73_combout ),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~110 .extended_lut = "off";
defparam \dbus[1]~110 .lut_mask = 64'h00000000FF00FF00;
defparam \dbus[1]~110 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[1]~112_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X23_Y11_N7
dffeas \dmem~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[1]~112_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~2 .is_wysiwyg = "true";
defparam \dmem~2 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[1]~112_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044A40A1D0050025C019010000000000000000";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N6
cyclonev_lcell_comb \dbus[1]~109 (
// Equation(s):
// \dbus[1]~109_combout  = ( \dmem~2_q  & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dbus[1]~73_combout  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )))) ) ) 
// ) # ( !\dmem~2_q  & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dbus[1]~73_combout  & (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )))) ) ) ) # ( \dmem~2_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dbus[1]~73_combout  & ((!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )))) ) ) ) # ( !\dmem~2_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dbus[1]~73_combout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ))) ) ) )

	.dataa(!\dbus[1]~73_combout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datae(!\dmem~2_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~109 .extended_lut = "off";
defparam \dbus[1]~109 .lut_mask = 64'h0001505104055455;
defparam \dbus[1]~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N39
cyclonev_lcell_comb \keys|prev[3]~0 (
// Equation(s):
// \keys|prev[3]~0_combout  = ( !aluout_M[5] & ( (aluout_M[7] & (!aluout_M[4] & (!aluout_M[2] $ (\wrmem_M~q )))) ) )

	.dataa(!aluout_M[7]),
	.datab(!aluout_M[2]),
	.datac(!\wrmem_M~q ),
	.datad(!aluout_M[4]),
	.datae(gnd),
	.dataf(!aluout_M[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~0 .extended_lut = "off";
defparam \keys|prev[3]~0 .lut_mask = 64'h4100410000000000;
defparam \keys|prev[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N12
cyclonev_lcell_comb \keys|prev[0]~2 (
// Equation(s):
// \keys|prev[0]~2_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[0]~2 .extended_lut = "off";
defparam \keys|prev[0]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \keys|prev[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N15
cyclonev_lcell_comb \keys|prev[2]~4 (
// Equation(s):
// \keys|prev[2]~4_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[2]~4 .extended_lut = "off";
defparam \keys|prev[2]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \keys|prev[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N16
dffeas \keys|prev[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[2] .is_wysiwyg = "true";
defparam \keys|prev[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N18
cyclonev_lcell_comb \keys|prev[3]~5 (
// Equation(s):
// \keys|prev[3]~5_combout  = ( !\KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~5 .extended_lut = "off";
defparam \keys|prev[3]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \keys|prev[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N19
dffeas \keys|prev[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[3] .is_wysiwyg = "true";
defparam \keys|prev[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N27
cyclonev_lcell_comb \keys|Equal2~1 (
// Equation(s):
// \keys|Equal2~1_combout  = ( \KEY[2]~input_o  & ( (!\keys|prev [2] & (!\keys|prev [3] $ (!\KEY[3]~input_o ))) ) ) # ( !\KEY[2]~input_o  & ( (\keys|prev [2] & (!\keys|prev [3] $ (!\KEY[3]~input_o ))) ) )

	.dataa(!\keys|prev [2]),
	.datab(gnd),
	.datac(!\keys|prev [3]),
	.datad(!\KEY[3]~input_o ),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal2~1 .extended_lut = "off";
defparam \keys|Equal2~1 .lut_mask = 64'h055005500AA00AA0;
defparam \keys|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \keys|prev[3]~1 (
// Equation(s):
// \keys|prev[3]~1_combout  = ( \Equal9~1_combout  & ( \keys|Equal2~0_combout  & ( (\keys|Equal2~1_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\keys|prev[3]~0_combout ) # (!\Equal9~6_combout )))) ) ) ) # ( !\Equal9~1_combout  & ( 
// \keys|Equal2~0_combout  & ( (\keys|Equal2~1_combout  & \myPll|pll_inst|altera_pll_i|locked_wire [0]) ) ) )

	.dataa(!\keys|prev[3]~0_combout ),
	.datab(!\Equal9~6_combout ),
	.datac(!\keys|Equal2~1_combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\Equal9~1_combout ),
	.dataf(!\keys|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[3]~1 .extended_lut = "off";
defparam \keys|prev[3]~1 .lut_mask = 64'h00000000000F000E;
defparam \keys|prev[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N13
dffeas \keys|prev[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[0] .is_wysiwyg = "true";
defparam \keys|prev[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N21
cyclonev_lcell_comb \keys|prev[1]~3 (
// Equation(s):
// \keys|prev[1]~3_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|prev[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|prev[1]~3 .extended_lut = "off";
defparam \keys|prev[1]~3 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \keys|prev[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N22
dffeas \keys|prev[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|prev[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\keys|prev[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \keys|prev[1] .is_wysiwyg = "true";
defparam \keys|prev[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \keys|Equal2~0 (
// Equation(s):
// \keys|Equal2~0_combout  = ( \keys|prev [1] & ( (!\KEY[1]~input_o  & (!\KEY[0]~input_o  $ (!\keys|prev [0]))) ) ) # ( !\keys|prev [1] & ( (\KEY[1]~input_o  & (!\KEY[0]~input_o  $ (!\keys|prev [0]))) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(!\keys|prev [0]),
	.datad(!\KEY[1]~input_o ),
	.datae(gnd),
	.dataf(!\keys|prev [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|Equal2~0 .extended_lut = "off";
defparam \keys|Equal2~0 .lut_mask = 64'h003C003C3C003C00;
defparam \keys|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \keys|ready~0 (
// Equation(s):
// \keys|ready~0_combout  = ( \keys|ready~q  & ( (!\memout_M[0]~1_combout ) # (((!\Equal9~8_combout ) # (\wrmem_M~q )) # (aluout_M[4])) ) )

	.dataa(!\memout_M[0]~1_combout ),
	.datab(!aluout_M[4]),
	.datac(!\Equal9~8_combout ),
	.datad(!\wrmem_M~q ),
	.datae(gnd),
	.dataf(!\keys|ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ready~0 .extended_lut = "off";
defparam \keys|ready~0 .lut_mask = 64'h00000000FBFFFBFF;
defparam \keys|ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N6
cyclonev_lcell_comb \keys|ready~1 (
// Equation(s):
// \keys|ready~1_combout  = ( \keys|ready~0_combout  ) # ( !\keys|ready~0_combout  & ( (!\Equal9~8_combout  & (((!\keys|Equal2~0_combout ) # (!\keys|Equal2~1_combout )))) # (\Equal9~8_combout  & (!\keys|prev[3]~0_combout  & ((!\keys|Equal2~0_combout ) # 
// (!\keys|Equal2~1_combout )))) ) )

	.dataa(!\Equal9~8_combout ),
	.datab(!\keys|prev[3]~0_combout ),
	.datac(!\keys|Equal2~0_combout ),
	.datad(!\keys|Equal2~1_combout ),
	.datae(gnd),
	.dataf(!\keys|ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|ready~1 .extended_lut = "off";
defparam \keys|ready~1 .lut_mask = 64'hEEE0EEE0FFFFFFFF;
defparam \keys|ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N8
dffeas \keys|ready (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|ready~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|ready .is_wysiwyg = "true";
defparam \keys|ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N51
cyclonev_lcell_comb \keys|overrun~0 (
// Equation(s):
// \keys|overrun~0_combout  = ( \Equal9~1_combout  & ( \keys|Equal2~0_combout  & ( (\keys|ready~q  & (!\keys|Equal2~1_combout  & ((!\keys|prev[3]~0_combout ) # (!\Equal9~6_combout )))) ) ) ) # ( !\Equal9~1_combout  & ( \keys|Equal2~0_combout  & ( 
// (\keys|ready~q  & !\keys|Equal2~1_combout ) ) ) ) # ( \Equal9~1_combout  & ( !\keys|Equal2~0_combout  & ( (\keys|ready~q  & ((!\keys|prev[3]~0_combout ) # (!\Equal9~6_combout ))) ) ) ) # ( !\Equal9~1_combout  & ( !\keys|Equal2~0_combout  & ( \keys|ready~q 
//  ) ) )

	.dataa(!\keys|prev[3]~0_combout ),
	.datab(!\Equal9~6_combout ),
	.datac(!\keys|ready~q ),
	.datad(!\keys|Equal2~1_combout ),
	.datae(!\Equal9~1_combout ),
	.dataf(!\keys|Equal2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|overrun~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|overrun~0 .extended_lut = "off";
defparam \keys|overrun~0 .lut_mask = 64'h0F0F0E0E0F000E00;
defparam \keys|overrun~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N18
cyclonev_lcell_comb \keys|overrun~1 (
// Equation(s):
// \keys|overrun~1_combout  = ( \keys|overrun~q  & ( \keys|overrun~0_combout  ) ) # ( !\keys|overrun~q  & ( \keys|overrun~0_combout  ) ) # ( \keys|overrun~q  & ( !\keys|overrun~0_combout  & ( (((!\keys|wrKctrl~combout ) # (\dbus[1]~114_combout )) # 
// (\dbus[1]~74_combout )) # (\dbus[1]~75_combout ) ) ) )

	.dataa(!\dbus[1]~75_combout ),
	.datab(!\dbus[1]~74_combout ),
	.datac(!\keys|wrKctrl~combout ),
	.datad(!\dbus[1]~114_combout ),
	.datae(!\keys|overrun~q ),
	.dataf(!\keys|overrun~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|overrun~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|overrun~1 .extended_lut = "off";
defparam \keys|overrun~1 .lut_mask = 64'h0000F7FFFFFFFFFF;
defparam \keys|overrun~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N20
dffeas \keys|overrun (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|overrun~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|overrun~q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|overrun .is_wysiwyg = "true";
defparam \keys|overrun .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N15
cyclonev_lcell_comb \dbus[1]~113 (
// Equation(s):
// \dbus[1]~113_combout  = ( \KEY[1]~input_o  & ( (!\keys|overrun~q ) # (!aluout_M[2]) ) ) # ( !\KEY[1]~input_o  & ( (!\keys|overrun~q  & aluout_M[2]) ) )

	.dataa(!\keys|overrun~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~113 .extended_lut = "off";
defparam \dbus[1]~113 .lut_mask = 64'h00AA00AAFFAAFFAA;
defparam \dbus[1]~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N30
cyclonev_lcell_comb \dbus[1]~114 (
// Equation(s):
// \dbus[1]~114_combout  = ( \dbus[1]~76_combout  & ( \dbus[1]~113_combout  & ( (\switches|DBUS[31]~0_combout  & (\Equal9~6_combout  & \Equal9~1_combout )) ) ) ) # ( \dbus[1]~76_combout  & ( !\dbus[1]~113_combout  & ( (\Equal9~6_combout  & (\Equal9~1_combout 
//  & ((\keys|DBUS[31]~0_combout ) # (\switches|DBUS[31]~0_combout )))) ) ) ) # ( !\dbus[1]~76_combout  & ( !\dbus[1]~113_combout  & ( (\keys|DBUS[31]~0_combout  & (\Equal9~6_combout  & \Equal9~1_combout )) ) ) )

	.dataa(!\switches|DBUS[31]~0_combout ),
	.datab(!\keys|DBUS[31]~0_combout ),
	.datac(!\Equal9~6_combout ),
	.datad(!\Equal9~1_combout ),
	.datae(!\dbus[1]~76_combout ),
	.dataf(!\dbus[1]~113_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~114 .extended_lut = "off";
defparam \dbus[1]~114 .lut_mask = 64'h0003000700000005;
defparam \dbus[1]~114 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N24
cyclonev_lcell_comb \switches|prev[9]~0 (
// Equation(s):
// \switches|prev[9]~0_combout  = ( !\Equal9~8_combout  & ( \switches|ready~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \switches|Equal3~4_combout ) ) ) ) # ( \Equal9~8_combout  & ( !\switches|ready~0_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \switches|Equal3~4_combout ) ) ) ) # ( !\Equal9~8_combout  & ( !\switches|ready~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \switches|Equal3~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(!\switches|Equal3~4_combout ),
	.datae(!\Equal9~8_combout ),
	.dataf(!\switches|ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|prev[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|prev[9]~0 .extended_lut = "off";
defparam \switches|prev[9]~0 .lut_mask = 64'h0033003300330000;
defparam \switches|prev[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N38
dffeas \switches|prev[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [5]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[5] .is_wysiwyg = "true";
defparam \switches|prev[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N59
dffeas \switches|sdata[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[1] .is_wysiwyg = "true";
defparam \switches|sdata[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N38
dffeas \switches|sdata[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[0] .is_wysiwyg = "true";
defparam \switches|sdata[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N47
dffeas \switches|prev[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [0]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[0] .is_wysiwyg = "true";
defparam \switches|prev[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N34
dffeas \switches|prev[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [1]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[1] .is_wysiwyg = "true";
defparam \switches|prev[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y7_N16
dffeas \switches|sdata[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[2]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|sdata[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N43
dffeas \switches|prev[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata[2]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [2]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[2] .is_wysiwyg = "true";
defparam \switches|prev[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N42
cyclonev_lcell_comb \switches|Equal3~0 (
// Equation(s):
// \switches|Equal3~0_combout  = ( \switches|sdata[2]~DUPLICATE_q  & ( \switches|sdata [0] & ( (\switches|prev [0] & (\switches|prev [2] & (!\switches|sdata [1] $ (\switches|prev [1])))) ) ) ) # ( !\switches|sdata[2]~DUPLICATE_q  & ( \switches|sdata [0] & ( 
// (\switches|prev [0] & (!\switches|prev [2] & (!\switches|sdata [1] $ (\switches|prev [1])))) ) ) ) # ( \switches|sdata[2]~DUPLICATE_q  & ( !\switches|sdata [0] & ( (!\switches|prev [0] & (\switches|prev [2] & (!\switches|sdata [1] $ (\switches|prev 
// [1])))) ) ) ) # ( !\switches|sdata[2]~DUPLICATE_q  & ( !\switches|sdata [0] & ( (!\switches|prev [0] & (!\switches|prev [2] & (!\switches|sdata [1] $ (\switches|prev [1])))) ) ) )

	.dataa(!\switches|sdata [1]),
	.datab(!\switches|prev [0]),
	.datac(!\switches|prev [1]),
	.datad(!\switches|prev [2]),
	.datae(!\switches|sdata[2]~DUPLICATE_q ),
	.dataf(!\switches|sdata [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~0 .extended_lut = "off";
defparam \switches|Equal3~0 .lut_mask = 64'h8400008421000021;
defparam \switches|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N40
dffeas \switches|prev[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [8]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[8] .is_wysiwyg = "true";
defparam \switches|prev[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N53
dffeas \switches|prev[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [9]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[9] .is_wysiwyg = "true";
defparam \switches|prev[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N51
cyclonev_lcell_comb \switches|Equal3~3 (
// Equation(s):
// \switches|Equal3~3_combout  = ( \switches|prev [9] & ( (\switches|sdata [9] & (!\switches|sdata [8] $ (\switches|prev [8]))) ) ) # ( !\switches|prev [9] & ( (!\switches|sdata [9] & (!\switches|sdata [8] $ (\switches|prev [8]))) ) )

	.dataa(!\switches|sdata [8]),
	.datab(gnd),
	.datac(!\switches|prev [8]),
	.datad(!\switches|sdata [9]),
	.datae(gnd),
	.dataf(!\switches|prev [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~3 .extended_lut = "off";
defparam \switches|Equal3~3 .lut_mask = 64'hA500A50000A500A5;
defparam \switches|Equal3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N41
dffeas \switches|prev[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [3]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[3] .is_wysiwyg = "true";
defparam \switches|prev[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \switches|sdata[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[4] .is_wysiwyg = "true";
defparam \switches|sdata[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N50
dffeas \switches|prev[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [4]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[4] .is_wysiwyg = "true";
defparam \switches|prev[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \switches|Equal3~1 (
// Equation(s):
// \switches|Equal3~1_combout  = ( \switches|sdata [3] & ( (\switches|prev [3] & (!\switches|prev [4] $ (\switches|sdata [4]))) ) ) # ( !\switches|sdata [3] & ( (!\switches|prev [3] & (!\switches|prev [4] $ (\switches|sdata [4]))) ) )

	.dataa(gnd),
	.datab(!\switches|prev [3]),
	.datac(!\switches|prev [4]),
	.datad(!\switches|sdata [4]),
	.datae(gnd),
	.dataf(!\switches|sdata [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~1 .extended_lut = "off";
defparam \switches|Equal3~1 .lut_mask = 64'hC00CC00C30033003;
defparam \switches|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N11
dffeas \switches|sdata[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|sdata[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|sdata[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|sdata[6]~DUPLICATE .is_wysiwyg = "true";
defparam \switches|sdata[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N26
dffeas \switches|prev[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [6]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[6] .is_wysiwyg = "true";
defparam \switches|prev[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N29
dffeas \switches|prev[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\switches|sdata [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\switches|prev[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|prev [7]),
	.prn(vcc));
// synopsys translate_off
defparam \switches|prev[7] .is_wysiwyg = "true";
defparam \switches|prev[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N27
cyclonev_lcell_comb \switches|Equal3~2 (
// Equation(s):
// \switches|Equal3~2_combout  = ( \switches|prev [7] & ( \switches|sdata[6]~DUPLICATE_q  & ( (\switches|prev [6] & \switches|sdata [7]) ) ) ) # ( !\switches|prev [7] & ( \switches|sdata[6]~DUPLICATE_q  & ( (\switches|prev [6] & !\switches|sdata [7]) ) ) ) # 
// ( \switches|prev [7] & ( !\switches|sdata[6]~DUPLICATE_q  & ( (!\switches|prev [6] & \switches|sdata [7]) ) ) ) # ( !\switches|prev [7] & ( !\switches|sdata[6]~DUPLICATE_q  & ( (!\switches|prev [6] & !\switches|sdata [7]) ) ) )

	.dataa(!\switches|prev [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\switches|sdata [7]),
	.datae(!\switches|prev [7]),
	.dataf(!\switches|sdata[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~2 .extended_lut = "off";
defparam \switches|Equal3~2 .lut_mask = 64'hAA0000AA55000055;
defparam \switches|Equal3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \switches|Equal3~4 (
// Equation(s):
// \switches|Equal3~4_combout  = ( \switches|sdata [5] & ( \switches|Equal3~2_combout  & ( (\switches|prev [5] & (\switches|Equal3~0_combout  & (\switches|Equal3~3_combout  & \switches|Equal3~1_combout ))) ) ) ) # ( !\switches|sdata [5] & ( 
// \switches|Equal3~2_combout  & ( (!\switches|prev [5] & (\switches|Equal3~0_combout  & (\switches|Equal3~3_combout  & \switches|Equal3~1_combout ))) ) ) )

	.dataa(!\switches|prev [5]),
	.datab(!\switches|Equal3~0_combout ),
	.datac(!\switches|Equal3~3_combout ),
	.datad(!\switches|Equal3~1_combout ),
	.datae(!\switches|sdata [5]),
	.dataf(!\switches|Equal3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|Equal3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|Equal3~4 .extended_lut = "off";
defparam \switches|Equal3~4 .lut_mask = 64'h0000000000020001;
defparam \switches|Equal3~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N33
cyclonev_lcell_comb \switches|ready~1 (
// Equation(s):
// \switches|ready~1_combout  = ( \switches|ready~q  & ( \switches|Equal3~4_combout  & ( (!\dbus[2]~12_combout ) # (!\Equal9~8_combout ) ) ) ) # ( \switches|ready~q  & ( !\switches|Equal3~4_combout  & ( (!\switches|ready~0_combout ) # ((!\dbus[2]~12_combout 
// ) # (!\Equal9~8_combout )) ) ) ) # ( !\switches|ready~q  & ( !\switches|Equal3~4_combout  & ( (!\switches|ready~0_combout ) # (!\Equal9~8_combout ) ) ) )

	.dataa(!\switches|ready~0_combout ),
	.datab(!\dbus[2]~12_combout ),
	.datac(!\Equal9~8_combout ),
	.datad(gnd),
	.datae(!\switches|ready~q ),
	.dataf(!\switches|Equal3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|ready~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|ready~1 .extended_lut = "off";
defparam \switches|ready~1 .lut_mask = 64'hFAFAFEFE0000FCFC;
defparam \switches|ready~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N35
dffeas \switches|ready (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|ready~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|ready .is_wysiwyg = "true";
defparam \switches|ready .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N48
cyclonev_lcell_comb \switches|overrun~0 (
// Equation(s):
// \switches|overrun~0_combout  = ( !\Equal9~8_combout  & ( \switches|ready~0_combout  & ( (!\switches|Equal3~4_combout  & \switches|ready~q ) ) ) ) # ( \Equal9~8_combout  & ( !\switches|ready~0_combout  & ( (!\switches|Equal3~4_combout  & \switches|ready~q 
// ) ) ) ) # ( !\Equal9~8_combout  & ( !\switches|ready~0_combout  & ( (!\switches|Equal3~4_combout  & \switches|ready~q ) ) ) )

	.dataa(gnd),
	.datab(!\switches|Equal3~4_combout ),
	.datac(!\switches|ready~q ),
	.datad(gnd),
	.datae(!\Equal9~8_combout ),
	.dataf(!\switches|ready~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|overrun~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|overrun~0 .extended_lut = "off";
defparam \switches|overrun~0 .lut_mask = 64'h0C0C0C0C0C0C0000;
defparam \switches|overrun~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N36
cyclonev_lcell_comb \switches|overrun~1 (
// Equation(s):
// \switches|overrun~1_combout  = ( \switches|overrun~q  & ( \dbus[1]~74_combout  ) ) # ( !\switches|overrun~q  & ( \dbus[1]~74_combout  & ( \switches|overrun~0_combout  ) ) ) # ( \switches|overrun~q  & ( !\dbus[1]~74_combout  & ( 
// (((!\switches|wrSctrl~combout ) # (\switches|overrun~0_combout )) # (\dbus[1]~75_combout )) # (\dbus[1]~114_combout ) ) ) ) # ( !\switches|overrun~q  & ( !\dbus[1]~74_combout  & ( \switches|overrun~0_combout  ) ) )

	.dataa(!\dbus[1]~114_combout ),
	.datab(!\dbus[1]~75_combout ),
	.datac(!\switches|wrSctrl~combout ),
	.datad(!\switches|overrun~0_combout ),
	.datae(!\switches|overrun~q ),
	.dataf(!\dbus[1]~74_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\switches|overrun~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \switches|overrun~1 .extended_lut = "off";
defparam \switches|overrun~1 .lut_mask = 64'h00FFF7FF00FFFFFF;
defparam \switches|overrun~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N37
dffeas \switches|overrun (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|overrun~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|overrun~q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|overrun .is_wysiwyg = "true";
defparam \switches|overrun .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N57
cyclonev_lcell_comb \dbus[1]~76 (
// Equation(s):
// \dbus[1]~76_combout  = ( \wrmem_M~q  & ( \switches|sdata [1] ) ) # ( !\wrmem_M~q  & ( (!\dbus[0]~6_combout  & ((\switches|sdata [1]))) # (\dbus[0]~6_combout  & (\switches|overrun~q )) ) )

	.dataa(!\switches|overrun~q ),
	.datab(gnd),
	.datac(!\dbus[0]~6_combout ),
	.datad(!\switches|sdata [1]),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~76 .extended_lut = "off";
defparam \dbus[1]~76 .lut_mask = 64'h05F505F500FF00FF;
defparam \dbus[1]~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N54
cyclonev_lcell_comb \dbus[1]~77 (
// Equation(s):
// \dbus[1]~77_combout  = ( \Equal9~1_combout  & ( (\switches|DBUS[31]~0_combout  & (\Equal9~6_combout  & \dbus[1]~76_combout )) ) )

	.dataa(!\switches|DBUS[31]~0_combout ),
	.datab(gnd),
	.datac(!\Equal9~6_combout ),
	.datad(!\dbus[1]~76_combout ),
	.datae(gnd),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~77 .extended_lut = "off";
defparam \dbus[1]~77 .lut_mask = 64'h0000000000050005;
defparam \dbus[1]~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N48
cyclonev_lcell_comb \dbus[1]~111 (
// Equation(s):
// \dbus[1]~111_combout  = ( \keys|overrun~q  & ( \KEY[1]~input_o  & ( (\Equal9~6_combout  & (\Equal9~1_combout  & (aluout_M[2] & \keys|DBUS[31]~0_combout ))) ) ) ) # ( \keys|overrun~q  & ( !\KEY[1]~input_o  & ( (\Equal9~6_combout  & (\Equal9~1_combout  & 
// \keys|DBUS[31]~0_combout )) ) ) ) # ( !\keys|overrun~q  & ( !\KEY[1]~input_o  & ( (\Equal9~6_combout  & (\Equal9~1_combout  & (!aluout_M[2] & \keys|DBUS[31]~0_combout ))) ) ) )

	.dataa(!\Equal9~6_combout ),
	.datab(!\Equal9~1_combout ),
	.datac(!aluout_M[2]),
	.datad(!\keys|DBUS[31]~0_combout ),
	.datae(!\keys|overrun~q ),
	.dataf(!\KEY[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~111 .extended_lut = "off";
defparam \dbus[1]~111 .lut_mask = 64'h0010001100000001;
defparam \dbus[1]~111 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N42
cyclonev_lcell_comb \dbus[1]~112 (
// Equation(s):
// \dbus[1]~112_combout  = ( \dbus[1]~77_combout  & ( \dbus[1]~111_combout  ) ) # ( !\dbus[1]~77_combout  & ( \dbus[1]~111_combout  ) ) # ( \dbus[1]~77_combout  & ( !\dbus[1]~111_combout  ) ) # ( !\dbus[1]~77_combout  & ( !\dbus[1]~111_combout  & ( 
// ((\dbus[10]~4_combout  & ((\dbus[1]~109_combout ) # (\dbus[1]~110_combout )))) # (\dbus[1]~75_combout ) ) ) )

	.dataa(!\dbus[10]~4_combout ),
	.datab(!\dbus[1]~110_combout ),
	.datac(!\dbus[1]~75_combout ),
	.datad(!\dbus[1]~109_combout ),
	.datae(!\dbus[1]~77_combout ),
	.dataf(!\dbus[1]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~112 .extended_lut = "off";
defparam \dbus[1]~112 .lut_mask = 64'h1F5FFFFFFFFFFFFF;
defparam \dbus[1]~112 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N44
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[1]~112_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N15
cyclonev_lcell_comb \dbus[1]~72 (
// Equation(s):
// \dbus[1]~72_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\dmem~0_q  & (\dmem~2_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\dmem~0_q  & (\dmem~2_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])))) ) )

	.dataa(!\dmem~2_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~72 .extended_lut = "off";
defparam \dbus[1]~72 .lut_mask = 64'h505350535F535F53;
defparam \dbus[1]~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N12
cyclonev_lcell_comb \dbus[1]~74 (
// Equation(s):
// \dbus[1]~74_combout  = ( \dbus[1]~72_combout  & ( (\dbus[10]~4_combout  & ((\dbus[1]~73_combout ) # (dmem_rtl_0_bypass[31]))) ) ) # ( !\dbus[1]~72_combout  & ( (dmem_rtl_0_bypass[31] & (!\dbus[1]~73_combout  & \dbus[10]~4_combout )) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[31]),
	.datac(!\dbus[1]~73_combout ),
	.datad(!\dbus[10]~4_combout ),
	.datae(gnd),
	.dataf(!\dbus[1]~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~74 .extended_lut = "off";
defparam \dbus[1]~74 .lut_mask = 64'h00300030003F003F;
defparam \dbus[1]~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N32
dffeas \wmemval_M[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wmemval_M[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[1]~DUPLICATE .is_wysiwyg = "true";
defparam \wmemval_M[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y1_N5
dffeas \led[1]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wmemval_M[1]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N54
cyclonev_lcell_comb \HexOut[1]~0 (
// Equation(s):
// \HexOut[1]~0_combout  = ( !\wmemval_M[1]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wmemval_M[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[1]~0 .extended_lut = "off";
defparam \HexOut[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N11
dffeas \HexOut[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[1]~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[1]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[1] .is_wysiwyg = "true";
defparam \HexOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N3
cyclonev_lcell_comb \memout_M[1]~23 (
// Equation(s):
// \memout_M[1]~23_combout  = ( HexOut[1] & ( (!\aluout_M[5]~DUPLICATE_q ) # (!\led[1]~_Duplicate_1_q ) ) ) # ( !HexOut[1] & ( (\aluout_M[5]~DUPLICATE_q  & !\led[1]~_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(!\aluout_M[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\led[1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!HexOut[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[1]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[1]~23 .extended_lut = "off";
defparam \memout_M[1]~23 .lut_mask = 64'h33003300FFCCFFCC;
defparam \memout_M[1]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N15
cyclonev_lcell_comb \memout_M[1]~24 (
// Equation(s):
// \memout_M[1]~24_combout  = ( !\memout_M[1]~23_combout  & ( !\memout_M[0]~1_combout  & ( (\Equal9~1_combout  & (\Equal9~6_combout  & (\dmem~33_combout  & \WideNor0~combout ))) ) ) )

	.dataa(!\Equal9~1_combout ),
	.datab(!\Equal9~6_combout ),
	.datac(!\dmem~33_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!\memout_M[1]~23_combout ),
	.dataf(!\memout_M[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[1]~24 .extended_lut = "off";
defparam \memout_M[1]~24 .lut_mask = 64'h0001000000000000;
defparam \memout_M[1]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N12
cyclonev_lcell_comb \memout_M[1]~49 (
// Equation(s):
// \memout_M[1]~49_combout  = ( \memout_M[2]~0_combout  & ( \dbus[1]~111_combout  ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[1]~111_combout  & ( \memout_M[1]~24_combout  ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[1]~111_combout  & ( 
// (((\memout_M[1]~24_combout ) # (\dbus[1]~77_combout )) # (\dbus[1]~74_combout )) # (\dbus[1]~75_combout ) ) ) ) # ( !\memout_M[2]~0_combout  & ( !\dbus[1]~111_combout  & ( \memout_M[1]~24_combout  ) ) )

	.dataa(!\dbus[1]~75_combout ),
	.datab(!\dbus[1]~74_combout ),
	.datac(!\dbus[1]~77_combout ),
	.datad(!\memout_M[1]~24_combout ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[1]~111_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[1]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[1]~49 .extended_lut = "off";
defparam \memout_M[1]~49 .lut_mask = 64'h00FF7FFF00FFFFFF;
defparam \memout_M[1]~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \memout_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[1]~49_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[1] .is_wysiwyg = "true";
defparam \memout_W[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y3_N49
dffeas \aluout_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector30~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[1] .is_wysiwyg = "true";
defparam \aluout_M[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N26
dffeas \aluout_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[1] .is_wysiwyg = "true";
defparam \aluout_W[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N24
cyclonev_lcell_comb \wregval_W[1]~24 (
// Equation(s):
// \wregval_W[1]~24_combout  = ( aluout_W[1] & ( \selpcplus_W~q  & ( ((!\selmemout_W~DUPLICATE_q  & (PC_W[1])) # (\selmemout_W~DUPLICATE_q  & ((memout_W[1])))) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[1] & ( \selpcplus_W~q  & ( (!\selaluout_W~q  & 
// ((!\selmemout_W~DUPLICATE_q  & (PC_W[1])) # (\selmemout_W~DUPLICATE_q  & ((memout_W[1]))))) ) ) ) # ( aluout_W[1] & ( !\selpcplus_W~q  & ( ((\selmemout_W~DUPLICATE_q  & memout_W[1])) # (\selaluout_W~q ) ) ) ) # ( !aluout_W[1] & ( !\selpcplus_W~q  & ( 
// (!\selaluout_W~q  & (\selmemout_W~DUPLICATE_q  & memout_W[1])) ) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!PC_W[1]),
	.datac(!\selmemout_W~DUPLICATE_q ),
	.datad(!memout_W[1]),
	.datae(!aluout_W[1]),
	.dataf(!\selpcplus_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[1]~24 .extended_lut = "off";
defparam \wregval_W[1]~24 .lut_mask = 64'h000A555F202A757F;
defparam \wregval_W[1]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N32
dffeas \regs_rtl_1_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[1]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N18
cyclonev_lcell_comb \regs~35feeder (
// Equation(s):
// \regs~35feeder_combout  = ( \wregval_W[1]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[1]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~35feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~35feeder .extended_lut = "off";
defparam \regs~35feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~35feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N19
dffeas \regs~35 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~35feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~35 .is_wysiwyg = "true";
defparam \regs~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N30
cyclonev_lcell_comb \regval2_D[1]~87 (
// Equation(s):
// \regval2_D[1]~87_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~35_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[14]))))) # (\forw2W_D~combout  & (result_W[1])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a1 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[14]))))) # (\forw2W_D~combout  & (result_W[1])) ) )

	.dataa(!result_W[1]),
	.datab(!regs_rtl_1_bypass[14]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a1 ),
	.datad(!\regs~68_combout ),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~35_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[1]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[1]~87 .extended_lut = "on";
defparam \regval2_D[1]~87 .lut_mask = 64'h0F330F3355555555;
defparam \regval2_D[1]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N21
cyclonev_lcell_comb \regval2_D[1]~46 (
// Equation(s):
// \regval2_D[1]~46_combout  = ( \result_M[1]~15_combout  & ( (!\forw2A_D~combout  & (((\regval2_D[1]~87_combout )) # (\forw2M_D~combout ))) # (\forw2A_D~combout  & (((\result_A[1]~24_combout )))) ) ) # ( !\result_M[1]~15_combout  & ( (!\forw2A_D~combout  & 
// (!\forw2M_D~combout  & ((\regval2_D[1]~87_combout )))) # (\forw2A_D~combout  & (((\result_A[1]~24_combout )))) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!\forw2A_D~combout ),
	.datac(!\result_A[1]~24_combout ),
	.datad(!\regval2_D[1]~87_combout ),
	.datae(gnd),
	.dataf(!\result_M[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[1]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[1]~46 .extended_lut = "off";
defparam \regval2_D[1]~46 .lut_mask = 64'h038B038B47CF47CF;
defparam \regval2_D[1]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N22
dffeas \regval2_A[1]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[1]~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[1]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N36
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( regval1_A[2] ) + ( (!\aluimm_A~q  & ((\regval2_A[2]~DUPLICATE_q ))) # (\aluimm_A~q  & (off_A[2])) ) + ( \Add1~86  ))
// \Add1~14  = CARRY(( regval1_A[2] ) + ( (!\aluimm_A~q  & ((\regval2_A[2]~DUPLICATE_q ))) # (\aluimm_A~q  & (off_A[2])) ) + ( \Add1~86  ))

	.dataa(!\aluimm_A~q ),
	.datab(!off_A[2]),
	.datac(!\regval2_A[2]~DUPLICATE_q ),
	.datad(!regval1_A[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000E4E4000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \aluin2_A[3]~14 (
// Equation(s):
// \aluin2_A[3]~14_combout  = ( off_A[3] & ( (\aluimm_A~DUPLICATE_q ) # (regval2_A[3]) ) ) # ( !off_A[3] & ( (regval2_A[3] & !\aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[3]),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!off_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[3]~14 .extended_lut = "off";
defparam \aluin2_A[3]~14 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \aluin2_A[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N21
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( \aluin2_A[3]~14_combout  & ( regval1_A[3] & ( (alufunc_A[2] & ((!alufunc_A[1] & ((!alufunc_A[3]))) # (alufunc_A[1] & (!alufunc_A[0] & alufunc_A[3])))) ) ) ) # ( !\aluin2_A[3]~14_combout  & ( regval1_A[3] & ( (alufunc_A[2] & 
// ((!alufunc_A[0] & (!alufunc_A[1] $ (!alufunc_A[3]))) # (alufunc_A[0] & (!alufunc_A[1] & !alufunc_A[3])))) ) ) ) # ( \aluin2_A[3]~14_combout  & ( !regval1_A[3] & ( (alufunc_A[2] & ((!alufunc_A[0] & (!alufunc_A[1] $ (!alufunc_A[3]))) # (alufunc_A[0] & 
// (!alufunc_A[1] & !alufunc_A[3])))) ) ) ) # ( !\aluin2_A[3]~14_combout  & ( !regval1_A[3] & ( (alufunc_A[3] & (alufunc_A[2] & ((!alufunc_A[0]) # (!alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[2]),
	.datae(!\aluin2_A[3]~14_combout ),
	.dataf(!regval1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h000E0068006800C2;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N9
cyclonev_lcell_comb \Selector28~1 (
// Equation(s):
// \Selector28~1_combout  = ( \Add2~61_sumout  & ( (((\Selector6~0_combout  & \Add1~61_sumout )) # (\Selector28~0_combout )) # (\Selector0~1_combout ) ) ) # ( !\Add2~61_sumout  & ( ((\Selector6~0_combout  & \Add1~61_sumout )) # (\Selector28~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Add1~61_sumout ),
	.datad(!\Selector28~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~1 .extended_lut = "off";
defparam \Selector28~1 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \Selector28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N49
dffeas \aluout_M[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector28~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[3]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[17]~33_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X24_Y9_N44
dffeas \dmem~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[17]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~18 .is_wysiwyg = "true";
defparam \dmem~18 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[17]~33_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N42
cyclonev_lcell_comb \dmem~44 (
// Equation(s):
// \dmem~44_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\dmem~0_q  & (((\dmem~18_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\dmem~0_q  & (((\dmem~18_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datad(!\dmem~18_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~44 .extended_lut = "off";
defparam \dmem~44 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dmem~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N20
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[17]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y6_N39
cyclonev_lcell_comb \dbus[17]~32 (
// Equation(s):
// \dbus[17]~32_combout  = ( wmemval_M[17] & ( \wrmem_M~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wmemval_M[17]),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[17]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[17]~32 .extended_lut = "off";
defparam \dbus[17]~32 .lut_mask = 64'h000000000000FFFF;
defparam \dbus[17]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N18
cyclonev_lcell_comb \dbus[17]~33 (
// Equation(s):
// \dbus[17]~33_combout  = ( dmem_rtl_0_bypass[63] & ( \dbus[17]~32_combout  ) ) # ( !dmem_rtl_0_bypass[63] & ( \dbus[17]~32_combout  ) ) # ( dmem_rtl_0_bypass[63] & ( !\dbus[17]~32_combout  & ( (\dbus[10]~4_combout  & (((!dmem_rtl_0_bypass[64]) # 
// (\dmem~44_combout )) # (\dmem~40_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[63] & ( !\dbus[17]~32_combout  & ( (!\dmem~40_combout  & (\dbus[10]~4_combout  & (dmem_rtl_0_bypass[64] & \dmem~44_combout ))) ) ) )

	.dataa(!\dmem~40_combout ),
	.datab(!\dbus[10]~4_combout ),
	.datac(!dmem_rtl_0_bypass[64]),
	.datad(!\dmem~44_combout ),
	.datae(!dmem_rtl_0_bypass[63]),
	.dataf(!\dbus[17]~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[17]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[17]~33 .extended_lut = "off";
defparam \dbus[17]~33 .lut_mask = 64'h00023133FFFFFFFF;
defparam \dbus[17]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N24
cyclonev_lcell_comb \memout_M[17]~33 (
// Equation(s):
// \memout_M[17]~33_combout  = ( \dbus[17]~33_combout  & ( ((\memout_M[10]~10_combout  & !HexOut[17])) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[17]~33_combout  & ( (\memout_M[10]~10_combout  & !HexOut[17]) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\memout_M[10]~10_combout ),
	.datac(!HexOut[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[17]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[17]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[17]~33 .extended_lut = "off";
defparam \memout_M[17]~33 .lut_mask = 64'h3030303075757575;
defparam \memout_M[17]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N25
dffeas \memout_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[17]~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[17] .is_wysiwyg = "true";
defparam \memout_W[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N48
cyclonev_lcell_comb \wregval_W[17]~8 (
// Equation(s):
// \wregval_W[17]~8_combout  = ( memout_W[17] & ( \selmemout_W~q  & ( (!\selaluout_W~q ) # (aluout_W[17]) ) ) ) # ( !memout_W[17] & ( \selmemout_W~q  & ( (aluout_W[17] & \selaluout_W~q ) ) ) ) # ( memout_W[17] & ( !\selmemout_W~q  & ( (!\selaluout_W~q  & 
// (((pcplus_W[17] & \selpcplus_W~q )))) # (\selaluout_W~q  & (aluout_W[17])) ) ) ) # ( !memout_W[17] & ( !\selmemout_W~q  & ( (!\selaluout_W~q  & (((pcplus_W[17] & \selpcplus_W~q )))) # (\selaluout_W~q  & (aluout_W[17])) ) ) )

	.dataa(!aluout_W[17]),
	.datab(!pcplus_W[17]),
	.datac(!\selaluout_W~q ),
	.datad(!\selpcplus_W~q ),
	.datae(!memout_W[17]),
	.dataf(!\selmemout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[17]~8 .extended_lut = "off";
defparam \wregval_W[17]~8 .lut_mask = 64'h053505350505F5F5;
defparam \wregval_W[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N26
dffeas \regs_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[17]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N23
dffeas \regs~18 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[17]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~18 .is_wysiwyg = "true";
defparam \regs~18 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N24
cyclonev_lcell_comb \regval1_D[17]~131 (
// Equation(s):
// \regval1_D[17]~131_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~18_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[30])))) # (\forw1W_D~combout  & ((((result_W[17]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a17 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[30])))) # (\forw1W_D~combout  & ((((result_W[17]))))) ) )

	.dataa(!regs_rtl_0_bypass[30]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a17 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!result_W[17]),
	.datag(!\regs~18_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[17]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[17]~131 .extended_lut = "on";
defparam \regval1_D[17]~131 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \regval1_D[17]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N0
cyclonev_lcell_comb \regval1_D[17]~7 (
// Equation(s):
// \regval1_D[17]~7_combout  = ( \regval1_D[17]~131_combout  & ( \result_M[17]~7_combout  & ( ((!\forw1A_D~combout ) # (\result_A[17]~11_combout )) # (\result_A[17]~12_combout ) ) ) ) # ( !\regval1_D[17]~131_combout  & ( \result_M[17]~7_combout  & ( 
// (!\forw1A_D~combout  & (((\forw1M_D~combout )))) # (\forw1A_D~combout  & (((\result_A[17]~11_combout )) # (\result_A[17]~12_combout ))) ) ) ) # ( \regval1_D[17]~131_combout  & ( !\result_M[17]~7_combout  & ( (!\forw1A_D~combout  & (((!\forw1M_D~combout 
// )))) # (\forw1A_D~combout  & (((\result_A[17]~11_combout )) # (\result_A[17]~12_combout ))) ) ) ) # ( !\regval1_D[17]~131_combout  & ( !\result_M[17]~7_combout  & ( (\forw1A_D~combout  & ((\result_A[17]~11_combout ) # (\result_A[17]~12_combout ))) ) ) )

	.dataa(!\result_A[17]~12_combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\forw1A_D~combout ),
	.datad(!\result_A[17]~11_combout ),
	.datae(!\regval1_D[17]~131_combout ),
	.dataf(!\result_M[17]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[17]~7 .extended_lut = "off";
defparam \regval1_D[17]~7 .lut_mask = 64'h050FC5CF353FF5FF;
defparam \regval1_D[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N2
dffeas \regval1_A[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[17]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[17]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N42
cyclonev_lcell_comb \result_A[17]~11 (
// Equation(s):
// \result_A[17]~11_combout  = ( \Selector0~1_combout  & ( \Add1~29_sumout  & ( (\result_A[1]~4_combout  & (((\Add2~29_sumout ) # (\Selector14~0_combout )) # (\Selector6~0_combout ))) ) ) ) # ( !\Selector0~1_combout  & ( \Add1~29_sumout  & ( 
// (\result_A[1]~4_combout  & ((\Selector14~0_combout ) # (\Selector6~0_combout ))) ) ) ) # ( \Selector0~1_combout  & ( !\Add1~29_sumout  & ( (\result_A[1]~4_combout  & ((\Add2~29_sumout ) # (\Selector14~0_combout ))) ) ) ) # ( !\Selector0~1_combout  & ( 
// !\Add1~29_sumout  & ( (\result_A[1]~4_combout  & \Selector14~0_combout ) ) ) )

	.dataa(!\result_A[1]~4_combout ),
	.datab(!\Selector6~0_combout ),
	.datac(!\Selector14~0_combout ),
	.datad(!\Add2~29_sumout ),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[17]~11 .extended_lut = "off";
defparam \result_A[17]~11 .lut_mask = 64'h0505055515151555;
defparam \result_A[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N6
cyclonev_lcell_comb \result_A[17]~36 (
// Equation(s):
// \result_A[17]~36_combout  = ( \result_A[17]~12_combout  ) # ( !\result_A[17]~12_combout  & ( \result_A[17]~11_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\result_A[17]~11_combout ),
	.datae(gnd),
	.dataf(!\result_A[17]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[17]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[17]~36 .extended_lut = "off";
defparam \result_A[17]~36 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \result_A[17]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N8
dffeas \restmp_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[17]~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[17] .is_wysiwyg = "true";
defparam \restmp_M[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N42
cyclonev_lcell_comb \result_M[17]~7 (
// Equation(s):
// \result_M[17]~7_combout  = ( \selmemout_M~DUPLICATE_q  & ( \dbus[17]~33_combout  & ( ((!HexOut[17] & \memout_M[10]~10_combout )) # (\memout_M[2]~0_combout ) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( \dbus[17]~33_combout  & ( restmp_M[17] ) ) ) # ( 
// \selmemout_M~DUPLICATE_q  & ( !\dbus[17]~33_combout  & ( (!HexOut[17] & \memout_M[10]~10_combout ) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( !\dbus[17]~33_combout  & ( restmp_M[17] ) ) )

	.dataa(!HexOut[17]),
	.datab(!restmp_M[17]),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\memout_M[10]~10_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbus[17]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[17]~7 .extended_lut = "off";
defparam \result_M[17]~7 .lut_mask = 64'h333300AA33330FAF;
defparam \result_M[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N44
dffeas \result_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[17]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[17] .is_wysiwyg = "true";
defparam \result_W[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N49
dffeas \regs_rtl_1_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[17]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N46
dffeas \regs~51 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[17]~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~51 .is_wysiwyg = "true";
defparam \regs~51 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N48
cyclonev_lcell_comb \regval2_D[17]~131 (
// Equation(s):
// \regval2_D[17]~131_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~51_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[30])))))) # (\forw2W_D~combout  & (result_W[17])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a17 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[30])))))) # (\forw2W_D~combout  & (result_W[17])) ) )

	.dataa(!result_W[17]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a17 ),
	.datad(!regs_rtl_1_bypass[30]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~51_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[17]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[17]~131 .extended_lut = "on";
defparam \regval2_D[17]~131 .lut_mask = 64'h0C3F0C3F55555555;
defparam \regval2_D[17]~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N36
cyclonev_lcell_comb \regval2_D[17]~11 (
// Equation(s):
// \regval2_D[17]~11_combout  = ( \result_A[17]~11_combout  & ( \result_M[17]~7_combout  & ( ((\forw2A_D~combout ) # (\forw2M_D~combout )) # (\regval2_D[17]~131_combout ) ) ) ) # ( !\result_A[17]~11_combout  & ( \result_M[17]~7_combout  & ( 
// (!\forw2A_D~combout  & (((\forw2M_D~combout )) # (\regval2_D[17]~131_combout ))) # (\forw2A_D~combout  & (((\result_A[17]~12_combout )))) ) ) ) # ( \result_A[17]~11_combout  & ( !\result_M[17]~7_combout  & ( ((\regval2_D[17]~131_combout  & 
// !\forw2M_D~combout )) # (\forw2A_D~combout ) ) ) ) # ( !\result_A[17]~11_combout  & ( !\result_M[17]~7_combout  & ( (!\forw2A_D~combout  & (\regval2_D[17]~131_combout  & (!\forw2M_D~combout ))) # (\forw2A_D~combout  & (((\result_A[17]~12_combout )))) ) ) 
// )

	.dataa(!\regval2_D[17]~131_combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\result_A[17]~12_combout ),
	.datad(!\forw2A_D~combout ),
	.datae(!\result_A[17]~11_combout ),
	.dataf(!\result_M[17]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[17]~11 .extended_lut = "off";
defparam \regval2_D[17]~11 .lut_mask = 64'h440F44FF770F77FF;
defparam \regval2_D[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N37
dffeas \regval2_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[17]~11_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[17] .is_wysiwyg = "true";
defparam \regval2_A[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N14
dffeas \off_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[31] .is_wysiwyg = "true";
defparam \off_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N12
cyclonev_lcell_comb \aluin2_A[17]~7 (
// Equation(s):
// \aluin2_A[17]~7_combout  = ( \aluimm_A~DUPLICATE_q  & ( off_A[31] ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[17]),
	.datad(!off_A[31]),
	.datae(gnd),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[17]~7 .extended_lut = "off";
defparam \aluin2_A[17]~7 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N30
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( alufunc_A[1] & ( regval1_A[17] & ( (!alufunc_A[0] & (alufunc_A[2] & (!\aluin2_A[17]~7_combout  $ (alufunc_A[3])))) ) ) ) # ( !alufunc_A[1] & ( regval1_A[17] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!\aluin2_A[17]~7_combout  & 
// !alufunc_A[0]))))) ) ) ) # ( alufunc_A[1] & ( !regval1_A[17] & ( (!alufunc_A[0] & (alufunc_A[2] & (!\aluin2_A[17]~7_combout  $ (!alufunc_A[3])))) ) ) ) # ( !alufunc_A[1] & ( !regval1_A[17] & ( (alufunc_A[2] & (!alufunc_A[3] $ (((!\aluin2_A[17]~7_combout ) 
// # (!alufunc_A[0]))))) ) ) )

	.dataa(!\aluin2_A[17]~7_combout ),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[2]),
	.datae(!alufunc_A[1]),
	.dataf(!regval1_A[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h001E004800780084;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N39
cyclonev_lcell_comb \Selector14~1 (
// Equation(s):
// \Selector14~1_combout  = ( \Add1~29_sumout  & ( (((\Selector0~1_combout  & \Add2~29_sumout )) # (\Selector14~0_combout )) # (\Selector6~0_combout ) ) ) # ( !\Add1~29_sumout  & ( ((\Selector0~1_combout  & \Add2~29_sumout )) # (\Selector14~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector14~0_combout ),
	.datad(!\Add2~29_sumout ),
	.datae(gnd),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~1 .extended_lut = "off";
defparam \Selector14~1 .lut_mask = 64'h0F3F0F3F5F7F5F7F;
defparam \Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N41
dffeas \aluout_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector14~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[17] .is_wysiwyg = "true";
defparam \aluout_M[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N45
cyclonev_lcell_comb \Selector15~1 (
// Equation(s):
// \Selector15~1_combout  = ( \Add1~33_sumout  & ( (((\Selector0~1_combout  & \Add2~33_sumout )) # (\Selector15~0_combout )) # (\Selector6~0_combout ) ) ) # ( !\Add1~33_sumout  & ( ((\Selector0~1_combout  & \Add2~33_sumout )) # (\Selector15~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Add2~33_sumout ),
	.datad(!\Selector15~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~1 .extended_lut = "off";
defparam \Selector15~1 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N46
dffeas \aluout_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[16] .is_wysiwyg = "true";
defparam \aluout_M[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N0
cyclonev_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = ( aluout_M[19] & ( aluout_M[16] & ( (aluout_M[15] & (aluout_M[18] & (aluout_M[20] & aluout_M[17]))) ) ) )

	.dataa(!aluout_M[15]),
	.datab(!aluout_M[18]),
	.datac(!aluout_M[20]),
	.datad(!aluout_M[17]),
	.datae(!aluout_M[19]),
	.dataf(!aluout_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~0 .extended_lut = "off";
defparam \Equal9~0 .lut_mask = 64'h0000000000000001;
defparam \Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y1_N51
cyclonev_lcell_comb \Equal9~1 (
// Equation(s):
// \Equal9~1_combout  = ( \dmem~34_combout  & ( \Equal9~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal9~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~1 .extended_lut = "off";
defparam \Equal9~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \Equal9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N37
dffeas \wmemval_M[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wmemval_M[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[7]~DUPLICATE .is_wysiwyg = "true";
defparam \wmemval_M[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N50
dffeas \HexOut[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wmemval_M[7]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[7]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[7] .is_wysiwyg = "true";
defparam \HexOut[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N14
dffeas \led[7]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wmemval_M[7]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[7]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[7]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[7]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N12
cyclonev_lcell_comb \memout_M[7]~5 (
// Equation(s):
// \memout_M[7]~5_combout  = ( \aluout_M[5]~DUPLICATE_q  & ( \led[7]~_Duplicate_1_q  ) ) # ( !\aluout_M[5]~DUPLICATE_q  & ( HexOut[7] ) )

	.dataa(!HexOut[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\led[7]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\aluout_M[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[7]~5 .extended_lut = "off";
defparam \memout_M[7]~5 .lut_mask = 64'h5555555500FF00FF;
defparam \memout_M[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N0
cyclonev_lcell_comb \memout_M[7]~6 (
// Equation(s):
// \memout_M[7]~6_combout  = ( \Equal9~1_combout  & ( \memout_M[7]~5_combout  & ( (!\memout_M[0]~1_combout  & (\dmem~33_combout  & (\Equal9~6_combout  & \WideNor0~combout ))) ) ) )

	.dataa(!\memout_M[0]~1_combout ),
	.datab(!\dmem~33_combout ),
	.datac(!\Equal9~6_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!\Equal9~1_combout ),
	.dataf(!\memout_M[7]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[7]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[7]~6 .extended_lut = "off";
defparam \memout_M[7]~6 .lut_mask = 64'h0000000000000002;
defparam \memout_M[7]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N6
cyclonev_lcell_comb \restmp_M[7]~feeder (
// Equation(s):
// \restmp_M[7]~feeder_combout  = ( \result_A[7]~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\restmp_M[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \restmp_M[7]~feeder .extended_lut = "off";
defparam \restmp_M[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \restmp_M[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N7
dffeas \restmp_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\restmp_M[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[7] .is_wysiwyg = "true";
defparam \restmp_M[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N42
cyclonev_lcell_comb \result_M[7]~1 (
// Equation(s):
// \result_M[7]~1_combout  = ( \selmemout_M~DUPLICATE_q  & ( \dbus[7]~16_combout  & ( (\memout_M[7]~6_combout ) # (\memout_M[2]~0_combout ) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( \dbus[7]~16_combout  & ( restmp_M[7] ) ) ) # ( \selmemout_M~DUPLICATE_q  & ( 
// !\dbus[7]~16_combout  & ( ((\memout_M[2]~0_combout  & \dbus[7]~15_combout )) # (\memout_M[7]~6_combout ) ) ) ) # ( !\selmemout_M~DUPLICATE_q  & ( !\dbus[7]~16_combout  & ( restmp_M[7] ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\memout_M[7]~6_combout ),
	.datac(!restmp_M[7]),
	.datad(!\dbus[7]~15_combout ),
	.datae(!\selmemout_M~DUPLICATE_q ),
	.dataf(!\dbus[7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[7]~1 .extended_lut = "off";
defparam \result_M[7]~1 .lut_mask = 64'h0F0F33770F0F7777;
defparam \result_M[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N2
dffeas \regs_rtl_1_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[7]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N44
dffeas \result_W[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[7]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[7]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[7] .is_wysiwyg = "true";
defparam \result_W[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N18
cyclonev_lcell_comb \regs~41feeder (
// Equation(s):
// \regs~41feeder_combout  = ( \wregval_W[7]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[7]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~41feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~41feeder .extended_lut = "off";
defparam \regs~41feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~41feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N19
dffeas \regs~41 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~41 .is_wysiwyg = "true";
defparam \regs~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N0
cyclonev_lcell_comb \regval2_D[7]~155 (
// Equation(s):
// \regval2_D[7]~155_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~41_q )))) # (\regs~68_combout  & (regs_rtl_1_bypass[20])))) # (\forw2W_D~combout  & ((((result_W[7]))))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a7 )))) # (\regs~68_combout  & (regs_rtl_1_bypass[20])))) # (\forw2W_D~combout  & ((((result_W[7]))))) ) )

	.dataa(!regs_rtl_1_bypass[20]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a7 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33_q ),
	.dataf(!result_W[7]),
	.datag(!\regs~41_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[7]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[7]~155 .extended_lut = "on";
defparam \regval2_D[7]~155 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \regval2_D[7]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N0
cyclonev_lcell_comb \regval2_D[7]~5 (
// Equation(s):
// \regval2_D[7]~5_combout  = ( \regval2_D[7]~155_combout  & ( (!\forw2A_D~combout  & (((!\forw2M_D~combout ) # (\result_M[7]~1_combout )))) # (\forw2A_D~combout  & (\result_A[7]~1_combout )) ) ) # ( !\regval2_D[7]~155_combout  & ( (!\forw2A_D~combout  & 
// (((\result_M[7]~1_combout  & \forw2M_D~combout )))) # (\forw2A_D~combout  & (\result_A[7]~1_combout )) ) )

	.dataa(!\result_A[7]~1_combout ),
	.datab(!\result_M[7]~1_combout ),
	.datac(!\forw2M_D~combout ),
	.datad(!\forw2A_D~combout ),
	.datae(gnd),
	.dataf(!\regval2_D[7]~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[7]~5 .extended_lut = "off";
defparam \regval2_D[7]~5 .lut_mask = 64'h03550355F355F355;
defparam \regval2_D[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \regval2_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[7]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[7] .is_wysiwyg = "true";
defparam \regval2_A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \Selector24~2 (
// Equation(s):
// \Selector24~2_combout  = ( \Selector24~0_combout  & ( \Add1~5_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector24~0_combout  & ( \Add1~5_sumout  & ( (alufunc_A[5] & (((\Add2~5_sumout  & \Selector0~1_combout )) # (\Selector6~0_combout ))) ) ) ) # ( 
// \Selector24~0_combout  & ( !\Add1~5_sumout  & ( alufunc_A[5] ) ) ) # ( !\Selector24~0_combout  & ( !\Add1~5_sumout  & ( (\Add2~5_sumout  & (alufunc_A[5] & \Selector0~1_combout )) ) ) )

	.dataa(!\Add2~5_sumout ),
	.datab(!alufunc_A[5]),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector0~1_combout ),
	.datae(!\Selector24~0_combout ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~2 .extended_lut = "off";
defparam \Selector24~2 .lut_mask = 64'h0011333303133333;
defparam \Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N30
cyclonev_lcell_comb \result_A[7]~1 (
// Equation(s):
// \result_A[7]~1_combout  = ( \selaluout_A~q  & ( \Selector24~2_combout  ) ) # ( !\selaluout_A~q  & ( \Selector24~2_combout  & ( pcplus_A[7] ) ) ) # ( !\selaluout_A~q  & ( !\Selector24~2_combout  & ( pcplus_A[7] ) ) )

	.dataa(gnd),
	.datab(!pcplus_A[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\selaluout_A~q ),
	.dataf(!\Selector24~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[7]~1 .extended_lut = "off";
defparam \result_A[7]~1 .lut_mask = 64'h333300003333FFFF;
defparam \result_A[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N38
dffeas \regs_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[7]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N16
dffeas \regs~8 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[7]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~8 .is_wysiwyg = "true";
defparam \regs~8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N36
cyclonev_lcell_comb \regval1_D[7]~155 (
// Equation(s):
// \regval1_D[7]~155_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~8_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[20])))) # (\forw1W_D~combout  & ((((result_W[7]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a7 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[20])))) # (\forw1W_D~combout  & ((((result_W[7]))))) ) )

	.dataa(!regs_rtl_0_bypass[20]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!result_W[7]),
	.datag(!\regs~8_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[7]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[7]~155 .extended_lut = "on";
defparam \regval1_D[7]~155 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \regval1_D[7]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N3
cyclonev_lcell_comb \regval1_D[7]~1 (
// Equation(s):
// \regval1_D[7]~1_combout  = ( \forw1M_D~combout  & ( (!\forw1A_D~combout  & ((\result_M[7]~1_combout ))) # (\forw1A_D~combout  & (\result_A[7]~1_combout )) ) ) # ( !\forw1M_D~combout  & ( (!\forw1A_D~combout  & ((\regval1_D[7]~155_combout ))) # 
// (\forw1A_D~combout  & (\result_A[7]~1_combout )) ) )

	.dataa(!\result_A[7]~1_combout ),
	.datab(!\result_M[7]~1_combout ),
	.datac(!\regval1_D[7]~155_combout ),
	.datad(!\forw1A_D~combout ),
	.datae(gnd),
	.dataf(!\forw1M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[7]~1 .extended_lut = "off";
defparam \regval1_D[7]~1 .lut_mask = 64'h0F550F5533553355;
defparam \regval1_D[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \regval1_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[7]~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[7] .is_wysiwyg = "true";
defparam \regval1_A[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N12
cyclonev_lcell_comb \aluin2_A[7]~1 (
// Equation(s):
// \aluin2_A[7]~1_combout  = ( regval2_A[7] & ( \off_A[7]~DUPLICATE_q  ) ) # ( !regval2_A[7] & ( \off_A[7]~DUPLICATE_q  & ( \aluimm_A~q  ) ) ) # ( regval2_A[7] & ( !\off_A[7]~DUPLICATE_q  & ( !\aluimm_A~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~q ),
	.datad(gnd),
	.datae(!regval2_A[7]),
	.dataf(!\off_A[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[7]~1 .extended_lut = "off";
defparam \aluin2_A[7]~1 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \aluin2_A[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N27
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( regval1_A[7] & ( \aluin2_A[7]~1_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & ((!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & alufunc_A[1])))) ) ) ) # ( !regval1_A[7] & ( \aluin2_A[7]~1_combout  & ( (alufunc_A[2] & 
// ((!alufunc_A[3] & (!alufunc_A[0] $ (!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & !alufunc_A[1])))) ) ) ) # ( regval1_A[7] & ( !\aluin2_A[7]~1_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[0] $ (!alufunc_A[1]))) # (alufunc_A[3] & 
// (!alufunc_A[0] & !alufunc_A[1])))) ) ) ) # ( !regval1_A[7] & ( !\aluin2_A[7]~1_combout  & ( (alufunc_A[3] & (alufunc_A[2] & ((!alufunc_A[0]) # (!alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[1]),
	.datae(!regval1_A[7]),
	.dataf(!\aluin2_A[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h1110122012202210;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N6
cyclonev_lcell_comb \Selector24~1 (
// Equation(s):
// \Selector24~1_combout  = ( \Selector6~0_combout  & ( \Add1~5_sumout  ) ) # ( !\Selector6~0_combout  & ( \Add1~5_sumout  & ( ((\Selector0~1_combout  & \Add2~5_sumout )) # (\Selector24~0_combout ) ) ) ) # ( \Selector6~0_combout  & ( !\Add1~5_sumout  & ( 
// ((\Selector0~1_combout  & \Add2~5_sumout )) # (\Selector24~0_combout ) ) ) ) # ( !\Selector6~0_combout  & ( !\Add1~5_sumout  & ( ((\Selector0~1_combout  & \Add2~5_sumout )) # (\Selector24~0_combout ) ) ) )

	.dataa(!\Selector24~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Add2~5_sumout ),
	.datad(gnd),
	.datae(!\Selector6~0_combout ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~1 .extended_lut = "off";
defparam \Selector24~1 .lut_mask = 64'h575757575757FFFF;
defparam \Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \aluout_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector24~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[7] .is_wysiwyg = "true";
defparam \aluout_M[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N6
cyclonev_lcell_comb \memout_M[10]~9 (
// Equation(s):
// \memout_M[10]~9_combout  = ( !\aluout_M[5]~DUPLICATE_q  & ( (!aluout_M[4] & (!aluout_M[7] & !aluout_M[2])) ) )

	.dataa(gnd),
	.datab(!aluout_M[4]),
	.datac(!aluout_M[7]),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!\aluout_M[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[10]~9 .extended_lut = "off";
defparam \memout_M[10]~9 .lut_mask = 64'hC000C00000000000;
defparam \memout_M[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N42
cyclonev_lcell_comb \memout_M[10]~10 (
// Equation(s):
// \memout_M[10]~10_combout  = ( \Equal9~1_combout  & ( (\memout_M[10]~9_combout  & (\WideNor0~combout  & \Equal9~6_combout )) ) )

	.dataa(gnd),
	.datab(!\memout_M[10]~9_combout ),
	.datac(!\WideNor0~combout ),
	.datad(!\Equal9~6_combout ),
	.datae(gnd),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[10]~10 .extended_lut = "off";
defparam \memout_M[10]~10 .lut_mask = 64'h0000000000030003;
defparam \memout_M[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N31
dffeas \wmemval_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[16] .is_wysiwyg = "true";
defparam \wmemval_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N32
dffeas \HexOut[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[16]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[16] .is_wysiwyg = "true";
defparam \HexOut[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N5
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[16]~35_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X24_Y9_N29
dffeas \dmem~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[16]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~17 .is_wysiwyg = "true";
defparam \dmem~17 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[16]~35_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007400C802400880200000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N27
cyclonev_lcell_comb \dmem~45 (
// Equation(s):
// \dmem~45_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem~0_q  & (((\dmem~17_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout )))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  & ( (!\dmem~0_q  & (((\dmem~17_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datad(!\dmem~17_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~45 .extended_lut = "off";
defparam \dmem~45 .lut_mask = 64'h01AB01AB45EF45EF;
defparam \dmem~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N38
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[16]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N30
cyclonev_lcell_comb \dbus[16]~34 (
// Equation(s):
// \dbus[16]~34_combout  = ( \wrmem_M~q  & ( wmemval_M[16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[16]),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[16]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[16]~34 .extended_lut = "off";
defparam \dbus[16]~34 .lut_mask = 64'h0000000000FF00FF;
defparam \dbus[16]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N36
cyclonev_lcell_comb \dbus[16]~35 (
// Equation(s):
// \dbus[16]~35_combout  = ( dmem_rtl_0_bypass[61] & ( \dbus[16]~34_combout  ) ) # ( !dmem_rtl_0_bypass[61] & ( \dbus[16]~34_combout  ) ) # ( dmem_rtl_0_bypass[61] & ( !\dbus[16]~34_combout  & ( (\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[62]) # 
// ((\dmem~40_combout ) # (\dmem~45_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[61] & ( !\dbus[16]~34_combout  & ( (dmem_rtl_0_bypass[62] & (\dbus[10]~4_combout  & (\dmem~45_combout  & !\dmem~40_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[62]),
	.datab(!\dbus[10]~4_combout ),
	.datac(!\dmem~45_combout ),
	.datad(!\dmem~40_combout ),
	.datae(!dmem_rtl_0_bypass[61]),
	.dataf(!\dbus[16]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[16]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[16]~35 .extended_lut = "off";
defparam \dbus[16]~35 .lut_mask = 64'h01002333FFFFFFFF;
defparam \dbus[16]~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N27
cyclonev_lcell_comb \memout_M[16]~34 (
// Equation(s):
// \memout_M[16]~34_combout  = ( \dbus[16]~35_combout  & ( ((\memout_M[10]~10_combout  & HexOut[16])) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[16]~35_combout  & ( (\memout_M[10]~10_combout  & HexOut[16]) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\memout_M[10]~10_combout ),
	.datac(!HexOut[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[16]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[16]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[16]~34 .extended_lut = "off";
defparam \memout_M[16]~34 .lut_mask = 64'h0303030357575757;
defparam \memout_M[16]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N28
dffeas \memout_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[16]~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[16] .is_wysiwyg = "true";
defparam \memout_W[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N47
dffeas \aluout_M[16]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[16]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N4
dffeas \aluout_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[16]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_W[16] .is_wysiwyg = "true";
defparam \aluout_W[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N53
dffeas \pcplus_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_M[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[16] .is_wysiwyg = "true";
defparam \pcplus_W[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N51
cyclonev_lcell_comb \wregval_W[16]~9 (
// Equation(s):
// \wregval_W[16]~9_combout  = ( pcplus_W[16] & ( \selaluout_W~q  & ( aluout_W[16] ) ) ) # ( !pcplus_W[16] & ( \selaluout_W~q  & ( aluout_W[16] ) ) ) # ( pcplus_W[16] & ( !\selaluout_W~q  & ( (!\selmemout_W~DUPLICATE_q  & ((\selpcplus_W~q ))) # 
// (\selmemout_W~DUPLICATE_q  & (memout_W[16])) ) ) ) # ( !pcplus_W[16] & ( !\selaluout_W~q  & ( (memout_W[16] & \selmemout_W~DUPLICATE_q ) ) ) )

	.dataa(!memout_W[16]),
	.datab(!\selpcplus_W~q ),
	.datac(!\selmemout_W~DUPLICATE_q ),
	.datad(!aluout_W[16]),
	.datae(!pcplus_W[16]),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[16]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[16]~9 .extended_lut = "off";
defparam \wregval_W[16]~9 .lut_mask = 64'h0505353500FF00FF;
defparam \wregval_W[16]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N2
dffeas \regs_rtl_1_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[16]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N33
cyclonev_lcell_comb \result_A[16]~37 (
// Equation(s):
// \result_A[16]~37_combout  = ( \result_A[16]~13_combout  ) # ( !\result_A[16]~13_combout  & ( \result_A[16]~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\result_A[16]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[16]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[16]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[16]~37 .extended_lut = "off";
defparam \result_A[16]~37 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \result_A[16]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N35
dffeas \restmp_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[16]~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[16] .is_wysiwyg = "true";
defparam \restmp_M[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N42
cyclonev_lcell_comb \result_M[16]~8 (
// Equation(s):
// \result_M[16]~8_combout  = ( \memout_M[2]~0_combout  & ( \dbus[16]~35_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[16]) ) ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[16]~35_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[16])) # 
// (\selmemout_M~DUPLICATE_q  & (((HexOut[16] & \memout_M[10]~10_combout )))) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[16]~35_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[16])) # (\selmemout_M~DUPLICATE_q  & (((HexOut[16] & 
// \memout_M[10]~10_combout )))) ) ) ) # ( !\memout_M[2]~0_combout  & ( !\dbus[16]~35_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[16])) # (\selmemout_M~DUPLICATE_q  & (((HexOut[16] & \memout_M[10]~10_combout )))) ) ) )

	.dataa(!restmp_M[16]),
	.datab(!HexOut[16]),
	.datac(!\memout_M[10]~10_combout ),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[16]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[16]~8 .extended_lut = "off";
defparam \result_M[16]~8 .lut_mask = 64'h55035503550355FF;
defparam \result_M[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N44
dffeas \result_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[16]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[16] .is_wysiwyg = "true";
defparam \result_W[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N54
cyclonev_lcell_comb \regs~50feeder (
// Equation(s):
// \regs~50feeder_combout  = ( \wregval_W[16]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[16]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~50feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~50feeder .extended_lut = "off";
defparam \regs~50feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~50feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N56
dffeas \regs~50 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~50feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~50 .is_wysiwyg = "true";
defparam \regs~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N0
cyclonev_lcell_comb \regval2_D[16]~127 (
// Equation(s):
// \regval2_D[16]~127_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~50_q )))) # (\regs~68_combout  & (regs_rtl_1_bypass[29])))) # (\forw2W_D~combout  & ((((result_W[16]))))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  
// & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a16 )))) # (\regs~68_combout  & (regs_rtl_1_bypass[29])))) # (\forw2W_D~combout  & ((((result_W[16]))))) ) )

	.dataa(!regs_rtl_1_bypass[29]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a16 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33_q ),
	.dataf(!result_W[16]),
	.datag(!\regs~50_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[16]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[16]~127 .extended_lut = "on";
defparam \regval2_D[16]~127 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \regval2_D[16]~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N48
cyclonev_lcell_comb \regval2_D[16]~12 (
// Equation(s):
// \regval2_D[16]~12_combout  = ( \regval2_D[16]~127_combout  & ( \result_M[16]~8_combout  & ( (!\forw2A_D~combout ) # ((\result_A[16]~14_combout ) # (\result_A[16]~13_combout )) ) ) ) # ( !\regval2_D[16]~127_combout  & ( \result_M[16]~8_combout  & ( 
// (!\forw2A_D~combout  & (\forw2M_D~combout )) # (\forw2A_D~combout  & (((\result_A[16]~14_combout ) # (\result_A[16]~13_combout )))) ) ) ) # ( \regval2_D[16]~127_combout  & ( !\result_M[16]~8_combout  & ( (!\forw2A_D~combout  & (!\forw2M_D~combout )) # 
// (\forw2A_D~combout  & (((\result_A[16]~14_combout ) # (\result_A[16]~13_combout )))) ) ) ) # ( !\regval2_D[16]~127_combout  & ( !\result_M[16]~8_combout  & ( (\forw2A_D~combout  & ((\result_A[16]~14_combout ) # (\result_A[16]~13_combout ))) ) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\result_A[16]~13_combout ),
	.datad(!\result_A[16]~14_combout ),
	.datae(!\regval2_D[16]~127_combout ),
	.dataf(!\result_M[16]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[16]~12 .extended_lut = "off";
defparam \regval2_D[16]~12 .lut_mask = 64'h05558DDD2777AFFF;
defparam \regval2_D[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N49
dffeas \regval2_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[16]~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[16] .is_wysiwyg = "true";
defparam \regval2_A[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N12
cyclonev_lcell_comb \aluin2_A[16]~8 (
// Equation(s):
// \aluin2_A[16]~8_combout  = (!\aluimm_A~DUPLICATE_q  & ((regval2_A[16]))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!regval2_A[16]),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[16]~8 .extended_lut = "off";
defparam \aluin2_A[16]~8 .lut_mask = 64'h0F330F330F330F33;
defparam \aluin2_A[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( regval1_A[16] & ( \aluin2_A[16]~8_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & ((!alufunc_A[3]))) # (alufunc_A[1] & (!alufunc_A[0] & alufunc_A[3])))) ) ) ) # ( !regval1_A[16] & ( \aluin2_A[16]~8_combout  & ( (alufunc_A[2] & 
// ((!alufunc_A[1] & (!alufunc_A[0] $ (!alufunc_A[3]))) # (alufunc_A[1] & (!alufunc_A[0] & !alufunc_A[3])))) ) ) ) # ( regval1_A[16] & ( !\aluin2_A[16]~8_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[0] $ (!alufunc_A[3]))) # (alufunc_A[1] & 
// (!alufunc_A[0] & !alufunc_A[3])))) ) ) ) # ( !regval1_A[16] & ( !\aluin2_A[16]~8_combout  & ( (alufunc_A[2] & (alufunc_A[3] & ((!alufunc_A[1]) # (!alufunc_A[0])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[0]),
	.datad(!alufunc_A[3]),
	.datae(!regval1_A[16]),
	.dataf(!\aluin2_A[16]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h0054144014404410;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N18
cyclonev_lcell_comb \result_A[16]~13 (
// Equation(s):
// \result_A[16]~13_combout  = ( \Selector0~1_combout  & ( \Add1~33_sumout  & ( (\result_A[1]~4_combout  & (((\Add2~33_sumout ) # (\Selector6~0_combout )) # (\Selector15~0_combout ))) ) ) ) # ( !\Selector0~1_combout  & ( \Add1~33_sumout  & ( 
// (\result_A[1]~4_combout  & ((\Selector6~0_combout ) # (\Selector15~0_combout ))) ) ) ) # ( \Selector0~1_combout  & ( !\Add1~33_sumout  & ( (\result_A[1]~4_combout  & ((\Add2~33_sumout ) # (\Selector15~0_combout ))) ) ) ) # ( !\Selector0~1_combout  & ( 
// !\Add1~33_sumout  & ( (\Selector15~0_combout  & \result_A[1]~4_combout ) ) ) )

	.dataa(!\Selector15~0_combout ),
	.datab(!\result_A[1]~4_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Add2~33_sumout ),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[16]~13 .extended_lut = "off";
defparam \result_A[16]~13 .lut_mask = 64'h1111113313131333;
defparam \result_A[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N8
dffeas \regs_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[16]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N58
dffeas \regs~17 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[16]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~17 .is_wysiwyg = "true";
defparam \regs~17 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N6
cyclonev_lcell_comb \regval1_D[16]~127 (
// Equation(s):
// \regval1_D[16]~127_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (\regs~17_q )) # (\regs~71_combout  & (((regs_rtl_0_bypass[29])))))) # (\forw1W_D~combout  & ((((result_W[16]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a16 )) # (\regs~71_combout  & (((regs_rtl_0_bypass[29])))))) # (\forw1W_D~combout  & ((((result_W[16]))))) ) )

	.dataa(!\regs~71_combout ),
	.datab(!\forw1W_D~combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a16 ),
	.datad(!regs_rtl_0_bypass[29]),
	.datae(!\regs~0_q ),
	.dataf(!result_W[16]),
	.datag(!\regs~17_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[16]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[16]~127 .extended_lut = "on";
defparam \regval1_D[16]~127 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \regval1_D[16]~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N12
cyclonev_lcell_comb \regval1_D[16]~8 (
// Equation(s):
// \regval1_D[16]~8_combout  = ( \regval1_D[16]~127_combout  & ( \result_M[16]~8_combout  & ( (!\forw1A_D~combout ) # ((\result_A[16]~14_combout ) # (\result_A[16]~13_combout )) ) ) ) # ( !\regval1_D[16]~127_combout  & ( \result_M[16]~8_combout  & ( 
// (!\forw1A_D~combout  & (\forw1M_D~combout )) # (\forw1A_D~combout  & (((\result_A[16]~14_combout ) # (\result_A[16]~13_combout )))) ) ) ) # ( \regval1_D[16]~127_combout  & ( !\result_M[16]~8_combout  & ( (!\forw1A_D~combout  & (!\forw1M_D~combout )) # 
// (\forw1A_D~combout  & (((\result_A[16]~14_combout ) # (\result_A[16]~13_combout )))) ) ) ) # ( !\regval1_D[16]~127_combout  & ( !\result_M[16]~8_combout  & ( (\forw1A_D~combout  & ((\result_A[16]~14_combout ) # (\result_A[16]~13_combout ))) ) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\result_A[16]~13_combout ),
	.datad(!\result_A[16]~14_combout ),
	.datae(!\regval1_D[16]~127_combout ),
	.dataf(!\result_M[16]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[16]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[16]~8 .extended_lut = "off";
defparam \regval1_D[16]~8 .lut_mask = 64'h03338BBB4777CFFF;
defparam \regval1_D[16]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N13
dffeas \regval1_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[16]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[16] .is_wysiwyg = "true";
defparam \regval1_A[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N44
dffeas \jmptarg_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~61_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[16] .is_wysiwyg = "true";
defparam \jmptarg_M[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y9_N48
cyclonev_lcell_comb \pcgood_M[16]~13 (
// Equation(s):
// \pcgood_M[16]~13_combout  = ( pcplus_M[16] & ( jmptarg_M[16] & ( (!\dobranch_M~q ) # (brtarg_M[16]) ) ) ) # ( !pcplus_M[16] & ( jmptarg_M[16] & ( (!\dobranch_M~q  & ((\isjump_M~DUPLICATE_q ))) # (\dobranch_M~q  & (brtarg_M[16])) ) ) ) # ( pcplus_M[16] & ( 
// !jmptarg_M[16] & ( (!\dobranch_M~q  & ((!\isjump_M~DUPLICATE_q ))) # (\dobranch_M~q  & (brtarg_M[16])) ) ) ) # ( !pcplus_M[16] & ( !jmptarg_M[16] & ( (\dobranch_M~q  & brtarg_M[16]) ) ) )

	.dataa(!\dobranch_M~q ),
	.datab(!brtarg_M[16]),
	.datac(!\isjump_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(!pcplus_M[16]),
	.dataf(!jmptarg_M[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[16]~13 .extended_lut = "off";
defparam \pcgood_M[16]~13 .lut_mask = 64'h1111B1B11B1BBBBB;
defparam \pcgood_M[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y9_N50
dffeas \pcgood_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_M[16]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[16] .is_wysiwyg = "true";
defparam \pcgood_W[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N25
dffeas \bptable_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N54
cyclonev_lcell_comb \bptable~21 (
// Equation(s):
// \bptable~21_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a16  & ( bptable_rtl_0_bypass[33] ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a16  & ( bptable_rtl_0_bypass[33] & ( \bptable~11_combout  ) ) ) # ( 
// \bptable_rtl_0|auto_generated|ram_block1a16  & ( !bptable_rtl_0_bypass[33] & ( !\bptable~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(gnd),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!bptable_rtl_0_bypass[33]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~21 .extended_lut = "off";
defparam \bptable~21 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \bptable~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N6
cyclonev_lcell_comb \PC~18 (
// Equation(s):
// \PC~18_combout  = ( \Equal2~10_combout  & ( (!\flushed_M~DUPLICATE_q  & ((!\flush_A~4_combout  & ((\pcgood_M[16]~13_combout ))) # (\flush_A~4_combout  & (\bptable~21_combout )))) # (\flushed_M~DUPLICATE_q  & (((\bptable~21_combout )))) ) ) # ( 
// !\Equal2~10_combout  & ( (!\flushed_M~DUPLICATE_q  & ((\pcgood_M[16]~13_combout ))) # (\flushed_M~DUPLICATE_q  & (\bptable~21_combout )) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\flush_A~4_combout ),
	.datac(!\bptable~21_combout ),
	.datad(!\pcgood_M[16]~13_combout ),
	.datae(gnd),
	.dataf(!\Equal2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~18 .extended_lut = "off";
defparam \PC~18 .lut_mask = 64'h05AF05AF078F078F;
defparam \PC~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N7
dffeas \PC[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16] .is_wysiwyg = "true";
defparam \PC[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N12
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( PC[17] ) + ( GND ) + ( \Add0~58  ))
// \Add0~30  = CARRY(( PC[17] ) + ( GND ) + ( \Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N13
dffeas \pcplus_D[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[17] .is_wysiwyg = "true";
defparam \pcplus_D[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \pcplus_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[17] .is_wysiwyg = "true";
defparam \pcplus_A[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N2
dffeas \pcplus_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[17] .is_wysiwyg = "true";
defparam \pcplus_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N47
dffeas \brtarg_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[17] .is_wysiwyg = "true";
defparam \brtarg_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N47
dffeas \jmptarg_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[17] .is_wysiwyg = "true";
defparam \jmptarg_M[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N30
cyclonev_lcell_comb \pcgood_M[17]~4 (
// Equation(s):
// \pcgood_M[17]~4_combout  = ( jmptarg_M[17] & ( (!\dobranch_M~q  & (((pcplus_M[17])) # (\isjump_M~q ))) # (\dobranch_M~q  & (((brtarg_M[17])))) ) ) # ( !jmptarg_M[17] & ( (!\dobranch_M~q  & (!\isjump_M~q  & (pcplus_M[17]))) # (\dobranch_M~q  & 
// (((brtarg_M[17])))) ) )

	.dataa(!\dobranch_M~q ),
	.datab(!\isjump_M~q ),
	.datac(!pcplus_M[17]),
	.datad(!brtarg_M[17]),
	.datae(gnd),
	.dataf(!jmptarg_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[17]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[17]~4 .extended_lut = "off";
defparam \pcgood_M[17]~4 .lut_mask = 64'h085D085D2A7F2A7F;
defparam \pcgood_M[17]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N0
cyclonev_lcell_comb \bptable_rtl_0_bypass[34]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[34]~feeder_combout  = ( pcgood_W[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[34]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y8_N1
dffeas \bptable_rtl_0_bypass[34] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N30
cyclonev_lcell_comb \bptable~18 (
// Equation(s):
// \bptable~18_combout  = ( bptable_rtl_0_bypass[34] & ( (\bptable_rtl_0|auto_generated|ram_block1a17 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[34] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a17 ) ) )

	.dataa(gnd),
	.datab(!\bptable~11_combout ),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a17 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[34]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~18 .extended_lut = "off";
defparam \bptable~18 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \bptable~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N45
cyclonev_lcell_comb \PC~17 (
// Equation(s):
// \PC~17_combout  = ( \bptable~18_combout  & ( (((\flush_A~4_combout  & \Equal2~10_combout )) # (\pcgood_M[17]~4_combout )) # (\flushed_M~DUPLICATE_q ) ) ) # ( !\bptable~18_combout  & ( (!\flushed_M~DUPLICATE_q  & (\pcgood_M[17]~4_combout  & 
// ((!\flush_A~4_combout ) # (!\Equal2~10_combout )))) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\flush_A~4_combout ),
	.datac(!\pcgood_M[17]~4_combout ),
	.datad(!\Equal2~10_combout ),
	.datae(gnd),
	.dataf(!\bptable~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~17 .extended_lut = "off";
defparam \PC~17 .lut_mask = 64'h0A080A085F7F5F7F;
defparam \PC~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N46
dffeas \PC[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17] .is_wysiwyg = "true";
defparam \PC[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N15
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( PC[18] ) + ( GND ) + ( \Add0~30  ))
// \Add0~94  = CARRY(( PC[18] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N16
dffeas \pcplus_D[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[18] .is_wysiwyg = "true";
defparam \pcplus_D[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y10_N54
cyclonev_lcell_comb \pcplus_A[18]~feeder (
// Equation(s):
// \pcplus_A[18]~feeder_combout  = ( pcplus_D[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[18]~feeder .extended_lut = "off";
defparam \pcplus_A[18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y10_N56
dffeas \pcplus_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[18] .is_wysiwyg = "true";
defparam \pcplus_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y10_N36
cyclonev_lcell_comb \result_A[18]~10 (
// Equation(s):
// \result_A[18]~10_combout  = ( pcplus_A[18] & ( !\selaluout_A~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcplus_A[18]),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[18]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[18]~10 .extended_lut = "off";
defparam \result_A[18]~10 .lut_mask = 64'h0000FFFF00000000;
defparam \result_A[18]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N2
dffeas \regs_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[18]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N40
dffeas \regs~19 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[18]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~19 .is_wysiwyg = "true";
defparam \regs~19 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N0
cyclonev_lcell_comb \regval1_D[18]~135 (
// Equation(s):
// \regval1_D[18]~135_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~19_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[31])))) # (\forw1W_D~combout  & ((((result_W[18]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a18 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[31])))) # (\forw1W_D~combout  & ((((result_W[18]))))) ) )

	.dataa(!regs_rtl_0_bypass[31]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a18 ),
	.datad(!result_W[18]),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~19_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[18]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[18]~135 .extended_lut = "on";
defparam \regval1_D[18]~135 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \regval1_D[18]~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N0
cyclonev_lcell_comb \regval1_D[18]~6 (
// Equation(s):
// \regval1_D[18]~6_combout  = ( \result_A[18]~9_combout  & ( \result_M[18]~6_combout  & ( ((\regval1_D[18]~135_combout ) # (\forw1M_D~combout )) # (\forw1A_D~combout ) ) ) ) # ( !\result_A[18]~9_combout  & ( \result_M[18]~6_combout  & ( (!\forw1A_D~combout  
// & (((\regval1_D[18]~135_combout ) # (\forw1M_D~combout )))) # (\forw1A_D~combout  & (\result_A[18]~10_combout )) ) ) ) # ( \result_A[18]~9_combout  & ( !\result_M[18]~6_combout  & ( ((!\forw1M_D~combout  & \regval1_D[18]~135_combout )) # 
// (\forw1A_D~combout ) ) ) ) # ( !\result_A[18]~9_combout  & ( !\result_M[18]~6_combout  & ( (!\forw1A_D~combout  & (((!\forw1M_D~combout  & \regval1_D[18]~135_combout )))) # (\forw1A_D~combout  & (\result_A[18]~10_combout )) ) ) )

	.dataa(!\result_A[18]~10_combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\regval1_D[18]~135_combout ),
	.datae(!\result_A[18]~9_combout ),
	.dataf(!\result_M[18]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[18]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[18]~6 .extended_lut = "off";
defparam \regval1_D[18]~6 .lut_mask = 64'h11D133F31DDD3FFF;
defparam \regval1_D[18]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \regval1_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[18]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[18] .is_wysiwyg = "true";
defparam \regval1_A[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N30
cyclonev_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = ( \Add2~25_sumout  & ( (((\Selector6~0_combout  & \Add1~25_sumout )) # (\Selector13~0_combout )) # (\Selector0~1_combout ) ) ) # ( !\Add2~25_sumout  & ( ((\Selector6~0_combout  & \Add1~25_sumout )) # (\Selector13~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Add1~25_sumout ),
	.datad(!\Selector13~0_combout ),
	.datae(gnd),
	.dataf(!\Add2~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~1 .extended_lut = "off";
defparam \Selector13~1 .lut_mask = 64'h05FF05FF37FF37FF;
defparam \Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N32
dffeas \aluout_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector13~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[18] .is_wysiwyg = "true";
defparam \aluout_M[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N6
cyclonev_lcell_comb \WideNor0~0 (
// Equation(s):
// \WideNor0~0_combout  = ( aluout_M[19] & ( aluout_M[17] ) ) # ( !aluout_M[19] & ( aluout_M[17] ) ) # ( aluout_M[19] & ( !aluout_M[17] ) ) # ( !aluout_M[19] & ( !aluout_M[17] & ( (\aluout_M[16]~DUPLICATE_q ) # (aluout_M[18]) ) ) )

	.dataa(gnd),
	.datab(!aluout_M[18]),
	.datac(gnd),
	.datad(!\aluout_M[16]~DUPLICATE_q ),
	.datae(!aluout_M[19]),
	.dataf(!aluout_M[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~0 .extended_lut = "off";
defparam \WideNor0~0 .lut_mask = 64'h33FFFFFFFFFFFFFF;
defparam \WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N45
cyclonev_lcell_comb WideNor0(
// Equation(s):
// \WideNor0~combout  = ( \WideNor0~3_combout  ) # ( !\WideNor0~3_combout  & ( ((\WideNor0~2_combout ) # (\WideNor0~1_combout )) # (\WideNor0~0_combout ) ) )

	.dataa(!\WideNor0~0_combout ),
	.datab(gnd),
	.datac(!\WideNor0~1_combout ),
	.datad(!\WideNor0~2_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideNor0.extended_lut = "off";
defparam WideNor0.lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam WideNor0.shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N50
dffeas \HexOut[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[14]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[14] .is_wysiwyg = "true";
defparam \HexOut[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N15
cyclonev_lcell_comb \memout_M[14]~22 (
// Equation(s):
// \memout_M[14]~22_combout  = ( \Equal9~1_combout  & ( (\WideNor0~combout  & (\Equal9~6_combout  & (\memout_M[10]~9_combout  & HexOut[14]))) ) )

	.dataa(!\WideNor0~combout ),
	.datab(!\Equal9~6_combout ),
	.datac(!\memout_M[10]~9_combout ),
	.datad(!HexOut[14]),
	.datae(gnd),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[14]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[14]~22 .extended_lut = "off";
defparam \memout_M[14]~22 .lut_mask = 64'h0000000000010001;
defparam \memout_M[14]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N12
cyclonev_lcell_comb \result_A[14]~47 (
// Equation(s):
// \result_A[14]~47_combout  = ( \Selector17~2_combout  & ( (pcplus_A[14]) # (\selaluout_A~DUPLICATE_q ) ) ) # ( !\Selector17~2_combout  & ( (!\selaluout_A~DUPLICATE_q  & pcplus_A[14]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(!pcplus_A[14]),
	.datae(gnd),
	.dataf(!\Selector17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[14]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[14]~47 .extended_lut = "off";
defparam \result_A[14]~47 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \result_A[14]~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N13
dffeas \restmp_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[14]~47_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[14] .is_wysiwyg = "true";
defparam \restmp_M[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N18
cyclonev_lcell_comb \result_M[14]~26 (
// Equation(s):
// \result_M[14]~26_combout  = ( restmp_M[14] & ( ((!\selmemout_M~DUPLICATE_q ) # ((\memout_M[2]~0_combout  & \dbus[14]~71_combout ))) # (\memout_M[14]~22_combout ) ) ) # ( !restmp_M[14] & ( (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & 
// \dbus[14]~71_combout )) # (\memout_M[14]~22_combout ))) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\memout_M[14]~22_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\dbus[14]~71_combout ),
	.datae(gnd),
	.dataf(!restmp_M[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[14]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[14]~26 .extended_lut = "off";
defparam \result_M[14]~26 .lut_mask = 64'h03070307F3F7F3F7;
defparam \result_M[14]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N19
dffeas \result_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[14]~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[14] .is_wysiwyg = "true";
defparam \result_W[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N14
dffeas \regs_rtl_1_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[14]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N55
dffeas \regs~48 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[14]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~48 .is_wysiwyg = "true";
defparam \regs~48 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N18
cyclonev_lcell_comb \regval2_D[14]~43 (
// Equation(s):
// \regval2_D[14]~43_combout  = ( \regs~48_q  & ( \regs_rtl_1|auto_generated|ram_block1a14  ) ) # ( !\regs~48_q  & ( \regs_rtl_1|auto_generated|ram_block1a14  & ( \regs~33_q  ) ) ) # ( \regs~48_q  & ( !\regs_rtl_1|auto_generated|ram_block1a14  & ( 
// !\regs~33_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~33_q ),
	.datad(gnd),
	.datae(!\regs~48_q ),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[14]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[14]~43 .extended_lut = "off";
defparam \regval2_D[14]~43 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \regval2_D[14]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \regval2_D[14]~44 (
// Equation(s):
// \regval2_D[14]~44_combout  = ( regs_rtl_1_bypass[27] & ( \regval2_D[14]~43_combout  & ( (!\forw2M_D~combout  & ((!\forw2W_D~combout ) # (result_W[14]))) ) ) ) # ( !regs_rtl_1_bypass[27] & ( \regval2_D[14]~43_combout  & ( (!\forw2M_D~combout  & 
// ((!\forw2W_D~combout  & ((!\regs~68_combout ))) # (\forw2W_D~combout  & (result_W[14])))) ) ) ) # ( regs_rtl_1_bypass[27] & ( !\regval2_D[14]~43_combout  & ( (!\forw2M_D~combout  & ((!\forw2W_D~combout  & ((\regs~68_combout ))) # (\forw2W_D~combout  & 
// (result_W[14])))) ) ) ) # ( !regs_rtl_1_bypass[27] & ( !\regval2_D[14]~43_combout  & ( (!\forw2M_D~combout  & (result_W[14] & \forw2W_D~combout )) ) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!result_W[14]),
	.datac(!\regs~68_combout ),
	.datad(!\forw2W_D~combout ),
	.datae(!regs_rtl_1_bypass[27]),
	.dataf(!\regval2_D[14]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[14]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[14]~44 .extended_lut = "off";
defparam \regval2_D[14]~44 .lut_mask = 64'h00220A22A022AA22;
defparam \regval2_D[14]~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N24
cyclonev_lcell_comb \regval2_D[14]~42 (
// Equation(s):
// \regval2_D[14]~42_combout  = ( restmp_M[14] & ( \forw2M_D~combout  & ( ((!\selmemout_M~DUPLICATE_q ) # ((\dbus[14]~71_combout  & \memout_M[2]~0_combout ))) # (\memout_M[14]~22_combout ) ) ) ) # ( !restmp_M[14] & ( \forw2M_D~combout  & ( 
// (\selmemout_M~DUPLICATE_q  & (((\dbus[14]~71_combout  & \memout_M[2]~0_combout )) # (\memout_M[14]~22_combout ))) ) ) )

	.dataa(!\dbus[14]~71_combout ),
	.datab(!\memout_M[14]~22_combout ),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(!restmp_M[14]),
	.dataf(!\forw2M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[14]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[14]~42 .extended_lut = "off";
defparam \regval2_D[14]~42 .lut_mask = 64'h000000000037FF37;
defparam \regval2_D[14]~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N30
cyclonev_lcell_comb \regval2_D[14]~45 (
// Equation(s):
// \regval2_D[14]~45_combout  = ( pcplus_A[14] & ( \regval2_D[14]~42_combout  & ( (!\selaluout_A~DUPLICATE_q ) # ((!\forw2A_D~combout ) # (\Selector17~2_combout )) ) ) ) # ( !pcplus_A[14] & ( \regval2_D[14]~42_combout  & ( (!\forw2A_D~combout ) # 
// ((\selaluout_A~DUPLICATE_q  & \Selector17~2_combout )) ) ) ) # ( pcplus_A[14] & ( !\regval2_D[14]~42_combout  & ( (!\forw2A_D~combout  & (\regval2_D[14]~44_combout )) # (\forw2A_D~combout  & (((!\selaluout_A~DUPLICATE_q ) # (\Selector17~2_combout )))) ) ) 
// ) # ( !pcplus_A[14] & ( !\regval2_D[14]~42_combout  & ( (!\forw2A_D~combout  & (\regval2_D[14]~44_combout )) # (\forw2A_D~combout  & (((\selaluout_A~DUPLICATE_q  & \Selector17~2_combout )))) ) ) )

	.dataa(!\regval2_D[14]~44_combout ),
	.datab(!\selaluout_A~DUPLICATE_q ),
	.datac(!\Selector17~2_combout ),
	.datad(!\forw2A_D~combout ),
	.datae(!pcplus_A[14]),
	.dataf(!\regval2_D[14]~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[14]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[14]~45 .extended_lut = "off";
defparam \regval2_D[14]~45 .lut_mask = 64'h550355CFFF03FFCF;
defparam \regval2_D[14]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N31
dffeas \regval2_A[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[14]~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[14]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N24
cyclonev_lcell_comb \Selector17~2 (
// Equation(s):
// \Selector17~2_combout  = ( \Selector0~1_combout  & ( \Add1~73_sumout  & ( (alufunc_A[5] & (((\Selector17~0_combout ) # (\Selector6~0_combout )) # (\Add2~73_sumout ))) ) ) ) # ( !\Selector0~1_combout  & ( \Add1~73_sumout  & ( (alufunc_A[5] & 
// ((\Selector17~0_combout ) # (\Selector6~0_combout ))) ) ) ) # ( \Selector0~1_combout  & ( !\Add1~73_sumout  & ( (alufunc_A[5] & ((\Selector17~0_combout ) # (\Add2~73_sumout ))) ) ) ) # ( !\Selector0~1_combout  & ( !\Add1~73_sumout  & ( (alufunc_A[5] & 
// \Selector17~0_combout ) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\Add2~73_sumout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~2 .extended_lut = "off";
defparam \Selector17~2 .lut_mask = 64'h0055115505551555;
defparam \Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N27
cyclonev_lcell_comb \regval1_D[14]~38 (
// Equation(s):
// \regval1_D[14]~38_combout  = ( restmp_M[14] & ( \forw1M_D~combout  & ( ((!\selmemout_M~DUPLICATE_q ) # ((\dbus[14]~71_combout  & \memout_M[2]~0_combout ))) # (\memout_M[14]~22_combout ) ) ) ) # ( !restmp_M[14] & ( \forw1M_D~combout  & ( 
// (\selmemout_M~DUPLICATE_q  & (((\dbus[14]~71_combout  & \memout_M[2]~0_combout )) # (\memout_M[14]~22_combout ))) ) ) )

	.dataa(!\dbus[14]~71_combout ),
	.datab(!\memout_M[14]~22_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!restmp_M[14]),
	.dataf(!\forw1M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[14]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[14]~38 .extended_lut = "off";
defparam \regval1_D[14]~38 .lut_mask = 64'h000000000307F3F7;
defparam \regval1_D[14]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y3_N32
dffeas \regs_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[14]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y3_N8
dffeas \regs~15 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[14]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~15 .is_wysiwyg = "true";
defparam \regs~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N6
cyclonev_lcell_comb \regval1_D[14]~39 (
// Equation(s):
// \regval1_D[14]~39_combout  = ( \regs~15_q  & ( \regs_rtl_0|auto_generated|ram_block1a14  ) ) # ( !\regs~15_q  & ( \regs_rtl_0|auto_generated|ram_block1a14  & ( \regs~0_q  ) ) ) # ( \regs~15_q  & ( !\regs_rtl_0|auto_generated|ram_block1a14  & ( !\regs~0_q  
// ) ) )

	.dataa(gnd),
	.datab(!\regs~0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~15_q ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[14]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[14]~39 .extended_lut = "off";
defparam \regval1_D[14]~39 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \regval1_D[14]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y3_N30
cyclonev_lcell_comb \regval1_D[14]~40 (
// Equation(s):
// \regval1_D[14]~40_combout  = ( regs_rtl_0_bypass[27] & ( \regval1_D[14]~39_combout  & ( (!\forw1M_D~combout  & ((!\forw1W_D~combout ) # (result_W[14]))) ) ) ) # ( !regs_rtl_0_bypass[27] & ( \regval1_D[14]~39_combout  & ( (!\forw1M_D~combout  & 
// ((!\forw1W_D~combout  & ((!\regs~71_combout ))) # (\forw1W_D~combout  & (result_W[14])))) ) ) ) # ( regs_rtl_0_bypass[27] & ( !\regval1_D[14]~39_combout  & ( (!\forw1M_D~combout  & ((!\forw1W_D~combout  & ((\regs~71_combout ))) # (\forw1W_D~combout  & 
// (result_W[14])))) ) ) ) # ( !regs_rtl_0_bypass[27] & ( !\regval1_D[14]~39_combout  & ( (result_W[14] & (!\forw1M_D~combout  & \forw1W_D~combout )) ) ) )

	.dataa(!result_W[14]),
	.datab(!\forw1M_D~combout ),
	.datac(!\regs~71_combout ),
	.datad(!\forw1W_D~combout ),
	.datae(!regs_rtl_0_bypass[27]),
	.dataf(!\regval1_D[14]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[14]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[14]~40 .extended_lut = "off";
defparam \regval1_D[14]~40 .lut_mask = 64'h00440C44C044CC44;
defparam \regval1_D[14]~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N54
cyclonev_lcell_comb \regval1_D[14]~41 (
// Equation(s):
// \regval1_D[14]~41_combout  = ( \regval1_D[14]~38_combout  & ( \regval1_D[14]~40_combout  & ( (!\forw1A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & ((pcplus_A[14]))) # (\selaluout_A~DUPLICATE_q  & (\Selector17~2_combout ))) ) ) ) # ( 
// !\regval1_D[14]~38_combout  & ( \regval1_D[14]~40_combout  & ( (!\forw1A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & ((pcplus_A[14]))) # (\selaluout_A~DUPLICATE_q  & (\Selector17~2_combout ))) ) ) ) # ( \regval1_D[14]~38_combout  & ( 
// !\regval1_D[14]~40_combout  & ( (!\forw1A_D~combout ) # ((!\selaluout_A~DUPLICATE_q  & ((pcplus_A[14]))) # (\selaluout_A~DUPLICATE_q  & (\Selector17~2_combout ))) ) ) ) # ( !\regval1_D[14]~38_combout  & ( !\regval1_D[14]~40_combout  & ( (\forw1A_D~combout 
//  & ((!\selaluout_A~DUPLICATE_q  & ((pcplus_A[14]))) # (\selaluout_A~DUPLICATE_q  & (\Selector17~2_combout )))) ) ) )

	.dataa(!\Selector17~2_combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!pcplus_A[14]),
	.datad(!\selaluout_A~DUPLICATE_q ),
	.datae(!\regval1_D[14]~38_combout ),
	.dataf(!\regval1_D[14]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[14]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[14]~41 .extended_lut = "off";
defparam \regval1_D[14]~41 .lut_mask = 64'h0311CFDDCFDDCFDD;
defparam \regval1_D[14]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N55
dffeas \regval1_A[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[14]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_A[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[14]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_A[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N12
cyclonev_lcell_comb \Add4~1 (
// Equation(s):
// \Add4~1_sumout  = SUM(( off_A[4] ) + ( regval1_A[6] ) + ( \Add4~58  ))
// \Add4~2  = CARRY(( off_A[4] ) + ( regval1_A[6] ) + ( \Add4~58  ))

	.dataa(gnd),
	.datab(!regval1_A[6]),
	.datac(!off_A[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~1_sumout ),
	.cout(\Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \Add4~1 .extended_lut = "off";
defparam \Add4~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N15
cyclonev_lcell_comb \Add4~5 (
// Equation(s):
// \Add4~5_sumout  = SUM(( regval1_A[7] ) + ( off_A[5] ) + ( \Add4~2  ))
// \Add4~6  = CARRY(( regval1_A[7] ) + ( off_A[5] ) + ( \Add4~2  ))

	.dataa(!off_A[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_A[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~5_sumout ),
	.cout(\Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \Add4~5 .extended_lut = "off";
defparam \Add4~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N18
cyclonev_lcell_comb \Add4~9 (
// Equation(s):
// \Add4~9_sumout  = SUM(( off_A[6] ) + ( regval1_A[8] ) + ( \Add4~6  ))
// \Add4~10  = CARRY(( off_A[6] ) + ( regval1_A[8] ) + ( \Add4~6  ))

	.dataa(!regval1_A[8]),
	.datab(!off_A[6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~9_sumout ),
	.cout(\Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \Add4~9 .extended_lut = "off";
defparam \Add4~9 .lut_mask = 64'h0000AAAA00003333;
defparam \Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N21
cyclonev_lcell_comb \Add4~13 (
// Equation(s):
// \Add4~13_sumout  = SUM(( regval1_A[9] ) + ( \off_A[7]~DUPLICATE_q  ) + ( \Add4~10  ))
// \Add4~14  = CARRY(( regval1_A[9] ) + ( \off_A[7]~DUPLICATE_q  ) + ( \Add4~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\off_A[7]~DUPLICATE_q ),
	.datad(!regval1_A[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~13_sumout ),
	.cout(\Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \Add4~13 .extended_lut = "off";
defparam \Add4~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N24
cyclonev_lcell_comb \Add4~17 (
// Equation(s):
// \Add4~17_sumout  = SUM(( \off_A[8]~DUPLICATE_q  ) + ( regval1_A[10] ) + ( \Add4~14  ))
// \Add4~18  = CARRY(( \off_A[8]~DUPLICATE_q  ) + ( regval1_A[10] ) + ( \Add4~14  ))

	.dataa(gnd),
	.datab(!regval1_A[10]),
	.datac(gnd),
	.datad(!\off_A[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~17_sumout ),
	.cout(\Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \Add4~17 .extended_lut = "off";
defparam \Add4~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N27
cyclonev_lcell_comb \Add4~21 (
// Equation(s):
// \Add4~21_sumout  = SUM(( \off_A[9]~DUPLICATE_q  ) + ( regval1_A[11] ) + ( \Add4~18  ))
// \Add4~22  = CARRY(( \off_A[9]~DUPLICATE_q  ) + ( regval1_A[11] ) + ( \Add4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[11]),
	.datad(!\off_A[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~21_sumout ),
	.cout(\Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \Add4~21 .extended_lut = "off";
defparam \Add4~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N30
cyclonev_lcell_comb \Add4~29 (
// Equation(s):
// \Add4~29_sumout  = SUM(( regval1_A[12] ) + ( off_A[11] ) + ( \Add4~22  ))
// \Add4~30  = CARRY(( regval1_A[12] ) + ( off_A[11] ) + ( \Add4~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!off_A[11]),
	.datad(!regval1_A[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~29_sumout ),
	.cout(\Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \Add4~29 .extended_lut = "off";
defparam \Add4~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N33
cyclonev_lcell_comb \Add4~33 (
// Equation(s):
// \Add4~33_sumout  = SUM(( off_A[11] ) + ( regval1_A[13] ) + ( \Add4~30  ))
// \Add4~34  = CARRY(( off_A[11] ) + ( regval1_A[13] ) + ( \Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_A[13]),
	.datad(!off_A[11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~33_sumout ),
	.cout(\Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \Add4~33 .extended_lut = "off";
defparam \Add4~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N36
cyclonev_lcell_comb \Add4~37 (
// Equation(s):
// \Add4~37_sumout  = SUM(( off_A[12] ) + ( \regval1_A[14]~DUPLICATE_q  ) + ( \Add4~34  ))
// \Add4~38  = CARRY(( off_A[12] ) + ( \regval1_A[14]~DUPLICATE_q  ) + ( \Add4~34  ))

	.dataa(gnd),
	.datab(!off_A[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_A[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~37_sumout ),
	.cout(\Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \Add4~37 .extended_lut = "off";
defparam \Add4~37 .lut_mask = 64'h0000FF0000003333;
defparam \Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N40
dffeas \jmptarg_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[15] .is_wysiwyg = "true";
defparam \jmptarg_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N41
dffeas \brtarg_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[15] .is_wysiwyg = "true";
defparam \brtarg_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N42
cyclonev_lcell_comb \pcgood_M[15]~8 (
// Equation(s):
// \pcgood_M[15]~8_combout  = ( \dobranch_M~q  & ( brtarg_M[15] ) ) # ( !\dobranch_M~q  & ( (!\isjump_M~DUPLICATE_q  & ((pcplus_M[15]))) # (\isjump_M~DUPLICATE_q  & (jmptarg_M[15])) ) )

	.dataa(!jmptarg_M[15]),
	.datab(!\isjump_M~DUPLICATE_q ),
	.datac(!pcplus_M[15]),
	.datad(!brtarg_M[15]),
	.datae(!\dobranch_M~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[15]~8 .extended_lut = "off";
defparam \pcgood_M[15]~8 .lut_mask = 64'h1D1D00FF1D1D00FF;
defparam \pcgood_M[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N44
dffeas \pcgood_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_M[15]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[15] .is_wysiwyg = "true";
defparam \pcgood_W[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y6_N52
dffeas \bptable_rtl_0_bypass[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N12
cyclonev_lcell_comb \bptable~16 (
// Equation(s):
// \bptable~16_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a14  & ( bptable_rtl_0_bypass[31] ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a14  & ( bptable_rtl_0_bypass[31] & ( \bptable~11_combout  ) ) ) # ( 
// \bptable_rtl_0|auto_generated|ram_block1a14  & ( !bptable_rtl_0_bypass[31] & ( !\bptable~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(gnd),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!bptable_rtl_0_bypass[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~16 .extended_lut = "off";
defparam \bptable~16 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \bptable~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N42
cyclonev_lcell_comb \PC~13 (
// Equation(s):
// \PC~13_combout  = ( \bptable~16_combout  & ( (((\flush_A~4_combout  & \Equal2~10_combout )) # (\pcgood_M[14]~7_combout )) # (\flushed_M~DUPLICATE_q ) ) ) # ( !\bptable~16_combout  & ( (!\flushed_M~DUPLICATE_q  & (\pcgood_M[14]~7_combout  & 
// ((!\flush_A~4_combout ) # (!\Equal2~10_combout )))) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\flush_A~4_combout ),
	.datac(!\pcgood_M[14]~7_combout ),
	.datad(!\Equal2~10_combout ),
	.datae(gnd),
	.dataf(!\bptable~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~13 .extended_lut = "off";
defparam \PC~13 .lut_mask = 64'h0A080A085F7F5F7F;
defparam \PC~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N43
dffeas \PC[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14] .is_wysiwyg = "true";
defparam \PC[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N4
dffeas \pcplus_D[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[14] .is_wysiwyg = "true";
defparam \pcplus_D[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N34
dffeas \pcplus_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[14] .is_wysiwyg = "true";
defparam \pcplus_A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N37
dffeas \brtarg_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[14] .is_wysiwyg = "true";
defparam \brtarg_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N41
dffeas \pcplus_M[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_M[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[14]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_M[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N37
dffeas \jmptarg_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~37_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[14] .is_wysiwyg = "true";
defparam \jmptarg_M[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N3
cyclonev_lcell_comb \pcgood_M[14]~7 (
// Equation(s):
// \pcgood_M[14]~7_combout  = ( \dobranch_M~q  & ( jmptarg_M[14] & ( brtarg_M[14] ) ) ) # ( !\dobranch_M~q  & ( jmptarg_M[14] & ( (\pcplus_M[14]~DUPLICATE_q ) # (\isjump_M~DUPLICATE_q ) ) ) ) # ( \dobranch_M~q  & ( !jmptarg_M[14] & ( brtarg_M[14] ) ) ) # ( 
// !\dobranch_M~q  & ( !jmptarg_M[14] & ( (!\isjump_M~DUPLICATE_q  & \pcplus_M[14]~DUPLICATE_q ) ) ) )

	.dataa(!brtarg_M[14]),
	.datab(!\isjump_M~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\pcplus_M[14]~DUPLICATE_q ),
	.datae(!\dobranch_M~q ),
	.dataf(!jmptarg_M[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[14]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[14]~7 .extended_lut = "off";
defparam \pcgood_M[14]~7 .lut_mask = 64'h00CC555533FF5555;
defparam \pcgood_M[14]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y7_N46
dffeas \pcgood_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[14]~7_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[14] .is_wysiwyg = "true";
defparam \pcgood_W[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y6_N28
dffeas \bptable_rtl_0_bypass[41] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N6
cyclonev_lcell_comb \bptable~33 (
// Equation(s):
// \bptable~33_combout  = (!\bptable~11_combout  & (\bptable_rtl_0|auto_generated|ram_block1a24 )) # (\bptable~11_combout  & ((bptable_rtl_0_bypass[41])))

	.dataa(!\bptable~11_combout ),
	.datab(gnd),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a24 ),
	.datad(!bptable_rtl_0_bypass[41]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~33 .extended_lut = "off";
defparam \bptable~33 .lut_mask = 64'h0A5F0A5F0A5F0A5F;
defparam \bptable~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N54
cyclonev_lcell_comb \PC~30 (
// Equation(s):
// \PC~30_combout  = ( \pcgood_M[24]~25_combout  & ( ((!\flushed_M~DUPLICATE_q  & ((!\flush_A~4_combout ) # (!\Equal2~10_combout )))) # (\bptable~33_combout ) ) ) # ( !\pcgood_M[24]~25_combout  & ( (\bptable~33_combout  & (((\flush_A~4_combout  & 
// \Equal2~10_combout )) # (\flushed_M~DUPLICATE_q ))) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\flush_A~4_combout ),
	.datac(!\bptable~33_combout ),
	.datad(!\Equal2~10_combout ),
	.datae(gnd),
	.dataf(!\pcgood_M[24]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~30 .extended_lut = "off";
defparam \PC~30 .lut_mask = 64'h05070507AF8FAF8F;
defparam \PC~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N56
dffeas \PC[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24] .is_wysiwyg = "true";
defparam \PC[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N35
dffeas \pcplus_D[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[24] .is_wysiwyg = "true";
defparam \pcplus_D[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y5_N39
cyclonev_lcell_comb \pcplus_A[24]~feeder (
// Equation(s):
// \pcplus_A[24]~feeder_combout  = ( pcplus_D[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[24]~feeder .extended_lut = "off";
defparam \pcplus_A[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y5_N40
dffeas \pcplus_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[24] .is_wysiwyg = "true";
defparam \pcplus_A[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N9
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[25] ) + ( \Add3~110  ))
// \Add3~114  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[25] ) + ( \Add3~110  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcplus_A[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N11
dffeas \brtarg_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[25] .is_wysiwyg = "true";
defparam \brtarg_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N11
dffeas \jmptarg_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[25] .is_wysiwyg = "true";
defparam \jmptarg_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y9_N57
cyclonev_lcell_comb \pcgood_M[25]~26 (
// Equation(s):
// \pcgood_M[25]~26_combout  = ( pcplus_M[25] & ( jmptarg_M[25] & ( (!\dobranch_M~q ) # (brtarg_M[25]) ) ) ) # ( !pcplus_M[25] & ( jmptarg_M[25] & ( (!\dobranch_M~q  & ((\isjump_M~q ))) # (\dobranch_M~q  & (brtarg_M[25])) ) ) ) # ( pcplus_M[25] & ( 
// !jmptarg_M[25] & ( (!\dobranch_M~q  & ((!\isjump_M~q ))) # (\dobranch_M~q  & (brtarg_M[25])) ) ) ) # ( !pcplus_M[25] & ( !jmptarg_M[25] & ( (brtarg_M[25] & \dobranch_M~q ) ) ) )

	.dataa(!brtarg_M[25]),
	.datab(gnd),
	.datac(!\isjump_M~q ),
	.datad(!\dobranch_M~q ),
	.datae(!pcplus_M[25]),
	.dataf(!jmptarg_M[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[25]~26 .extended_lut = "off";
defparam \pcgood_M[25]~26 .lut_mask = 64'h0055F0550F55FF55;
defparam \pcgood_M[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N51
cyclonev_lcell_comb \bptable_rtl_0_bypass[42]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[42]~feeder_combout  = ( pcgood_W[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[42]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y8_N52
dffeas \bptable_rtl_0_bypass[42] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N39
cyclonev_lcell_comb \bptable~34 (
// Equation(s):
// \bptable~34_combout  = ( bptable_rtl_0_bypass[42] & ( (\bptable_rtl_0|auto_generated|ram_block1a25 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[42] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a25 ) ) )

	.dataa(!\bptable~11_combout ),
	.datab(gnd),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a25 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[42]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~34 .extended_lut = "off";
defparam \bptable~34 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \bptable~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N9
cyclonev_lcell_comb \PC~31 (
// Equation(s):
// \PC~31_combout  = ( \bptable~34_combout  & ( (((\flush_A~4_combout  & \Equal2~10_combout )) # (\pcgood_M[25]~26_combout )) # (\flushed_M~DUPLICATE_q ) ) ) # ( !\bptable~34_combout  & ( (!\flushed_M~DUPLICATE_q  & (\pcgood_M[25]~26_combout  & 
// ((!\flush_A~4_combout ) # (!\Equal2~10_combout )))) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\flush_A~4_combout ),
	.datac(!\pcgood_M[25]~26_combout ),
	.datad(!\Equal2~10_combout ),
	.datae(gnd),
	.dataf(!\bptable~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~31 .extended_lut = "off";
defparam \PC~31 .lut_mask = 64'h0A080A085F7F5F7F;
defparam \PC~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N10
dffeas \PC[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25] .is_wysiwyg = "true";
defparam \PC[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N38
dffeas \pcplus_D[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[25] .is_wysiwyg = "true";
defparam \pcplus_D[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y5_N13
dffeas \pcplus_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[25] .is_wysiwyg = "true";
defparam \pcplus_A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N14
dffeas \brtarg_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~117_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[26] .is_wysiwyg = "true";
defparam \brtarg_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N14
dffeas \jmptarg_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~117_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[26] .is_wysiwyg = "true";
defparam \jmptarg_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N42
cyclonev_lcell_comb \pcgood_M[26]~27 (
// Equation(s):
// \pcgood_M[26]~27_combout  = ( pcplus_M[26] & ( (!\dobranch_M~q  & (((!\isjump_M~DUPLICATE_q ) # (jmptarg_M[26])))) # (\dobranch_M~q  & (brtarg_M[26])) ) ) # ( !pcplus_M[26] & ( (!\dobranch_M~q  & (((\isjump_M~DUPLICATE_q  & jmptarg_M[26])))) # 
// (\dobranch_M~q  & (brtarg_M[26])) ) )

	.dataa(!\dobranch_M~q ),
	.datab(!brtarg_M[26]),
	.datac(!\isjump_M~DUPLICATE_q ),
	.datad(!jmptarg_M[26]),
	.datae(!pcplus_M[26]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[26]~27 .extended_lut = "off";
defparam \pcgood_M[26]~27 .lut_mask = 64'h111BB1BB111BB1BB;
defparam \pcgood_M[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N59
dffeas \pcgood_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[26]~27_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[26] .is_wysiwyg = "true";
defparam \pcgood_W[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N28
dffeas \bptable_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N9
cyclonev_lcell_comb \bptable~35 (
// Equation(s):
// \bptable~35_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a26  & ( (!\bptable~11_combout ) # (bptable_rtl_0_bypass[43]) ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a26  & ( (\bptable~11_combout  & bptable_rtl_0_bypass[43]) ) )

	.dataa(!\bptable~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!bptable_rtl_0_bypass[43]),
	.datae(gnd),
	.dataf(!\bptable_rtl_0|auto_generated|ram_block1a26 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~35 .extended_lut = "off";
defparam \bptable~35 .lut_mask = 64'h00550055AAFFAAFF;
defparam \bptable~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N57
cyclonev_lcell_comb \PC~32 (
// Equation(s):
// \PC~32_combout  = ( \Equal2~10_combout  & ( (!\flushed_M~DUPLICATE_q  & ((!\flush_A~4_combout  & ((\pcgood_M[26]~27_combout ))) # (\flush_A~4_combout  & (\bptable~35_combout )))) # (\flushed_M~DUPLICATE_q  & (((\bptable~35_combout )))) ) ) # ( 
// !\Equal2~10_combout  & ( (!\flushed_M~DUPLICATE_q  & ((\pcgood_M[26]~27_combout ))) # (\flushed_M~DUPLICATE_q  & (\bptable~35_combout )) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\flush_A~4_combout ),
	.datac(!\bptable~35_combout ),
	.datad(!\pcgood_M[26]~27_combout ),
	.datae(gnd),
	.dataf(!\Equal2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~32 .extended_lut = "off";
defparam \PC~32 .lut_mask = 64'h05AF05AF078F078F;
defparam \PC~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N59
dffeas \PC[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26] .is_wysiwyg = "true";
defparam \PC[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N40
dffeas \pcplus_D[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[26] .is_wysiwyg = "true";
defparam \pcplus_D[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N53
dffeas \pcplus_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[26] .is_wysiwyg = "true";
defparam \pcplus_A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N51
cyclonev_lcell_comb \result_A[26]~27 (
// Equation(s):
// \result_A[26]~27_combout  = (!\selaluout_A~DUPLICATE_q  & pcplus_A[26])

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcplus_A[26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[26]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[26]~27 .extended_lut = "off";
defparam \result_A[26]~27 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \result_A[26]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N31
dffeas \regs_rtl_1_bypass[39] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[26]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N55
dffeas \regs~60 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[26]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~60 .is_wysiwyg = "true";
defparam \regs~60 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N30
cyclonev_lcell_comb \regval2_D[26]~75 (
// Equation(s):
// \regval2_D[26]~75_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~60_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[39])))))) # (\forw2W_D~combout  & (result_W[26])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a26 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[39])))))) # (\forw2W_D~combout  & (result_W[26])) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!result_W[26]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a26 ),
	.datad(!regs_rtl_1_bypass[39]),
	.datae(!\regs~33_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~60_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[26]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[26]~75 .extended_lut = "on";
defparam \regval2_D[26]~75 .lut_mask = 64'h1B1B1B1B11BB11BB;
defparam \regval2_D[26]~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N24
cyclonev_lcell_comb \regval2_D[26]~50 (
// Equation(s):
// \regval2_D[26]~50_combout  = ( \memout_M[2]~0_combout  & ( \regval2_D[26]~75_combout  & ( (!\forw2M_D~combout ) # ((!\selmemout_M~DUPLICATE_q  & (restmp_M[26])) # (\selmemout_M~DUPLICATE_q  & ((\dbus[26]~84_combout )))) ) ) ) # ( !\memout_M[2]~0_combout  
// & ( \regval2_D[26]~75_combout  & ( (!\forw2M_D~combout ) # ((restmp_M[26] & !\selmemout_M~DUPLICATE_q )) ) ) ) # ( \memout_M[2]~0_combout  & ( !\regval2_D[26]~75_combout  & ( (\forw2M_D~combout  & ((!\selmemout_M~DUPLICATE_q  & (restmp_M[26])) # 
// (\selmemout_M~DUPLICATE_q  & ((\dbus[26]~84_combout ))))) ) ) ) # ( !\memout_M[2]~0_combout  & ( !\regval2_D[26]~75_combout  & ( (\forw2M_D~combout  & (restmp_M[26] & !\selmemout_M~DUPLICATE_q )) ) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!restmp_M[26]),
	.datac(!\dbus[26]~84_combout ),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\regval2_D[26]~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[26]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[26]~50 .extended_lut = "off";
defparam \regval2_D[26]~50 .lut_mask = 64'h11001105BBAABBAF;
defparam \regval2_D[26]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N54
cyclonev_lcell_comb \regval2_D[26]~51 (
// Equation(s):
// \regval2_D[26]~51_combout  = ( \regval2_D[26]~50_combout  & ( ((!\forw2A_D~combout ) # ((\Selector5~1_combout  & \result_A[1]~4_combout ))) # (\result_A[26]~27_combout ) ) ) # ( !\regval2_D[26]~50_combout  & ( (\forw2A_D~combout  & (((\Selector5~1_combout 
//  & \result_A[1]~4_combout )) # (\result_A[26]~27_combout ))) ) )

	.dataa(!\result_A[26]~27_combout ),
	.datab(!\Selector5~1_combout ),
	.datac(!\forw2A_D~combout ),
	.datad(!\result_A[1]~4_combout ),
	.datae(gnd),
	.dataf(!\regval2_D[26]~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[26]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[26]~51 .extended_lut = "off";
defparam \regval2_D[26]~51 .lut_mask = 64'h05070507F5F7F5F7;
defparam \regval2_D[26]~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y5_N55
dffeas \regval2_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[26]~51_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[26] .is_wysiwyg = "true";
defparam \regval2_A[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N54
cyclonev_lcell_comb \aluin2_A[26]~21 (
// Equation(s):
// \aluin2_A[26]~21_combout  = ( regval2_A[26] & ( (!\aluimm_A~DUPLICATE_q ) # (\off_A[31]~DUPLICATE_q ) ) ) # ( !regval2_A[26] & ( (\off_A[31]~DUPLICATE_q  & \aluimm_A~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[26]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[26]~21 .extended_lut = "off";
defparam \aluin2_A[26]~21 .lut_mask = 64'h00330033FF33FF33;
defparam \aluin2_A[26]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N21
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \aluin2_A[26]~21_combout  & ( regval1_A[26] & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[3])) # (alufunc_A[1] & (alufunc_A[3] & !alufunc_A[0])))) ) ) ) # ( !\aluin2_A[26]~21_combout  & ( regval1_A[26] & ( (alufunc_A[2] & 
// ((!alufunc_A[1] & (!alufunc_A[3] $ (!alufunc_A[0]))) # (alufunc_A[1] & (!alufunc_A[3] & !alufunc_A[0])))) ) ) ) # ( \aluin2_A[26]~21_combout  & ( !regval1_A[26] & ( (alufunc_A[2] & ((!alufunc_A[1] & (!alufunc_A[3] $ (!alufunc_A[0]))) # (alufunc_A[1] & 
// (!alufunc_A[3] & !alufunc_A[0])))) ) ) ) # ( !\aluin2_A[26]~21_combout  & ( !regval1_A[26] & ( (alufunc_A[2] & (alufunc_A[3] & ((!alufunc_A[1]) # (!alufunc_A[0])))) ) ) )

	.dataa(!alufunc_A[2]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[0]),
	.datae(!\aluin2_A[26]~21_combout ),
	.dataf(!regval1_A[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h0504144014404140;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N0
cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ( \Add1~89_sumout  & ( (((\Selector0~1_combout  & \Add2~89_sumout )) # (\Selector5~0_combout )) # (\Selector6~0_combout ) ) ) # ( !\Add1~89_sumout  & ( ((\Selector0~1_combout  & \Add2~89_sumout )) # (\Selector5~0_combout ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\Selector6~0_combout ),
	.datac(!\Selector5~0_combout ),
	.datad(!\Add2~89_sumout ),
	.datae(gnd),
	.dataf(!\Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N5
dffeas \aluout_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector5~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[26] .is_wysiwyg = "true";
defparam \aluout_M[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N48
cyclonev_lcell_comb \WideNor0~1 (
// Equation(s):
// \WideNor0~1_combout  = ( aluout_M[29] & ( \aluout_M[27]~DUPLICATE_q  ) ) # ( !aluout_M[29] & ( \aluout_M[27]~DUPLICATE_q  ) ) # ( aluout_M[29] & ( !\aluout_M[27]~DUPLICATE_q  ) ) # ( !aluout_M[29] & ( !\aluout_M[27]~DUPLICATE_q  & ( (aluout_M[28]) # 
// (aluout_M[26]) ) ) )

	.dataa(!aluout_M[26]),
	.datab(gnd),
	.datac(!aluout_M[28]),
	.datad(gnd),
	.datae(!aluout_M[29]),
	.dataf(!\aluout_M[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~1 .extended_lut = "off";
defparam \WideNor0~1 .lut_mask = 64'h5F5FFFFFFFFFFFFF;
defparam \WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N6
cyclonev_lcell_comb MemWE(
// Equation(s):
// \MemWE~combout  = ( !\WideNor0~2_combout  & ( !\WideNor0~3_combout  & ( (\wrmem_M~q  & (!\WideNor0~1_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\WideNor0~0_combout ))) ) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\WideNor0~1_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\WideNor0~0_combout ),
	.datae(!\WideNor0~2_combout ),
	.dataf(!\WideNor0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MemWE~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam MemWE.extended_lut = "off";
defparam MemWE.lut_mask = 64'h0400000000000000;
defparam MemWE.shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N7
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\MemWE~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N8
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_M[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N40
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_M[3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N10
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector28~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N35
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector29~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N45
cyclonev_lcell_comb \dmem~36 (
// Equation(s):
// \dmem~36_combout  = ( dmem_rtl_0_bypass[4] & ( dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[0] & (dmem_rtl_0_bypass[1] & dmem_rtl_0_bypass[3])) ) ) ) # ( !dmem_rtl_0_bypass[4] & ( dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[0] & (dmem_rtl_0_bypass[1] & 
// !dmem_rtl_0_bypass[3])) ) ) ) # ( dmem_rtl_0_bypass[4] & ( !dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[1] & dmem_rtl_0_bypass[3])) ) ) ) # ( !dmem_rtl_0_bypass[4] & ( !dmem_rtl_0_bypass[2] & ( (dmem_rtl_0_bypass[0] & 
// (!dmem_rtl_0_bypass[1] & !dmem_rtl_0_bypass[3])) ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[0]),
	.datac(!dmem_rtl_0_bypass[1]),
	.datad(!dmem_rtl_0_bypass[3]),
	.datae(!dmem_rtl_0_bypass[4]),
	.dataf(!dmem_rtl_0_bypass[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~36 .extended_lut = "off";
defparam \dmem~36 .lut_mask = 64'h3000003003000003;
defparam \dmem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N57
cyclonev_lcell_comb \dmem~40 (
// Equation(s):
// \dmem~40_combout  = ( \dmem~37_combout  & ( (\dmem~36_combout  & (\dmem~38_combout  & (\dmem~39_combout  & !\dmem~35_combout ))) ) )

	.dataa(!\dmem~36_combout ),
	.datab(!\dmem~38_combout ),
	.datac(!\dmem~39_combout ),
	.datad(!\dmem~35_combout ),
	.datae(gnd),
	.dataf(!\dmem~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~40 .extended_lut = "off";
defparam \dmem~40 .lut_mask = 64'h0000000001000100;
defparam \dmem~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N18
cyclonev_lcell_comb \dbus[13]~66 (
// Equation(s):
// \dbus[13]~66_combout  = ( \wrmem_M~q  & ( wmemval_M[13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!wmemval_M[13]),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[13]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[13]~66 .extended_lut = "off";
defparam \dbus[13]~66 .lut_mask = 64'h0000000000FF00FF;
defparam \dbus[13]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N17
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N56
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[13]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[13]~67_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y9_N50
dffeas \dmem~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[13]~67_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~14 .is_wysiwyg = "true";
defparam \dmem~14 .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[13]~67_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002012904501F0024240000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N48
cyclonev_lcell_comb \dmem~53 (
// Equation(s):
// \dmem~53_combout  = ( \dmem~14_q  & ( \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout )) ) ) ) # ( !\dmem~14_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ))) ) ) ) # ( \dmem~14_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout )) ) ) ) # ( !\dmem~14_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout )) ) ) )

	.dataa(gnd),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datae(!\dmem~14_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~53 .extended_lut = "off";
defparam \dmem~53 .lut_mask = 64'h0003CCCF3033FCFF;
defparam \dmem~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N54
cyclonev_lcell_comb \dbus[13]~67 (
// Equation(s):
// \dbus[13]~67_combout  = ( dmem_rtl_0_bypass[55] & ( \dmem~53_combout  & ( (\dbus[13]~66_combout ) # (\dbus[10]~4_combout ) ) ) ) # ( !dmem_rtl_0_bypass[55] & ( \dmem~53_combout  & ( ((!\dmem~40_combout  & (\dbus[10]~4_combout  & dmem_rtl_0_bypass[56]))) # 
// (\dbus[13]~66_combout ) ) ) ) # ( dmem_rtl_0_bypass[55] & ( !\dmem~53_combout  & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[56]) # (\dmem~40_combout )))) # (\dbus[13]~66_combout ) ) ) ) # ( !dmem_rtl_0_bypass[55] & ( !\dmem~53_combout  & ( 
// \dbus[13]~66_combout  ) ) )

	.dataa(!\dmem~40_combout ),
	.datab(!\dbus[10]~4_combout ),
	.datac(!\dbus[13]~66_combout ),
	.datad(!dmem_rtl_0_bypass[56]),
	.datae(!dmem_rtl_0_bypass[55]),
	.dataf(!\dmem~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[13]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[13]~67 .extended_lut = "off";
defparam \dbus[13]~67 .lut_mask = 64'h0F0F3F1F0F2F3F3F;
defparam \dbus[13]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \result_M[13]~25 (
// Equation(s):
// \result_M[13]~25_combout  = ( \memout_M[2]~0_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[13])))) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[13]~21_combout )) # (\dbus[13]~67_combout ))) ) ) # ( !\memout_M[2]~0_combout  & ( 
// (!\selmemout_M~DUPLICATE_q  & (restmp_M[13])) # (\selmemout_M~DUPLICATE_q  & ((\memout_M[13]~21_combout ))) ) )

	.dataa(!\dbus[13]~67_combout ),
	.datab(!restmp_M[13]),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\memout_M[13]~21_combout ),
	.datae(gnd),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[13]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[13]~25 .extended_lut = "off";
defparam \result_M[13]~25 .lut_mask = 64'h303F303F353F353F;
defparam \result_M[13]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N19
dffeas \result_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[13]~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[13] .is_wysiwyg = "true";
defparam \result_W[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N56
dffeas \regs_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[13]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N11
dffeas \regs~14 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[13]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~14 .is_wysiwyg = "true";
defparam \regs~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N9
cyclonev_lcell_comb \regval1_D[13]~34 (
// Equation(s):
// \regval1_D[13]~34_combout  = ( \regs_rtl_0|auto_generated|ram_block1a13  & ( (\regs~14_q ) # (\regs~0_q ) ) ) # ( !\regs_rtl_0|auto_generated|ram_block1a13  & ( (!\regs~0_q  & \regs~14_q ) ) )

	.dataa(gnd),
	.datab(!\regs~0_q ),
	.datac(gnd),
	.datad(!\regs~14_q ),
	.datae(gnd),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[13]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[13]~34 .extended_lut = "off";
defparam \regval1_D[13]~34 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \regval1_D[13]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \regval1_D[13]~35 (
// Equation(s):
// \regval1_D[13]~35_combout  = ( regs_rtl_0_bypass[26] & ( \regval1_D[13]~34_combout  & ( (!\forw1M_D~combout  & ((!\forw1W_D~combout ) # (result_W[13]))) ) ) ) # ( !regs_rtl_0_bypass[26] & ( \regval1_D[13]~34_combout  & ( (!\forw1M_D~combout  & 
// ((!\forw1W_D~combout  & ((!\regs~71_combout ))) # (\forw1W_D~combout  & (result_W[13])))) ) ) ) # ( regs_rtl_0_bypass[26] & ( !\regval1_D[13]~34_combout  & ( (!\forw1M_D~combout  & ((!\forw1W_D~combout  & ((\regs~71_combout ))) # (\forw1W_D~combout  & 
// (result_W[13])))) ) ) ) # ( !regs_rtl_0_bypass[26] & ( !\regval1_D[13]~34_combout  & ( (!\forw1M_D~combout  & (result_W[13] & \forw1W_D~combout )) ) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!result_W[13]),
	.datac(!\forw1W_D~combout ),
	.datad(!\regs~71_combout ),
	.datae(!regs_rtl_0_bypass[26]),
	.dataf(!\regval1_D[13]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[13]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[13]~35 .extended_lut = "off";
defparam \regval1_D[13]~35 .lut_mask = 64'h020202A2A202A2A2;
defparam \regval1_D[13]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \regval1_D[13]~33 (
// Equation(s):
// \regval1_D[13]~33_combout  = ( restmp_M[13] & ( \forw1M_D~combout  & ( (!\selmemout_M~DUPLICATE_q ) # (((\memout_M[2]~0_combout  & \dbus[13]~67_combout )) # (\memout_M[13]~21_combout )) ) ) ) # ( !restmp_M[13] & ( \forw1M_D~combout  & ( 
// (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout  & \dbus[13]~67_combout )) # (\memout_M[13]~21_combout ))) ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\dbus[13]~67_combout ),
	.datad(!\memout_M[13]~21_combout ),
	.datae(!restmp_M[13]),
	.dataf(!\forw1M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[13]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[13]~33 .extended_lut = "off";
defparam \regval1_D[13]~33 .lut_mask = 64'h000000000133CDFF;
defparam \regval1_D[13]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \regval1_D[13]~36 (
// Equation(s):
// \regval1_D[13]~36_combout  = ( \selaluout_A~DUPLICATE_q  & ( \regval1_D[13]~33_combout  & ( (!\forw1A_D~combout ) # (\Selector18~2_combout ) ) ) ) # ( !\selaluout_A~DUPLICATE_q  & ( \regval1_D[13]~33_combout  & ( (!\forw1A_D~combout ) # (pcplus_A[13]) ) ) 
// ) # ( \selaluout_A~DUPLICATE_q  & ( !\regval1_D[13]~33_combout  & ( (!\forw1A_D~combout  & (\regval1_D[13]~35_combout )) # (\forw1A_D~combout  & ((\Selector18~2_combout ))) ) ) ) # ( !\selaluout_A~DUPLICATE_q  & ( !\regval1_D[13]~33_combout  & ( 
// (!\forw1A_D~combout  & ((\regval1_D[13]~35_combout ))) # (\forw1A_D~combout  & (pcplus_A[13])) ) ) )

	.dataa(!\forw1A_D~combout ),
	.datab(!pcplus_A[13]),
	.datac(!\regval1_D[13]~35_combout ),
	.datad(!\Selector18~2_combout ),
	.datae(!\selaluout_A~DUPLICATE_q ),
	.dataf(!\regval1_D[13]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[13]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[13]~36 .extended_lut = "off";
defparam \regval1_D[13]~36 .lut_mask = 64'h1B1B0A5FBBBBAAFF;
defparam \regval1_D[13]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N31
dffeas \regval1_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[13]~36_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[13] .is_wysiwyg = "true";
defparam \regval1_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N34
dffeas \jmptarg_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[13] .is_wysiwyg = "true";
defparam \jmptarg_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N34
dffeas \brtarg_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[13] .is_wysiwyg = "true";
defparam \brtarg_M[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N48
cyclonev_lcell_comb \pcgood_M[13]~6 (
// Equation(s):
// \pcgood_M[13]~6_combout  = ( brtarg_M[13] & ( ((!\isjump_M~DUPLICATE_q  & (pcplus_M[13])) # (\isjump_M~DUPLICATE_q  & ((jmptarg_M[13])))) # (\dobranch_M~q ) ) ) # ( !brtarg_M[13] & ( (!\dobranch_M~q  & ((!\isjump_M~DUPLICATE_q  & (pcplus_M[13])) # 
// (\isjump_M~DUPLICATE_q  & ((jmptarg_M[13]))))) ) )

	.dataa(!\dobranch_M~q ),
	.datab(!pcplus_M[13]),
	.datac(!jmptarg_M[13]),
	.datad(!\isjump_M~DUPLICATE_q ),
	.datae(!brtarg_M[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[13]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[13]~6 .extended_lut = "off";
defparam \pcgood_M[13]~6 .lut_mask = 64'h220A775F220A775F;
defparam \pcgood_M[13]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N10
dffeas \pcgood_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[13]~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[13] .is_wysiwyg = "true";
defparam \pcgood_W[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N45
cyclonev_lcell_comb \bptable_rtl_0_bypass[28]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[28]~feeder_combout  = ( pcgood_W[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N46
dffeas \bptable_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N48
cyclonev_lcell_comb \bptable~13 (
// Equation(s):
// \bptable~13_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a11  & ( bptable_rtl_0_bypass[28] ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a11  & ( bptable_rtl_0_bypass[28] & ( \bptable~11_combout  ) ) ) # ( 
// \bptable_rtl_0|auto_generated|ram_block1a11  & ( !bptable_rtl_0_bypass[28] & ( !\bptable~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(gnd),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a11 ),
	.dataf(!bptable_rtl_0_bypass[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~13 .extended_lut = "off";
defparam \bptable~13 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \bptable~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N3
cyclonev_lcell_comb \PC~10 (
// Equation(s):
// \PC~10_combout  = ( \bptable~13_combout  & ( (((\flush_A~4_combout  & \Equal2~10_combout )) # (\pcgood_M[11]~3_combout )) # (\flushed_M~DUPLICATE_q ) ) ) # ( !\bptable~13_combout  & ( (!\flushed_M~DUPLICATE_q  & (\pcgood_M[11]~3_combout  & 
// ((!\flush_A~4_combout ) # (!\Equal2~10_combout )))) ) )

	.dataa(!\flush_A~4_combout ),
	.datab(!\flushed_M~DUPLICATE_q ),
	.datac(!\Equal2~10_combout ),
	.datad(!\pcgood_M[11]~3_combout ),
	.datae(gnd),
	.dataf(!\bptable~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~10 .extended_lut = "off";
defparam \PC~10 .lut_mask = 64'h00C800C837FF37FF;
defparam \PC~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N4
dffeas \PC[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11] .is_wysiwyg = "true";
defparam \PC[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N55
dffeas \pcplus_D[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[11] .is_wysiwyg = "true";
defparam \pcplus_D[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N47
dffeas \pcplus_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[11] .is_wysiwyg = "true";
defparam \pcplus_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N29
dffeas \brtarg_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[11] .is_wysiwyg = "true";
defparam \brtarg_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N28
dffeas \jmptarg_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[11] .is_wysiwyg = "true";
defparam \jmptarg_M[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N27
cyclonev_lcell_comb \pcgood_M[11]~3 (
// Equation(s):
// \pcgood_M[11]~3_combout  = ( pcplus_M[11] & ( jmptarg_M[11] & ( (!\dobranch_M~q ) # (brtarg_M[11]) ) ) ) # ( !pcplus_M[11] & ( jmptarg_M[11] & ( (!\dobranch_M~q  & (\isjump_M~DUPLICATE_q )) # (\dobranch_M~q  & ((brtarg_M[11]))) ) ) ) # ( pcplus_M[11] & ( 
// !jmptarg_M[11] & ( (!\dobranch_M~q  & (!\isjump_M~DUPLICATE_q )) # (\dobranch_M~q  & ((brtarg_M[11]))) ) ) ) # ( !pcplus_M[11] & ( !jmptarg_M[11] & ( (brtarg_M[11] & \dobranch_M~q ) ) ) )

	.dataa(!\isjump_M~DUPLICATE_q ),
	.datab(gnd),
	.datac(!brtarg_M[11]),
	.datad(!\dobranch_M~q ),
	.datae(!pcplus_M[11]),
	.dataf(!jmptarg_M[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[11]~3 .extended_lut = "off";
defparam \pcgood_M[11]~3 .lut_mask = 64'h000FAA0F550FFF0F;
defparam \pcgood_M[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N49
dffeas \pcgood_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[11]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[11] .is_wysiwyg = "true";
defparam \pcgood_W[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N22
dffeas \bptable_rtl_0_bypass[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N39
cyclonev_lcell_comb \bptable~12 (
// Equation(s):
// \bptable~12_combout  = ( bptable_rtl_0_bypass[27] & ( (\bptable_rtl_0|auto_generated|ram_block1a10 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[27] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a10 ) ) )

	.dataa(!\bptable~11_combout ),
	.datab(gnd),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a10 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~12 .extended_lut = "off";
defparam \bptable~12 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \bptable~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N3
cyclonev_lcell_comb \PC~9 (
// Equation(s):
// \PC~9_combout  = ( \pcgood_M[10]~2_combout  & ( \flush_A~4_combout  & ( ((!\flushed_M~DUPLICATE_q  & !\Equal2~10_combout )) # (\bptable~12_combout ) ) ) ) # ( !\pcgood_M[10]~2_combout  & ( \flush_A~4_combout  & ( (\bptable~12_combout  & 
// ((\Equal2~10_combout ) # (\flushed_M~DUPLICATE_q ))) ) ) ) # ( \pcgood_M[10]~2_combout  & ( !\flush_A~4_combout  & ( (!\flushed_M~DUPLICATE_q ) # (\bptable~12_combout ) ) ) ) # ( !\pcgood_M[10]~2_combout  & ( !\flush_A~4_combout  & ( 
// (\flushed_M~DUPLICATE_q  & \bptable~12_combout ) ) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\bptable~12_combout ),
	.datad(!\Equal2~10_combout ),
	.datae(!\pcgood_M[10]~2_combout ),
	.dataf(!\flush_A~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~9 .extended_lut = "off";
defparam \PC~9 .lut_mask = 64'h0505AFAF050FAF0F;
defparam \PC~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N4
dffeas \PC[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10] .is_wysiwyg = "true";
defparam \PC[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N52
dffeas \pcplus_D[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[10] .is_wysiwyg = "true";
defparam \pcplus_D[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y4_N36
cyclonev_lcell_comb \pcplus_A[10]~feeder (
// Equation(s):
// \pcplus_A[10]~feeder_combout  = ( pcplus_D[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_D[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_A[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_A[10]~feeder .extended_lut = "off";
defparam \pcplus_A[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_A[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N37
dffeas \pcplus_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_A[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[10] .is_wysiwyg = "true";
defparam \pcplus_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N26
dffeas \brtarg_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[10] .is_wysiwyg = "true";
defparam \brtarg_M[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N25
dffeas \jmptarg_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~17_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[10] .is_wysiwyg = "true";
defparam \jmptarg_M[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N51
cyclonev_lcell_comb \pcgood_M[10]~2 (
// Equation(s):
// \pcgood_M[10]~2_combout  = ( pcplus_M[10] & ( \dobranch_M~q  & ( brtarg_M[10] ) ) ) # ( !pcplus_M[10] & ( \dobranch_M~q  & ( brtarg_M[10] ) ) ) # ( pcplus_M[10] & ( !\dobranch_M~q  & ( (!\isjump_M~DUPLICATE_q ) # (jmptarg_M[10]) ) ) ) # ( !pcplus_M[10] & 
// ( !\dobranch_M~q  & ( (jmptarg_M[10] & \isjump_M~DUPLICATE_q ) ) ) )

	.dataa(!brtarg_M[10]),
	.datab(!jmptarg_M[10]),
	.datac(gnd),
	.datad(!\isjump_M~DUPLICATE_q ),
	.datae(!pcplus_M[10]),
	.dataf(!\dobranch_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[10]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[10]~2 .extended_lut = "off";
defparam \pcgood_M[10]~2 .lut_mask = 64'h0033FF3355555555;
defparam \pcgood_M[10]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N23
dffeas \pcgood_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[10]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[10] .is_wysiwyg = "true";
defparam \pcgood_W[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y7_N27
cyclonev_lcell_comb \bptable_rtl_0_bypass[35]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[35]~feeder_combout  = ( pcgood_W[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[35]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[35]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[35]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[35]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y7_N29
dffeas \bptable_rtl_0_bypass[35] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[35]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y7_N9
cyclonev_lcell_comb \bptable~30 (
// Equation(s):
// \bptable~30_combout  = ( bptable_rtl_0_bypass[35] & ( (\bptable_rtl_0|auto_generated|ram_block1a18 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[35] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a18 ) ) )

	.dataa(!\bptable~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bptable_rtl_0|auto_generated|ram_block1a18 ),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[35]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~30 .extended_lut = "off";
defparam \bptable~30 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \bptable~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N39
cyclonev_lcell_comb \PC~27 (
// Equation(s):
// \PC~27_combout  = ( \pcgood_M[18]~22_combout  & ( ((!\flushed_M~DUPLICATE_q  & ((!\flush_A~4_combout ) # (!\Equal2~10_combout )))) # (\bptable~30_combout ) ) ) # ( !\pcgood_M[18]~22_combout  & ( (\bptable~30_combout  & (((\flush_A~4_combout  & 
// \Equal2~10_combout )) # (\flushed_M~DUPLICATE_q ))) ) )

	.dataa(!\flush_A~4_combout ),
	.datab(!\flushed_M~DUPLICATE_q ),
	.datac(!\Equal2~10_combout ),
	.datad(!\bptable~30_combout ),
	.datae(gnd),
	.dataf(!\pcgood_M[18]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~27 .extended_lut = "off";
defparam \PC~27 .lut_mask = 64'h00370037C8FFC8FF;
defparam \PC~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N41
dffeas \PC[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18] .is_wysiwyg = "true";
defparam \PC[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N20
dffeas \pcplus_D[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[19] .is_wysiwyg = "true";
defparam \pcplus_D[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y10_N5
dffeas \pcplus_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[19] .is_wysiwyg = "true";
defparam \pcplus_A[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y10_N42
cyclonev_lcell_comb \result_A[19]~8 (
// Equation(s):
// \result_A[19]~8_combout  = ( pcplus_A[19] & ( !\selaluout_A~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!pcplus_A[19]),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[19]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[19]~8 .extended_lut = "off";
defparam \result_A[19]~8 .lut_mask = 64'h0000FFFF00000000;
defparam \result_A[19]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N9
cyclonev_lcell_comb \result_A[19]~34 (
// Equation(s):
// \result_A[19]~34_combout  = ( \result_A[19]~7_combout  ) # ( !\result_A[19]~7_combout  & ( \result_A[19]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\result_A[19]~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[19]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[19]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[19]~34 .extended_lut = "off";
defparam \result_A[19]~34 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \result_A[19]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N11
dffeas \restmp_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[19]~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[19] .is_wysiwyg = "true";
defparam \restmp_M[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \result_M[19]~5 (
// Equation(s):
// \result_M[19]~5_combout  = ( \dbus[19]~29_combout  & ( \memout_M[10]~10_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[19])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[2]~0_combout ) # (HexOut[19])))) ) ) ) # ( !\dbus[19]~29_combout  & ( 
// \memout_M[10]~10_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[19])) # (\selmemout_M~DUPLICATE_q  & ((HexOut[19]))) ) ) ) # ( \dbus[19]~29_combout  & ( !\memout_M[10]~10_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[19])) # 
// (\selmemout_M~DUPLICATE_q  & ((\memout_M[2]~0_combout ))) ) ) ) # ( !\dbus[19]~29_combout  & ( !\memout_M[10]~10_combout  & ( (!\selmemout_M~DUPLICATE_q  & restmp_M[19]) ) ) )

	.dataa(!\selmemout_M~DUPLICATE_q ),
	.datab(!restmp_M[19]),
	.datac(!HexOut[19]),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!\dbus[19]~29_combout ),
	.dataf(!\memout_M[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[19]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[19]~5 .extended_lut = "off";
defparam \result_M[19]~5 .lut_mask = 64'h2222227727272777;
defparam \result_M[19]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \result_W[19]~feeder (
// Equation(s):
// \result_W[19]~feeder_combout  = ( \result_M[19]~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_M[19]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_W[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_W[19]~feeder .extended_lut = "off";
defparam \result_W[19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \result_W[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N50
dffeas \result_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_W[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[19] .is_wysiwyg = "true";
defparam \result_W[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N32
dffeas \regs_rtl_1_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[19]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N19
dffeas \regs~53 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[19]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~53 .is_wysiwyg = "true";
defparam \regs~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N30
cyclonev_lcell_comb \regval2_D[19]~139 (
// Equation(s):
// \regval2_D[19]~139_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~53_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[32])))))) # (\forw2W_D~combout  & (result_W[19])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a19 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[32])))))) # (\forw2W_D~combout  & (result_W[19])) ) )

	.dataa(!result_W[19]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a19 ),
	.datad(!regs_rtl_1_bypass[32]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~53_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[19]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[19]~139 .extended_lut = "on";
defparam \regval2_D[19]~139 .lut_mask = 64'h0C3F0C3F55555555;
defparam \regval2_D[19]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N39
cyclonev_lcell_comb \regval2_D[19]~9 (
// Equation(s):
// \regval2_D[19]~9_combout  = ( \regval2_D[19]~139_combout  & ( \result_M[19]~5_combout  & ( (!\forw2A_D~combout ) # ((\result_A[19]~7_combout ) # (\result_A[19]~8_combout )) ) ) ) # ( !\regval2_D[19]~139_combout  & ( \result_M[19]~5_combout  & ( 
// (!\forw2A_D~combout  & (\forw2M_D~combout )) # (\forw2A_D~combout  & (((\result_A[19]~7_combout ) # (\result_A[19]~8_combout )))) ) ) ) # ( \regval2_D[19]~139_combout  & ( !\result_M[19]~5_combout  & ( (!\forw2A_D~combout  & (!\forw2M_D~combout )) # 
// (\forw2A_D~combout  & (((\result_A[19]~7_combout ) # (\result_A[19]~8_combout )))) ) ) ) # ( !\regval2_D[19]~139_combout  & ( !\result_M[19]~5_combout  & ( (\forw2A_D~combout  & ((\result_A[19]~7_combout ) # (\result_A[19]~8_combout ))) ) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(!\forw2M_D~combout ),
	.datac(!\result_A[19]~8_combout ),
	.datad(!\result_A[19]~7_combout ),
	.datae(!\regval2_D[19]~139_combout ),
	.dataf(!\result_M[19]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[19]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[19]~9 .extended_lut = "off";
defparam \regval2_D[19]~9 .lut_mask = 64'h05558DDD2777AFFF;
defparam \regval2_D[19]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N40
dffeas \regval2_A[19]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[19]~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[19]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N51
cyclonev_lcell_comb \result_A[19]~7 (
// Equation(s):
// \result_A[19]~7_combout  = ( \Selector12~0_combout  & ( \Add2~21_sumout  & ( \result_A[1]~4_combout  ) ) ) # ( !\Selector12~0_combout  & ( \Add2~21_sumout  & ( (\result_A[1]~4_combout  & (((\Selector6~0_combout  & \Add1~21_sumout )) # 
// (\Selector0~1_combout ))) ) ) ) # ( \Selector12~0_combout  & ( !\Add2~21_sumout  & ( \result_A[1]~4_combout  ) ) ) # ( !\Selector12~0_combout  & ( !\Add2~21_sumout  & ( (\Selector6~0_combout  & (\result_A[1]~4_combout  & \Add1~21_sumout )) ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\result_A[1]~4_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Add1~21_sumout ),
	.datae(!\Selector12~0_combout ),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[19]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[19]~7 .extended_lut = "off";
defparam \result_A[19]~7 .lut_mask = 64'h0011333303133333;
defparam \result_A[19]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y5_N38
dffeas \regs_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[19]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y5_N47
dffeas \regs~20 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[19]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~20 .is_wysiwyg = "true";
defparam \regs~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y5_N36
cyclonev_lcell_comb \regval1_D[19]~139 (
// Equation(s):
// \regval1_D[19]~139_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~20_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[32])))) # (\forw1W_D~combout  & ((((result_W[19]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a19 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[32])))) # (\forw1W_D~combout  & ((((result_W[19]))))) ) )

	.dataa(!regs_rtl_0_bypass[32]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a19 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!result_W[19]),
	.datag(!\regs~20_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[19]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[19]~139 .extended_lut = "on";
defparam \regval1_D[19]~139 .lut_mask = 64'h1D001D001DFF1DFF;
defparam \regval1_D[19]~139 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \regval1_D[19]~5 (
// Equation(s):
// \regval1_D[19]~5_combout  = ( \forw1M_D~combout  & ( \result_M[19]~5_combout  & ( ((!\forw1A_D~combout ) # (\result_A[19]~8_combout )) # (\result_A[19]~7_combout ) ) ) ) # ( !\forw1M_D~combout  & ( \result_M[19]~5_combout  & ( (!\forw1A_D~combout  & 
// (((\regval1_D[19]~139_combout )))) # (\forw1A_D~combout  & (((\result_A[19]~8_combout )) # (\result_A[19]~7_combout ))) ) ) ) # ( \forw1M_D~combout  & ( !\result_M[19]~5_combout  & ( (\forw1A_D~combout  & ((\result_A[19]~8_combout ) # 
// (\result_A[19]~7_combout ))) ) ) ) # ( !\forw1M_D~combout  & ( !\result_M[19]~5_combout  & ( (!\forw1A_D~combout  & (((\regval1_D[19]~139_combout )))) # (\forw1A_D~combout  & (((\result_A[19]~8_combout )) # (\result_A[19]~7_combout ))) ) ) )

	.dataa(!\result_A[19]~7_combout ),
	.datab(!\result_A[19]~8_combout ),
	.datac(!\regval1_D[19]~139_combout ),
	.datad(!\forw1A_D~combout ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\result_M[19]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[19]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[19]~5 .extended_lut = "off";
defparam \regval1_D[19]~5 .lut_mask = 64'h0F7700770F77FF77;
defparam \regval1_D[19]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N1
dffeas \regval1_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[19]~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[19] .is_wysiwyg = "true";
defparam \regval1_A[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N51
cyclonev_lcell_comb \Add4~101 (
// Equation(s):
// \Add4~101_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[19] ) + ( \Add4~98  ))
// \Add4~102  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[19] ) + ( \Add4~98  ))

	.dataa(!regval1_A[19]),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~101_sumout ),
	.cout(\Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \Add4~101 .extended_lut = "off";
defparam \Add4~101 .lut_mask = 64'h0000AAAA00003333;
defparam \Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N55
dffeas \jmptarg_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[20] .is_wysiwyg = "true";
defparam \jmptarg_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N56
dffeas \brtarg_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~105_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[20] .is_wysiwyg = "true";
defparam \brtarg_M[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N57
cyclonev_lcell_comb \pcgood_M[20]~24 (
// Equation(s):
// \pcgood_M[20]~24_combout  = ( brtarg_M[20] & ( ((!\isjump_M~DUPLICATE_q  & ((pcplus_M[20]))) # (\isjump_M~DUPLICATE_q  & (jmptarg_M[20]))) # (\dobranch_M~q ) ) ) # ( !brtarg_M[20] & ( (!\dobranch_M~q  & ((!\isjump_M~DUPLICATE_q  & ((pcplus_M[20]))) # 
// (\isjump_M~DUPLICATE_q  & (jmptarg_M[20])))) ) )

	.dataa(!\dobranch_M~q ),
	.datab(!jmptarg_M[20]),
	.datac(!pcplus_M[20]),
	.datad(!\isjump_M~DUPLICATE_q ),
	.datae(!brtarg_M[20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[20]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[20]~24 .extended_lut = "off";
defparam \pcgood_M[20]~24 .lut_mask = 64'h0A225F770A225F77;
defparam \pcgood_M[20]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N27
cyclonev_lcell_comb \bptable_rtl_0_bypass[37]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[37]~feeder_combout  = ( pcgood_W[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[37]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[37]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[37]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[37]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N29
dffeas \bptable_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[37]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N30
cyclonev_lcell_comb \bptable~32 (
// Equation(s):
// \bptable~32_combout  = (!\bptable~11_combout  & ((\bptable_rtl_0|auto_generated|ram_block1a20 ))) # (\bptable~11_combout  & (bptable_rtl_0_bypass[37]))

	.dataa(!\bptable~11_combout ),
	.datab(gnd),
	.datac(!bptable_rtl_0_bypass[37]),
	.datad(!\bptable_rtl_0|auto_generated|ram_block1a20 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~32 .extended_lut = "off";
defparam \bptable~32 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \bptable~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N0
cyclonev_lcell_comb \PC~29 (
// Equation(s):
// \PC~29_combout  = ( \bptable~32_combout  & ( (((\flush_A~4_combout  & \Equal2~10_combout )) # (\pcgood_M[20]~24_combout )) # (\flushed_M~DUPLICATE_q ) ) ) # ( !\bptable~32_combout  & ( (!\flushed_M~DUPLICATE_q  & (\pcgood_M[20]~24_combout  & 
// ((!\flush_A~4_combout ) # (!\Equal2~10_combout )))) ) )

	.dataa(!\flush_A~4_combout ),
	.datab(!\flushed_M~DUPLICATE_q ),
	.datac(!\Equal2~10_combout ),
	.datad(!\pcgood_M[20]~24_combout ),
	.datae(gnd),
	.dataf(!\bptable~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~29 .extended_lut = "off";
defparam \PC~29 .lut_mask = 64'h00C800C837FF37FF;
defparam \PC~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N1
dffeas \PC[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20] .is_wysiwyg = "true";
defparam \PC[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N23
dffeas \pcplus_D[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[20] .is_wysiwyg = "true";
defparam \pcplus_D[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y10_N8
dffeas \pcplus_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[20] .is_wysiwyg = "true";
defparam \pcplus_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y10_N0
cyclonev_lcell_comb \result_A[20]~6 (
// Equation(s):
// \result_A[20]~6_combout  = ( !\selaluout_A~q  & ( pcplus_A[20] ) )

	.dataa(gnd),
	.datab(!pcplus_A[20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[20]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[20]~6 .extended_lut = "off";
defparam \result_A[20]~6 .lut_mask = 64'h3333333300000000;
defparam \result_A[20]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N6
cyclonev_lcell_comb \result_A[20]~33 (
// Equation(s):
// \result_A[20]~33_combout  = ( \result_A[20]~5_combout  ) # ( !\result_A[20]~5_combout  & ( \result_A[20]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\result_A[20]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[20]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[20]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[20]~33 .extended_lut = "off";
defparam \result_A[20]~33 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \result_A[20]~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N7
dffeas \restmp_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[20]~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[20] .is_wysiwyg = "true";
defparam \restmp_M[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N42
cyclonev_lcell_comb \result_M[20]~4 (
// Equation(s):
// \result_M[20]~4_combout  = ( \dbus[20]~27_combout  & ( \memout_M[10]~10_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[20])) # (\selmemout_M~DUPLICATE_q  & (((!HexOut[20]) # (\memout_M[2]~0_combout )))) ) ) ) # ( !\dbus[20]~27_combout  & ( 
// \memout_M[10]~10_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[20])) # (\selmemout_M~DUPLICATE_q  & ((!HexOut[20]))) ) ) ) # ( \dbus[20]~27_combout  & ( !\memout_M[10]~10_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[20])) # 
// (\selmemout_M~DUPLICATE_q  & ((\memout_M[2]~0_combout ))) ) ) ) # ( !\dbus[20]~27_combout  & ( !\memout_M[10]~10_combout  & ( (restmp_M[20] & !\selmemout_M~DUPLICATE_q ) ) ) )

	.dataa(!restmp_M[20]),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!HexOut[20]),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(!\dbus[20]~27_combout ),
	.dataf(!\memout_M[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[20]~4 .extended_lut = "off";
defparam \result_M[20]~4 .lut_mask = 64'h5500553355F055F3;
defparam \result_M[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N4
dffeas \result_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_M[20]~4_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[20] .is_wysiwyg = "true";
defparam \result_W[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y6_N20
dffeas \regs_rtl_0_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[20]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N16
dffeas \regs~21 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[20]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~21 .is_wysiwyg = "true";
defparam \regs~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N18
cyclonev_lcell_comb \regval1_D[20]~143 (
// Equation(s):
// \regval1_D[20]~143_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~21_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[33])))))) # (\forw1W_D~combout  & (result_W[20])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a20 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[33])))))) # (\forw1W_D~combout  & (result_W[20])) ) )

	.dataa(!result_W[20]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a20 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!regs_rtl_0_bypass[33]),
	.datag(!\regs~21_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[20]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[20]~143 .extended_lut = "on";
defparam \regval1_D[20]~143 .lut_mask = 64'h0C550C553F553F55;
defparam \regval1_D[20]~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N36
cyclonev_lcell_comb \regval1_D[20]~4 (
// Equation(s):
// \regval1_D[20]~4_combout  = ( \result_A[20]~6_combout  & ( \result_M[20]~4_combout  & ( ((\regval1_D[20]~143_combout ) # (\forw1M_D~combout )) # (\forw1A_D~combout ) ) ) ) # ( !\result_A[20]~6_combout  & ( \result_M[20]~4_combout  & ( (!\forw1A_D~combout  
// & (((\regval1_D[20]~143_combout )) # (\forw1M_D~combout ))) # (\forw1A_D~combout  & (((\result_A[20]~5_combout )))) ) ) ) # ( \result_A[20]~6_combout  & ( !\result_M[20]~4_combout  & ( ((!\forw1M_D~combout  & \regval1_D[20]~143_combout )) # 
// (\forw1A_D~combout ) ) ) ) # ( !\result_A[20]~6_combout  & ( !\result_M[20]~4_combout  & ( (!\forw1A_D~combout  & (!\forw1M_D~combout  & ((\regval1_D[20]~143_combout )))) # (\forw1A_D~combout  & (((\result_A[20]~5_combout )))) ) ) )

	.dataa(!\forw1A_D~combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\result_A[20]~5_combout ),
	.datad(!\regval1_D[20]~143_combout ),
	.datae(!\result_A[20]~6_combout ),
	.dataf(!\result_M[20]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[20]~4 .extended_lut = "off";
defparam \regval1_D[20]~4 .lut_mask = 64'h058D55DD27AF77FF;
defparam \regval1_D[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N38
dffeas \regval1_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[20]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[20] .is_wysiwyg = "true";
defparam \regval1_A[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N42
cyclonev_lcell_comb \result_A[20]~5 (
// Equation(s):
// \result_A[20]~5_combout  = ( \Add1~17_sumout  & ( \Selector11~0_combout  & ( \result_A[1]~4_combout  ) ) ) # ( !\Add1~17_sumout  & ( \Selector11~0_combout  & ( \result_A[1]~4_combout  ) ) ) # ( \Add1~17_sumout  & ( !\Selector11~0_combout  & ( 
// (\result_A[1]~4_combout  & (((\Add2~17_sumout  & \Selector0~1_combout )) # (\Selector6~0_combout ))) ) ) ) # ( !\Add1~17_sumout  & ( !\Selector11~0_combout  & ( (\Add2~17_sumout  & (\Selector0~1_combout  & \result_A[1]~4_combout )) ) ) )

	.dataa(!\Add2~17_sumout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector6~0_combout ),
	.datad(!\result_A[1]~4_combout ),
	.datae(!\Add1~17_sumout ),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[20]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[20]~5 .extended_lut = "off";
defparam \result_A[20]~5 .lut_mask = 64'h0011001F00FF00FF;
defparam \result_A[20]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y6_N44
dffeas \regs_rtl_1_bypass[33] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[20]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N49
dffeas \regs~54 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[20]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~54 .is_wysiwyg = "true";
defparam \regs~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y6_N42
cyclonev_lcell_comb \regval2_D[20]~143 (
// Equation(s):
// \regval2_D[20]~143_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~54_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[33])))))) # (\forw2W_D~combout  & (result_W[20])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a20 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[33])))))) # (\forw2W_D~combout  & (result_W[20])) ) )

	.dataa(!result_W[20]),
	.datab(!\forw2W_D~combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a20 ),
	.datad(!regs_rtl_1_bypass[33]),
	.datae(!\regs~33_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~54_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[20]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[20]~143 .extended_lut = "on";
defparam \regval2_D[20]~143 .lut_mask = 64'h1D1D1D1D11DD11DD;
defparam \regval2_D[20]~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N12
cyclonev_lcell_comb \regval2_D[20]~8 (
// Equation(s):
// \regval2_D[20]~8_combout  = ( \result_A[20]~6_combout  & ( \result_M[20]~4_combout  & ( ((\regval2_D[20]~143_combout ) # (\forw2A_D~combout )) # (\forw2M_D~combout ) ) ) ) # ( !\result_A[20]~6_combout  & ( \result_M[20]~4_combout  & ( (!\forw2A_D~combout  
// & (((\regval2_D[20]~143_combout )) # (\forw2M_D~combout ))) # (\forw2A_D~combout  & (((\result_A[20]~5_combout )))) ) ) ) # ( \result_A[20]~6_combout  & ( !\result_M[20]~4_combout  & ( ((!\forw2M_D~combout  & \regval2_D[20]~143_combout )) # 
// (\forw2A_D~combout ) ) ) ) # ( !\result_A[20]~6_combout  & ( !\result_M[20]~4_combout  & ( (!\forw2A_D~combout  & (!\forw2M_D~combout  & ((\regval2_D[20]~143_combout )))) # (\forw2A_D~combout  & (((\result_A[20]~5_combout )))) ) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!\forw2A_D~combout ),
	.datac(!\result_A[20]~5_combout ),
	.datad(!\regval2_D[20]~143_combout ),
	.datae(!\result_A[20]~6_combout ),
	.dataf(!\result_M[20]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[20]~8 .extended_lut = "off";
defparam \regval2_D[20]~8 .lut_mask = 64'h038B33BB47CF77FF;
defparam \regval2_D[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N13
dffeas \regval2_A[20]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[20]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[20]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N9
cyclonev_lcell_comb \aluin2_A[20]~4 (
// Equation(s):
// \aluin2_A[20]~4_combout  = (!\aluimm_A~DUPLICATE_q  & (\regval2_A[20]~DUPLICATE_q )) # (\aluimm_A~DUPLICATE_q  & ((\off_A[31]~DUPLICATE_q )))

	.dataa(!\regval2_A[20]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[20]~4 .extended_lut = "off";
defparam \aluin2_A[20]~4 .lut_mask = 64'h550F550F550F550F;
defparam \aluin2_A[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N36
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( alufunc_A[2] & ( alufunc_A[3] & ( (!\aluin2_A[20]~4_combout  & ((!alufunc_A[1] & ((!alufunc_A[0]) # (!regval1_A[20]))) # (alufunc_A[1] & (!alufunc_A[0] & !regval1_A[20])))) # (\aluin2_A[20]~4_combout  & (!alufunc_A[0] & 
// (!alufunc_A[1] $ (regval1_A[20])))) ) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] & ( (!\aluin2_A[20]~4_combout  & (regval1_A[20] & (!alufunc_A[1] $ (!alufunc_A[0])))) # (\aluin2_A[20]~4_combout  & (!alufunc_A[1] $ (((!alufunc_A[0] & !regval1_A[20]))))) ) ) )

	.dataa(!\aluin2_A[20]~4_combout ),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[0]),
	.datad(!regval1_A[20]),
	.datae(!alufunc_A[2]),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h0000146C0000E890;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N33
cyclonev_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = ( \Add2~17_sumout  & ( (((\Selector6~0_combout  & \Add1~17_sumout )) # (\Selector11~0_combout )) # (\Selector0~1_combout ) ) ) # ( !\Add2~17_sumout  & ( ((\Selector6~0_combout  & \Add1~17_sumout )) # (\Selector11~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Selector11~0_combout ),
	.datad(!\Add1~17_sumout ),
	.datae(gnd),
	.dataf(!\Add2~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~1 .extended_lut = "off";
defparam \Selector11~1 .lut_mask = 64'h0F5F0F5F3F7F3F7F;
defparam \Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N35
dffeas \aluout_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector11~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[20] .is_wysiwyg = "true";
defparam \aluout_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y7_N29
dffeas \aluout_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector0~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[31] .is_wysiwyg = "true";
defparam \aluout_M[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N12
cyclonev_lcell_comb \WideNor0~3 (
// Equation(s):
// \WideNor0~3_combout  = ( aluout_M[31] & ( \aluout_M[30]~DUPLICATE_q  ) ) # ( !aluout_M[31] & ( \aluout_M[30]~DUPLICATE_q  ) ) # ( aluout_M[31] & ( !\aluout_M[30]~DUPLICATE_q  ) ) # ( !aluout_M[31] & ( !\aluout_M[30]~DUPLICATE_q  & ( 
// (\aluout_M[21]~DUPLICATE_q ) # (aluout_M[20]) ) ) )

	.dataa(!aluout_M[20]),
	.datab(gnd),
	.datac(!\aluout_M[21]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!aluout_M[31]),
	.dataf(!\aluout_M[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNor0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNor0~3 .extended_lut = "off";
defparam \WideNor0~3 .lut_mask = 64'h5F5FFFFFFFFFFFFF;
defparam \WideNor0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N6
cyclonev_lcell_comb \dbus[10]~4 (
// Equation(s):
// \dbus[10]~4_combout  = ( !\WideNor0~0_combout  & ( (!\wrmem_M~q  & (!\WideNor0~3_combout  & (!\WideNor0~1_combout  & !\WideNor0~2_combout ))) ) )

	.dataa(!\wrmem_M~q ),
	.datab(!\WideNor0~3_combout ),
	.datac(!\WideNor0~1_combout ),
	.datad(!\WideNor0~2_combout ),
	.datae(gnd),
	.dataf(!\WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[10]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[10]~4 .extended_lut = "off";
defparam \dbus[10]~4 .lut_mask = 64'h8000800000000000;
defparam \dbus[10]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[4]~99_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X21_Y9_N23
dffeas \dmem~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[4]~99_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~5 .is_wysiwyg = "true";
defparam \dmem~5 .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[4]~99_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000004801512400A5D08C120000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N21
cyclonev_lcell_comb \dbus[4]~18 (
// Equation(s):
// \dbus[4]~18_combout  = ( \dmem~5_q  & ( \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) ) # ( !\dmem~5_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ))) ) ) ) # ( \dmem~5_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~5_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datae(!\dmem~5_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[4]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[4]~18 .extended_lut = "off";
defparam \dbus[4]~18 .lut_mask = 64'h0005AAAF5505FFAF;
defparam \dbus[4]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N37
dffeas \wmemval_M[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wmemval_M[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[4]~DUPLICATE .is_wysiwyg = "true";
defparam \wmemval_M[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N39
cyclonev_lcell_comb \dbus[4]~17 (
// Equation(s):
// \dbus[4]~17_combout  = ( \dbus[2]~12_combout  & ( \Equal9~1_combout  & ( (!\Equal9~6_combout  & (\wmemval_M[4]~DUPLICATE_q  & (\wrmem_M~q ))) # (\Equal9~6_combout  & (((\wmemval_M[4]~DUPLICATE_q  & \wrmem_M~q )) # (\switches|sdata [4]))) ) ) ) # ( 
// !\dbus[2]~12_combout  & ( \Equal9~1_combout  & ( (\wmemval_M[4]~DUPLICATE_q  & \wrmem_M~q ) ) ) ) # ( \dbus[2]~12_combout  & ( !\Equal9~1_combout  & ( (\wmemval_M[4]~DUPLICATE_q  & \wrmem_M~q ) ) ) ) # ( !\dbus[2]~12_combout  & ( !\Equal9~1_combout  & ( 
// (\wmemval_M[4]~DUPLICATE_q  & \wrmem_M~q ) ) ) )

	.dataa(!\Equal9~6_combout ),
	.datab(!\wmemval_M[4]~DUPLICATE_q ),
	.datac(!\wrmem_M~q ),
	.datad(!\switches|sdata [4]),
	.datae(!\dbus[2]~12_combout ),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[4]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[4]~17 .extended_lut = "off";
defparam \dbus[4]~17 .lut_mask = 64'h0303030303030357;
defparam \dbus[4]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N24
cyclonev_lcell_comb \dbus[4]~99 (
// Equation(s):
// \dbus[4]~99_combout  = ( dmem_rtl_0_bypass[37] & ( \dbus[4]~17_combout  ) ) # ( !dmem_rtl_0_bypass[37] & ( \dbus[4]~17_combout  ) ) # ( dmem_rtl_0_bypass[37] & ( !\dbus[4]~17_combout  & ( (\dbus[10]~4_combout  & (((!dmem_rtl_0_bypass[38]) # 
// (\dmem~40_combout )) # (\dbus[4]~18_combout ))) ) ) ) # ( !dmem_rtl_0_bypass[37] & ( !\dbus[4]~17_combout  & ( (\dbus[4]~18_combout  & (!\dmem~40_combout  & (dmem_rtl_0_bypass[38] & \dbus[10]~4_combout ))) ) ) )

	.dataa(!\dbus[4]~18_combout ),
	.datab(!\dmem~40_combout ),
	.datac(!dmem_rtl_0_bypass[38]),
	.datad(!\dbus[10]~4_combout ),
	.datae(!dmem_rtl_0_bypass[37]),
	.dataf(!\dbus[4]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[4]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[4]~99 .extended_lut = "off";
defparam \dbus[4]~99 .lut_mask = 64'h000400F7FFFFFFFF;
defparam \dbus[4]~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N26
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[4]~99_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N33
cyclonev_lcell_comb \dbus[4]~19 (
// Equation(s):
// \dbus[4]~19_combout  = ( \dbus[4]~18_combout  & ( (\dbus[10]~4_combout  & (((dmem_rtl_0_bypass[38] & !\dmem~40_combout )) # (dmem_rtl_0_bypass[37]))) ) ) # ( !\dbus[4]~18_combout  & ( (\dbus[10]~4_combout  & (dmem_rtl_0_bypass[37] & 
// ((!dmem_rtl_0_bypass[38]) # (\dmem~40_combout )))) ) )

	.dataa(!dmem_rtl_0_bypass[38]),
	.datab(!\dbus[10]~4_combout ),
	.datac(!\dmem~40_combout ),
	.datad(!dmem_rtl_0_bypass[37]),
	.datae(!\dbus[4]~18_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[4]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[4]~19 .extended_lut = "off";
defparam \dbus[4]~19 .lut_mask = 64'h0023103300231033;
defparam \dbus[4]~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N5
dffeas \led[4]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wmemval_M[4]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N33
cyclonev_lcell_comb \HexOut[4]~2 (
// Equation(s):
// \HexOut[4]~2_combout  = ( !\wmemval_M[4]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wmemval_M[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[4]~2 .extended_lut = "off";
defparam \HexOut[4]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HexOut[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N34
dffeas \HexOut[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[4]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[4]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[4] .is_wysiwyg = "true";
defparam \HexOut[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N3
cyclonev_lcell_comb \memout_M[4]~7 (
// Equation(s):
// \memout_M[4]~7_combout  = ( \led[4]~_Duplicate_1_q  & ( HexOut[4] & ( !\aluout_M[5]~DUPLICATE_q  ) ) ) # ( !\led[4]~_Duplicate_1_q  & ( HexOut[4] ) ) # ( !\led[4]~_Duplicate_1_q  & ( !HexOut[4] & ( \aluout_M[5]~DUPLICATE_q  ) ) )

	.dataa(!\aluout_M[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\led[4]~_Duplicate_1_q ),
	.dataf(!HexOut[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[4]~7 .extended_lut = "off";
defparam \memout_M[4]~7 .lut_mask = 64'h55550000FFFFAAAA;
defparam \memout_M[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N57
cyclonev_lcell_comb \memout_M[4]~28 (
// Equation(s):
// \memout_M[4]~28_combout  = ( \dbus[4]~17_combout  & ( (!\memout_M[4]~7_combout ) # (\memout_M[2]~0_combout ) ) ) # ( !\dbus[4]~17_combout  & ( (!\memout_M[2]~0_combout  & ((!\memout_M[4]~7_combout ))) # (\memout_M[2]~0_combout  & (\dbus[4]~19_combout )) ) 
// )

	.dataa(!\dbus[4]~19_combout ),
	.datab(gnd),
	.datac(!\memout_M[4]~7_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(gnd),
	.dataf(!\dbus[4]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[4]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[4]~28 .extended_lut = "off";
defparam \memout_M[4]~28 .lut_mask = 64'hF055F055F0FFF0FF;
defparam \memout_M[4]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N58
dffeas \memout_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[4]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[4] .is_wysiwyg = "true";
defparam \memout_W[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N54
cyclonev_lcell_comb \wregval_W[4]~3 (
// Equation(s):
// \wregval_W[4]~3_combout  = ( \selmemout_W~DUPLICATE_q  & ( memout_W[4] & ( (!\selaluout_W~q ) # (aluout_W[4]) ) ) ) # ( !\selmemout_W~DUPLICATE_q  & ( memout_W[4] & ( (!\selaluout_W~q  & (((\selpcplus_W~q  & pcplus_W[4])))) # (\selaluout_W~q  & 
// (aluout_W[4])) ) ) ) # ( \selmemout_W~DUPLICATE_q  & ( !memout_W[4] & ( (\selaluout_W~q  & aluout_W[4]) ) ) ) # ( !\selmemout_W~DUPLICATE_q  & ( !memout_W[4] & ( (!\selaluout_W~q  & (((\selpcplus_W~q  & pcplus_W[4])))) # (\selaluout_W~q  & (aluout_W[4])) 
// ) ) )

	.dataa(!\selaluout_W~q ),
	.datab(!aluout_W[4]),
	.datac(!\selpcplus_W~q ),
	.datad(!pcplus_W[4]),
	.datae(!\selmemout_W~DUPLICATE_q ),
	.dataf(!memout_W[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[4]~3 .extended_lut = "off";
defparam \wregval_W[4]~3 .lut_mask = 64'h111B1111111BBBBB;
defparam \wregval_W[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N14
dffeas \regs_rtl_1_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \restmp_M[4]~feeder (
// Equation(s):
// \restmp_M[4]~feeder_combout  = ( \result_A[4]~2_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\restmp_M[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \restmp_M[4]~feeder .extended_lut = "off";
defparam \restmp_M[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \restmp_M[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N1
dffeas \restmp_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\restmp_M[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[4] .is_wysiwyg = "true";
defparam \restmp_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N9
cyclonev_lcell_comb \result_M[4]~2 (
// Equation(s):
// \result_M[4]~2_combout  = ( \memout_M[2]~0_combout  & ( \dbus[4]~17_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[4]) ) ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[4]~17_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[4])) # 
// (\selmemout_M~DUPLICATE_q  & ((!\memout_M[4]~7_combout ))) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[4]~17_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[4])) # (\selmemout_M~DUPLICATE_q  & ((\dbus[4]~19_combout ))) ) ) ) # ( 
// !\memout_M[2]~0_combout  & ( !\dbus[4]~17_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[4])) # (\selmemout_M~DUPLICATE_q  & ((!\memout_M[4]~7_combout ))) ) ) )

	.dataa(!restmp_M[4]),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[4]~7_combout ),
	.datad(!\dbus[4]~19_combout ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[4]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[4]~2 .extended_lut = "off";
defparam \result_M[4]~2 .lut_mask = 64'h7474447774747777;
defparam \result_M[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \result_W[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_M[4]~2_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[4]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[4] .is_wysiwyg = "true";
defparam \result_W[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N2
dffeas \regs~38 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~38 .is_wysiwyg = "true";
defparam \regs~38 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N12
cyclonev_lcell_comb \regval2_D[4]~151 (
// Equation(s):
// \regval2_D[4]~151_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & ((\regs~38_q ))) # (\regs~68_combout  & (regs_rtl_1_bypass[17]))))) # (\forw2W_D~combout  & ((((result_W[4]))))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & ((\regs_rtl_1|auto_generated|ram_block1a4 ))) # (\regs~68_combout  & (regs_rtl_1_bypass[17]))))) # (\forw2W_D~combout  & ((((result_W[4]))))) ) )

	.dataa(!\forw2W_D~combout ),
	.datab(!regs_rtl_1_bypass[17]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a4 ),
	.datad(!result_W[4]),
	.datae(!\regs~33_q ),
	.dataf(!\regs~68_combout ),
	.datag(!\regs~38_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[4]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[4]~151 .extended_lut = "on";
defparam \regval2_D[4]~151 .lut_mask = 64'h0A5F0A5F22772277;
defparam \regval2_D[4]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N36
cyclonev_lcell_comb \regval2_D[4]~6 (
// Equation(s):
// \regval2_D[4]~6_combout  = ( \regval2_D[4]~151_combout  & ( \result_M[4]~2_combout  & ( (!\forw2A_D~combout ) # (\result_A[4]~2_combout ) ) ) ) # ( !\regval2_D[4]~151_combout  & ( \result_M[4]~2_combout  & ( (!\forw2A_D~combout  & ((\forw2M_D~combout ))) 
// # (\forw2A_D~combout  & (\result_A[4]~2_combout )) ) ) ) # ( \regval2_D[4]~151_combout  & ( !\result_M[4]~2_combout  & ( (!\forw2A_D~combout  & ((!\forw2M_D~combout ))) # (\forw2A_D~combout  & (\result_A[4]~2_combout )) ) ) ) # ( 
// !\regval2_D[4]~151_combout  & ( !\result_M[4]~2_combout  & ( (\forw2A_D~combout  & \result_A[4]~2_combout ) ) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(gnd),
	.datac(!\result_A[4]~2_combout ),
	.datad(!\forw2M_D~combout ),
	.datae(!\regval2_D[4]~151_combout ),
	.dataf(!\result_M[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[4]~6 .extended_lut = "off";
defparam \regval2_D[4]~6 .lut_mask = 64'h0505AF0505AFAFAF;
defparam \regval2_D[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y9_N37
dffeas \regval2_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[4]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[4] .is_wysiwyg = "true";
defparam \regval2_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N0
cyclonev_lcell_comb \aluin2_A[4]~2 (
// Equation(s):
// \aluin2_A[4]~2_combout  = ( \aluimm_A~DUPLICATE_q  & ( off_A[4] ) ) # ( !\aluimm_A~DUPLICATE_q  & ( off_A[4] & ( regval2_A[4] ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( !off_A[4] & ( regval2_A[4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[4]),
	.datad(gnd),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!off_A[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[4]~2 .extended_lut = "off";
defparam \aluin2_A[4]~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \aluin2_A[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( regval1_A[4] & ( \aluin2_A[4]~2_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[1])) # (alufunc_A[3] & (alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( !regval1_A[4] & ( \aluin2_A[4]~2_combout  & ( (alufunc_A[2] & 
// ((!alufunc_A[3] & (!alufunc_A[1] $ (!alufunc_A[0]))) # (alufunc_A[3] & (!alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( regval1_A[4] & ( !\aluin2_A[4]~2_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[1] $ (!alufunc_A[0]))) # (alufunc_A[3] & 
// (!alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( !regval1_A[4] & ( !\aluin2_A[4]~2_combout  & ( (alufunc_A[3] & (alufunc_A[2] & ((!alufunc_A[1]) # (!alufunc_A[0])))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[0]),
	.datae(!regval1_A[4]),
	.dataf(!\aluin2_A[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h1110122012202120;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \Selector27~2 (
// Equation(s):
// \Selector27~2_combout  = ( \Selector0~0_combout  & ( \Add1~9_sumout  & ( (alufunc_A[5] & (((!alufunc_A[3]) # (\Selector27~0_combout )) # (\Add2~9_sumout ))) ) ) ) # ( !\Selector0~0_combout  & ( \Add1~9_sumout  & ( (alufunc_A[5] & \Selector27~0_combout ) ) 
// ) ) # ( \Selector0~0_combout  & ( !\Add1~9_sumout  & ( (alufunc_A[5] & (((\Add2~9_sumout  & alufunc_A[3])) # (\Selector27~0_combout ))) ) ) ) # ( !\Selector0~0_combout  & ( !\Add1~9_sumout  & ( (alufunc_A[5] & \Selector27~0_combout ) ) ) )

	.dataa(!\Add2~9_sumout ),
	.datab(!alufunc_A[5]),
	.datac(!alufunc_A[3]),
	.datad(!\Selector27~0_combout ),
	.datae(!\Selector0~0_combout ),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~2 .extended_lut = "off";
defparam \Selector27~2 .lut_mask = 64'h0033013300333133;
defparam \Selector27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \result_A[4]~2 (
// Equation(s):
// \result_A[4]~2_combout  = ( \selaluout_A~q  & ( \Selector27~2_combout  ) ) # ( !\selaluout_A~q  & ( pcplus_A[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[4]),
	.datad(!\Selector27~2_combout ),
	.datae(gnd),
	.dataf(!\selaluout_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[4]~2 .extended_lut = "off";
defparam \result_A[4]~2 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \result_A[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N53
dffeas \regs_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N59
dffeas \regs~5 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~5 .is_wysiwyg = "true";
defparam \regs~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N51
cyclonev_lcell_comb \regval1_D[4]~151 (
// Equation(s):
// \regval1_D[4]~151_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~5_q )))) # (\regs~71_combout  & (((regs_rtl_0_bypass[17])))))) # (\forw1W_D~combout  & (((result_W[4])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a4 )))) # (\regs~71_combout  & (((regs_rtl_0_bypass[17])))))) # (\forw1W_D~combout  & (((result_W[4])))) ) )

	.dataa(!\regs~71_combout ),
	.datab(!result_W[4]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!regs_rtl_0_bypass[17]),
	.datag(!\regs~5_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[4]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[4]~151 .extended_lut = "on";
defparam \regval1_D[4]~151 .lut_mask = 64'h0A330A335F335F33;
defparam \regval1_D[4]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \regval1_D[4]~2 (
// Equation(s):
// \regval1_D[4]~2_combout  = ( \result_M[4]~2_combout  & ( \regval1_D[4]~151_combout  & ( (!\forw1A_D~combout ) # (\result_A[4]~2_combout ) ) ) ) # ( !\result_M[4]~2_combout  & ( \regval1_D[4]~151_combout  & ( (!\forw1A_D~combout  & ((!\forw1M_D~combout ))) 
// # (\forw1A_D~combout  & (\result_A[4]~2_combout )) ) ) ) # ( \result_M[4]~2_combout  & ( !\regval1_D[4]~151_combout  & ( (!\forw1A_D~combout  & ((\forw1M_D~combout ))) # (\forw1A_D~combout  & (\result_A[4]~2_combout )) ) ) ) # ( !\result_M[4]~2_combout  & 
// ( !\regval1_D[4]~151_combout  & ( (\result_A[4]~2_combout  & \forw1A_D~combout ) ) ) )

	.dataa(!\result_A[4]~2_combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\forw1M_D~combout ),
	.datad(gnd),
	.datae(!\result_M[4]~2_combout ),
	.dataf(!\regval1_D[4]~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[4]~2 .extended_lut = "off";
defparam \regval1_D[4]~2 .lut_mask = 64'h11111D1DD1D1DDDD;
defparam \regval1_D[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N43
dffeas \regval1_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[4]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[4] .is_wysiwyg = "true";
defparam \regval1_A[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \Selector27~1 (
// Equation(s):
// \Selector27~1_combout  = ( \Add1~9_sumout  & ( ((\Selector0~0_combout  & ((!alufunc_A[3]) # (\Add2~9_sumout )))) # (\Selector27~0_combout ) ) ) # ( !\Add1~9_sumout  & ( ((\Add2~9_sumout  & (alufunc_A[3] & \Selector0~0_combout ))) # (\Selector27~0_combout 
// ) ) )

	.dataa(!\Add2~9_sumout ),
	.datab(!alufunc_A[3]),
	.datac(!\Selector27~0_combout ),
	.datad(!\Selector0~0_combout ),
	.datae(gnd),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~1 .extended_lut = "off";
defparam \Selector27~1 .lut_mask = 64'h0F1F0F1F0FDF0FDF;
defparam \Selector27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N41
dffeas \aluout_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector27~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[4] .is_wysiwyg = "true";
defparam \aluout_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N3
cyclonev_lcell_comb \keys|DBUS[31]~0 (
// Equation(s):
// \keys|DBUS[31]~0_combout  = ( aluout_M[7] & ( (!aluout_M[4] & (!\aluout_M[5]~DUPLICATE_q  & !\wrmem_M~q )) ) )

	.dataa(!aluout_M[4]),
	.datab(gnd),
	.datac(!\aluout_M[5]~DUPLICATE_q ),
	.datad(!\wrmem_M~q ),
	.datae(!aluout_M[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|DBUS[31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|DBUS[31]~0 .extended_lut = "off";
defparam \keys|DBUS[31]~0 .lut_mask = 64'h0000A0000000A000;
defparam \keys|DBUS[31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N7
dffeas \keys|ready~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\keys|ready~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\keys|ready~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \keys|ready~DUPLICATE .is_wysiwyg = "true";
defparam \keys|ready~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N42
cyclonev_lcell_comb \dbus[0]~5 (
// Equation(s):
// \dbus[0]~5_combout  = ( \KEY[0]~input_o  & ( \Equal9~1_combout  & ( (aluout_M[2] & (\Equal9~6_combout  & (\keys|DBUS[31]~0_combout  & \keys|ready~DUPLICATE_q ))) ) ) ) # ( !\KEY[0]~input_o  & ( \Equal9~1_combout  & ( (\Equal9~6_combout  & 
// (\keys|DBUS[31]~0_combout  & ((!aluout_M[2]) # (\keys|ready~DUPLICATE_q )))) ) ) )

	.dataa(!aluout_M[2]),
	.datab(!\Equal9~6_combout ),
	.datac(!\keys|DBUS[31]~0_combout ),
	.datad(!\keys|ready~DUPLICATE_q ),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~5 .extended_lut = "off";
defparam \dbus[0]~5 .lut_mask = 64'h0000000002030001;
defparam \dbus[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N34
dffeas \switches|ready~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\switches|ready~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\switches|ready~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \switches|ready~DUPLICATE .is_wysiwyg = "true";
defparam \switches|ready~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y7_N36
cyclonev_lcell_comb \dbus[0]~7 (
// Equation(s):
// \dbus[0]~7_combout  = ( \switches|ready~DUPLICATE_q  & ( ((\dbus[0]~6_combout  & !\wrmem_M~q )) # (\switches|sdata [0]) ) ) # ( !\switches|ready~DUPLICATE_q  & ( (\switches|sdata [0] & ((!\dbus[0]~6_combout ) # (\wrmem_M~q ))) ) )

	.dataa(gnd),
	.datab(!\dbus[0]~6_combout ),
	.datac(!\wrmem_M~q ),
	.datad(!\switches|sdata [0]),
	.datae(gnd),
	.dataf(!\switches|ready~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~7 .extended_lut = "off";
defparam \dbus[0]~7 .lut_mask = 64'h00CF00CF30FF30FF;
defparam \dbus[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N15
cyclonev_lcell_comb \dbus[0]~8 (
// Equation(s):
// \dbus[0]~8_combout  = ( \Equal9~1_combout  & ( (\dbus[0]~7_combout  & (\Equal9~6_combout  & \switches|DBUS[31]~0_combout )) ) )

	.dataa(!\dbus[0]~7_combout ),
	.datab(gnd),
	.datac(!\Equal9~6_combout ),
	.datad(!\switches|DBUS[31]~0_combout ),
	.datae(gnd),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~8 .extended_lut = "off";
defparam \dbus[0]~8 .lut_mask = 64'h0000000000050005;
defparam \dbus[0]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N38
dffeas \wmemval_M[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wmemval_M[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[0]~DUPLICATE .is_wysiwyg = "true";
defparam \wmemval_M[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N32
dffeas \led[0]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wmemval_M[0]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N30
cyclonev_lcell_comb \memout_M[0]~2 (
// Equation(s):
// \memout_M[0]~2_combout  = ( HexOut[0] & ( (!\aluout_M[5]~DUPLICATE_q ) # (\led[0]~_Duplicate_1_q ) ) ) # ( !HexOut[0] & ( (\aluout_M[5]~DUPLICATE_q  & \led[0]~_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_M[5]~DUPLICATE_q ),
	.datad(!\led[0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!HexOut[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[0]~2 .extended_lut = "off";
defparam \memout_M[0]~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \memout_M[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N39
cyclonev_lcell_comb \memout_M[0]~3 (
// Equation(s):
// \memout_M[0]~3_combout  = ( \dmem~33_combout  & ( \Equal9~1_combout  & ( (!\memout_M[0]~1_combout  & (\Equal9~6_combout  & (\memout_M[0]~2_combout  & \WideNor0~combout ))) ) ) )

	.dataa(!\memout_M[0]~1_combout ),
	.datab(!\Equal9~6_combout ),
	.datac(!\memout_M[0]~2_combout ),
	.datad(!\WideNor0~combout ),
	.datae(!\dmem~33_combout ),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[0]~3 .extended_lut = "off";
defparam \memout_M[0]~3 .lut_mask = 64'h0000000000000002;
defparam \memout_M[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y4_N30
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y4_N31
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N0
cyclonev_lcell_comb \dbus[0]~1 (
// Equation(s):
// \dbus[0]~1_combout  = ( \dmem~39_combout  & ( \dmem~38_combout  & ( (dmem_rtl_0_bypass[30] & (((!\dmem~36_combout ) # (!\dmem~37_combout )) # (\dmem~35_combout ))) ) ) ) # ( !\dmem~39_combout  & ( \dmem~38_combout  & ( dmem_rtl_0_bypass[30] ) ) ) # ( 
// \dmem~39_combout  & ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[30] ) ) ) # ( !\dmem~39_combout  & ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[30] ) ) )

	.dataa(!\dmem~35_combout ),
	.datab(!dmem_rtl_0_bypass[30]),
	.datac(!\dmem~36_combout ),
	.datad(!\dmem~37_combout ),
	.datae(!\dmem~39_combout ),
	.dataf(!\dmem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~1 .extended_lut = "off";
defparam \dbus[0]~1 .lut_mask = 64'h3333333333333331;
defparam \dbus[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N12
cyclonev_lcell_comb \dbus[0]~3 (
// Equation(s):
// \dbus[0]~3_combout  = ( !dmem_rtl_0_bypass[29] & ( !\dbus[0]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dbus[0]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~3 .extended_lut = "off";
defparam \dbus[0]~3 .lut_mask = 64'hF0F0F0F000000000;
defparam \dbus[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N42
cyclonev_lcell_comb \dbus[0]~0 (
// Equation(s):
// \dbus[0]~0_combout  = ( \wrmem_M~q  & ( \wmemval_M[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wmemval_M[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wrmem_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~0 .extended_lut = "off";
defparam \dbus[0]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \dbus[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y7_N45
cyclonev_lcell_comb \dmem~66 (
// Equation(s):
// \dmem~66_combout  = ( !\dbus[0]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~66 .extended_lut = "off";
defparam \dmem~66 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y7_N46
dffeas \dmem~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~1 .is_wysiwyg = "true";
defparam \dmem~1 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[0]~9_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[0]~9_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF140A0801D0850225001140FFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N36
cyclonev_lcell_comb \dbus[0]~2 (
// Equation(s):
// \dbus[0]~2_combout  = ( \dbus[0]~1_combout  & ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~1_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # 
// ((\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout )))) ) ) ) # ( \dbus[0]~1_combout  & ( !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0_q  & (((!\dmem~1_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout )))) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem~1_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datae(!\dbus[0]~1_combout ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~2 .extended_lut = "off";
defparam \dbus[0]~2 .lut_mask = 64'h0000C0D10000E2F3;
defparam \dbus[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N48
cyclonev_lcell_comb \dbus[0]~9 (
// Equation(s):
// \dbus[0]~9_combout  = ( \dbus[0]~2_combout  & ( \dbus[0]~5_combout  ) ) # ( !\dbus[0]~2_combout  & ( \dbus[0]~5_combout  ) ) # ( \dbus[0]~2_combout  & ( !\dbus[0]~5_combout  & ( ((\dbus[0]~8_combout ) # (\dbus[0]~0_combout )) # (\dbus[10]~4_combout ) ) ) 
// ) # ( !\dbus[0]~2_combout  & ( !\dbus[0]~5_combout  & ( (((\dbus[10]~4_combout  & \dbus[0]~3_combout )) # (\dbus[0]~8_combout )) # (\dbus[0]~0_combout ) ) ) )

	.dataa(!\dbus[10]~4_combout ),
	.datab(!\dbus[0]~3_combout ),
	.datac(!\dbus[0]~0_combout ),
	.datad(!\dbus[0]~8_combout ),
	.datae(!\dbus[0]~2_combout ),
	.dataf(!\dbus[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~9 .extended_lut = "off";
defparam \dbus[0]~9 .lut_mask = 64'h1FFF5FFFFFFFFFFF;
defparam \dbus[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[29]~0 (
// Equation(s):
// \dmem_rtl_0_bypass[29]~0_combout  = ( !\dbus[0]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dbus[0]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[29]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29]~0 .extended_lut = "off";
defparam \dmem_rtl_0_bypass[29]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dmem_rtl_0_bypass[29]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N19
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[29]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N9
cyclonev_lcell_comb \dbus[0]~93 (
// Equation(s):
// \dbus[0]~93_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\dmem~0_q  & (!\dmem~1_q )) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  & ( (!\dmem~0_q  & (!\dmem~1_q )) # (\dmem~0_q  & (((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout )))) ) )

	.dataa(!\dmem~1_q ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~93 .extended_lut = "off";
defparam \dbus[0]~93 .lut_mask = 64'h88B888B88BBB8BBB;
defparam \dbus[0]~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N30
cyclonev_lcell_comb \dbus[0]~94 (
// Equation(s):
// \dbus[0]~94_combout  = ( \dbus[0]~1_combout  & ( (\dbus[0]~93_combout  & \dbus[10]~4_combout ) ) ) # ( !\dbus[0]~1_combout  & ( (!dmem_rtl_0_bypass[29] & \dbus[10]~4_combout ) ) )

	.dataa(gnd),
	.datab(!dmem_rtl_0_bypass[29]),
	.datac(!\dbus[0]~93_combout ),
	.datad(!\dbus[10]~4_combout ),
	.datae(gnd),
	.dataf(!\dbus[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~94 .extended_lut = "off";
defparam \dbus[0]~94 .lut_mask = 64'h00CC00CC000F000F;
defparam \dbus[0]~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N24
cyclonev_lcell_comb \memout_M[0]~25 (
// Equation(s):
// \memout_M[0]~25_combout  = ( \dbus[0]~94_combout  & ( \dbus[0]~0_combout  & ( (\memout_M[0]~3_combout ) # (\memout_M[2]~0_combout ) ) ) ) # ( !\dbus[0]~94_combout  & ( \dbus[0]~0_combout  & ( (\memout_M[0]~3_combout ) # (\memout_M[2]~0_combout ) ) ) ) # ( 
// \dbus[0]~94_combout  & ( !\dbus[0]~0_combout  & ( (\memout_M[0]~3_combout ) # (\memout_M[2]~0_combout ) ) ) ) # ( !\dbus[0]~94_combout  & ( !\dbus[0]~0_combout  & ( ((\memout_M[2]~0_combout  & ((\dbus[0]~8_combout ) # (\dbus[0]~5_combout )))) # 
// (\memout_M[0]~3_combout ) ) ) )

	.dataa(!\dbus[0]~5_combout ),
	.datab(!\dbus[0]~8_combout ),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\memout_M[0]~3_combout ),
	.datae(!\dbus[0]~94_combout ),
	.dataf(!\dbus[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[0]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[0]~25 .extended_lut = "off";
defparam \memout_M[0]~25 .lut_mask = 64'h07FF0FFF0FFF0FFF;
defparam \memout_M[0]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N26
dffeas \memout_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[0]~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[0] .is_wysiwyg = "true";
defparam \memout_W[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N44
dffeas \bptable_rtl_0_bypass[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N12
cyclonev_lcell_comb \bptable~19 (
// Equation(s):
// \bptable~19_combout  = ( \bptable~11_combout  & ( bptable_rtl_0_bypass[17] ) ) # ( !\bptable~11_combout  & ( bptable_rtl_0_bypass[17] & ( \bptable_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) ) # ( !\bptable~11_combout  & ( 
// !bptable_rtl_0_bypass[17] & ( \bptable_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) )

	.dataa(gnd),
	.datab(!\bptable_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bptable~11_combout ),
	.dataf(!bptable_rtl_0_bypass[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~19 .extended_lut = "off";
defparam \bptable~19 .lut_mask = 64'h333300003333FFFF;
defparam \bptable~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N3
cyclonev_lcell_comb \PC~15 (
// Equation(s):
// \PC~15_combout  = ( \pcgood_M[0]~30_combout  & ( ((!\flushed_M~DUPLICATE_q  & ((!\flush_A~4_combout ) # (!\Equal2~10_combout )))) # (\bptable~19_combout ) ) ) # ( !\pcgood_M[0]~30_combout  & ( (\bptable~19_combout  & (((\flush_A~4_combout  & 
// \Equal2~10_combout )) # (\flushed_M~DUPLICATE_q ))) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\flush_A~4_combout ),
	.datac(!\bptable~19_combout ),
	.datad(!\Equal2~10_combout ),
	.datae(gnd),
	.dataf(!\pcgood_M[0]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~15 .extended_lut = "off";
defparam \PC~15 .lut_mask = 64'h05070507AF8FAF8F;
defparam \PC~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N4
dffeas \PC[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0] .is_wysiwyg = "true";
defparam \PC[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N29
dffeas \PC_D[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[0] .is_wysiwyg = "true";
defparam \PC_D[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N23
dffeas \PC_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N56
dffeas \PC_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_A[0]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[0] .is_wysiwyg = "true";
defparam \PC_M[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N46
dffeas \PC_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[0] .is_wysiwyg = "true";
defparam \PC_W[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N15
cyclonev_lcell_comb \wregval_W[0]~0 (
// Equation(s):
// \wregval_W[0]~0_combout  = ( \selpcplus_W~q  & ( \selaluout_W~q  & ( aluout_W[0] ) ) ) # ( !\selpcplus_W~q  & ( \selaluout_W~q  & ( aluout_W[0] ) ) ) # ( \selpcplus_W~q  & ( !\selaluout_W~q  & ( (!\selmemout_W~DUPLICATE_q  & ((PC_W[0]))) # 
// (\selmemout_W~DUPLICATE_q  & (memout_W[0])) ) ) ) # ( !\selpcplus_W~q  & ( !\selaluout_W~q  & ( (\selmemout_W~DUPLICATE_q  & memout_W[0]) ) ) )

	.dataa(!aluout_W[0]),
	.datab(!\selmemout_W~DUPLICATE_q ),
	.datac(!memout_W[0]),
	.datad(!PC_W[0]),
	.datae(!\selpcplus_W~q ),
	.dataf(!\selaluout_W~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[0]~0 .extended_lut = "off";
defparam \wregval_W[0]~0 .lut_mask = 64'h030303CF55555555;
defparam \wregval_W[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N32
dffeas \regs_rtl_1_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \restmp_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[5]~0_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[5] .is_wysiwyg = "true";
defparam \restmp_M[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N36
cyclonev_lcell_comb \result_M[5]~0 (
// Equation(s):
// \result_M[5]~0_combout  = ( \memout_M[5]~4_combout  & ( \dbus[5]~13_combout  & ( (restmp_M[5]) # (\selmemout_M~DUPLICATE_q ) ) ) ) # ( !\memout_M[5]~4_combout  & ( \dbus[5]~13_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[5])) # 
// (\selmemout_M~DUPLICATE_q  & ((\memout_M[2]~0_combout ))) ) ) ) # ( \memout_M[5]~4_combout  & ( !\dbus[5]~13_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[5])))) # (\selmemout_M~DUPLICATE_q  & (((!\memout_M[2]~0_combout )) # (\dbus[5]~11_combout 
// ))) ) ) ) # ( !\memout_M[5]~4_combout  & ( !\dbus[5]~13_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[5])))) # (\selmemout_M~DUPLICATE_q  & (\dbus[5]~11_combout  & ((\memout_M[2]~0_combout )))) ) ) )

	.dataa(!\dbus[5]~11_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!restmp_M[5]),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!\memout_M[5]~4_combout ),
	.dataf(!\dbus[5]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[5]~0 .extended_lut = "off";
defparam \result_M[5]~0 .lut_mask = 64'h0C1D3F1D0C3F3F3F;
defparam \result_M[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N38
dffeas \result_W[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[5]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[5]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[5] .is_wysiwyg = "true";
defparam \result_W[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N26
dffeas \regs~39 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[5]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~39 .is_wysiwyg = "true";
defparam \regs~39 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N30
cyclonev_lcell_comb \regval2_D[5]~159 (
// Equation(s):
// \regval2_D[5]~159_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (\regs~39_q )) # (\regs~68_combout  & (((regs_rtl_1_bypass[18])))))) # (\forw2W_D~combout  & ((((result_W[5]))))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// ((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a5 )) # (\regs~68_combout  & (((regs_rtl_1_bypass[18])))))) # (\forw2W_D~combout  & ((((result_W[5]))))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!\forw2W_D~combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a5 ),
	.datad(!regs_rtl_1_bypass[18]),
	.datae(!\regs~33_q ),
	.dataf(!result_W[5]),
	.datag(!\regs~39_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[5]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[5]~159 .extended_lut = "on";
defparam \regval2_D[5]~159 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \regval2_D[5]~159 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N48
cyclonev_lcell_comb \regval2_D[5]~4 (
// Equation(s):
// \regval2_D[5]~4_combout  = ( \result_M[5]~0_combout  & ( \result_A[5]~0_combout  & ( ((\forw2M_D~combout ) # (\forw2A_D~combout )) # (\regval2_D[5]~159_combout ) ) ) ) # ( !\result_M[5]~0_combout  & ( \result_A[5]~0_combout  & ( 
// ((\regval2_D[5]~159_combout  & !\forw2M_D~combout )) # (\forw2A_D~combout ) ) ) ) # ( \result_M[5]~0_combout  & ( !\result_A[5]~0_combout  & ( (!\forw2A_D~combout  & ((\forw2M_D~combout ) # (\regval2_D[5]~159_combout ))) ) ) ) # ( !\result_M[5]~0_combout  
// & ( !\result_A[5]~0_combout  & ( (\regval2_D[5]~159_combout  & (!\forw2A_D~combout  & !\forw2M_D~combout )) ) ) )

	.dataa(!\regval2_D[5]~159_combout ),
	.datab(gnd),
	.datac(!\forw2A_D~combout ),
	.datad(!\forw2M_D~combout ),
	.datae(!\result_M[5]~0_combout ),
	.dataf(!\result_A[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[5]~4 .extended_lut = "off";
defparam \regval2_D[5]~4 .lut_mask = 64'h500050F05F0F5FFF;
defparam \regval2_D[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N49
dffeas \regval2_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[5]~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[5] .is_wysiwyg = "true";
defparam \regval2_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \Selector26~2 (
// Equation(s):
// \Selector26~2_combout  = ( \Add1~1_sumout  & ( \Add2~1_sumout  & ( (alufunc_A[5] & ((\Selector26~0_combout ) # (\Selector0~0_combout ))) ) ) ) # ( !\Add1~1_sumout  & ( \Add2~1_sumout  & ( (alufunc_A[5] & (((\Selector0~0_combout  & alufunc_A[3])) # 
// (\Selector26~0_combout ))) ) ) ) # ( \Add1~1_sumout  & ( !\Add2~1_sumout  & ( (alufunc_A[5] & (((\Selector0~0_combout  & !alufunc_A[3])) # (\Selector26~0_combout ))) ) ) ) # ( !\Add1~1_sumout  & ( !\Add2~1_sumout  & ( (\Selector26~0_combout  & 
// alufunc_A[5]) ) ) )

	.dataa(!\Selector0~0_combout ),
	.datab(!\Selector26~0_combout ),
	.datac(!alufunc_A[3]),
	.datad(!alufunc_A[5]),
	.datae(!\Add1~1_sumout ),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~2 .extended_lut = "off";
defparam \Selector26~2 .lut_mask = 64'h0033007300370077;
defparam \Selector26~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N12
cyclonev_lcell_comb \result_A[5]~0 (
// Equation(s):
// \result_A[5]~0_combout  = ( pcplus_A[5] & ( (!\selaluout_A~DUPLICATE_q ) # (\Selector26~2_combout ) ) ) # ( !pcplus_A[5] & ( (\selaluout_A~DUPLICATE_q  & \Selector26~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~DUPLICATE_q ),
	.datad(!\Selector26~2_combout ),
	.datae(gnd),
	.dataf(!pcplus_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[5]~0 .extended_lut = "off";
defparam \result_A[5]~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \result_A[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N7
dffeas \regs_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N29
dffeas \regs~6 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[5]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~6 .is_wysiwyg = "true";
defparam \regs~6 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N6
cyclonev_lcell_comb \regval1_D[5]~159 (
// Equation(s):
// \regval1_D[5]~159_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~6_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[18])))))) # (\forw1W_D~combout  & (result_W[5])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a5 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[18])))))) # (\forw1W_D~combout  & (result_W[5])) ) )

	.dataa(!result_W[5]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!regs_rtl_0_bypass[18]),
	.datag(!\regs~6_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[5]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[5]~159 .extended_lut = "on";
defparam \regval1_D[5]~159 .lut_mask = 64'h0C550C553F553F55;
defparam \regval1_D[5]~159 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N15
cyclonev_lcell_comb \regval1_D[5]~0 (
// Equation(s):
// \regval1_D[5]~0_combout  = ( \regval1_D[5]~159_combout  & ( (!\forw1A_D~combout  & (((!\forw1M_D~combout ) # (\result_M[5]~0_combout )))) # (\forw1A_D~combout  & (\result_A[5]~0_combout )) ) ) # ( !\regval1_D[5]~159_combout  & ( (!\forw1A_D~combout  & 
// (((\forw1M_D~combout  & \result_M[5]~0_combout )))) # (\forw1A_D~combout  & (\result_A[5]~0_combout )) ) )

	.dataa(!\result_A[5]~0_combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\result_M[5]~0_combout ),
	.datae(gnd),
	.dataf(!\regval1_D[5]~159_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[5]~0 .extended_lut = "off";
defparam \regval1_D[5]~0 .lut_mask = 64'h111D111DD1DDD1DD;
defparam \regval1_D[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N17
dffeas \regval1_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[5]~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[5] .is_wysiwyg = "true";
defparam \regval1_A[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \aluin2_A[5]~0 (
// Equation(s):
// \aluin2_A[5]~0_combout  = ( off_A[5] & ( (regval2_A[5]) # (\aluimm_A~DUPLICATE_q ) ) ) # ( !off_A[5] & ( (!\aluimm_A~DUPLICATE_q  & regval2_A[5]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!regval2_A[5]),
	.datae(gnd),
	.dataf(!off_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[5]~0 .extended_lut = "off";
defparam \aluin2_A[5]~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \aluin2_A[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( regval1_A[5] & ( \aluin2_A[5]~0_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[1])) # (alufunc_A[3] & (alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( !regval1_A[5] & ( \aluin2_A[5]~0_combout  & ( (alufunc_A[2] & 
// ((!alufunc_A[3] & (!alufunc_A[1] $ (!alufunc_A[0]))) # (alufunc_A[3] & (!alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( regval1_A[5] & ( !\aluin2_A[5]~0_combout  & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[1] $ (!alufunc_A[0]))) # (alufunc_A[3] & 
// (!alufunc_A[1] & !alufunc_A[0])))) ) ) ) # ( !regval1_A[5] & ( !\aluin2_A[5]~0_combout  & ( (alufunc_A[3] & (alufunc_A[2] & ((!alufunc_A[1]) # (!alufunc_A[0])))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[2]),
	.datac(!alufunc_A[1]),
	.datad(!alufunc_A[0]),
	.datae(!regval1_A[5]),
	.dataf(!\aluin2_A[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h1110122012202120;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \Selector26~1 (
// Equation(s):
// \Selector26~1_combout  = ( \Add2~1_sumout  & ( ((\Selector0~0_combout  & ((\Add1~1_sumout ) # (alufunc_A[3])))) # (\Selector26~0_combout ) ) ) # ( !\Add2~1_sumout  & ( ((\Selector0~0_combout  & (!alufunc_A[3] & \Add1~1_sumout ))) # (\Selector26~0_combout 
// ) ) )

	.dataa(!\Selector0~0_combout ),
	.datab(!\Selector26~0_combout ),
	.datac(!alufunc_A[3]),
	.datad(!\Add1~1_sumout ),
	.datae(gnd),
	.dataf(!\Add2~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~1 .extended_lut = "off";
defparam \Selector26~1 .lut_mask = 64'h3373337337773777;
defparam \Selector26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N34
dffeas \aluout_M[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector26~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[5]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N2
dffeas \led[2]~_Duplicate_1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\led[2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \led[2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \led[2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N57
cyclonev_lcell_comb \HexOut[2]~1 (
// Equation(s):
// \HexOut[2]~1_combout  = !wmemval_M[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!wmemval_M[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HexOut[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HexOut[2]~1 .extended_lut = "off";
defparam \HexOut[2]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HexOut[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N14
dffeas \HexOut[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HexOut[2]~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[2]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[2] .is_wysiwyg = "true";
defparam \HexOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N0
cyclonev_lcell_comb \memout_M[2]~8 (
// Equation(s):
// \memout_M[2]~8_combout  = ( \led[2]~_Duplicate_1_q  & ( HexOut[2] & ( !\aluout_M[5]~DUPLICATE_q  ) ) ) # ( !\led[2]~_Duplicate_1_q  & ( HexOut[2] ) ) # ( !\led[2]~_Duplicate_1_q  & ( !HexOut[2] & ( \aluout_M[5]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\aluout_M[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\led[2]~_Duplicate_1_q ),
	.dataf(!HexOut[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[2]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[2]~8 .extended_lut = "off";
defparam \memout_M[2]~8 .lut_mask = 64'h33330000FFFFCCCC;
defparam \memout_M[2]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N48
cyclonev_lcell_comb \restmp_M[2]~feeder (
// Equation(s):
// \restmp_M[2]~feeder_combout  = ( \result_A[2]~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\result_A[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\restmp_M[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \restmp_M[2]~feeder .extended_lut = "off";
defparam \restmp_M[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \restmp_M[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y10_N49
dffeas \restmp_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\restmp_M[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[2] .is_wysiwyg = "true";
defparam \restmp_M[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N42
cyclonev_lcell_comb \result_M[2]~3 (
// Equation(s):
// \result_M[2]~3_combout  = ( \dbus[2]~22_combout  & ( \dbus[2]~25_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[2])))) # (\selmemout_M~DUPLICATE_q  & ((!\memout_M[2]~8_combout ) # ((\memout_M[2]~0_combout )))) ) ) ) # ( !\dbus[2]~22_combout  & ( 
// \dbus[2]~25_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[2])))) # (\selmemout_M~DUPLICATE_q  & ((!\memout_M[2]~8_combout ) # ((\memout_M[2]~0_combout )))) ) ) ) # ( \dbus[2]~22_combout  & ( !\dbus[2]~25_combout  & ( (!\selmemout_M~DUPLICATE_q  & 
// (((restmp_M[2])))) # (\selmemout_M~DUPLICATE_q  & ((!\memout_M[2]~8_combout ) # ((\memout_M[2]~0_combout )))) ) ) ) # ( !\dbus[2]~22_combout  & ( !\dbus[2]~25_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[2])))) # (\selmemout_M~DUPLICATE_q  & 
// (!\memout_M[2]~8_combout  & (!\memout_M[2]~0_combout ))) ) ) )

	.dataa(!\memout_M[2]~8_combout ),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!restmp_M[2]),
	.datae(!\dbus[2]~22_combout ),
	.dataf(!\dbus[2]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[2]~3 .extended_lut = "off";
defparam \result_M[2]~3 .lut_mask = 64'h08F80BFB0BFB0BFB;
defparam \result_M[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N10
dffeas \result_W[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_M[2]~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[2]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[2] .is_wysiwyg = "true";
defparam \result_W[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N26
dffeas \regs_rtl_0_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N21
cyclonev_lcell_comb \regs~3feeder (
// Equation(s):
// \regs~3feeder_combout  = ( \wregval_W[2]~4_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[2]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~3feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~3feeder .extended_lut = "off";
defparam \regs~3feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~3feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N23
dffeas \regs~3 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~3feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~3 .is_wysiwyg = "true";
defparam \regs~3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N24
cyclonev_lcell_comb \regval1_D[2]~147 (
// Equation(s):
// \regval1_D[2]~147_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~3_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[15])))))) # (\forw1W_D~combout  & (result_W[2])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a2 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[15])))))) # (\forw1W_D~combout  & (result_W[2])) ) )

	.dataa(!result_W[2]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a2 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!regs_rtl_0_bypass[15]),
	.datag(!\regs~3_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[2]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[2]~147 .extended_lut = "on";
defparam \regval1_D[2]~147 .lut_mask = 64'h0C550C553F553F55;
defparam \regval1_D[2]~147 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N39
cyclonev_lcell_comb \regval1_D[2]~3 (
// Equation(s):
// \regval1_D[2]~3_combout  = ( \regval1_D[2]~147_combout  & ( (!\forw1A_D~combout  & (((!\forw1M_D~combout ) # (\result_M[2]~3_combout )))) # (\forw1A_D~combout  & (\result_A[2]~3_combout )) ) ) # ( !\regval1_D[2]~147_combout  & ( (!\forw1A_D~combout  & 
// (((\result_M[2]~3_combout  & \forw1M_D~combout )))) # (\forw1A_D~combout  & (\result_A[2]~3_combout )) ) )

	.dataa(!\result_A[2]~3_combout ),
	.datab(!\result_M[2]~3_combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\forw1A_D~combout ),
	.datae(gnd),
	.dataf(!\regval1_D[2]~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[2]~3 .extended_lut = "off";
defparam \regval1_D[2]~3 .lut_mask = 64'h03550355F355F355;
defparam \regval1_D[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N41
dffeas \regval1_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[2]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[2] .is_wysiwyg = "true";
defparam \regval1_A[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \aluin2_A[2]~3 (
// Equation(s):
// \aluin2_A[2]~3_combout  = ( \regval2_A[2]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q ) # (\off_A[2]~DUPLICATE_q ) ) ) # ( !\regval2_A[2]~DUPLICATE_q  & ( (\aluimm_A~DUPLICATE_q  & \off_A[2]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!\off_A[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_A[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[2]~3 .extended_lut = "off";
defparam \aluin2_A[2]~3 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \aluin2_A[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( \regval1_A[2]~DUPLICATE_q  & ( \aluin2_A[2]~3_combout  & ( (alufunc_A[2] & ((!alufunc_A[1] & ((!alufunc_A[3]))) # (alufunc_A[1] & (!alufunc_A[0] & alufunc_A[3])))) ) ) ) # ( !\regval1_A[2]~DUPLICATE_q  & ( \aluin2_A[2]~3_combout 
//  & ( (alufunc_A[2] & ((!alufunc_A[0] & (!alufunc_A[1] $ (!alufunc_A[3]))) # (alufunc_A[0] & (!alufunc_A[1] & !alufunc_A[3])))) ) ) ) # ( \regval1_A[2]~DUPLICATE_q  & ( !\aluin2_A[2]~3_combout  & ( (alufunc_A[2] & ((!alufunc_A[0] & (!alufunc_A[1] $ 
// (!alufunc_A[3]))) # (alufunc_A[0] & (!alufunc_A[1] & !alufunc_A[3])))) ) ) ) # ( !\regval1_A[2]~DUPLICATE_q  & ( !\aluin2_A[2]~3_combout  & ( (alufunc_A[2] & (alufunc_A[3] & ((!alufunc_A[0]) # (!alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[3]),
	.datae(!\regval1_A[2]~DUPLICATE_q ),
	.dataf(!\aluin2_A[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h000E060806080C02;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \Selector29~2 (
// Equation(s):
// \Selector29~2_combout  = ( \Add1~13_sumout  & ( \Selector29~0_combout  & ( alufunc_A[5] ) ) ) # ( !\Add1~13_sumout  & ( \Selector29~0_combout  & ( alufunc_A[5] ) ) ) # ( \Add1~13_sumout  & ( !\Selector29~0_combout  & ( (alufunc_A[5] & 
// (\Selector0~0_combout  & ((!alufunc_A[3]) # (\Add2~13_sumout )))) ) ) ) # ( !\Add1~13_sumout  & ( !\Selector29~0_combout  & ( (\Add2~13_sumout  & (alufunc_A[3] & (alufunc_A[5] & \Selector0~0_combout ))) ) ) )

	.dataa(!\Add2~13_sumout ),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[5]),
	.datad(!\Selector0~0_combout ),
	.datae(!\Add1~13_sumout ),
	.dataf(!\Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~2 .extended_lut = "off";
defparam \Selector29~2 .lut_mask = 64'h0001000D0F0F0F0F;
defparam \Selector29~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y10_N42
cyclonev_lcell_comb \result_A[2]~3 (
// Equation(s):
// \result_A[2]~3_combout  = ( \selaluout_A~q  & ( \Selector29~2_combout  ) ) # ( !\selaluout_A~q  & ( \Selector29~2_combout  & ( pcplus_A[2] ) ) ) # ( !\selaluout_A~q  & ( !\Selector29~2_combout  & ( pcplus_A[2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!pcplus_A[2]),
	.datad(gnd),
	.datae(!\selaluout_A~q ),
	.dataf(!\Selector29~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[2]~3 .extended_lut = "off";
defparam \result_A[2]~3 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \result_A[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N50
dffeas \regs_rtl_1_bypass[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N56
dffeas \regs~36 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~36 .is_wysiwyg = "true";
defparam \regs~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N48
cyclonev_lcell_comb \regval2_D[2]~147 (
// Equation(s):
// \regval2_D[2]~147_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~36_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[15])))))) # (\forw2W_D~combout  & (result_W[2])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a2 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[15])))))) # (\forw2W_D~combout  & (result_W[2])) ) )

	.dataa(!result_W[2]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a2 ),
	.datad(!\forw2W_D~combout ),
	.datae(!\regs~33_q ),
	.dataf(!regs_rtl_1_bypass[15]),
	.datag(!\regs~36_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[2]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[2]~147 .extended_lut = "on";
defparam \regval2_D[2]~147 .lut_mask = 64'h0C550C553F553F55;
defparam \regval2_D[2]~147 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N36
cyclonev_lcell_comb \regval2_D[2]~7 (
// Equation(s):
// \regval2_D[2]~7_combout  = ( \regval2_D[2]~147_combout  & ( (!\forw2A_D~combout  & (((!\forw2M_D~combout ) # (\result_M[2]~3_combout )))) # (\forw2A_D~combout  & (\result_A[2]~3_combout )) ) ) # ( !\regval2_D[2]~147_combout  & ( (!\forw2A_D~combout  & 
// (((\result_M[2]~3_combout  & \forw2M_D~combout )))) # (\forw2A_D~combout  & (\result_A[2]~3_combout )) ) )

	.dataa(!\result_A[2]~3_combout ),
	.datab(!\result_M[2]~3_combout ),
	.datac(!\forw2A_D~combout ),
	.datad(!\forw2M_D~combout ),
	.datae(gnd),
	.dataf(!\regval2_D[2]~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[2]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[2]~7 .extended_lut = "off";
defparam \regval2_D[2]~7 .lut_mask = 64'h05350535F535F535;
defparam \regval2_D[2]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N37
dffeas \regval2_A[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[2]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N33
cyclonev_lcell_comb \Selector29~1 (
// Equation(s):
// \Selector29~1_combout  = ( \Selector29~0_combout  ) # ( !\Selector29~0_combout  & ( (\Selector0~0_combout  & ((!alufunc_A[3] & (\Add1~13_sumout )) # (alufunc_A[3] & ((\Add2~13_sumout ))))) ) )

	.dataa(!\Add1~13_sumout ),
	.datab(!\Selector0~0_combout ),
	.datac(!alufunc_A[3]),
	.datad(!\Add2~13_sumout ),
	.datae(gnd),
	.dataf(!\Selector29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~1 .extended_lut = "off";
defparam \Selector29~1 .lut_mask = 64'h10131013FFFFFFFF;
defparam \Selector29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N32
dffeas \aluout_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector29~1_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[2] .is_wysiwyg = "true";
defparam \aluout_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N54
cyclonev_lcell_comb \keys|DBUS[31]~1 (
// Equation(s):
// \keys|DBUS[31]~1_combout  = ( \Equal9~6_combout  & ( (\Equal9~1_combout  & \keys|DBUS[31]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal9~1_combout ),
	.datad(!\keys|DBUS[31]~0_combout ),
	.datae(gnd),
	.dataf(!\Equal9~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\keys|DBUS[31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \keys|DBUS[31]~1 .extended_lut = "off";
defparam \keys|DBUS[31]~1 .lut_mask = 64'h00000000000F000F;
defparam \keys|DBUS[31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N0
cyclonev_lcell_comb \dbus[3]~57 (
// Equation(s):
// \dbus[3]~57_combout  = ( \keys|DBUS[31]~1_combout  & ( \dbus[3]~56_combout  ) ) # ( !\keys|DBUS[31]~1_combout  & ( \dbus[3]~56_combout  ) ) # ( \keys|DBUS[31]~1_combout  & ( !\dbus[3]~56_combout  & ( ((!aluout_M[2] & ((!\KEY[3]~input_o ))) # (aluout_M[2] 
// & (\keys|ie~q ))) # (\dbus[3]~54_combout ) ) ) ) # ( !\keys|DBUS[31]~1_combout  & ( !\dbus[3]~56_combout  & ( \dbus[3]~54_combout  ) ) )

	.dataa(!aluout_M[2]),
	.datab(!\dbus[3]~54_combout ),
	.datac(!\keys|ie~q ),
	.datad(!\KEY[3]~input_o ),
	.datae(!\keys|DBUS[31]~1_combout ),
	.dataf(!\dbus[3]~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[3]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[3]~57 .extended_lut = "off";
defparam \dbus[3]~57 .lut_mask = 64'h3333BF37FFFFFFFF;
defparam \dbus[3]~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N36
cyclonev_lcell_comb \result_M[3]~13 (
// Equation(s):
// \result_M[3]~13_combout  = ( \memout_M[2]~0_combout  & ( \dbus[3]~53_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[3]) ) ) ) # ( !\memout_M[2]~0_combout  & ( \dbus[3]~53_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[3])) # 
// (\selmemout_M~DUPLICATE_q  & ((\memout_M[3]~19_combout ))) ) ) ) # ( \memout_M[2]~0_combout  & ( !\dbus[3]~53_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[3])) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[3]~19_combout ) # (\dbus[3]~57_combout )))) 
// ) ) ) # ( !\memout_M[2]~0_combout  & ( !\dbus[3]~53_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[3])) # (\selmemout_M~DUPLICATE_q  & ((\memout_M[3]~19_combout ))) ) ) )

	.dataa(!restmp_M[3]),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\dbus[3]~57_combout ),
	.datad(!\memout_M[3]~19_combout ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\dbus[3]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[3]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[3]~13 .extended_lut = "off";
defparam \result_M[3]~13 .lut_mask = 64'h4477477744777777;
defparam \result_M[3]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N38
dffeas \result_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[3]~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[3] .is_wysiwyg = "true";
defparam \result_W[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N32
dffeas \regs_rtl_1_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N40
dffeas \regs~37 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~37 .is_wysiwyg = "true";
defparam \regs~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N30
cyclonev_lcell_comb \regval2_D[3]~107 (
// Equation(s):
// \regval2_D[3]~107_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & (((!\regs~68_combout  & (\regs~37_q )) # (\regs~68_combout  & ((regs_rtl_1_bypass[16])))))) # (\forw2W_D~combout  & (result_W[3])) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  & 
// (((!\regs~68_combout  & (\regs_rtl_1|auto_generated|ram_block1a3 )) # (\regs~68_combout  & ((regs_rtl_1_bypass[16])))))) # (\forw2W_D~combout  & (result_W[3])) ) )

	.dataa(!result_W[3]),
	.datab(!\regs~68_combout ),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a3 ),
	.datad(!regs_rtl_1_bypass[16]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~37_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[3]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[3]~107 .extended_lut = "on";
defparam \regval2_D[3]~107 .lut_mask = 64'h0C3F0C3F55555555;
defparam \regval2_D[3]~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N18
cyclonev_lcell_comb \regval2_D[3]~26 (
// Equation(s):
// \regval2_D[3]~26_combout  = ( \result_A[3]~18_combout  & ( ((!\forw2M_D~combout  & (\regval2_D[3]~107_combout )) # (\forw2M_D~combout  & ((\result_M[3]~13_combout )))) # (\forw2A_D~combout ) ) ) # ( !\result_A[3]~18_combout  & ( (!\forw2A_D~combout  & 
// ((!\forw2M_D~combout  & (\regval2_D[3]~107_combout )) # (\forw2M_D~combout  & ((\result_M[3]~13_combout ))))) ) )

	.dataa(!\forw2M_D~combout ),
	.datab(!\forw2A_D~combout ),
	.datac(!\regval2_D[3]~107_combout ),
	.datad(!\result_M[3]~13_combout ),
	.datae(gnd),
	.dataf(!\result_A[3]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[3]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[3]~26 .extended_lut = "off";
defparam \regval2_D[3]~26 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \regval2_D[3]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N19
dffeas \regval2_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[3]~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[3] .is_wysiwyg = "true";
defparam \regval2_A[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \Selector28~2 (
// Equation(s):
// \Selector28~2_combout  = ( \Selector0~1_combout  & ( \Add1~61_sumout  & ( (alufunc_A[5] & (((\Selector6~0_combout ) # (\Selector28~0_combout )) # (\Add2~61_sumout ))) ) ) ) # ( !\Selector0~1_combout  & ( \Add1~61_sumout  & ( (alufunc_A[5] & 
// ((\Selector6~0_combout ) # (\Selector28~0_combout ))) ) ) ) # ( \Selector0~1_combout  & ( !\Add1~61_sumout  & ( (alufunc_A[5] & ((\Selector28~0_combout ) # (\Add2~61_sumout ))) ) ) ) # ( !\Selector0~1_combout  & ( !\Add1~61_sumout  & ( (alufunc_A[5] & 
// \Selector28~0_combout ) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\Add2~61_sumout ),
	.datac(!\Selector28~0_combout ),
	.datad(!\Selector6~0_combout ),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~2 .extended_lut = "off";
defparam \Selector28~2 .lut_mask = 64'h0505151505551555;
defparam \Selector28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N3
cyclonev_lcell_comb \result_A[3]~18 (
// Equation(s):
// \result_A[3]~18_combout  = ( \Selector28~2_combout  & ( (pcplus_A[3]) # (\selaluout_A~DUPLICATE_q ) ) ) # ( !\Selector28~2_combout  & ( (!\selaluout_A~DUPLICATE_q  & pcplus_A[3]) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!pcplus_A[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[3]~18 .extended_lut = "off";
defparam \result_A[3]~18 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \result_A[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y8_N8
dffeas \regs_rtl_0_bypass[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y8_N59
dffeas \regs~4 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[3]~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~4 .is_wysiwyg = "true";
defparam \regs~4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y8_N6
cyclonev_lcell_comb \regval1_D[3]~107 (
// Equation(s):
// \regval1_D[3]~107_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & (\regs~4_q )) # (\regs~71_combout  & ((regs_rtl_0_bypass[16])))))) # (\forw1W_D~combout  & (result_W[3])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a3 )) # (\regs~71_combout  & ((regs_rtl_0_bypass[16])))))) # (\forw1W_D~combout  & (result_W[3])) ) )

	.dataa(!result_W[3]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!regs_rtl_0_bypass[16]),
	.datag(!\regs~4_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[3]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[3]~107 .extended_lut = "on";
defparam \regval1_D[3]~107 .lut_mask = 64'h0C550C553F553F55;
defparam \regval1_D[3]~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N45
cyclonev_lcell_comb \regval1_D[3]~22 (
// Equation(s):
// \regval1_D[3]~22_combout  = ( \regval1_D[3]~107_combout  & ( (!\forw1A_D~combout  & ((!\forw1M_D~combout ) # ((\result_M[3]~13_combout )))) # (\forw1A_D~combout  & (((\result_A[3]~18_combout )))) ) ) # ( !\regval1_D[3]~107_combout  & ( (!\forw1A_D~combout 
//  & (\forw1M_D~combout  & ((\result_M[3]~13_combout )))) # (\forw1A_D~combout  & (((\result_A[3]~18_combout )))) ) )

	.dataa(!\forw1A_D~combout ),
	.datab(!\forw1M_D~combout ),
	.datac(!\result_A[3]~18_combout ),
	.datad(!\result_M[3]~13_combout ),
	.datae(gnd),
	.dataf(!\regval1_D[3]~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[3]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[3]~22 .extended_lut = "off";
defparam \regval1_D[3]~22 .lut_mask = 64'h052705278DAF8DAF;
defparam \regval1_D[3]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N47
dffeas \regval1_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[3]~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[3] .is_wysiwyg = "true";
defparam \regval1_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N4
dffeas \jmptarg_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~49_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[3] .is_wysiwyg = "true";
defparam \jmptarg_M[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N27
cyclonev_lcell_comb \pcgood_M[3]~10 (
// Equation(s):
// \pcgood_M[3]~10_combout  = ( brtarg_M[3] & ( jmptarg_M[3] & ( ((\isjump_M~DUPLICATE_q ) # (\dobranch_M~q )) # (pcplus_M[3]) ) ) ) # ( !brtarg_M[3] & ( jmptarg_M[3] & ( (!\dobranch_M~q  & ((\isjump_M~DUPLICATE_q ) # (pcplus_M[3]))) ) ) ) # ( brtarg_M[3] & 
// ( !jmptarg_M[3] & ( ((pcplus_M[3] & !\isjump_M~DUPLICATE_q )) # (\dobranch_M~q ) ) ) ) # ( !brtarg_M[3] & ( !jmptarg_M[3] & ( (pcplus_M[3] & (!\dobranch_M~q  & !\isjump_M~DUPLICATE_q )) ) ) )

	.dataa(!pcplus_M[3]),
	.datab(!\dobranch_M~q ),
	.datac(!\isjump_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(!brtarg_M[3]),
	.dataf(!jmptarg_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[3]~10 .extended_lut = "off";
defparam \pcgood_M[3]~10 .lut_mask = 64'h404073734C4C7F7F;
defparam \pcgood_M[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N25
dffeas \pcgood_W[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[3]~10_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[3] .is_wysiwyg = "true";
defparam \pcgood_W[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N20
dffeas \bptable_rtl_0_bypass[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N33
cyclonev_lcell_comb \bptable~20 (
// Equation(s):
// \bptable~20_combout  = ( bptable_rtl_0_bypass[18] & ( (\bptable_rtl_0|auto_generated|ram_block1a1 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[18] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a1 ) ) )

	.dataa(!\bptable~11_combout ),
	.datab(gnd),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a1 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~20 .extended_lut = "off";
defparam \bptable~20 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \bptable~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N0
cyclonev_lcell_comb \PC~16 (
// Equation(s):
// \PC~16_combout  = ( \pcgood_M[1]~31_combout  & ( ((!\flushed_M~DUPLICATE_q  & ((!\flush_A~4_combout ) # (!\Equal2~10_combout )))) # (\bptable~20_combout ) ) ) # ( !\pcgood_M[1]~31_combout  & ( (\bptable~20_combout  & (((\flush_A~4_combout  & 
// \Equal2~10_combout )) # (\flushed_M~DUPLICATE_q ))) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\flush_A~4_combout ),
	.datac(!\bptable~20_combout ),
	.datad(!\Equal2~10_combout ),
	.datae(gnd),
	.dataf(!\pcgood_M[1]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~16 .extended_lut = "off";
defparam \PC~16 .lut_mask = 64'h05070507AF8FAF8F;
defparam \PC~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N1
dffeas \PC[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1] .is_wysiwyg = "true";
defparam \PC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \PC_D[1]~feeder (
// Equation(s):
// \PC_D[1]~feeder_combout  = ( PC[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[1]~feeder .extended_lut = "off";
defparam \PC_D[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \PC_D[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[1] .is_wysiwyg = "true";
defparam \PC_D[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N20
dffeas \PC_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[1] .is_wysiwyg = "true";
defparam \PC_A[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y3_N33
cyclonev_lcell_comb \result_A[1]~24 (
// Equation(s):
// \result_A[1]~24_combout  = ( alufunc_A[5] & ( \Selector30~1_combout  & ( (PC_A[1]) # (\selaluout_A~DUPLICATE_q ) ) ) ) # ( !alufunc_A[5] & ( \Selector30~1_combout  & ( (!\selaluout_A~DUPLICATE_q  & PC_A[1]) ) ) ) # ( alufunc_A[5] & ( 
// !\Selector30~1_combout  & ( (!\selaluout_A~DUPLICATE_q  & PC_A[1]) ) ) ) # ( !alufunc_A[5] & ( !\Selector30~1_combout  & ( (!\selaluout_A~DUPLICATE_q  & PC_A[1]) ) ) )

	.dataa(!\selaluout_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!PC_A[1]),
	.datad(gnd),
	.datae(!alufunc_A[5]),
	.dataf(!\Selector30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[1]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[1]~24 .extended_lut = "off";
defparam \result_A[1]~24 .lut_mask = 64'h0A0A0A0A0A0A5F5F;
defparam \result_A[1]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y3_N1
dffeas \restmp_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\result_A[1]~24_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[1] .is_wysiwyg = "true";
defparam \restmp_M[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N48
cyclonev_lcell_comb \dbus[1]~78 (
// Equation(s):
// \dbus[1]~78_combout  = ( \keys|overrun~q  & ( \dbus[1]~77_combout  ) ) # ( !\keys|overrun~q  & ( \dbus[1]~77_combout  ) ) # ( \keys|overrun~q  & ( !\dbus[1]~77_combout  & ( ((\keys|DBUS[31]~1_combout  & ((!\KEY[1]~input_o ) # (aluout_M[2])))) # 
// (\dbus[1]~75_combout ) ) ) ) # ( !\keys|overrun~q  & ( !\dbus[1]~77_combout  & ( ((!\KEY[1]~input_o  & (!aluout_M[2] & \keys|DBUS[31]~1_combout ))) # (\dbus[1]~75_combout ) ) ) )

	.dataa(!\dbus[1]~75_combout ),
	.datab(!\KEY[1]~input_o ),
	.datac(!aluout_M[2]),
	.datad(!\keys|DBUS[31]~1_combout ),
	.datae(!\keys|overrun~q ),
	.dataf(!\dbus[1]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[1]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[1]~78 .extended_lut = "off";
defparam \dbus[1]~78 .lut_mask = 64'h55D555DFFFFFFFFF;
defparam \dbus[1]~78 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N24
cyclonev_lcell_comb \result_M[1]~15 (
// Equation(s):
// \result_M[1]~15_combout  = ( \memout_M[2]~0_combout  & ( \memout_M[1]~24_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[1]) ) ) ) # ( !\memout_M[2]~0_combout  & ( \memout_M[1]~24_combout  & ( (\selmemout_M~DUPLICATE_q ) # (restmp_M[1]) ) ) ) # ( 
// \memout_M[2]~0_combout  & ( !\memout_M[1]~24_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[1])) # (\selmemout_M~DUPLICATE_q  & (((\dbus[1]~74_combout ) # (\dbus[1]~78_combout )))) ) ) ) # ( !\memout_M[2]~0_combout  & ( !\memout_M[1]~24_combout  & ( 
// (restmp_M[1] & !\selmemout_M~DUPLICATE_q ) ) ) )

	.dataa(!restmp_M[1]),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\dbus[1]~78_combout ),
	.datad(!\dbus[1]~74_combout ),
	.datae(!\memout_M[2]~0_combout ),
	.dataf(!\memout_M[1]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[1]~15 .extended_lut = "off";
defparam \result_M[1]~15 .lut_mask = 64'h4444477777777777;
defparam \result_M[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N26
dffeas \result_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[1]~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[1] .is_wysiwyg = "true";
defparam \result_W[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y9_N8
dffeas \regs_rtl_0_bypass[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[1]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N45
cyclonev_lcell_comb \regs~2feeder (
// Equation(s):
// \regs~2feeder_combout  = ( \wregval_W[1]~24_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregval_W[1]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs~2feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs~2feeder .extended_lut = "off";
defparam \regs~2feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs~2feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y9_N47
dffeas \regs~2 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs~2feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~2 .is_wysiwyg = "true";
defparam \regs~2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N6
cyclonev_lcell_comb \regval1_D[1]~87 (
// Equation(s):
// \regval1_D[1]~87_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~2_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[14]))))) # (\forw1W_D~combout  & (result_W[1])) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a1 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[14]))))) # (\forw1W_D~combout  & (result_W[1])) ) )

	.dataa(!result_W[1]),
	.datab(!regs_rtl_0_bypass[14]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\forw1W_D~combout ),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~2_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[1]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[1]~87 .extended_lut = "on";
defparam \regval1_D[1]~87 .lut_mask = 64'h0F550F5533553355;
defparam \regval1_D[1]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N57
cyclonev_lcell_comb \regval1_D[1]~46 (
// Equation(s):
// \regval1_D[1]~46_combout  = ( \result_M[1]~15_combout  & ( (!\forw1A_D~combout  & (((\forw1M_D~combout )) # (\regval1_D[1]~87_combout ))) # (\forw1A_D~combout  & (((\result_A[1]~24_combout )))) ) ) # ( !\result_M[1]~15_combout  & ( (!\forw1A_D~combout  & 
// (\regval1_D[1]~87_combout  & ((!\forw1M_D~combout )))) # (\forw1A_D~combout  & (((\result_A[1]~24_combout )))) ) )

	.dataa(!\forw1A_D~combout ),
	.datab(!\regval1_D[1]~87_combout ),
	.datac(!\result_A[1]~24_combout ),
	.datad(!\forw1M_D~combout ),
	.datae(gnd),
	.dataf(!\result_M[1]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[1]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[1]~46 .extended_lut = "off";
defparam \regval1_D[1]~46 .lut_mask = 64'h2705270527AF27AF;
defparam \regval1_D[1]~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N58
dffeas \regval1_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[1]~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[1] .is_wysiwyg = "true";
defparam \regval1_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \jmptarg_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval1_A[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[1] .is_wysiwyg = "true";
defparam \jmptarg_M[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N54
cyclonev_lcell_comb \pcgood_M[1]~31 (
// Equation(s):
// \pcgood_M[1]~31_combout  = ( PC_M[1] & ( ((!\isjump_M~DUPLICATE_q ) # (jmptarg_M[1])) # (\dobranch_M~q ) ) ) # ( !PC_M[1] & ( (!\dobranch_M~q  & (jmptarg_M[1] & \isjump_M~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\dobranch_M~q ),
	.datac(!jmptarg_M[1]),
	.datad(!\isjump_M~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[1]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[1]~31 .extended_lut = "off";
defparam \pcgood_M[1]~31 .lut_mask = 64'h000C000CFF3FFF3F;
defparam \pcgood_M[1]~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N56
dffeas \pcgood_W[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_M[1]~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[1] .is_wysiwyg = "true";
defparam \pcgood_W[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N18
cyclonev_lcell_comb \bptable_rtl_0_bypass[32]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[32]~feeder_combout  = ( pcgood_W[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[32]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N19
dffeas \bptable_rtl_0_bypass[32] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N36
cyclonev_lcell_comb \bptable~17 (
// Equation(s):
// \bptable~17_combout  = ( bptable_rtl_0_bypass[32] & ( (\bptable_rtl_0|auto_generated|ram_block1a15 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[32] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a15 ) ) )

	.dataa(!\bptable~11_combout ),
	.datab(gnd),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a15 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[32]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~17 .extended_lut = "off";
defparam \bptable~17 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \bptable~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N48
cyclonev_lcell_comb \PC~14 (
// Equation(s):
// \PC~14_combout  = ( \bptable~17_combout  & ( \pcgood_M[15]~8_combout  ) ) # ( !\bptable~17_combout  & ( \pcgood_M[15]~8_combout  & ( (!\flushed_M~DUPLICATE_q  & ((!\flush_A~4_combout ) # (!\Equal2~10_combout ))) ) ) ) # ( \bptable~17_combout  & ( 
// !\pcgood_M[15]~8_combout  & ( ((\flush_A~4_combout  & \Equal2~10_combout )) # (\flushed_M~DUPLICATE_q ) ) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\flush_A~4_combout ),
	.datac(!\Equal2~10_combout ),
	.datad(gnd),
	.datae(!\bptable~17_combout ),
	.dataf(!\pcgood_M[15]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~14 .extended_lut = "off";
defparam \PC~14 .lut_mask = 64'h00005757A8A8FFFF;
defparam \PC~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N50
dffeas \PC[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15] .is_wysiwyg = "true";
defparam \PC[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N7
dffeas \pcplus_D[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[15] .is_wysiwyg = "true";
defparam \pcplus_D[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N47
dffeas \pcplus_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[15] .is_wysiwyg = "true";
defparam \pcplus_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N39
cyclonev_lcell_comb \pcplus_M[15]~feeder (
// Equation(s):
// \pcplus_M[15]~feeder_combout  = ( pcplus_A[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_M[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_M[15]~feeder .extended_lut = "off";
defparam \pcplus_M[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_M[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N40
dffeas \pcplus_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_M[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[15] .is_wysiwyg = "true";
defparam \pcplus_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N45
cyclonev_lcell_comb \pcplus_W[15]~feeder (
// Equation(s):
// \pcplus_W[15]~feeder_combout  = ( pcplus_M[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_M[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcplus_W[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcplus_W[15]~feeder .extended_lut = "off";
defparam \pcplus_W[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \pcplus_W[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N46
dffeas \pcplus_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcplus_W[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_W[15] .is_wysiwyg = "true";
defparam \pcplus_W[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N54
cyclonev_lcell_comb \memout_M[15]~35 (
// Equation(s):
// \memout_M[15]~35_combout  = ( \memout_M[10]~10_combout  & ( ((\memout_M[2]~0_combout  & \dbus[15]~37_combout )) # (HexOut[15]) ) ) # ( !\memout_M[10]~10_combout  & ( (\memout_M[2]~0_combout  & \dbus[15]~37_combout ) ) )

	.dataa(gnd),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!HexOut[15]),
	.datad(!\dbus[15]~37_combout ),
	.datae(gnd),
	.dataf(!\memout_M[10]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[15]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[15]~35 .extended_lut = "off";
defparam \memout_M[15]~35 .lut_mask = 64'h003300330F3F0F3F;
defparam \memout_M[15]~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N55
dffeas \memout_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memout_M[15]~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(memout_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \memout_W[15] .is_wysiwyg = "true";
defparam \memout_W[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N0
cyclonev_lcell_comb \wregval_W[15]~10 (
// Equation(s):
// \wregval_W[15]~10_combout  = ( \selpcplus_W~q  & ( memout_W[15] & ( (!\selaluout_W~q  & (((\selmemout_W~q ) # (pcplus_W[15])))) # (\selaluout_W~q  & (aluout_W[15])) ) ) ) # ( !\selpcplus_W~q  & ( memout_W[15] & ( (!\selaluout_W~q  & ((\selmemout_W~q ))) # 
// (\selaluout_W~q  & (aluout_W[15])) ) ) ) # ( \selpcplus_W~q  & ( !memout_W[15] & ( (!\selaluout_W~q  & (((pcplus_W[15] & !\selmemout_W~q )))) # (\selaluout_W~q  & (aluout_W[15])) ) ) ) # ( !\selpcplus_W~q  & ( !memout_W[15] & ( (aluout_W[15] & 
// \selaluout_W~q ) ) ) )

	.dataa(!aluout_W[15]),
	.datab(!pcplus_W[15]),
	.datac(!\selaluout_W~q ),
	.datad(!\selmemout_W~q ),
	.datae(!\selpcplus_W~q ),
	.dataf(!memout_W[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregval_W[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregval_W[15]~10 .extended_lut = "off";
defparam \wregval_W[15]~10 .lut_mask = 64'h0505350505F535F5;
defparam \wregval_W[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N38
dffeas \regs_rtl_0_bypass[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[15]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N59
dffeas \regs~16 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[15]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~16 .is_wysiwyg = "true";
defparam \regs~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N36
cyclonev_lcell_comb \regval1_D[15]~123 (
// Equation(s):
// \regval1_D[15]~123_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~16_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[28]))))) # (\forw1W_D~combout  & (((result_W[15])))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a15 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[28]))))) # (\forw1W_D~combout  & (((result_W[15])))) ) )

	.dataa(!regs_rtl_0_bypass[28]),
	.datab(!result_W[15]),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a15 ),
	.datad(!\regs~71_combout ),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~16_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[15]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[15]~123 .extended_lut = "on";
defparam \regval1_D[15]~123 .lut_mask = 64'h0F550F5533333333;
defparam \regval1_D[15]~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N15
cyclonev_lcell_comb \regval1_D[15]~9 (
// Equation(s):
// \regval1_D[15]~9_combout  = ( alufunc_A[5] & ( (\forw1A_D~combout  & ((!\selaluout_A~DUPLICATE_q  & ((pcplus_A[15]))) # (\selaluout_A~DUPLICATE_q  & (\Selector16~0_combout )))) ) ) # ( !alufunc_A[5] & ( (!\selaluout_A~DUPLICATE_q  & (\forw1A_D~combout  & 
// pcplus_A[15])) ) )

	.dataa(!\Selector16~0_combout ),
	.datab(!\selaluout_A~DUPLICATE_q ),
	.datac(!\forw1A_D~combout ),
	.datad(!pcplus_A[15]),
	.datae(gnd),
	.dataf(!alufunc_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[15]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[15]~9 .extended_lut = "off";
defparam \regval1_D[15]~9 .lut_mask = 64'h000C000C010D010D;
defparam \regval1_D[15]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N42
cyclonev_lcell_comb \regval1_D[15]~10 (
// Equation(s):
// \regval1_D[15]~10_combout  = ( \regval1_D[15]~9_combout  ) # ( !\regval1_D[15]~9_combout  & ( (!\forw1A_D~combout  & ((!\forw1M_D~combout  & (\regval1_D[15]~123_combout )) # (\forw1M_D~combout  & ((\result_M[15]~9_combout ))))) ) )

	.dataa(!\regval1_D[15]~123_combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\result_M[15]~9_combout ),
	.datad(!\forw1M_D~combout ),
	.datae(gnd),
	.dataf(!\regval1_D[15]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[15]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[15]~10 .extended_lut = "off";
defparam \regval1_D[15]~10 .lut_mask = 64'h440C440CFFFFFFFF;
defparam \regval1_D[15]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N44
dffeas \regval1_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[15]~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[15] .is_wysiwyg = "true";
defparam \regval1_A[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N0
cyclonev_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ( !\aluimm_A~DUPLICATE_q  & ( (!alufunc_A[0] & (!alufunc_A[3] $ (((!alufunc_A[1] & (\regval2_A[15]~DUPLICATE_q  & \regval1_A[15]~DUPLICATE_q )) # (alufunc_A[1] & (!\regval2_A[15]~DUPLICATE_q  $ (!\regval1_A[15]~DUPLICATE_q ))))))) 
// # (alufunc_A[0] & ((!alufunc_A[3] $ (((\regval1_A[15]~DUPLICATE_q ) # (\regval2_A[15]~DUPLICATE_q )))) # (alufunc_A[1]))) ) ) # ( \aluimm_A~DUPLICATE_q  & ( (!alufunc_A[0] & (!alufunc_A[3] $ (((!alufunc_A[1] & (\off_A[31]~DUPLICATE_q  & 
// \regval1_A[15]~DUPLICATE_q )) # (alufunc_A[1] & (!\off_A[31]~DUPLICATE_q  $ (!\regval1_A[15]~DUPLICATE_q ))))))) # (alufunc_A[0] & ((!alufunc_A[3] $ (((\regval1_A[15]~DUPLICATE_q ) # (\off_A[31]~DUPLICATE_q )))) # (alufunc_A[1]))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!alufunc_A[1]),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!alufunc_A[3]),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!\regval1_A[15]~DUPLICATE_q ),
	.datag(!\regval2_A[15]~DUPLICATE_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~2 .extended_lut = "on";
defparam \Selector16~2 .lut_mask = 64'hF917F917937D937D;
defparam \Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N3
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \Selector0~1_combout  & ( \Add1~37_sumout  & ( (((alufunc_A[2] & !\Selector16~2_combout )) # (\Add2~37_sumout )) # (\Selector6~0_combout ) ) ) ) # ( !\Selector0~1_combout  & ( \Add1~37_sumout  & ( ((alufunc_A[2] & 
// !\Selector16~2_combout )) # (\Selector6~0_combout ) ) ) ) # ( \Selector0~1_combout  & ( !\Add1~37_sumout  & ( ((alufunc_A[2] & !\Selector16~2_combout )) # (\Add2~37_sumout ) ) ) ) # ( !\Selector0~1_combout  & ( !\Add1~37_sumout  & ( (alufunc_A[2] & 
// !\Selector16~2_combout ) ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Add2~37_sumout ),
	.datac(!alufunc_A[2]),
	.datad(!\Selector16~2_combout ),
	.datae(!\Selector0~1_combout ),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h0F003F335F557F77;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N24
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( \Selector16~0_combout  & ( alufunc_A[5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N25
dffeas \dmem_rtl_0|auto_generated|addr_store_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector16~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|addr_store_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N48
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|address_reg_b[0]~0 (
// Equation(s):
// \dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout  = ( \flush_A~4_combout  & ( \Selector16~0_combout  & ( (!\flushed_M~DUPLICATE_q  & ((!\Equal2~10_combout  & ((\dmem_rtl_0|auto_generated|addr_store_b [0]))) # (\Equal2~10_combout  & (alufunc_A[5])))) 
// # (\flushed_M~DUPLICATE_q  & (alufunc_A[5])) ) ) ) # ( !\flush_A~4_combout  & ( \Selector16~0_combout  & ( (!\flushed_M~DUPLICATE_q  & ((\dmem_rtl_0|auto_generated|addr_store_b [0]))) # (\flushed_M~DUPLICATE_q  & (alufunc_A[5])) ) ) ) # ( 
// \flush_A~4_combout  & ( !\Selector16~0_combout  & ( (!\flushed_M~DUPLICATE_q  & (!\Equal2~10_combout  & \dmem_rtl_0|auto_generated|addr_store_b [0])) ) ) ) # ( !\flush_A~4_combout  & ( !\Selector16~0_combout  & ( (!\flushed_M~DUPLICATE_q  & 
// \dmem_rtl_0|auto_generated|addr_store_b [0]) ) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!alufunc_A[5]),
	.datac(!\Equal2~10_combout ),
	.datad(!\dmem_rtl_0|auto_generated|addr_store_b [0]),
	.datae(!\flush_A~4_combout ),
	.dataf(!\Selector16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .lut_mask = 64'h00AA00A011BB13B3;
defparam \dmem_rtl_0|auto_generated|address_reg_b[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N49
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0|auto_generated|address_reg_b[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem~65_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[30]~61_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B011482A20549210A0960000000000000000";
// synopsys translate_on

// Location: FF_X12_Y10_N11
dffeas \dmem~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\dbus[30]~61_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~64_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~31 .is_wysiwyg = "true";
defparam \dmem~31 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y1_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(!\flush_A~combout ),
	.clk0(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\dbus[30]~61_combout }),
	.portaaddr({aluout_M[14],aluout_M[13],aluout_M[12],aluout_M[11],aluout_M[10],aluout_M[9],aluout_M[8],aluout_M[7],aluout_M[6],\aluout_M[5]~DUPLICATE_q ,aluout_M[4],\aluout_M[3]~DUPLICATE_q ,aluout_M[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\Selector17~2_combout ,\Selector18~2_combout ,\Selector19~2_combout ,\Selector20~2_combout ,\Selector21~2_combout ,\Selector22~2_combout ,\Selector23~2_combout ,\Selector24~2_combout ,\Selector25~2_combout ,\Selector26~2_combout ,\Selector27~2_combout ,
\Selector28~2_combout ,\Selector29~2_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "Sorter3.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_mjm1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N9
cyclonev_lcell_comb \dmem~50 (
// Equation(s):
// \dmem~50_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem~0_q  & (((\dmem~31_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) # ( 
// !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem~0_q  & (((\dmem~31_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ))) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datad(!\dmem~31_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~50 .extended_lut = "off";
defparam \dmem~50 .lut_mask = 64'h04AE04AE15BF15BF;
defparam \dmem~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N47
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N50
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dbus[30]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N48
cyclonev_lcell_comb \dbus[30]~61 (
// Equation(s):
// \dbus[30]~61_combout  = ( dmem_rtl_0_bypass[89] & ( \dmem~40_combout  & ( (\dbus[10]~4_combout ) # (\dbus[30]~60_combout ) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( \dmem~40_combout  & ( \dbus[30]~60_combout  ) ) ) # ( dmem_rtl_0_bypass[89] & ( 
// !\dmem~40_combout  & ( ((\dbus[10]~4_combout  & ((!dmem_rtl_0_bypass[90]) # (\dmem~50_combout )))) # (\dbus[30]~60_combout ) ) ) ) # ( !dmem_rtl_0_bypass[89] & ( !\dmem~40_combout  & ( ((\dmem~50_combout  & (\dbus[10]~4_combout  & dmem_rtl_0_bypass[90]))) 
// # (\dbus[30]~60_combout ) ) ) )

	.dataa(!\dbus[30]~60_combout ),
	.datab(!\dmem~50_combout ),
	.datac(!\dbus[10]~4_combout ),
	.datad(!dmem_rtl_0_bypass[90]),
	.datae(!dmem_rtl_0_bypass[89]),
	.dataf(!\dmem~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[30]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[30]~61 .extended_lut = "off";
defparam \dbus[30]~61 .lut_mask = 64'h55575F5755555F5F;
defparam \dbus[30]~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N45
cyclonev_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = ( \Selector6~0_combout  & ( \Add1~105_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~105_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~2 .extended_lut = "off";
defparam \Selector1~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N24
cyclonev_lcell_comb \result_A[30]~42 (
// Equation(s):
// \result_A[30]~42_combout  = ( \Selector1~0_combout  & ( \Add2~105_sumout  & ( (\result_A[1]~4_combout ) # (\result_A[30]~20_combout ) ) ) ) # ( !\Selector1~0_combout  & ( \Add2~105_sumout  & ( ((\result_A[1]~4_combout  & ((\Selector1~2_combout ) # 
// (\Selector0~1_combout )))) # (\result_A[30]~20_combout ) ) ) ) # ( \Selector1~0_combout  & ( !\Add2~105_sumout  & ( (\result_A[1]~4_combout ) # (\result_A[30]~20_combout ) ) ) ) # ( !\Selector1~0_combout  & ( !\Add2~105_sumout  & ( 
// ((\result_A[1]~4_combout  & \Selector1~2_combout )) # (\result_A[30]~20_combout ) ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(!\result_A[30]~20_combout ),
	.datac(!\result_A[1]~4_combout ),
	.datad(!\Selector1~2_combout ),
	.datae(!\Selector1~0_combout ),
	.dataf(!\Add2~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[30]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[30]~42 .extended_lut = "off";
defparam \result_A[30]~42 .lut_mask = 64'h333F3F3F373F3F3F;
defparam \result_A[30]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \restmp_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[30]~42_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[30] .is_wysiwyg = "true";
defparam \restmp_M[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N57
cyclonev_lcell_comb \result_M[30]~22 (
// Equation(s):
// \result_M[30]~22_combout  = ( \memout_M[2]~0_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[30])) # (\selmemout_M~DUPLICATE_q  & ((\dbus[30]~61_combout ))) ) ) # ( !\memout_M[2]~0_combout  & ( (restmp_M[30] & !\selmemout_M~DUPLICATE_q ) ) )

	.dataa(!restmp_M[30]),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\dbus[30]~61_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memout_M[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[30]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[30]~22 .extended_lut = "off";
defparam \result_M[30]~22 .lut_mask = 64'h4444444447474747;
defparam \result_M[30]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N59
dffeas \result_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[30]~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[30] .is_wysiwyg = "true";
defparam \result_W[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N32
dffeas \regs_rtl_1_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[30]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[43] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N5
dffeas \regs~64 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregval_W[30]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~64 .is_wysiwyg = "true";
defparam \regs~64 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N30
cyclonev_lcell_comb \regval2_D[30]~99 (
// Equation(s):
// \regval2_D[30]~99_combout  = ( !\regs~33_q  & ( (!\forw2W_D~combout  & ((!\regs~68_combout  & (((\regs~64_q )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[43])))))) # (\forw2W_D~combout  & (((result_W[30])))) ) ) # ( \regs~33_q  & ( (!\forw2W_D~combout  
// & ((!\regs~68_combout  & (((\regs_rtl_1|auto_generated|ram_block1a30 )))) # (\regs~68_combout  & (((regs_rtl_1_bypass[43])))))) # (\forw2W_D~combout  & (((result_W[30])))) ) )

	.dataa(!\regs~68_combout ),
	.datab(!result_W[30]),
	.datac(!\regs_rtl_1|auto_generated|ram_block1a30 ),
	.datad(!regs_rtl_1_bypass[43]),
	.datae(!\regs~33_q ),
	.dataf(!\forw2W_D~combout ),
	.datag(!\regs~64_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[30]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[30]~99 .extended_lut = "on";
defparam \regval2_D[30]~99 .lut_mask = 64'h0A5F0A5F33333333;
defparam \regval2_D[30]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N9
cyclonev_lcell_comb \regval2_D[30]~29 (
// Equation(s):
// \regval2_D[30]~29_combout  = ( \forw2M_D~combout  & ( \regval2_D[30]~99_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[30])))) # (\selmemout_M~DUPLICATE_q  & (\dbus[30]~61_combout  & (\memout_M[2]~0_combout ))) ) ) ) # ( !\forw2M_D~combout  & ( 
// \regval2_D[30]~99_combout  ) ) # ( \forw2M_D~combout  & ( !\regval2_D[30]~99_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[30])))) # (\selmemout_M~DUPLICATE_q  & (\dbus[30]~61_combout  & (\memout_M[2]~0_combout ))) ) ) )

	.dataa(!\dbus[30]~61_combout ),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!restmp_M[30]),
	.datae(!\forw2M_D~combout ),
	.dataf(!\regval2_D[30]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[30]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[30]~29 .extended_lut = "off";
defparam \regval2_D[30]~29 .lut_mask = 64'h000001F1FFFF01F1;
defparam \regval2_D[30]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N48
cyclonev_lcell_comb \regval2_D[30]~30 (
// Equation(s):
// \regval2_D[30]~30_combout  = ( \regval2_D[30]~29_combout  & ( (!\forw2A_D~combout ) # (((\result_A[1]~4_combout  & \Selector1~1_combout )) # (\result_A[30]~20_combout )) ) ) # ( !\regval2_D[30]~29_combout  & ( (\forw2A_D~combout  & 
// (((\result_A[1]~4_combout  & \Selector1~1_combout )) # (\result_A[30]~20_combout ))) ) )

	.dataa(!\forw2A_D~combout ),
	.datab(!\result_A[1]~4_combout ),
	.datac(!\result_A[30]~20_combout ),
	.datad(!\Selector1~1_combout ),
	.datae(gnd),
	.dataf(!\regval2_D[30]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[30]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[30]~30 .extended_lut = "off";
defparam \regval2_D[30]~30 .lut_mask = 64'h05150515AFBFAFBF;
defparam \regval2_D[30]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N50
dffeas \regval2_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[30]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[30] .is_wysiwyg = "true";
defparam \regval2_A[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N54
cyclonev_lcell_comb \aluin2_A[30]~16 (
// Equation(s):
// \aluin2_A[30]~16_combout  = ( \aluimm_A~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_A[30]),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluin2_A[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluin2_A[30]~16 .extended_lut = "off";
defparam \aluin2_A[30]~16 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \aluin2_A[30]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N6
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \aluin2_A[30]~16_combout  & ( regval1_A[30] & ( (alufunc_A[2] & ((!alufunc_A[3] & ((!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & alufunc_A[1])))) ) ) ) # ( !\aluin2_A[30]~16_combout  & ( regval1_A[30] & ( (alufunc_A[2] & 
// ((!alufunc_A[3] & (!alufunc_A[0] $ (!alufunc_A[1]))) # (alufunc_A[3] & (!alufunc_A[0] & !alufunc_A[1])))) ) ) ) # ( \aluin2_A[30]~16_combout  & ( !regval1_A[30] & ( (alufunc_A[2] & ((!alufunc_A[3] & (!alufunc_A[0] $ (!alufunc_A[1]))) # (alufunc_A[3] & 
// (!alufunc_A[0] & !alufunc_A[1])))) ) ) ) # ( !\aluin2_A[30]~16_combout  & ( !regval1_A[30] & ( (alufunc_A[3] & (alufunc_A[2] & ((!alufunc_A[0]) # (!alufunc_A[1])))) ) ) )

	.dataa(!alufunc_A[3]),
	.datab(!alufunc_A[0]),
	.datac(!alufunc_A[2]),
	.datad(!alufunc_A[1]),
	.datae(!\aluin2_A[30]~16_combout ),
	.dataf(!regval1_A[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h0504060806080A04;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N27
cyclonev_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = ( \Add2~105_sumout  & ( \Add1~105_sumout  & ( ((\Selector1~0_combout ) # (\Selector6~0_combout )) # (\Selector0~1_combout ) ) ) ) # ( !\Add2~105_sumout  & ( \Add1~105_sumout  & ( (\Selector1~0_combout ) # (\Selector6~0_combout ) ) 
// ) ) # ( \Add2~105_sumout  & ( !\Add1~105_sumout  & ( (\Selector1~0_combout ) # (\Selector0~1_combout ) ) ) ) # ( !\Add2~105_sumout  & ( !\Add1~105_sumout  & ( \Selector1~0_combout  ) ) )

	.dataa(!\Selector0~1_combout ),
	.datab(gnd),
	.datac(!\Selector6~0_combout ),
	.datad(!\Selector1~0_combout ),
	.datae(!\Add2~105_sumout ),
	.dataf(!\Add1~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~1 .extended_lut = "off";
defparam \Selector1~1 .lut_mask = 64'h00FF55FF0FFF5FFF;
defparam \Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N38
dffeas \regs_rtl_0_bypass[43] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[30]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N2
dffeas \regs~31 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[30]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~31 .is_wysiwyg = "true";
defparam \regs~31 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N36
cyclonev_lcell_comb \regval1_D[30]~99 (
// Equation(s):
// \regval1_D[30]~99_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & (((!\regs~71_combout  & ((\regs~31_q ))) # (\regs~71_combout  & (regs_rtl_0_bypass[43]))))) # (\forw1W_D~combout  & ((((result_W[30]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// (((!\regs~71_combout  & ((\regs_rtl_0|auto_generated|ram_block1a30 ))) # (\regs~71_combout  & (regs_rtl_0_bypass[43]))))) # (\forw1W_D~combout  & ((((result_W[30]))))) ) )

	.dataa(!regs_rtl_0_bypass[43]),
	.datab(!\forw1W_D~combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a30 ),
	.datad(!result_W[30]),
	.datae(!\regs~0_q ),
	.dataf(!\regs~71_combout ),
	.datag(!\regs~31_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[30]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[30]~99 .extended_lut = "on";
defparam \regval1_D[30]~99 .lut_mask = 64'h0C3F0C3F44774477;
defparam \regval1_D[30]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N6
cyclonev_lcell_comb \regval1_D[30]~25 (
// Equation(s):
// \regval1_D[30]~25_combout  = ( \forw1M_D~combout  & ( \regval1_D[30]~99_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[30])))) # (\selmemout_M~DUPLICATE_q  & (\dbus[30]~61_combout  & (\memout_M[2]~0_combout ))) ) ) ) # ( !\forw1M_D~combout  & ( 
// \regval1_D[30]~99_combout  ) ) # ( \forw1M_D~combout  & ( !\regval1_D[30]~99_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[30])))) # (\selmemout_M~DUPLICATE_q  & (\dbus[30]~61_combout  & (\memout_M[2]~0_combout ))) ) ) )

	.dataa(!\dbus[30]~61_combout ),
	.datab(!\memout_M[2]~0_combout ),
	.datac(!restmp_M[30]),
	.datad(!\selmemout_M~DUPLICATE_q ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\regval1_D[30]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[30]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[30]~25 .extended_lut = "off";
defparam \regval1_D[30]~25 .lut_mask = 64'h00000F11FFFF0F11;
defparam \regval1_D[30]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N42
cyclonev_lcell_comb \regval1_D[30]~26 (
// Equation(s):
// \regval1_D[30]~26_combout  = ( \regval1_D[30]~25_combout  & ( (!\forw1A_D~combout ) # (((\result_A[1]~4_combout  & \Selector1~1_combout )) # (\result_A[30]~20_combout )) ) ) # ( !\regval1_D[30]~25_combout  & ( (\forw1A_D~combout  & 
// (((\result_A[1]~4_combout  & \Selector1~1_combout )) # (\result_A[30]~20_combout ))) ) )

	.dataa(!\forw1A_D~combout ),
	.datab(!\result_A[1]~4_combout ),
	.datac(!\result_A[30]~20_combout ),
	.datad(!\Selector1~1_combout ),
	.datae(gnd),
	.dataf(!\regval1_D[30]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[30]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[30]~26 .extended_lut = "off";
defparam \regval1_D[30]~26 .lut_mask = 64'h05150515AFBFAFBF;
defparam \regval1_D[30]~26 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N44
dffeas \regval1_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[30]~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[30] .is_wysiwyg = "true";
defparam \regval1_A[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N24
cyclonev_lcell_comb \Add4~77 (
// Equation(s):
// \Add4~77_sumout  = SUM(( regval1_A[30] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add4~66  ))
// \Add4~78  = CARRY(( regval1_A[30] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add4~66  ))

	.dataa(gnd),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!regval1_A[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~77_sumout ),
	.cout(\Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \Add4~77 .extended_lut = "off";
defparam \Add4~77 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N26
dffeas \jmptarg_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[30] .is_wysiwyg = "true";
defparam \jmptarg_M[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N24
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[30] ) + ( \Add3~66  ))
// \Add3~78  = CARRY(( \off_A[31]~DUPLICATE_q  ) + ( pcplus_A[30] ) + ( \Add3~66  ))

	.dataa(gnd),
	.datab(!pcplus_A[30]),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N25
dffeas \brtarg_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~77_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[30] .is_wysiwyg = "true";
defparam \brtarg_M[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N39
cyclonev_lcell_comb \pcgood_M[30]~17 (
// Equation(s):
// \pcgood_M[30]~17_combout  = ( \isjump_M~DUPLICATE_q  & ( brtarg_M[30] & ( (\dobranch_M~q ) # (jmptarg_M[30]) ) ) ) # ( !\isjump_M~DUPLICATE_q  & ( brtarg_M[30] & ( (\dobranch_M~q ) # (pcplus_M[30]) ) ) ) # ( \isjump_M~DUPLICATE_q  & ( !brtarg_M[30] & ( 
// (jmptarg_M[30] & !\dobranch_M~q ) ) ) ) # ( !\isjump_M~DUPLICATE_q  & ( !brtarg_M[30] & ( (pcplus_M[30] & !\dobranch_M~q ) ) ) )

	.dataa(!jmptarg_M[30]),
	.datab(!pcplus_M[30]),
	.datac(!\dobranch_M~q ),
	.datad(gnd),
	.datae(!\isjump_M~DUPLICATE_q ),
	.dataf(!brtarg_M[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[30]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[30]~17 .extended_lut = "off";
defparam \pcgood_M[30]~17 .lut_mask = 64'h303050503F3F5F5F;
defparam \pcgood_M[30]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N47
dffeas \bptable_rtl_0_bypass[47] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N33
cyclonev_lcell_comb \bptable~25 (
// Equation(s):
// \bptable~25_combout  = ( bptable_rtl_0_bypass[47] & ( (\bptable_rtl_0|auto_generated|ram_block1a30 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[47] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a30 ) ) )

	.dataa(!\bptable~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\bptable_rtl_0|auto_generated|ram_block1a30 ),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[47]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~25 .extended_lut = "off";
defparam \bptable~25 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \bptable~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N39
cyclonev_lcell_comb \PC~22 (
// Equation(s):
// \PC~22_combout  = ( \bptable~25_combout  & ( (((\flush_A~4_combout  & \Equal2~10_combout )) # (\pcgood_M[30]~17_combout )) # (\flushed_M~DUPLICATE_q ) ) ) # ( !\bptable~25_combout  & ( (!\flushed_M~DUPLICATE_q  & (\pcgood_M[30]~17_combout  & 
// ((!\flush_A~4_combout ) # (!\Equal2~10_combout )))) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\flush_A~4_combout ),
	.datac(!\Equal2~10_combout ),
	.datad(!\pcgood_M[30]~17_combout ),
	.datae(gnd),
	.dataf(!\bptable~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~22 .extended_lut = "off";
defparam \PC~22 .lut_mask = 64'h00A800A857FF57FF;
defparam \PC~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N40
dffeas \PC[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30] .is_wysiwyg = "true";
defparam \PC[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N51
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( PC[30] ) + ( GND ) + ( \Add0~62  ))
// \Add0~74  = CARRY(( PC[30] ) + ( GND ) + ( \Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N53
dffeas \pcplus_D[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[30] .is_wysiwyg = "true";
defparam \pcplus_D[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y9_N22
dffeas \pcplus_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[30] .is_wysiwyg = "true";
defparam \pcplus_A[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N27
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( pcplus_A[31] ) + ( \off_A[31]~DUPLICATE_q  ) + ( \Add3~78  ))

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!pcplus_A[31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N29
dffeas \brtarg_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[31] .is_wysiwyg = "true";
defparam \brtarg_M[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N27
cyclonev_lcell_comb \Add4~69 (
// Equation(s):
// \Add4~69_sumout  = SUM(( \off_A[31]~DUPLICATE_q  ) + ( regval1_A[31] ) + ( \Add4~78  ))

	.dataa(!regval1_A[31]),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add4~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add4~69 .extended_lut = "off";
defparam \Add4~69 .lut_mask = 64'h0000AAAA00003333;
defparam \Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y6_N28
dffeas \jmptarg_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~69_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[31] .is_wysiwyg = "true";
defparam \jmptarg_M[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N42
cyclonev_lcell_comb \pcgood_M[31]~15 (
// Equation(s):
// \pcgood_M[31]~15_combout  = ( \isjump_M~DUPLICATE_q  & ( jmptarg_M[31] & ( (!\dobranch_M~q ) # (brtarg_M[31]) ) ) ) # ( !\isjump_M~DUPLICATE_q  & ( jmptarg_M[31] & ( (!\dobranch_M~q  & ((pcplus_M[31]))) # (\dobranch_M~q  & (brtarg_M[31])) ) ) ) # ( 
// \isjump_M~DUPLICATE_q  & ( !jmptarg_M[31] & ( (brtarg_M[31] & \dobranch_M~q ) ) ) ) # ( !\isjump_M~DUPLICATE_q  & ( !jmptarg_M[31] & ( (!\dobranch_M~q  & ((pcplus_M[31]))) # (\dobranch_M~q  & (brtarg_M[31])) ) ) )

	.dataa(!brtarg_M[31]),
	.datab(!\dobranch_M~q ),
	.datac(!pcplus_M[31]),
	.datad(gnd),
	.datae(!\isjump_M~DUPLICATE_q ),
	.dataf(!jmptarg_M[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[31]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[31]~15 .extended_lut = "off";
defparam \pcgood_M[31]~15 .lut_mask = 64'h1D1D11111D1DDDDD;
defparam \pcgood_M[31]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y8_N16
dffeas \bptable_rtl_0_bypass[48] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N18
cyclonev_lcell_comb \bptable~23 (
// Equation(s):
// \bptable~23_combout  = ( bptable_rtl_0_bypass[48] & ( (\bptable_rtl_0|auto_generated|ram_block1a31 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[48] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a31 ) ) )

	.dataa(gnd),
	.datab(!\bptable~11_combout ),
	.datac(gnd),
	.datad(!\bptable_rtl_0|auto_generated|ram_block1a31 ),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~23 .extended_lut = "off";
defparam \bptable~23 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \bptable~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N3
cyclonev_lcell_comb \PC~20 (
// Equation(s):
// \PC~20_combout  = ( \bptable~23_combout  & ( (((\Equal2~10_combout  & \flush_A~4_combout )) # (\pcgood_M[31]~15_combout )) # (\flushed_M~DUPLICATE_q ) ) ) # ( !\bptable~23_combout  & ( (!\flushed_M~DUPLICATE_q  & (\pcgood_M[31]~15_combout  & 
// ((!\Equal2~10_combout ) # (!\flush_A~4_combout )))) ) )

	.dataa(!\flushed_M~DUPLICATE_q ),
	.datab(!\Equal2~10_combout ),
	.datac(!\pcgood_M[31]~15_combout ),
	.datad(!\flush_A~4_combout ),
	.datae(gnd),
	.dataf(!\bptable~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~20 .extended_lut = "off";
defparam \PC~20 .lut_mask = 64'h0A080A085F7F5F7F;
defparam \PC~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N4
dffeas \PC[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31] .is_wysiwyg = "true";
defparam \PC[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y3_N54
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( PC[31] ) + ( GND ) + ( \Add0~74  ))

	.dataa(gnd),
	.datab(!PC[31]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y3_N55
dffeas \pcplus_D[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[31] .is_wysiwyg = "true";
defparam \pcplus_D[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N38
dffeas \pcplus_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[31] .is_wysiwyg = "true";
defparam \pcplus_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N48
cyclonev_lcell_comb \result_A[31]~21 (
// Equation(s):
// \result_A[31]~21_combout  = ( pcplus_A[31] & ( !\selaluout_A~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selaluout_A~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcplus_A[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[31]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[31]~21 .extended_lut = "off";
defparam \result_A[31]~21 .lut_mask = 64'h00000000F0F0F0F0;
defparam \result_A[31]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N38
dffeas \regs_rtl_0_bypass[44] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[31]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N52
dffeas \regs~32 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[31]~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~32 .is_wysiwyg = "true";
defparam \regs~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \regval1_D[31]~95 (
// Equation(s):
// \regval1_D[31]~95_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (((\regs~32_q )))) # (\regs~71_combout  & (regs_rtl_0_bypass[44])))) # (\forw1W_D~combout  & ((((result_W[31]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (((\regs_rtl_0|auto_generated|ram_block1a31 )))) # (\regs~71_combout  & (regs_rtl_0_bypass[44])))) # (\forw1W_D~combout  & ((((result_W[31]))))) ) )

	.dataa(!regs_rtl_0_bypass[44]),
	.datab(!\regs~71_combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a31 ),
	.datad(!result_W[31]),
	.datae(!\regs~0_q ),
	.dataf(!\forw1W_D~combout ),
	.datag(!\regs~32_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[31]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[31]~95 .extended_lut = "on";
defparam \regval1_D[31]~95 .lut_mask = 64'h1D1D1D1D00FF00FF;
defparam \regval1_D[31]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N18
cyclonev_lcell_comb \regval1_D[31]~27 (
// Equation(s):
// \regval1_D[31]~27_combout  = ( \forw1M_D~combout  & ( \regval1_D[31]~95_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[31])))) # (\selmemout_M~DUPLICATE_q  & (\dbus[31]~63_combout  & ((\memout_M[2]~0_combout )))) ) ) ) # ( !\forw1M_D~combout  & ( 
// \regval1_D[31]~95_combout  ) ) # ( \forw1M_D~combout  & ( !\regval1_D[31]~95_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[31])))) # (\selmemout_M~DUPLICATE_q  & (\dbus[31]~63_combout  & ((\memout_M[2]~0_combout )))) ) ) )

	.dataa(!\dbus[31]~63_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!restmp_M[31]),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!\forw1M_D~combout ),
	.dataf(!\regval1_D[31]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[31]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[31]~27 .extended_lut = "off";
defparam \regval1_D[31]~27 .lut_mask = 64'h00000C1DFFFF0C1D;
defparam \regval1_D[31]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N45
cyclonev_lcell_comb \regval1_D[31]~28 (
// Equation(s):
// \regval1_D[31]~28_combout  = ( \regval1_D[31]~27_combout  & ( (!\forw1A_D~combout ) # (((\result_A[1]~4_combout  & \Selector0~3_combout )) # (\result_A[31]~21_combout )) ) ) # ( !\regval1_D[31]~27_combout  & ( (\forw1A_D~combout  & 
// (((\result_A[1]~4_combout  & \Selector0~3_combout )) # (\result_A[31]~21_combout ))) ) )

	.dataa(!\forw1A_D~combout ),
	.datab(!\result_A[1]~4_combout ),
	.datac(!\Selector0~3_combout ),
	.datad(!\result_A[31]~21_combout ),
	.datae(gnd),
	.dataf(!\regval1_D[31]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[31]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[31]~28 .extended_lut = "off";
defparam \regval1_D[31]~28 .lut_mask = 64'h01550155ABFFABFF;
defparam \regval1_D[31]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N46
dffeas \regval1_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[31]~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[31] .is_wysiwyg = "true";
defparam \regval1_A[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N33
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( \aluin2_A[31]~17_combout  & ( \aluin2_A[29]~15_combout  & ( (regval1_A[31] & (regval1_A[29] & (!regval1_A[30] $ (\aluin2_A[30]~16_combout )))) ) ) ) # ( !\aluin2_A[31]~17_combout  & ( \aluin2_A[29]~15_combout  & ( (!regval1_A[31] & 
// (regval1_A[29] & (!regval1_A[30] $ (\aluin2_A[30]~16_combout )))) ) ) ) # ( \aluin2_A[31]~17_combout  & ( !\aluin2_A[29]~15_combout  & ( (regval1_A[31] & (!regval1_A[29] & (!regval1_A[30] $ (\aluin2_A[30]~16_combout )))) ) ) ) # ( 
// !\aluin2_A[31]~17_combout  & ( !\aluin2_A[29]~15_combout  & ( (!regval1_A[31] & (!regval1_A[29] & (!regval1_A[30] $ (\aluin2_A[30]~16_combout )))) ) ) )

	.dataa(!regval1_A[31]),
	.datab(!regval1_A[30]),
	.datac(!\aluin2_A[30]~16_combout ),
	.datad(!regval1_A[29]),
	.datae(!\aluin2_A[31]~17_combout ),
	.dataf(!\aluin2_A[29]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h8200410000820041;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N42
cyclonev_lcell_comb \LessThan1~0 (
// Equation(s):
// \LessThan1~0_combout  = ( \regval2_A[27]~DUPLICATE_q  & ( \aluimm_A~DUPLICATE_q  & ( (!regval1_A[28] & (!regval1_A[27] & !\off_A[31]~DUPLICATE_q )) # (regval1_A[28] & (regval1_A[27] & \off_A[31]~DUPLICATE_q )) ) ) ) # ( !\regval2_A[27]~DUPLICATE_q  & ( 
// \aluimm_A~DUPLICATE_q  & ( (!regval1_A[28] & (!regval1_A[27] & !\off_A[31]~DUPLICATE_q )) # (regval1_A[28] & (regval1_A[27] & \off_A[31]~DUPLICATE_q )) ) ) ) # ( \regval2_A[27]~DUPLICATE_q  & ( !\aluimm_A~DUPLICATE_q  & ( (regval1_A[27] & (!regval1_A[28] 
// $ (regval2_A[28]))) ) ) ) # ( !\regval2_A[27]~DUPLICATE_q  & ( !\aluimm_A~DUPLICATE_q  & ( (!regval1_A[27] & (!regval1_A[28] $ (regval2_A[28]))) ) ) )

	.dataa(!regval1_A[28]),
	.datab(!regval1_A[27]),
	.datac(!\off_A[31]~DUPLICATE_q ),
	.datad(!regval2_A[28]),
	.datae(!\regval2_A[27]~DUPLICATE_q ),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~0 .extended_lut = "off";
defparam \LessThan1~0 .lut_mask = 64'h8844221181818181;
defparam \LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N51
cyclonev_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = ( regval2_A[24] & ( \aluimm_A~DUPLICATE_q  & ( (!\off_A[31]~DUPLICATE_q  & (!regval1_A[24] & !\regval1_A[23]~DUPLICATE_q )) # (\off_A[31]~DUPLICATE_q  & (regval1_A[24] & \regval1_A[23]~DUPLICATE_q )) ) ) ) # ( !regval2_A[24] & ( 
// \aluimm_A~DUPLICATE_q  & ( (!\off_A[31]~DUPLICATE_q  & (!regval1_A[24] & !\regval1_A[23]~DUPLICATE_q )) # (\off_A[31]~DUPLICATE_q  & (regval1_A[24] & \regval1_A[23]~DUPLICATE_q )) ) ) ) # ( regval2_A[24] & ( !\aluimm_A~DUPLICATE_q  & ( (regval1_A[24] & 
// (!regval2_A[23] $ (\regval1_A[23]~DUPLICATE_q ))) ) ) ) # ( !regval2_A[24] & ( !\aluimm_A~DUPLICATE_q  & ( (!regval1_A[24] & (!regval2_A[23] $ (\regval1_A[23]~DUPLICATE_q ))) ) ) )

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(!regval1_A[24]),
	.datac(!regval2_A[23]),
	.datad(!\regval1_A[23]~DUPLICATE_q ),
	.datae(!regval2_A[24]),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~7 .extended_lut = "off";
defparam \Equal1~7 .lut_mask = 64'hC00C300388118811;
defparam \Equal1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N3
cyclonev_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = ( \off_A[31]~DUPLICATE_q  & ( !regval1_A[26] $ (((!\aluimm_A~DUPLICATE_q  & !regval2_A[26]))) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( !regval1_A[26] $ (((!regval2_A[26]) # (\aluimm_A~DUPLICATE_q ))) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_A[26]),
	.datad(!regval1_A[26]),
	.datae(gnd),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~6 .extended_lut = "off";
defparam \Equal1~6 .lut_mask = 64'h0AF50AF55FA05FA0;
defparam \Equal1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N39
cyclonev_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = ( \regval1_A[22]~DUPLICATE_q  & ( \aluimm_A~DUPLICATE_q  & ( !\off_A[31]~DUPLICATE_q  ) ) ) # ( !\regval1_A[22]~DUPLICATE_q  & ( \aluimm_A~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  ) ) ) # ( \regval1_A[22]~DUPLICATE_q  & ( 
// !\aluimm_A~DUPLICATE_q  & ( !regval2_A[22] ) ) ) # ( !\regval1_A[22]~DUPLICATE_q  & ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[22] ) ) )

	.dataa(!\off_A[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_A[22]),
	.datad(gnd),
	.datae(!\regval1_A[22]~DUPLICATE_q ),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~5 .extended_lut = "off";
defparam \Equal1~5 .lut_mask = 64'h0F0FF0F05555AAAA;
defparam \Equal1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N24
cyclonev_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = ( !\Equal1~6_combout  & ( !\Equal1~5_combout  & ( (\LessThan1~0_combout  & (\Equal1~7_combout  & (!\regval1_A[25]~DUPLICATE_q  $ (\aluin2_A[25]~20_combout )))) ) ) )

	.dataa(!\regval1_A[25]~DUPLICATE_q ),
	.datab(!\LessThan1~0_combout ),
	.datac(!\Equal1~7_combout ),
	.datad(!\aluin2_A[25]~20_combout ),
	.datae(!\Equal1~6_combout ),
	.dataf(!\Equal1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~8 .extended_lut = "off";
defparam \Equal1~8 .lut_mask = 64'h0201000000000000;
defparam \Equal1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N57
cyclonev_lcell_comb \Selector31~9 (
// Equation(s):
// \Selector31~9_combout  = ( \Equal1~8_combout  & ( \Equal1~0_combout  ) )

	.dataa(!\Equal1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Equal1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~9 .extended_lut = "off";
defparam \Selector31~9 .lut_mask = 64'h0000000055555555;
defparam \Selector31~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N0
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( alufunc_A[3] & ( !alufunc_A[2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!alufunc_A[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N57
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = (\Selector31~0_combout  & !alufunc_A[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector31~0_combout ),
	.datad(!alufunc_A[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h0F000F000F000F00;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N39
cyclonev_lcell_comb \LessThan1~1 (
// Equation(s):
// \LessThan1~1_combout  = ( regval1_A[29] & ( (!\aluimm_A~DUPLICATE_q  & (!regval2_A[29])) # (\aluimm_A~DUPLICATE_q  & ((!\off_A[31]~DUPLICATE_q ))) ) )

	.dataa(!regval2_A[29]),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~1 .extended_lut = "off";
defparam \LessThan1~1 .lut_mask = 64'h00000000ACACACAC;
defparam \LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N48
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( alufunc_A[3] & ( (alufunc_A[1] & !alufunc_A[2]) ) )

	.dataa(gnd),
	.datab(!alufunc_A[1]),
	.datac(!alufunc_A[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "off";
defparam \Selector31~2 .lut_mask = 64'h0000000030303030;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N0
cyclonev_lcell_comb \Selector31~3 (
// Equation(s):
// \Selector31~3_combout  = ( regval1_A[30] & ( \Selector31~2_combout  & ( (!\aluin2_A[31]~17_combout  & (((\aluin2_A[30]~16_combout  & !\LessThan1~1_combout )) # (regval1_A[31]))) # (\aluin2_A[31]~17_combout  & (\aluin2_A[30]~16_combout  & 
// (!\LessThan1~1_combout  & regval1_A[31]))) ) ) ) # ( !regval1_A[30] & ( \Selector31~2_combout  & ( (!\aluin2_A[31]~17_combout  & (((!\LessThan1~1_combout ) # (regval1_A[31])) # (\aluin2_A[30]~16_combout ))) # (\aluin2_A[31]~17_combout  & (regval1_A[31] & 
// ((!\LessThan1~1_combout ) # (\aluin2_A[30]~16_combout )))) ) ) )

	.dataa(!\aluin2_A[30]~16_combout ),
	.datab(!\LessThan1~1_combout ),
	.datac(!\aluin2_A[31]~17_combout ),
	.datad(!regval1_A[31]),
	.datae(!regval1_A[30]),
	.dataf(!\Selector31~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~3 .extended_lut = "off";
defparam \Selector31~3 .lut_mask = 64'h00000000D0FD40F4;
defparam \Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \LessThan1~4 (
// Equation(s):
// \LessThan1~4_combout  = ( \regval1_A[23]~DUPLICATE_q  & ( \aluin2_A[23]~25_combout  & ( (!\aluin2_A[24]~26_combout  & (((!\aluin2_A[22]~24_combout  & regval1_A[22])) # (regval1_A[24]))) # (\aluin2_A[24]~26_combout  & (!\aluin2_A[22]~24_combout  & 
// (regval1_A[22] & regval1_A[24]))) ) ) ) # ( !\regval1_A[23]~DUPLICATE_q  & ( \aluin2_A[23]~25_combout  & ( (!\aluin2_A[24]~26_combout  & regval1_A[24]) ) ) ) # ( \regval1_A[23]~DUPLICATE_q  & ( !\aluin2_A[23]~25_combout  & ( (!\aluin2_A[24]~26_combout ) # 
// (regval1_A[24]) ) ) ) # ( !\regval1_A[23]~DUPLICATE_q  & ( !\aluin2_A[23]~25_combout  & ( (!\aluin2_A[24]~26_combout  & (((!\aluin2_A[22]~24_combout  & regval1_A[22])) # (regval1_A[24]))) # (\aluin2_A[24]~26_combout  & (!\aluin2_A[22]~24_combout  & 
// (regval1_A[22] & regval1_A[24]))) ) ) )

	.dataa(!\aluin2_A[22]~24_combout ),
	.datab(!regval1_A[22]),
	.datac(!\aluin2_A[24]~26_combout ),
	.datad(!regval1_A[24]),
	.datae(!\regval1_A[23]~DUPLICATE_q ),
	.dataf(!\aluin2_A[23]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~4 .extended_lut = "off";
defparam \LessThan1~4 .lut_mask = 64'h20F2F0FF00F020F2;
defparam \LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \LessThan1~3 (
// Equation(s):
// \LessThan1~3_combout  = ( \aluin2_A[26]~21_combout  & ( \aluin2_A[27]~22_combout  & ( (\regval1_A[28]~DUPLICATE_q  & !\aluin2_A[28]~23_combout ) ) ) ) # ( !\aluin2_A[26]~21_combout  & ( \aluin2_A[27]~22_combout  & ( (!\regval1_A[28]~DUPLICATE_q  & 
// (regval1_A[26] & (regval1_A[27] & !\aluin2_A[28]~23_combout ))) # (\regval1_A[28]~DUPLICATE_q  & ((!\aluin2_A[28]~23_combout ) # ((regval1_A[26] & regval1_A[27])))) ) ) ) # ( \aluin2_A[26]~21_combout  & ( !\aluin2_A[27]~22_combout  & ( (!regval1_A[27] & 
// (\regval1_A[28]~DUPLICATE_q  & !\aluin2_A[28]~23_combout )) # (regval1_A[27] & ((!\aluin2_A[28]~23_combout ) # (\regval1_A[28]~DUPLICATE_q ))) ) ) ) # ( !\aluin2_A[26]~21_combout  & ( !\aluin2_A[27]~22_combout  & ( (!\regval1_A[28]~DUPLICATE_q  & 
// (!\aluin2_A[28]~23_combout  & ((regval1_A[27]) # (regval1_A[26])))) # (\regval1_A[28]~DUPLICATE_q  & (((!\aluin2_A[28]~23_combout ) # (regval1_A[27])) # (regval1_A[26]))) ) ) )

	.dataa(!regval1_A[26]),
	.datab(!regval1_A[27]),
	.datac(!\regval1_A[28]~DUPLICATE_q ),
	.datad(!\aluin2_A[28]~23_combout ),
	.datae(!\aluin2_A[26]~21_combout ),
	.dataf(!\aluin2_A[27]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~3 .extended_lut = "off";
defparam \LessThan1~3 .lut_mask = 64'h7F073F031F010F00;
defparam \LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N6
cyclonev_lcell_comb \LessThan1~2 (
// Equation(s):
// \LessThan1~2_combout  = ( \LessThan1~0_combout  & ( !\Equal1~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal1~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~2 .extended_lut = "off";
defparam \LessThan1~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N12
cyclonev_lcell_comb \Selector31~4 (
// Equation(s):
// \Selector31~4_combout  = ( \LessThan1~3_combout  & ( \LessThan1~2_combout  & ( \Equal1~0_combout  ) ) ) # ( !\LessThan1~3_combout  & ( \LessThan1~2_combout  & ( (\Equal1~0_combout  & ((!\aluin2_A[25]~20_combout  & ((\regval1_A[25]~DUPLICATE_q ) # 
// (\LessThan1~4_combout ))) # (\aluin2_A[25]~20_combout  & (\LessThan1~4_combout  & \regval1_A[25]~DUPLICATE_q )))) ) ) ) # ( \LessThan1~3_combout  & ( !\LessThan1~2_combout  & ( \Equal1~0_combout  ) ) )

	.dataa(!\aluin2_A[25]~20_combout ),
	.datab(!\LessThan1~4_combout ),
	.datac(!\Equal1~0_combout ),
	.datad(!\regval1_A[25]~DUPLICATE_q ),
	.datae(!\LessThan1~3_combout ),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~4 .extended_lut = "off";
defparam \Selector31~4 .lut_mask = 64'h00000F0F020B0F0F;
defparam \Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N0
cyclonev_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = ( regval2_A[10] & ( \regval1_A[11]~DUPLICATE_q  & ( (regval1_A[10] & ((!\aluimm_A~DUPLICATE_q  & ((regval2_A[11]))) # (\aluimm_A~DUPLICATE_q  & (off_A[11])))) ) ) ) # ( !regval2_A[10] & ( \regval1_A[11]~DUPLICATE_q  & ( 
// (!regval1_A[10] & (((regval2_A[11] & !\aluimm_A~DUPLICATE_q )))) # (regval1_A[10] & (off_A[11] & ((\aluimm_A~DUPLICATE_q )))) ) ) ) # ( regval2_A[10] & ( !\regval1_A[11]~DUPLICATE_q  & ( (!regval1_A[10] & (!off_A[11] & ((\aluimm_A~DUPLICATE_q )))) # 
// (regval1_A[10] & (((!regval2_A[11] & !\aluimm_A~DUPLICATE_q )))) ) ) ) # ( !regval2_A[10] & ( !\regval1_A[11]~DUPLICATE_q  & ( (!regval1_A[10] & ((!\aluimm_A~DUPLICATE_q  & ((!regval2_A[11]))) # (\aluimm_A~DUPLICATE_q  & (!off_A[11])))) ) ) )

	.dataa(!off_A[11]),
	.datab(!regval2_A[11]),
	.datac(!regval1_A[10]),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(!regval2_A[10]),
	.dataf(!\regval1_A[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~3 .extended_lut = "off";
defparam \Equal1~3 .lut_mask = 64'hC0A00CA030050305;
defparam \Equal1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N0
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( regval1_A[19] & ( \aluimm_A~DUPLICATE_q  & ( (regval1_A[18] & \off_A[31]~DUPLICATE_q ) ) ) ) # ( !regval1_A[19] & ( \aluimm_A~DUPLICATE_q  & ( (!regval1_A[18] & !\off_A[31]~DUPLICATE_q ) ) ) ) # ( regval1_A[19] & ( 
// !\aluimm_A~DUPLICATE_q  & ( (\regval2_A[19]~DUPLICATE_q  & (!regval1_A[18] $ (regval2_A[18]))) ) ) ) # ( !regval1_A[19] & ( !\aluimm_A~DUPLICATE_q  & ( (!\regval2_A[19]~DUPLICATE_q  & (!regval1_A[18] $ (regval2_A[18]))) ) ) )

	.dataa(!regval1_A[18]),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!regval2_A[18]),
	.datad(!\regval2_A[19]~DUPLICATE_q ),
	.datae(!regval1_A[19]),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'hA50000A588881111;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N14
dffeas \regval2_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[20]~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[20] .is_wysiwyg = "true";
defparam \regval2_A[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N56
dffeas \regval2_A[21]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[21]~41_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_A[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[21]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_A[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N0
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \off_A[31]~DUPLICATE_q  & ( regval1_A[21] & ( (!\aluimm_A~DUPLICATE_q  & (\regval2_A[21]~DUPLICATE_q  & (!regval1_A[20] $ (regval2_A[20])))) # (\aluimm_A~DUPLICATE_q  & (regval1_A[20])) ) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( 
// regval1_A[21] & ( (\regval2_A[21]~DUPLICATE_q  & (!\aluimm_A~DUPLICATE_q  & (!regval1_A[20] $ (regval2_A[20])))) ) ) ) # ( \off_A[31]~DUPLICATE_q  & ( !regval1_A[21] & ( (!\regval2_A[21]~DUPLICATE_q  & (!\aluimm_A~DUPLICATE_q  & (!regval1_A[20] $ 
// (regval2_A[20])))) ) ) ) # ( !\off_A[31]~DUPLICATE_q  & ( !regval1_A[21] & ( (!\aluimm_A~DUPLICATE_q  & (!\regval2_A[21]~DUPLICATE_q  & (!regval1_A[20] $ (regval2_A[20])))) # (\aluimm_A~DUPLICATE_q  & (!regval1_A[20])) ) ) )

	.dataa(!regval1_A[20]),
	.datab(!regval2_A[20]),
	.datac(!\regval2_A[21]~DUPLICATE_q ),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(!\off_A[31]~DUPLICATE_q ),
	.dataf(!regval1_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'h90AA900009000955;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N48
cyclonev_lcell_comb \aluout_A~1 (
// Equation(s):
// \aluout_A~1_combout  = ( \aluimm_A~DUPLICATE_q  & ( !regval1_A[13] $ (!off_A[31]) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( !regval1_A[13] $ (!regval2_A[13]) ) )

	.dataa(!regval1_A[13]),
	.datab(gnd),
	.datac(!regval2_A[13]),
	.datad(!off_A[31]),
	.datae(gnd),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~1 .extended_lut = "off";
defparam \aluout_A~1 .lut_mask = 64'h5A5A5A5A55AA55AA;
defparam \aluout_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N42
cyclonev_lcell_comb \aluout_A~0 (
// Equation(s):
// \aluout_A~0_combout  = ( regval2_A[12] & ( !regval1_A[12] $ (((\aluimm_A~DUPLICATE_q  & !off_A[12]))) ) ) # ( !regval2_A[12] & ( !regval1_A[12] $ (((!\aluimm_A~DUPLICATE_q ) # (!off_A[12]))) ) )

	.dataa(gnd),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval1_A[12]),
	.datad(!off_A[12]),
	.datae(gnd),
	.dataf(!regval2_A[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~0 .extended_lut = "off";
defparam \aluout_A~0 .lut_mask = 64'h0F3C0F3CC3F0C3F0;
defparam \aluout_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N54
cyclonev_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = ( regval1_A[16] & ( \aluimm_A~DUPLICATE_q  & ( (\off_A[31]~DUPLICATE_q  & \regval1_A[17]~DUPLICATE_q ) ) ) ) # ( !regval1_A[16] & ( \aluimm_A~DUPLICATE_q  & ( (!\off_A[31]~DUPLICATE_q  & !\regval1_A[17]~DUPLICATE_q ) ) ) ) # ( 
// regval1_A[16] & ( !\aluimm_A~DUPLICATE_q  & ( (regval2_A[16] & (!regval2_A[17] $ (\regval1_A[17]~DUPLICATE_q ))) ) ) ) # ( !regval1_A[16] & ( !\aluimm_A~DUPLICATE_q  & ( (!regval2_A[16] & (!regval2_A[17] $ (\regval1_A[17]~DUPLICATE_q ))) ) ) )

	.dataa(!regval2_A[17]),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\regval1_A[17]~DUPLICATE_q ),
	.datad(!regval2_A[16]),
	.datae(!regval1_A[16]),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~2 .extended_lut = "off";
defparam \LessThan0~2 .lut_mask = 64'hA50000A5C0C00303;
defparam \LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y7_N50
dffeas \regval2_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[15]~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[15] .is_wysiwyg = "true";
defparam \regval2_A[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N6
cyclonev_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = ( \aluimm_A~DUPLICATE_q  & ( regval1_A[15] & ( (regval1_A[14] & \off_A[31]~DUPLICATE_q ) ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval1_A[15] & ( (regval2_A[15] & (!regval1_A[14] $ (regval2_A[14]))) ) ) ) # ( \aluimm_A~DUPLICATE_q  & ( 
// !regval1_A[15] & ( (!regval1_A[14] & !\off_A[31]~DUPLICATE_q ) ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( !regval1_A[15] & ( (!regval2_A[15] & (!regval1_A[14] $ (regval2_A[14]))) ) ) )

	.dataa(!regval1_A[14]),
	.datab(!regval2_A[14]),
	.datac(!regval2_A[15]),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!regval1_A[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~1 .extended_lut = "off";
defparam \Equal1~1 .lut_mask = 64'h9090AA0009090055;
defparam \Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N30
cyclonev_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = ( \LessThan0~2_combout  & ( \Equal1~1_combout  & ( (\LessThan0~1_combout  & (\LessThan0~0_combout  & (!\aluout_A~1_combout  & !\aluout_A~0_combout ))) ) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(!\LessThan0~0_combout ),
	.datac(!\aluout_A~1_combout ),
	.datad(!\aluout_A~0_combout ),
	.datae(!\LessThan0~2_combout ),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~3 .extended_lut = "off";
defparam \LessThan0~3 .lut_mask = 64'h0000000000001000;
defparam \LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \Equal1~14 (
// Equation(s):
// \Equal1~14_combout  = ( \aluimm_A~DUPLICATE_q  & ( regval2_A[3] & ( (!off_A[1] & (!regval1_A[1] & (!regval1_A[3] $ (off_A[3])))) # (off_A[1] & (regval1_A[1] & (!regval1_A[3] $ (off_A[3])))) ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( regval2_A[3] & ( 
// regval1_A[3] ) ) ) # ( \aluimm_A~DUPLICATE_q  & ( !regval2_A[3] & ( (!off_A[1] & (!regval1_A[1] & (!regval1_A[3] $ (off_A[3])))) # (off_A[1] & (regval1_A[1] & (!regval1_A[3] $ (off_A[3])))) ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( !regval2_A[3] & ( 
// !regval1_A[3] ) ) )

	.dataa(!off_A[1]),
	.datab(!regval1_A[3]),
	.datac(!regval1_A[1]),
	.datad(!off_A[3]),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!regval2_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~14 .extended_lut = "off";
defparam \Equal1~14 .lut_mask = 64'hCCCC842133338421;
defparam \Equal1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N48
cyclonev_lcell_comb \Equal1~13 (
// Equation(s):
// \Equal1~13_combout  = ( \aluimm_A~DUPLICATE_q  & ( \off_A[0]~DUPLICATE_q  & ( regval1_A[0] ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( \off_A[0]~DUPLICATE_q  & ( (!regval1_A[0] & (!regval2_A[0] & (!regval2_A[1] $ (regval1_A[1])))) # (regval1_A[0] & 
// (regval2_A[0] & (!regval2_A[1] $ (regval1_A[1])))) ) ) ) # ( \aluimm_A~DUPLICATE_q  & ( !\off_A[0]~DUPLICATE_q  & ( !regval1_A[0] ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( !\off_A[0]~DUPLICATE_q  & ( (!regval1_A[0] & (!regval2_A[0] & (!regval2_A[1] $ 
// (regval1_A[1])))) # (regval1_A[0] & (regval2_A[0] & (!regval2_A[1] $ (regval1_A[1])))) ) ) )

	.dataa(!regval1_A[0]),
	.datab(!regval2_A[1]),
	.datac(!regval1_A[1]),
	.datad(!regval2_A[0]),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!\off_A[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~13 .extended_lut = "off";
defparam \Equal1~13 .lut_mask = 64'h8241AAAA82415555;
defparam \Equal1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N54
cyclonev_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = ( \off_A[2]~DUPLICATE_q  & ( \Equal1~13_combout  & ( (\Equal1~14_combout  & (!\regval1_A[2]~DUPLICATE_q  $ (((\aluimm_A~DUPLICATE_q ) # (\regval2_A[2]~DUPLICATE_q ))))) ) ) ) # ( !\off_A[2]~DUPLICATE_q  & ( \Equal1~13_combout  & ( 
// (\Equal1~14_combout  & (!\regval1_A[2]~DUPLICATE_q  $ (((\regval2_A[2]~DUPLICATE_q  & !\aluimm_A~DUPLICATE_q ))))) ) ) )

	.dataa(!\regval2_A[2]~DUPLICATE_q ),
	.datab(!\regval1_A[2]~DUPLICATE_q ),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(!\Equal1~14_combout ),
	.datae(!\off_A[2]~DUPLICATE_q ),
	.dataf(!\Equal1~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~4 .extended_lut = "off";
defparam \Equal1~4 .lut_mask = 64'h00000000009C0093;
defparam \Equal1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \off_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(off_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[8] .is_wysiwyg = "true";
defparam \off_A[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N6
cyclonev_lcell_comb \aluout_A~2 (
// Equation(s):
// \aluout_A~2_combout  = ( regval2_A[8] & ( regval1_A[8] & ( (!off_A[8] & \aluimm_A~DUPLICATE_q ) ) ) ) # ( !regval2_A[8] & ( regval1_A[8] & ( (!off_A[8]) # (!\aluimm_A~DUPLICATE_q ) ) ) ) # ( regval2_A[8] & ( !regval1_A[8] & ( (!\aluimm_A~DUPLICATE_q ) # 
// (off_A[8]) ) ) ) # ( !regval2_A[8] & ( !regval1_A[8] & ( (off_A[8] & \aluimm_A~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!off_A[8]),
	.datac(!\aluimm_A~DUPLICATE_q ),
	.datad(gnd),
	.datae(!regval2_A[8]),
	.dataf(!regval1_A[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~2 .extended_lut = "off";
defparam \aluout_A~2 .lut_mask = 64'h0303F3F3FCFC0C0C;
defparam \aluout_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N57
cyclonev_lcell_comb \Equal1~12 (
// Equation(s):
// \Equal1~12_combout  = ( \aluimm_A~DUPLICATE_q  & ( regval2_A[5] & ( (!regval1_A[6] & (!off_A[6] & (!\regval1_A[5]~DUPLICATE_q  $ (off_A[5])))) # (regval1_A[6] & (off_A[6] & (!\regval1_A[5]~DUPLICATE_q  $ (off_A[5])))) ) ) ) # ( !\aluimm_A~DUPLICATE_q  & ( 
// regval2_A[5] & ( \regval1_A[5]~DUPLICATE_q  ) ) ) # ( \aluimm_A~DUPLICATE_q  & ( !regval2_A[5] & ( (!regval1_A[6] & (!off_A[6] & (!\regval1_A[5]~DUPLICATE_q  $ (off_A[5])))) # (regval1_A[6] & (off_A[6] & (!\regval1_A[5]~DUPLICATE_q  $ (off_A[5])))) ) ) ) 
// # ( !\aluimm_A~DUPLICATE_q  & ( !regval2_A[5] & ( !\regval1_A[5]~DUPLICATE_q  ) ) )

	.dataa(!regval1_A[6]),
	.datab(!off_A[6]),
	.datac(!\regval1_A[5]~DUPLICATE_q ),
	.datad(!off_A[5]),
	.datae(!\aluimm_A~DUPLICATE_q ),
	.dataf(!regval2_A[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~12 .extended_lut = "off";
defparam \Equal1~12 .lut_mask = 64'hF0F090090F0F9009;
defparam \Equal1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N9
cyclonev_lcell_comb \Equal1~11 (
// Equation(s):
// \Equal1~11_combout  = ( regval2_A[6] & ( regval1_A[7] & ( (!\aluimm_A~q  & (regval2_A[7] & (regval1_A[6]))) # (\aluimm_A~q  & (((\off_A[7]~DUPLICATE_q )))) ) ) ) # ( !regval2_A[6] & ( regval1_A[7] & ( (!\aluimm_A~q  & (regval2_A[7] & (!regval1_A[6]))) # 
// (\aluimm_A~q  & (((\off_A[7]~DUPLICATE_q )))) ) ) ) # ( regval2_A[6] & ( !regval1_A[7] & ( (!\aluimm_A~q  & (!regval2_A[7] & (regval1_A[6]))) # (\aluimm_A~q  & (((!\off_A[7]~DUPLICATE_q )))) ) ) ) # ( !regval2_A[6] & ( !regval1_A[7] & ( (!\aluimm_A~q  & 
// (!regval2_A[7] & (!regval1_A[6]))) # (\aluimm_A~q  & (((!\off_A[7]~DUPLICATE_q )))) ) ) )

	.dataa(!regval2_A[7]),
	.datab(!regval1_A[6]),
	.datac(!\off_A[7]~DUPLICATE_q ),
	.datad(!\aluimm_A~q ),
	.datae(!regval2_A[6]),
	.dataf(!regval1_A[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~11 .extended_lut = "off";
defparam \Equal1~11 .lut_mask = 64'h88F022F0440F110F;
defparam \Equal1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N48
cyclonev_lcell_comb \aluout_A~3 (
// Equation(s):
// \aluout_A~3_combout  = ( off_A[9] & ( !regval1_A[9] $ (((!\aluimm_A~DUPLICATE_q  & !regval2_A[9]))) ) ) # ( !off_A[9] & ( !regval1_A[9] $ (((!regval2_A[9]) # (\aluimm_A~DUPLICATE_q ))) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_A[9]),
	.datad(!regval1_A[9]),
	.datae(gnd),
	.dataf(!off_A[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_A~3 .extended_lut = "off";
defparam \aluout_A~3 .lut_mask = 64'h0AF50AF55FA05FA0;
defparam \aluout_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N54
cyclonev_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = ( \Equal1~11_combout  & ( !\aluout_A~3_combout  & ( (!\aluout_A~2_combout  & (\Equal1~12_combout  & (!\aluin2_A[4]~2_combout  $ (regval1_A[4])))) ) ) )

	.dataa(!\aluin2_A[4]~2_combout ),
	.datab(!\aluout_A~2_combout ),
	.datac(!regval1_A[4]),
	.datad(!\Equal1~12_combout ),
	.datae(!\Equal1~11_combout ),
	.dataf(!\aluout_A~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~2 .extended_lut = "off";
defparam \Equal1~2 .lut_mask = 64'h0000008400000000;
defparam \Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N0
cyclonev_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = ( \Equal1~4_combout  & ( \Equal1~2_combout  & ( (\Equal1~8_combout  & (\Equal1~3_combout  & (\Equal1~0_combout  & \LessThan0~3_combout ))) ) ) )

	.dataa(!\Equal1~8_combout ),
	.datab(!\Equal1~3_combout ),
	.datac(!\Equal1~0_combout ),
	.datad(!\LessThan0~3_combout ),
	.datae(!\Equal1~4_combout ),
	.dataf(!\Equal1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~9 .extended_lut = "off";
defparam \Equal1~9 .lut_mask = 64'h0000000000000001;
defparam \Equal1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N45
cyclonev_lcell_comb \LessThan1~9 (
// Equation(s):
// \LessThan1~9_combout  = ( !\aluout_A~3_combout  & ( !\aluout_A~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_A~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_A~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~9 .extended_lut = "off";
defparam \LessThan1~9 .lut_mask = 64'hF0F0F0F000000000;
defparam \LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \LessThan1~10 (
// Equation(s):
// \LessThan1~10_combout  = ( regval1_A[4] & ( \aluin2_A[4]~2_combout  & ( (\regval1_A[5]~DUPLICATE_q  & !\aluin2_A[5]~0_combout ) ) ) ) # ( !regval1_A[4] & ( \aluin2_A[4]~2_combout  & ( (\regval1_A[5]~DUPLICATE_q  & !\aluin2_A[5]~0_combout ) ) ) ) # ( 
// regval1_A[4] & ( !\aluin2_A[4]~2_combout  & ( (!\aluin2_A[5]~0_combout ) # (\regval1_A[5]~DUPLICATE_q ) ) ) ) # ( !regval1_A[4] & ( !\aluin2_A[4]~2_combout  & ( (\regval1_A[5]~DUPLICATE_q  & !\aluin2_A[5]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\regval1_A[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\aluin2_A[5]~0_combout ),
	.datae(!regval1_A[4]),
	.dataf(!\aluin2_A[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~10 .extended_lut = "off";
defparam \LessThan1~10 .lut_mask = 64'h3300FF3333003300;
defparam \LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \LessThan1~11 (
// Equation(s):
// \LessThan1~11_combout  = ( regval1_A[6] & ( \aluin2_A[7]~1_combout  & ( (\LessThan1~9_combout  & (regval1_A[7] & ((!\aluin2_A[6]~13_combout ) # (\LessThan1~10_combout )))) ) ) ) # ( !regval1_A[6] & ( \aluin2_A[7]~1_combout  & ( (\LessThan1~9_combout  & 
// (!\aluin2_A[6]~13_combout  & (regval1_A[7] & \LessThan1~10_combout ))) ) ) ) # ( regval1_A[6] & ( !\aluin2_A[7]~1_combout  & ( (\LessThan1~9_combout  & ((!\aluin2_A[6]~13_combout ) # ((\LessThan1~10_combout ) # (regval1_A[7])))) ) ) ) # ( !regval1_A[6] & 
// ( !\aluin2_A[7]~1_combout  & ( (\LessThan1~9_combout  & (((!\aluin2_A[6]~13_combout  & \LessThan1~10_combout )) # (regval1_A[7]))) ) ) )

	.dataa(!\LessThan1~9_combout ),
	.datab(!\aluin2_A[6]~13_combout ),
	.datac(!regval1_A[7]),
	.datad(!\LessThan1~10_combout ),
	.datae(!regval1_A[6]),
	.dataf(!\aluin2_A[7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~11 .extended_lut = "off";
defparam \LessThan1~11 .lut_mask = 64'h0545455500040405;
defparam \LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N36
cyclonev_lcell_comb \LessThan1~5 (
// Equation(s):
// \LessThan1~5_combout  = ( \aluin2_A[11]~9_combout  & ( (!\aluin2_A[10]~10_combout  & (\regval1_A[11]~DUPLICATE_q  & (\LessThan0~3_combout  & regval1_A[10]))) ) ) # ( !\aluin2_A[11]~9_combout  & ( (\LessThan0~3_combout  & (((!\aluin2_A[10]~10_combout  & 
// regval1_A[10])) # (\regval1_A[11]~DUPLICATE_q ))) ) )

	.dataa(!\aluin2_A[10]~10_combout ),
	.datab(!\regval1_A[11]~DUPLICATE_q ),
	.datac(!\LessThan0~3_combout ),
	.datad(!regval1_A[10]),
	.datae(gnd),
	.dataf(!\aluin2_A[11]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~5 .extended_lut = "off";
defparam \LessThan1~5 .lut_mask = 64'h030B030B00020002;
defparam \LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N39
cyclonev_lcell_comb \LessThan1~6 (
// Equation(s):
// \LessThan1~6_combout  = ( \aluin2_A[1]~19_combout  & ( (regval1_A[0] & (!\aluin2_A[0]~18_combout  & regval1_A[1])) ) ) # ( !\aluin2_A[1]~19_combout  & ( ((regval1_A[0] & !\aluin2_A[0]~18_combout )) # (regval1_A[1]) ) )

	.dataa(!regval1_A[0]),
	.datab(!\aluin2_A[0]~18_combout ),
	.datac(gnd),
	.datad(!regval1_A[1]),
	.datae(gnd),
	.dataf(!\aluin2_A[1]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~6 .extended_lut = "off";
defparam \LessThan1~6 .lut_mask = 64'h44FF44FF00440044;
defparam \LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N30
cyclonev_lcell_comb \LessThan1~7 (
// Equation(s):
// \LessThan1~7_combout  = ( \aluin2_A[3]~14_combout  & ( regval1_A[2] & ( (regval1_A[3] & (\Equal1~2_combout  & ((!\aluin2_A[2]~3_combout ) # (\LessThan1~6_combout )))) ) ) ) # ( !\aluin2_A[3]~14_combout  & ( regval1_A[2] & ( (\Equal1~2_combout  & 
// (((!\aluin2_A[2]~3_combout ) # (\LessThan1~6_combout )) # (regval1_A[3]))) ) ) ) # ( \aluin2_A[3]~14_combout  & ( !regval1_A[2] & ( (regval1_A[3] & (!\aluin2_A[2]~3_combout  & (\Equal1~2_combout  & \LessThan1~6_combout ))) ) ) ) # ( 
// !\aluin2_A[3]~14_combout  & ( !regval1_A[2] & ( (\Equal1~2_combout  & (((!\aluin2_A[2]~3_combout  & \LessThan1~6_combout )) # (regval1_A[3]))) ) ) )

	.dataa(!regval1_A[3]),
	.datab(!\aluin2_A[2]~3_combout ),
	.datac(!\Equal1~2_combout ),
	.datad(!\LessThan1~6_combout ),
	.datae(!\aluin2_A[3]~14_combout ),
	.dataf(!regval1_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~7 .extended_lut = "off";
defparam \LessThan1~7 .lut_mask = 64'h050D00040D0F0405;
defparam \LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N18
cyclonev_lcell_comb \Equal1~10 (
// Equation(s):
// \Equal1~10_combout  = ( \LessThan0~3_combout  & ( \Equal1~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\LessThan0~3_combout ),
	.dataf(!\Equal1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~10 .extended_lut = "off";
defparam \Equal1~10 .lut_mask = 64'h000000000000FFFF;
defparam \Equal1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N36
cyclonev_lcell_comb \LessThan1~13 (
// Equation(s):
// \LessThan1~13_combout  = ( regval2_A[21] & ( \regval1_A[20]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & (((!\regval2_A[20]~DUPLICATE_q  & \regval1_A[21]~DUPLICATE_q )))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) ) ) # ( !regval2_A[21] & ( 
// \regval1_A[20]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & (((!\regval2_A[20]~DUPLICATE_q ) # (\regval1_A[21]~DUPLICATE_q )))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q )) ) ) ) # ( regval2_A[21] & ( !\regval1_A[20]~DUPLICATE_q  & ( 
// (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q  & \regval1_A[21]~DUPLICATE_q )) ) ) ) # ( !regval2_A[21] & ( !\regval1_A[20]~DUPLICATE_q  & ( (\regval1_A[21]~DUPLICATE_q  & ((!\aluimm_A~DUPLICATE_q ) # (!\off_A[31]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!\regval2_A[20]~DUPLICATE_q ),
	.datad(!\regval1_A[21]~DUPLICATE_q ),
	.datae(!regval2_A[21]),
	.dataf(!\regval1_A[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~13 .extended_lut = "off";
defparam \LessThan1~13 .lut_mask = 64'h00EE0044E4EE44E4;
defparam \LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \LessThan1~14 (
// Equation(s):
// \LessThan1~14_combout  = ( regval2_A[17] & ( regval2_A[16] & ( (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q  & ((regval1_A[16]) # (regval1_A[17])))) ) ) ) # ( !regval2_A[17] & ( regval2_A[16] & ( (!\aluimm_A~DUPLICATE_q  & (((regval1_A[17])))) # 
// (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q  & ((regval1_A[16]) # (regval1_A[17])))) ) ) ) # ( regval2_A[17] & ( !regval2_A[16] & ( (!\aluimm_A~DUPLICATE_q  & (((regval1_A[17] & regval1_A[16])))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q 
//  & ((regval1_A[16]) # (regval1_A[17])))) ) ) ) # ( !regval2_A[17] & ( !regval2_A[16] & ( (!\aluimm_A~DUPLICATE_q  & (((regval1_A[16]) # (regval1_A[17])))) # (\aluimm_A~DUPLICATE_q  & (!\off_A[31]~DUPLICATE_q  & ((regval1_A[16]) # (regval1_A[17])))) ) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!regval1_A[17]),
	.datad(!regval1_A[16]),
	.datae(!regval2_A[17]),
	.dataf(!regval2_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~14 .extended_lut = "off";
defparam \LessThan1~14 .lut_mask = 64'h0EEE044E0E4E0444;
defparam \LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \Selector31~6 (
// Equation(s):
// \Selector31~6_combout  = ( \LessThan0~0_combout  & ( \aluin2_A[18]~6_combout  & ( (!regval1_A[19] & (\LessThan1~14_combout  & (regval1_A[18] & !\aluin2_A[19]~5_combout ))) # (regval1_A[19] & ((!\aluin2_A[19]~5_combout ) # ((\LessThan1~14_combout  & 
// regval1_A[18])))) ) ) ) # ( \LessThan0~0_combout  & ( !\aluin2_A[18]~6_combout  & ( (!regval1_A[19] & (!\aluin2_A[19]~5_combout  & ((regval1_A[18]) # (\LessThan1~14_combout )))) # (regval1_A[19] & (((!\aluin2_A[19]~5_combout ) # (regval1_A[18])) # 
// (\LessThan1~14_combout ))) ) ) )

	.dataa(!regval1_A[19]),
	.datab(!\LessThan1~14_combout ),
	.datac(!regval1_A[18]),
	.datad(!\aluin2_A[19]~5_combout ),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\aluin2_A[18]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~6 .extended_lut = "off";
defparam \Selector31~6 .lut_mask = 64'h00007F1500005701;
defparam \Selector31~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N51
cyclonev_lcell_comb \Selector31~5 (
// Equation(s):
// \Selector31~5_combout  = ( \Equal1~1_combout  & ( (!regval1_A[13] & (!\aluin2_A[12]~27_combout  & (!\aluin2_A[13]~28_combout  & regval1_A[12]))) # (regval1_A[13] & ((!\aluin2_A[13]~28_combout ) # ((!\aluin2_A[12]~27_combout  & regval1_A[12])))) ) )

	.dataa(!regval1_A[13]),
	.datab(!\aluin2_A[12]~27_combout ),
	.datac(!\aluin2_A[13]~28_combout ),
	.datad(!regval1_A[12]),
	.datae(gnd),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~5 .extended_lut = "off";
defparam \Selector31~5 .lut_mask = 64'h0000000050D450D4;
defparam \Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N36
cyclonev_lcell_comb \LessThan1~12 (
// Equation(s):
// \LessThan1~12_combout  = ( regval1_A[14] & ( \off_A[31]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & ((!regval2_A[14] & ((!\regval2_A[15]~DUPLICATE_q ) # (\regval1_A[15]~DUPLICATE_q ))) # (regval2_A[14] & (\regval1_A[15]~DUPLICATE_q  & 
// !\regval2_A[15]~DUPLICATE_q )))) ) ) ) # ( !regval1_A[14] & ( \off_A[31]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & (\regval1_A[15]~DUPLICATE_q  & !\regval2_A[15]~DUPLICATE_q )) ) ) ) # ( regval1_A[14] & ( !\off_A[31]~DUPLICATE_q  & ( ((!regval2_A[14] & 
// ((!\regval2_A[15]~DUPLICATE_q ) # (\regval1_A[15]~DUPLICATE_q ))) # (regval2_A[14] & (\regval1_A[15]~DUPLICATE_q  & !\regval2_A[15]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q ) ) ) ) # ( !regval1_A[14] & ( !\off_A[31]~DUPLICATE_q  & ( 
// (\regval1_A[15]~DUPLICATE_q  & ((!\regval2_A[15]~DUPLICATE_q ) # (\aluimm_A~DUPLICATE_q ))) ) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!regval2_A[14]),
	.datac(!\regval1_A[15]~DUPLICATE_q ),
	.datad(!\regval2_A[15]~DUPLICATE_q ),
	.datae(!regval1_A[14]),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~12 .extended_lut = "off";
defparam \LessThan1~12 .lut_mask = 64'h0F05DF5D0A008A08;
defparam \LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N45
cyclonev_lcell_comb \LessThan0~4 (
// Equation(s):
// \LessThan0~4_combout  = ( \LessThan0~0_combout  & ( (\LessThan0~1_combout  & \LessThan0~2_combout ) ) )

	.dataa(!\LessThan0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\LessThan0~2_combout ),
	.datae(gnd),
	.dataf(!\LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~4 .extended_lut = "off";
defparam \LessThan0~4 .lut_mask = 64'h0000000000550055;
defparam \LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \Selector31~7 (
// Equation(s):
// \Selector31~7_combout  = ( \LessThan1~12_combout  & ( \LessThan0~4_combout  ) ) # ( !\LessThan1~12_combout  & ( \LessThan0~4_combout  & ( ((\Selector31~5_combout ) # (\Selector31~6_combout )) # (\LessThan1~13_combout ) ) ) ) # ( \LessThan1~12_combout  & ( 
// !\LessThan0~4_combout  & ( (\Selector31~6_combout ) # (\LessThan1~13_combout ) ) ) ) # ( !\LessThan1~12_combout  & ( !\LessThan0~4_combout  & ( (\Selector31~6_combout ) # (\LessThan1~13_combout ) ) ) )

	.dataa(gnd),
	.datab(!\LessThan1~13_combout ),
	.datac(!\Selector31~6_combout ),
	.datad(!\Selector31~5_combout ),
	.datae(!\LessThan1~12_combout ),
	.dataf(!\LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~7 .extended_lut = "off";
defparam \Selector31~7 .lut_mask = 64'h3F3F3F3F3FFFFFFF;
defparam \Selector31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N15
cyclonev_lcell_comb \LessThan1~8 (
// Equation(s):
// \LessThan1~8_combout  = ( !\aluin2_A[8]~12_combout  & ( \aluin2_A[9]~11_combout  & ( (regval1_A[9] & regval1_A[8]) ) ) ) # ( \aluin2_A[8]~12_combout  & ( !\aluin2_A[9]~11_combout  & ( regval1_A[9] ) ) ) # ( !\aluin2_A[8]~12_combout  & ( 
// !\aluin2_A[9]~11_combout  & ( (regval1_A[8]) # (regval1_A[9]) ) ) )

	.dataa(!regval1_A[9]),
	.datab(gnd),
	.datac(!regval1_A[8]),
	.datad(gnd),
	.datae(!\aluin2_A[8]~12_combout ),
	.dataf(!\aluin2_A[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan1~8 .extended_lut = "off";
defparam \LessThan1~8 .lut_mask = 64'h5F5F555505050000;
defparam \LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N12
cyclonev_lcell_comb \Selector31~8 (
// Equation(s):
// \Selector31~8_combout  = ( \Selector31~7_combout  & ( \LessThan1~8_combout  ) ) # ( !\Selector31~7_combout  & ( \LessThan1~8_combout  & ( (\Equal1~10_combout ) # (\LessThan1~5_combout ) ) ) ) # ( \Selector31~7_combout  & ( !\LessThan1~8_combout  ) ) # ( 
// !\Selector31~7_combout  & ( !\LessThan1~8_combout  & ( ((\Equal1~10_combout  & ((\LessThan1~7_combout ) # (\LessThan1~11_combout )))) # (\LessThan1~5_combout ) ) ) )

	.dataa(!\LessThan1~11_combout ),
	.datab(!\LessThan1~5_combout ),
	.datac(!\LessThan1~7_combout ),
	.datad(!\Equal1~10_combout ),
	.datae(!\Selector31~7_combout ),
	.dataf(!\LessThan1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~8 .extended_lut = "off";
defparam \Selector31~8 .lut_mask = 64'h337FFFFF33FFFFFF;
defparam \Selector31~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N48
cyclonev_lcell_comb \Selector31~10 (
// Equation(s):
// \Selector31~10_combout  = ( \Equal1~9_combout  & ( \Selector31~8_combout  & ( ((!\Selector31~9_combout  & (\Selector31~3_combout  & !\Selector31~4_combout ))) # (\Selector31~1_combout ) ) ) ) # ( !\Equal1~9_combout  & ( \Selector31~8_combout  & ( 
// (!\Selector31~9_combout  & (\Selector31~3_combout  & !\Selector31~4_combout )) ) ) ) # ( \Equal1~9_combout  & ( !\Selector31~8_combout  & ( ((\Selector31~3_combout  & !\Selector31~4_combout )) # (\Selector31~1_combout ) ) ) ) # ( !\Equal1~9_combout  & ( 
// !\Selector31~8_combout  & ( (\Selector31~3_combout  & !\Selector31~4_combout ) ) ) )

	.dataa(!\Selector31~9_combout ),
	.datab(!\Selector31~1_combout ),
	.datac(!\Selector31~3_combout ),
	.datad(!\Selector31~4_combout ),
	.datae(!\Equal1~9_combout ),
	.dataf(!\Selector31~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~10 .extended_lut = "off";
defparam \Selector31~10 .lut_mask = 64'h0F003F330A003B33;
defparam \Selector31~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \Selector31~15 (
// Equation(s):
// \Selector31~15_combout  = ( !alufunc_A[2] & ( (!alufunc_A[1] & (((!alufunc_A[3] & ((\Add1~65_sumout ))) # (alufunc_A[3] & (\Add2~65_sumout ))))) ) ) # ( alufunc_A[2] & ( !alufunc_A[3] $ (((!alufunc_A[1] & ((!\aluin2_A[0]~18_combout ) # ((!regval1_A[0])))) 
// # (alufunc_A[1] & (((!\Add1~65_sumout )))))) ) )

	.dataa(!alufunc_A[1]),
	.datab(!\aluin2_A[0]~18_combout ),
	.datac(!regval1_A[0]),
	.datad(!alufunc_A[3]),
	.datae(!alufunc_A[2]),
	.dataf(!\Add1~65_sumout ),
	.datag(!\Add2~65_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~15 .extended_lut = "on";
defparam \Selector31~15 .lut_mask = 64'h000A02FDAA0A57A8;
defparam \Selector31~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N42
cyclonev_lcell_comb \Selector31~11 (
// Equation(s):
// \Selector31~11_combout  = ( !alufunc_A[1] & ( (!regval1_A[29] & ((!\aluimm_A~DUPLICATE_q  & (regval2_A[29])) # (\aluimm_A~DUPLICATE_q  & ((\off_A[31]~DUPLICATE_q ))))) ) )

	.dataa(!regval1_A[29]),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!regval2_A[29]),
	.datad(!\off_A[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!alufunc_A[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~11 .extended_lut = "off";
defparam \Selector31~11 .lut_mask = 64'h082A082A00000000;
defparam \Selector31~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N24
cyclonev_lcell_comb \Selector31~12 (
// Equation(s):
// \Selector31~12_combout  = ( \aluin2_A[30]~16_combout  & ( \Selector31~11_combout  & ( (!alufunc_A[1] & ((!\aluin2_A[31]~17_combout ) # ((regval1_A[31])))) # (alufunc_A[1] & (regval1_A[30] & (!\aluin2_A[31]~17_combout  $ (regval1_A[31])))) ) ) ) # ( 
// !\aluin2_A[30]~16_combout  & ( \Selector31~11_combout  & ( (!\aluin2_A[31]~17_combout  & ((!regval1_A[31] & ((!regval1_A[30]))) # (regval1_A[31] & (!alufunc_A[1])))) # (\aluin2_A[31]~17_combout  & (((!regval1_A[30] & regval1_A[31])))) ) ) ) # ( 
// \aluin2_A[30]~16_combout  & ( !\Selector31~11_combout  & ( (!alufunc_A[1] & ((!\aluin2_A[31]~17_combout  & ((!regval1_A[30]) # (regval1_A[31]))) # (\aluin2_A[31]~17_combout  & (!regval1_A[30] & regval1_A[31])))) ) ) ) # ( !\aluin2_A[30]~16_combout  & ( 
// !\Selector31~11_combout  & ( (!\aluin2_A[31]~17_combout  & (!alufunc_A[1] & regval1_A[31])) ) ) )

	.dataa(!\aluin2_A[31]~17_combout ),
	.datab(!alufunc_A[1]),
	.datac(!regval1_A[30]),
	.datad(!regval1_A[31]),
	.datae(!\aluin2_A[30]~16_combout ),
	.dataf(!\Selector31~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~12 .extended_lut = "off";
defparam \Selector31~12 .lut_mask = 64'h008880C8A0D88ACD;
defparam \Selector31~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \LessThan0~19 (
// Equation(s):
// \LessThan0~19_combout  = ( \regval1_A[23]~DUPLICATE_q  & ( \aluin2_A[23]~25_combout  & ( (!\aluin2_A[24]~26_combout  & (\aluin2_A[22]~24_combout  & (!regval1_A[22] & !regval1_A[24]))) # (\aluin2_A[24]~26_combout  & ((!regval1_A[24]) # 
// ((\aluin2_A[22]~24_combout  & !regval1_A[22])))) ) ) ) # ( !\regval1_A[23]~DUPLICATE_q  & ( \aluin2_A[23]~25_combout  & ( (!regval1_A[24]) # (\aluin2_A[24]~26_combout ) ) ) ) # ( \regval1_A[23]~DUPLICATE_q  & ( !\aluin2_A[23]~25_combout  & ( 
// (\aluin2_A[24]~26_combout  & !regval1_A[24]) ) ) ) # ( !\regval1_A[23]~DUPLICATE_q  & ( !\aluin2_A[23]~25_combout  & ( (!\aluin2_A[24]~26_combout  & (\aluin2_A[22]~24_combout  & (!regval1_A[22] & !regval1_A[24]))) # (\aluin2_A[24]~26_combout  & 
// ((!regval1_A[24]) # ((\aluin2_A[22]~24_combout  & !regval1_A[22])))) ) ) )

	.dataa(!\aluin2_A[22]~24_combout ),
	.datab(!regval1_A[22]),
	.datac(!\aluin2_A[24]~26_combout ),
	.datad(!regval1_A[24]),
	.datae(!\regval1_A[23]~DUPLICATE_q ),
	.dataf(!\aluin2_A[23]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~19 .extended_lut = "off";
defparam \LessThan0~19 .lut_mask = 64'h4F040F00FF0F4F04;
defparam \LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N6
cyclonev_lcell_comb \LessThan0~18 (
// Equation(s):
// \LessThan0~18_combout  = ( \aluin2_A[26]~21_combout  & ( \aluin2_A[27]~22_combout  & ( (!\regval1_A[28]~DUPLICATE_q  & ((!regval1_A[26]) # ((!regval1_A[27]) # (\aluin2_A[28]~23_combout )))) # (\regval1_A[28]~DUPLICATE_q  & (\aluin2_A[28]~23_combout  & 
// ((!regval1_A[26]) # (!regval1_A[27])))) ) ) ) # ( !\aluin2_A[26]~21_combout  & ( \aluin2_A[27]~22_combout  & ( (!regval1_A[27] & ((!\regval1_A[28]~DUPLICATE_q ) # (\aluin2_A[28]~23_combout ))) # (regval1_A[27] & (!\regval1_A[28]~DUPLICATE_q  & 
// \aluin2_A[28]~23_combout )) ) ) ) # ( \aluin2_A[26]~21_combout  & ( !\aluin2_A[27]~22_combout  & ( (!\regval1_A[28]~DUPLICATE_q  & (((!regval1_A[26] & !regval1_A[27])) # (\aluin2_A[28]~23_combout ))) # (\regval1_A[28]~DUPLICATE_q  & (!regval1_A[26] & 
// (!regval1_A[27] & \aluin2_A[28]~23_combout ))) ) ) ) # ( !\aluin2_A[26]~21_combout  & ( !\aluin2_A[27]~22_combout  & ( (!\regval1_A[28]~DUPLICATE_q  & \aluin2_A[28]~23_combout ) ) ) )

	.dataa(!regval1_A[26]),
	.datab(!regval1_A[27]),
	.datac(!\regval1_A[28]~DUPLICATE_q ),
	.datad(!\aluin2_A[28]~23_combout ),
	.datae(!\aluin2_A[26]~21_combout ),
	.dataf(!\aluin2_A[27]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~18 .extended_lut = "off";
defparam \LessThan0~18 .lut_mask = 64'h00F080F8C0FCE0FE;
defparam \LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N9
cyclonev_lcell_comb \LessThan0~20 (
// Equation(s):
// \LessThan0~20_combout  = ( \LessThan1~2_combout  & ( ((!\aluin2_A[25]~20_combout  & (!\regval1_A[25]~DUPLICATE_q  & \LessThan0~19_combout )) # (\aluin2_A[25]~20_combout  & ((!\regval1_A[25]~DUPLICATE_q ) # (\LessThan0~19_combout )))) # 
// (\LessThan0~18_combout ) ) ) # ( !\LessThan1~2_combout  & ( \LessThan0~18_combout  ) )

	.dataa(!\aluin2_A[25]~20_combout ),
	.datab(!\regval1_A[25]~DUPLICATE_q ),
	.datac(!\LessThan0~19_combout ),
	.datad(!\LessThan0~18_combout ),
	.datae(gnd),
	.dataf(!\LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~20 .extended_lut = "off";
defparam \LessThan0~20 .lut_mask = 64'h00FF00FF4DFF4DFF;
defparam \LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N42
cyclonev_lcell_comb \LessThan0~8 (
// Equation(s):
// \LessThan0~8_combout  = ( \aluin2_A[5]~0_combout  & ( (!regval1_A[5]) # ((\aluin2_A[4]~2_combout  & !regval1_A[4])) ) ) # ( !\aluin2_A[5]~0_combout  & ( (\aluin2_A[4]~2_combout  & (!regval1_A[4] & !regval1_A[5])) ) )

	.dataa(!\aluin2_A[4]~2_combout ),
	.datab(gnd),
	.datac(!regval1_A[4]),
	.datad(!regval1_A[5]),
	.datae(gnd),
	.dataf(!\aluin2_A[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~8 .extended_lut = "off";
defparam \LessThan0~8 .lut_mask = 64'h50005000FF50FF50;
defparam \LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N24
cyclonev_lcell_comb \LessThan0~9 (
// Equation(s):
// \LessThan0~9_combout  = ( regval1_A[7] & ( \aluin2_A[6]~13_combout  & ( (\aluin2_A[7]~1_combout  & (\LessThan1~9_combout  & ((!regval1_A[6]) # (\LessThan0~8_combout )))) ) ) ) # ( !regval1_A[7] & ( \aluin2_A[6]~13_combout  & ( (\LessThan1~9_combout  & 
// (((!regval1_A[6]) # (\LessThan0~8_combout )) # (\aluin2_A[7]~1_combout ))) ) ) ) # ( regval1_A[7] & ( !\aluin2_A[6]~13_combout  & ( (\aluin2_A[7]~1_combout  & (\LessThan0~8_combout  & (!regval1_A[6] & \LessThan1~9_combout ))) ) ) ) # ( !regval1_A[7] & ( 
// !\aluin2_A[6]~13_combout  & ( (\LessThan1~9_combout  & (((\LessThan0~8_combout  & !regval1_A[6])) # (\aluin2_A[7]~1_combout ))) ) ) )

	.dataa(!\aluin2_A[7]~1_combout ),
	.datab(!\LessThan0~8_combout ),
	.datac(!regval1_A[6]),
	.datad(!\LessThan1~9_combout ),
	.datae(!regval1_A[7]),
	.dataf(!\aluin2_A[6]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~9 .extended_lut = "off";
defparam \LessThan0~9 .lut_mask = 64'h0075001000F70051;
defparam \LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y5_N48
cyclonev_lcell_comb \LessThan0~7 (
// Equation(s):
// \LessThan0~7_combout  = ( \aluin2_A[8]~12_combout  & ( \aluin2_A[9]~11_combout  & ( (!regval1_A[8]) # (!regval1_A[9]) ) ) ) # ( !\aluin2_A[8]~12_combout  & ( \aluin2_A[9]~11_combout  & ( !regval1_A[9] ) ) ) # ( \aluin2_A[8]~12_combout  & ( 
// !\aluin2_A[9]~11_combout  & ( (!regval1_A[8] & !regval1_A[9]) ) ) )

	.dataa(gnd),
	.datab(!regval1_A[8]),
	.datac(!regval1_A[9]),
	.datad(gnd),
	.datae(!\aluin2_A[8]~12_combout ),
	.dataf(!\aluin2_A[9]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~7 .extended_lut = "off";
defparam \LessThan0~7 .lut_mask = 64'h0000C0C0F0F0FCFC;
defparam \LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N36
cyclonev_lcell_comb \LessThan0~5 (
// Equation(s):
// \LessThan0~5_combout  = ( \aluin2_A[1]~19_combout  & ( (!regval1_A[1]) # ((\aluin2_A[0]~18_combout  & !regval1_A[0])) ) ) # ( !\aluin2_A[1]~19_combout  & ( (\aluin2_A[0]~18_combout  & (!regval1_A[0] & !regval1_A[1])) ) )

	.dataa(gnd),
	.datab(!\aluin2_A[0]~18_combout ),
	.datac(!regval1_A[0]),
	.datad(!regval1_A[1]),
	.datae(gnd),
	.dataf(!\aluin2_A[1]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~5 .extended_lut = "off";
defparam \LessThan0~5 .lut_mask = 64'h30003000FF30FF30;
defparam \LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N18
cyclonev_lcell_comb \LessThan0~6 (
// Equation(s):
// \LessThan0~6_combout  = ( \Equal1~2_combout  & ( regval1_A[3] & ( (\aluin2_A[3]~14_combout  & ((!\aluin2_A[2]~3_combout  & (\LessThan0~5_combout  & !regval1_A[2])) # (\aluin2_A[2]~3_combout  & ((!regval1_A[2]) # (\LessThan0~5_combout ))))) ) ) ) # ( 
// \Equal1~2_combout  & ( !regval1_A[3] & ( ((!\aluin2_A[2]~3_combout  & (\LessThan0~5_combout  & !regval1_A[2])) # (\aluin2_A[2]~3_combout  & ((!regval1_A[2]) # (\LessThan0~5_combout )))) # (\aluin2_A[3]~14_combout ) ) ) )

	.dataa(!\aluin2_A[3]~14_combout ),
	.datab(!\aluin2_A[2]~3_combout ),
	.datac(!\LessThan0~5_combout ),
	.datad(!regval1_A[2]),
	.datae(!\Equal1~2_combout ),
	.dataf(!regval1_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~6 .extended_lut = "off";
defparam \LessThan0~6 .lut_mask = 64'h00007F5700001501;
defparam \LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N6
cyclonev_lcell_comb \LessThan0~10 (
// Equation(s):
// \LessThan0~10_combout  = ( regval1_A[14] & ( \off_A[31]~DUPLICATE_q  & ( (!\regval1_A[15]~DUPLICATE_q  & ((\regval2_A[15]~DUPLICATE_q ) # (\aluimm_A~DUPLICATE_q ))) ) ) ) # ( !regval1_A[14] & ( \off_A[31]~DUPLICATE_q  & ( ((!\regval1_A[15]~DUPLICATE_q  & 
// ((\regval2_A[15]~DUPLICATE_q ) # (\regval2_A[14]~DUPLICATE_q ))) # (\regval1_A[15]~DUPLICATE_q  & (\regval2_A[14]~DUPLICATE_q  & \regval2_A[15]~DUPLICATE_q ))) # (\aluimm_A~DUPLICATE_q ) ) ) ) # ( regval1_A[14] & ( !\off_A[31]~DUPLICATE_q  & ( 
// (!\regval1_A[15]~DUPLICATE_q  & (!\aluimm_A~DUPLICATE_q  & \regval2_A[15]~DUPLICATE_q )) ) ) ) # ( !regval1_A[14] & ( !\off_A[31]~DUPLICATE_q  & ( (!\aluimm_A~DUPLICATE_q  & ((!\regval1_A[15]~DUPLICATE_q  & ((\regval2_A[15]~DUPLICATE_q ) # 
// (\regval2_A[14]~DUPLICATE_q ))) # (\regval1_A[15]~DUPLICATE_q  & (\regval2_A[14]~DUPLICATE_q  & \regval2_A[15]~DUPLICATE_q )))) ) ) )

	.dataa(!\regval1_A[15]~DUPLICATE_q ),
	.datab(!\aluimm_A~DUPLICATE_q ),
	.datac(!\regval2_A[14]~DUPLICATE_q ),
	.datad(!\regval2_A[15]~DUPLICATE_q ),
	.datae(!regval1_A[14]),
	.dataf(!\off_A[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~10 .extended_lut = "off";
defparam \LessThan0~10 .lut_mask = 64'h088C00883BBF22AA;
defparam \LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N30
cyclonev_lcell_comb \LessThan0~11 (
// Equation(s):
// \LessThan0~11_combout  = ( regval1_A[20] & ( \aluimm_A~DUPLICATE_q  & ( (\off_A[31]~DUPLICATE_q  & !regval1_A[21]) ) ) ) # ( !regval1_A[20] & ( \aluimm_A~DUPLICATE_q  & ( \off_A[31]~DUPLICATE_q  ) ) ) # ( regval1_A[20] & ( !\aluimm_A~DUPLICATE_q  & ( 
// (\regval2_A[21]~DUPLICATE_q  & !regval1_A[21]) ) ) ) # ( !regval1_A[20] & ( !\aluimm_A~DUPLICATE_q  & ( (!\regval2_A[21]~DUPLICATE_q  & (!regval1_A[21] & regval2_A[20])) # (\regval2_A[21]~DUPLICATE_q  & ((!regval1_A[21]) # (regval2_A[20]))) ) ) )

	.dataa(!\regval2_A[21]~DUPLICATE_q ),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!regval1_A[21]),
	.datad(!regval2_A[20]),
	.datae(!regval1_A[20]),
	.dataf(!\aluimm_A~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~11 .extended_lut = "off";
defparam \LessThan0~11 .lut_mask = 64'h50F5505033333030;
defparam \LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N42
cyclonev_lcell_comb \LessThan0~12 (
// Equation(s):
// \LessThan0~12_combout  = ( regval2_A[17] & ( regval2_A[16] & ( (!\aluimm_A~DUPLICATE_q  & (((!regval1_A[17]) # (!regval1_A[16])))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q  & ((!regval1_A[17]) # (!regval1_A[16])))) ) ) ) # ( !regval2_A[17] & ( 
// regval2_A[16] & ( (!\aluimm_A~DUPLICATE_q  & (((!regval1_A[17] & !regval1_A[16])))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q  & ((!regval1_A[17]) # (!regval1_A[16])))) ) ) ) # ( regval2_A[17] & ( !regval2_A[16] & ( (!\aluimm_A~DUPLICATE_q  & 
// (((!regval1_A[17])))) # (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q  & ((!regval1_A[17]) # (!regval1_A[16])))) ) ) ) # ( !regval2_A[17] & ( !regval2_A[16] & ( (\aluimm_A~DUPLICATE_q  & (\off_A[31]~DUPLICATE_q  & ((!regval1_A[17]) # 
// (!regval1_A[16])))) ) ) )

	.dataa(!\aluimm_A~DUPLICATE_q ),
	.datab(!\off_A[31]~DUPLICATE_q ),
	.datac(!regval1_A[17]),
	.datad(!regval1_A[16]),
	.datae(!regval2_A[17]),
	.dataf(!regval2_A[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~12 .extended_lut = "off";
defparam \LessThan0~12 .lut_mask = 64'h1110B1B0B110BBB0;
defparam \LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N18
cyclonev_lcell_comb \LessThan0~13 (
// Equation(s):
// \LessThan0~13_combout  = ( \LessThan0~0_combout  & ( \LessThan0~12_combout  & ( (!regval1_A[19] & (((!regval1_A[18]) # (\aluin2_A[19]~5_combout )) # (\aluin2_A[18]~6_combout ))) # (regval1_A[19] & (\aluin2_A[19]~5_combout  & ((!regval1_A[18]) # 
// (\aluin2_A[18]~6_combout )))) ) ) ) # ( \LessThan0~0_combout  & ( !\LessThan0~12_combout  & ( (!regval1_A[19] & (((\aluin2_A[18]~6_combout  & !regval1_A[18])) # (\aluin2_A[19]~5_combout ))) # (regval1_A[19] & (\aluin2_A[18]~6_combout  & (!regval1_A[18] & 
// \aluin2_A[19]~5_combout ))) ) ) )

	.dataa(!\aluin2_A[18]~6_combout ),
	.datab(!regval1_A[19]),
	.datac(!regval1_A[18]),
	.datad(!\aluin2_A[19]~5_combout ),
	.datae(!\LessThan0~0_combout ),
	.dataf(!\LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~13 .extended_lut = "off";
defparam \LessThan0~13 .lut_mask = 64'h000040DC0000C4FD;
defparam \LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N57
cyclonev_lcell_comb \LessThan0~14 (
// Equation(s):
// \LessThan0~14_combout  = ( regval2_A[10] & ( regval2_A[11] & ( (!\regval1_A[11]~DUPLICATE_q  & (((!\aluimm_A~DUPLICATE_q ) # (off_A[11])))) # (\regval1_A[11]~DUPLICATE_q  & (!regval1_A[10] & ((!\aluimm_A~DUPLICATE_q ) # (off_A[11])))) ) ) ) # ( 
// !regval2_A[10] & ( regval2_A[11] & ( (!\aluimm_A~DUPLICATE_q  & (!\regval1_A[11]~DUPLICATE_q )) # (\aluimm_A~DUPLICATE_q  & (off_A[11] & ((!\regval1_A[11]~DUPLICATE_q ) # (!regval1_A[10])))) ) ) ) # ( regval2_A[10] & ( !regval2_A[11] & ( 
// (!\aluimm_A~DUPLICATE_q  & (!\regval1_A[11]~DUPLICATE_q  & (!regval1_A[10]))) # (\aluimm_A~DUPLICATE_q  & (off_A[11] & ((!\regval1_A[11]~DUPLICATE_q ) # (!regval1_A[10])))) ) ) ) # ( !regval2_A[10] & ( !regval2_A[11] & ( (off_A[11] & 
// (\aluimm_A~DUPLICATE_q  & ((!\regval1_A[11]~DUPLICATE_q ) # (!regval1_A[10])))) ) ) )

	.dataa(!\regval1_A[11]~DUPLICATE_q ),
	.datab(!regval1_A[10]),
	.datac(!off_A[11]),
	.datad(!\aluimm_A~DUPLICATE_q ),
	.datae(!regval2_A[10]),
	.dataf(!regval2_A[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~14 .extended_lut = "off";
defparam \LessThan0~14 .lut_mask = 64'h000E880EAA0EEE0E;
defparam \LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N12
cyclonev_lcell_comb \LessThan0~15 (
// Equation(s):
// \LessThan0~15_combout  = ( \aluin2_A[13]~28_combout  & ( (!regval1_A[13]) # ((!regval1_A[12] & ((\LessThan0~14_combout ) # (\aluin2_A[12]~27_combout ))) # (regval1_A[12] & (\aluin2_A[12]~27_combout  & \LessThan0~14_combout ))) ) ) # ( 
// !\aluin2_A[13]~28_combout  & ( (!regval1_A[13] & ((!regval1_A[12] & ((\LessThan0~14_combout ) # (\aluin2_A[12]~27_combout ))) # (regval1_A[12] & (\aluin2_A[12]~27_combout  & \LessThan0~14_combout )))) ) )

	.dataa(!regval1_A[12]),
	.datab(!\aluin2_A[12]~27_combout ),
	.datac(!regval1_A[13]),
	.datad(!\LessThan0~14_combout ),
	.datae(gnd),
	.dataf(!\aluin2_A[13]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~15 .extended_lut = "off";
defparam \LessThan0~15 .lut_mask = 64'h20B020B0F2FBF2FB;
defparam \LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N24
cyclonev_lcell_comb \LessThan0~16 (
// Equation(s):
// \LessThan0~16_combout  = ( \LessThan0~4_combout  & ( \Equal1~1_combout  & ( (((\LessThan0~15_combout ) # (\LessThan0~13_combout )) # (\LessThan0~11_combout )) # (\LessThan0~10_combout ) ) ) ) # ( !\LessThan0~4_combout  & ( \Equal1~1_combout  & ( 
// (\LessThan0~13_combout ) # (\LessThan0~11_combout ) ) ) ) # ( \LessThan0~4_combout  & ( !\Equal1~1_combout  & ( ((\LessThan0~13_combout ) # (\LessThan0~11_combout )) # (\LessThan0~10_combout ) ) ) ) # ( !\LessThan0~4_combout  & ( !\Equal1~1_combout  & ( 
// (\LessThan0~13_combout ) # (\LessThan0~11_combout ) ) ) )

	.dataa(!\LessThan0~10_combout ),
	.datab(!\LessThan0~11_combout ),
	.datac(!\LessThan0~13_combout ),
	.datad(!\LessThan0~15_combout ),
	.datae(!\LessThan0~4_combout ),
	.dataf(!\Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~16 .extended_lut = "off";
defparam \LessThan0~16 .lut_mask = 64'h3F3F7F7F3F3F7FFF;
defparam \LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N24
cyclonev_lcell_comb \LessThan0~17 (
// Equation(s):
// \LessThan0~17_combout  = ( \LessThan0~16_combout  & ( \Equal1~10_combout  & ( \Equal1~8_combout  ) ) ) # ( !\LessThan0~16_combout  & ( \Equal1~10_combout  & ( (\Equal1~8_combout  & (((\LessThan0~6_combout ) # (\LessThan0~7_combout )) # 
// (\LessThan0~9_combout ))) ) ) ) # ( \LessThan0~16_combout  & ( !\Equal1~10_combout  & ( \Equal1~8_combout  ) ) )

	.dataa(!\LessThan0~9_combout ),
	.datab(!\LessThan0~7_combout ),
	.datac(!\LessThan0~6_combout ),
	.datad(!\Equal1~8_combout ),
	.datae(!\LessThan0~16_combout ),
	.dataf(!\Equal1~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~17 .extended_lut = "off";
defparam \LessThan0~17 .lut_mask = 64'h000000FF007F00FF;
defparam \LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N6
cyclonev_lcell_comb \Selector31~19 (
// Equation(s):
// \Selector31~19_combout  = ( !alufunc_A[1] & ( (\Selector31~0_combout  & (((\Equal1~0_combout  & ((\LessThan0~17_combout ) # (\LessThan0~20_combout )))) # (\Selector31~12_combout ))) ) ) # ( alufunc_A[1] & ( (\Selector31~0_combout  & (((!\Equal1~9_combout 
// )) # (\Selector31~12_combout ))) ) )

	.dataa(!\Selector31~12_combout ),
	.datab(!\Selector31~0_combout ),
	.datac(!\Equal1~9_combout ),
	.datad(!\LessThan0~20_combout ),
	.datae(!alufunc_A[1]),
	.dataf(!\LessThan0~17_combout ),
	.datag(!\Equal1~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~19 .extended_lut = "on";
defparam \Selector31~19 .lut_mask = 64'h1113313113133131;
defparam \Selector31~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N33
cyclonev_lcell_comb \Selector31~14 (
// Equation(s):
// \Selector31~14_combout  = ( alufunc_A[0] & ( \Selector31~19_combout  & ( (!alufunc_A[5]) # (\Selector31~13_combout ) ) ) ) # ( !alufunc_A[0] & ( \Selector31~19_combout  & ( (!alufunc_A[5] & (\Selector31~10_combout )) # (alufunc_A[5] & 
// ((\Selector31~15_combout ))) ) ) ) # ( alufunc_A[0] & ( !\Selector31~19_combout  & ( (alufunc_A[5] & \Selector31~13_combout ) ) ) ) # ( !alufunc_A[0] & ( !\Selector31~19_combout  & ( (!alufunc_A[5] & (\Selector31~10_combout )) # (alufunc_A[5] & 
// ((\Selector31~15_combout ))) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\Selector31~13_combout ),
	.datac(!\Selector31~10_combout ),
	.datad(!\Selector31~15_combout ),
	.datae(!alufunc_A[0]),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~14 .extended_lut = "off";
defparam \Selector31~14 .lut_mask = 64'h0A5F11110A5FBBBB;
defparam \Selector31~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N32
dffeas \regs_rtl_0_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N41
dffeas \regs~1 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~1 .is_wysiwyg = "true";
defparam \regs~1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N39
cyclonev_lcell_comb \regval1_D[0]~43 (
// Equation(s):
// \regval1_D[0]~43_combout  = ( \regs~1_q  & ( \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\regs~1_q  & ( \regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( \regs~0_q  ) ) ) # ( \regs~1_q  & ( 
// !\regs_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( !\regs~0_q  ) ) )

	.dataa(!\regs~0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regs~1_q ),
	.dataf(!\regs_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[0]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[0]~43 .extended_lut = "off";
defparam \regval1_D[0]~43 .lut_mask = 64'h0000AAAA5555FFFF;
defparam \regval1_D[0]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N30
cyclonev_lcell_comb \regval1_D[0]~44 (
// Equation(s):
// \regval1_D[0]~44_combout  = ( regs_rtl_0_bypass[13] & ( \regval1_D[0]~43_combout  & ( (!\forw1M_D~combout  & ((!\forw1W_D~combout ) # (result_W[0]))) ) ) ) # ( !regs_rtl_0_bypass[13] & ( \regval1_D[0]~43_combout  & ( (!\forw1M_D~combout  & 
// ((!\forw1W_D~combout  & ((!\regs~71_combout ))) # (\forw1W_D~combout  & (result_W[0])))) ) ) ) # ( regs_rtl_0_bypass[13] & ( !\regval1_D[0]~43_combout  & ( (!\forw1M_D~combout  & ((!\forw1W_D~combout  & ((\regs~71_combout ))) # (\forw1W_D~combout  & 
// (result_W[0])))) ) ) ) # ( !regs_rtl_0_bypass[13] & ( !\regval1_D[0]~43_combout  & ( (result_W[0] & (!\forw1M_D~combout  & \forw1W_D~combout )) ) ) )

	.dataa(!result_W[0]),
	.datab(!\regs~71_combout ),
	.datac(!\forw1M_D~combout ),
	.datad(!\forw1W_D~combout ),
	.datae(!regs_rtl_0_bypass[13]),
	.dataf(!\regval1_D[0]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[0]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[0]~44 .extended_lut = "off";
defparam \regval1_D[0]~44 .lut_mask = 64'h00503050C050F050;
defparam \regval1_D[0]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N54
cyclonev_lcell_comb \result_A[0]~56 (
// Equation(s):
// \result_A[0]~56_combout  = ( \Selector31~15_combout  & ( (!\selaluout_A~q  & (((\PC_A[0]~DUPLICATE_q )))) # (\selaluout_A~q  & ((!alufunc_A[0]) # ((\Selector31~13_combout )))) ) ) # ( !\Selector31~15_combout  & ( (!\selaluout_A~q  & 
// (((\PC_A[0]~DUPLICATE_q )))) # (\selaluout_A~q  & (alufunc_A[0] & (\Selector31~13_combout ))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\Selector31~13_combout ),
	.datac(!\selaluout_A~q ),
	.datad(!\PC_A[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Selector31~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[0]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[0]~56 .extended_lut = "off";
defparam \result_A[0]~56 .lut_mask = 64'h01F101F10BFB0BFB;
defparam \result_A[0]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N42
cyclonev_lcell_comb \result_A[0]~32 (
// Equation(s):
// \result_A[0]~32_combout  = ( alufunc_A[0] & ( \Selector31~19_combout  & ( ((!alufunc_A[5] & \selaluout_A~q )) # (\result_A[0]~56_combout ) ) ) ) # ( !alufunc_A[0] & ( \Selector31~19_combout  & ( (!alufunc_A[5] & ((!\selaluout_A~q  & 
// (\result_A[0]~56_combout )) # (\selaluout_A~q  & ((\Selector31~10_combout ))))) # (alufunc_A[5] & (\result_A[0]~56_combout )) ) ) ) # ( alufunc_A[0] & ( !\Selector31~19_combout  & ( (\result_A[0]~56_combout  & ((!\selaluout_A~q ) # (alufunc_A[5]))) ) ) ) 
// # ( !alufunc_A[0] & ( !\Selector31~19_combout  & ( (!alufunc_A[5] & ((!\selaluout_A~q  & (\result_A[0]~56_combout )) # (\selaluout_A~q  & ((\Selector31~10_combout ))))) # (alufunc_A[5] & (\result_A[0]~56_combout )) ) ) )

	.dataa(!alufunc_A[5]),
	.datab(!\result_A[0]~56_combout ),
	.datac(!\selaluout_A~q ),
	.datad(!\Selector31~10_combout ),
	.datae(!alufunc_A[0]),
	.dataf(!\Selector31~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_A[0]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_A[0]~32 .extended_lut = "off";
defparam \result_A[0]~32 .lut_mask = 64'h313B3131313B3B3B;
defparam \result_A[0]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N43
dffeas \restmp_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_A[0]~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(restmp_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \restmp_M[0] .is_wysiwyg = "true";
defparam \restmp_M[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N21
cyclonev_lcell_comb \regval1_D[0]~42 (
// Equation(s):
// \regval1_D[0]~42_combout  = ( restmp_M[0] & ( \forw1M_D~combout  & ( (!\selmemout_M~DUPLICATE_q ) # (((\dbus[0]~9_combout  & \memout_M[2]~0_combout )) # (\memout_M[0]~3_combout )) ) ) ) # ( !restmp_M[0] & ( \forw1M_D~combout  & ( (\selmemout_M~DUPLICATE_q 
//  & (((\dbus[0]~9_combout  & \memout_M[2]~0_combout )) # (\memout_M[0]~3_combout ))) ) ) )

	.dataa(!\dbus[0]~9_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[0]~3_combout ),
	.datad(!\memout_M[2]~0_combout ),
	.datae(!restmp_M[0]),
	.dataf(!\forw1M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[0]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[0]~42 .extended_lut = "off";
defparam \regval1_D[0]~42 .lut_mask = 64'h000000000313CFDF;
defparam \regval1_D[0]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N22
dffeas \PC_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[0] .is_wysiwyg = "true";
defparam \PC_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N36
cyclonev_lcell_comb \regval1_D[0]~45 (
// Equation(s):
// \regval1_D[0]~45_combout  = ( \selaluout_A~q  & ( PC_A[0] & ( (!\forw1A_D~combout  & (((\regval1_D[0]~42_combout ) # (\regval1_D[0]~44_combout )))) # (\forw1A_D~combout  & (\Selector31~14_combout )) ) ) ) # ( !\selaluout_A~q  & ( PC_A[0] & ( 
// ((\regval1_D[0]~42_combout ) # (\regval1_D[0]~44_combout )) # (\forw1A_D~combout ) ) ) ) # ( \selaluout_A~q  & ( !PC_A[0] & ( (!\forw1A_D~combout  & (((\regval1_D[0]~42_combout ) # (\regval1_D[0]~44_combout )))) # (\forw1A_D~combout  & 
// (\Selector31~14_combout )) ) ) ) # ( !\selaluout_A~q  & ( !PC_A[0] & ( (!\forw1A_D~combout  & ((\regval1_D[0]~42_combout ) # (\regval1_D[0]~44_combout ))) ) ) )

	.dataa(!\Selector31~14_combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\regval1_D[0]~44_combout ),
	.datad(!\regval1_D[0]~42_combout ),
	.datae(!\selaluout_A~q ),
	.dataf(!PC_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[0]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[0]~45 .extended_lut = "off";
defparam \regval1_D[0]~45 .lut_mask = 64'h0CCC1DDD3FFF1DDD;
defparam \regval1_D[0]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N37
dffeas \regval1_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[0]~45_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[0] .is_wysiwyg = "true";
defparam \regval1_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \jmptarg_M[0]~feeder (
// Equation(s):
// \jmptarg_M[0]~feeder_combout  = ( regval1_A[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\jmptarg_M[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \jmptarg_M[0]~feeder .extended_lut = "off";
defparam \jmptarg_M[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \jmptarg_M[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N40
dffeas \jmptarg_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\jmptarg_M[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[0] .is_wysiwyg = "true";
defparam \jmptarg_M[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N57
cyclonev_lcell_comb \pcgood_M[0]~30 (
// Equation(s):
// \pcgood_M[0]~30_combout  = ( PC_M[0] & ( ((!\isjump_M~DUPLICATE_q ) # (\dobranch_M~q )) # (jmptarg_M[0]) ) ) # ( !PC_M[0] & ( (jmptarg_M[0] & (!\dobranch_M~q  & \isjump_M~DUPLICATE_q )) ) )

	.dataa(!jmptarg_M[0]),
	.datab(gnd),
	.datac(!\dobranch_M~q ),
	.datad(!\isjump_M~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[0]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[0]~30 .extended_lut = "off";
defparam \pcgood_M[0]~30 .lut_mask = 64'h00500050FF5FFF5F;
defparam \pcgood_M[0]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N59
dffeas \pcgood_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcgood_M[0]~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[0] .is_wysiwyg = "true";
defparam \pcgood_W[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N21
cyclonev_lcell_comb \bptable_rtl_0_bypass[36]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[36]~feeder_combout  = ( pcgood_W[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[36]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N22
dffeas \bptable_rtl_0_bypass[36] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y8_N36
cyclonev_lcell_comb \bptable~31 (
// Equation(s):
// \bptable~31_combout  = ( bptable_rtl_0_bypass[36] & ( (\bptable_rtl_0|auto_generated|ram_block1a19 ) # (\bptable~11_combout ) ) ) # ( !bptable_rtl_0_bypass[36] & ( (!\bptable~11_combout  & \bptable_rtl_0|auto_generated|ram_block1a19 ) ) )

	.dataa(!\bptable~11_combout ),
	.datab(gnd),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a19 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!bptable_rtl_0_bypass[36]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~31 .extended_lut = "off";
defparam \bptable~31 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \bptable~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N36
cyclonev_lcell_comb \PC~28 (
// Equation(s):
// \PC~28_combout  = ( \bptable~31_combout  & ( (((\flush_A~4_combout  & \Equal2~10_combout )) # (\pcgood_M[19]~23_combout )) # (\flushed_M~DUPLICATE_q ) ) ) # ( !\bptable~31_combout  & ( (!\flushed_M~DUPLICATE_q  & (\pcgood_M[19]~23_combout  & 
// ((!\flush_A~4_combout ) # (!\Equal2~10_combout )))) ) )

	.dataa(!\flush_A~4_combout ),
	.datab(!\flushed_M~DUPLICATE_q ),
	.datac(!\pcgood_M[19]~23_combout ),
	.datad(!\Equal2~10_combout ),
	.datae(gnd),
	.dataf(!\bptable~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~28 .extended_lut = "off";
defparam \PC~28 .lut_mask = 64'h0C080C083F7F3F7F;
defparam \PC~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y7_N37
dffeas \PC[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19] .is_wysiwyg = "true";
defparam \PC[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N17
dffeas \PC_D[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[19] .is_wysiwyg = "true";
defparam \PC_D[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N14
dffeas \PC_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[19] .is_wysiwyg = "true";
defparam \PC_A[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N49
dffeas \PC_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[19] .is_wysiwyg = "true";
defparam \PC_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N5
dffeas \PC_W[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[19] .is_wysiwyg = "true";
defparam \PC_W[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N59
dffeas \PC_D[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[25] .is_wysiwyg = "true";
defparam \PC_D[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N28
dffeas \PC_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[25] .is_wysiwyg = "true";
defparam \PC_A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N52
dffeas \PC_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[25] .is_wysiwyg = "true";
defparam \PC_M[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y6_N46
dffeas \PC_W[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[25] .is_wysiwyg = "true";
defparam \PC_W[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N23
dffeas \PC_D[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[15] .is_wysiwyg = "true";
defparam \PC_D[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N20
dffeas \PC_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[15] .is_wysiwyg = "true";
defparam \PC_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N5
dffeas \PC_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[15] .is_wysiwyg = "true";
defparam \PC_M[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N38
dffeas \PC_W[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[15] .is_wysiwyg = "true";
defparam \PC_W[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N9
cyclonev_lcell_comb \PC_D[17]~feeder (
// Equation(s):
// \PC_D[17]~feeder_combout  = ( PC[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[17]~feeder .extended_lut = "off";
defparam \PC_D[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y5_N11
dffeas \PC_D[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[17] .is_wysiwyg = "true";
defparam \PC_D[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N6
cyclonev_lcell_comb \PC_A[17]~feeder (
// Equation(s):
// \PC_A[17]~feeder_combout  = PC_D[17]

	.dataa(gnd),
	.datab(!PC_D[17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[17]~feeder .extended_lut = "off";
defparam \PC_A[17]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_A[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y5_N8
dffeas \PC_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[17] .is_wysiwyg = "true";
defparam \PC_A[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N28
dffeas \PC_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[17] .is_wysiwyg = "true";
defparam \PC_M[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N40
dffeas \PC_W[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[17] .is_wysiwyg = "true";
defparam \PC_W[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N58
dffeas \PC_D[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[14] .is_wysiwyg = "true";
defparam \PC_D[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N54
cyclonev_lcell_comb \PC_A[14]~feeder (
// Equation(s):
// \PC_A[14]~feeder_combout  = ( PC_D[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_D[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[14]~feeder .extended_lut = "off";
defparam \PC_A[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_A[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y5_N56
dffeas \PC_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[14] .is_wysiwyg = "true";
defparam \PC_A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N26
dffeas \PC_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[14] .is_wysiwyg = "true";
defparam \PC_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N17
dffeas \PC_W[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[14] .is_wysiwyg = "true";
defparam \PC_W[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N45
cyclonev_lcell_comb \PC_D[16]~feeder (
// Equation(s):
// \PC_D[16]~feeder_combout  = ( PC[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[16]~feeder .extended_lut = "off";
defparam \PC_D[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y5_N47
dffeas \PC_D[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[16] .is_wysiwyg = "true";
defparam \PC_D[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N44
dffeas \PC_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[16] .is_wysiwyg = "true";
defparam \PC_A[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N2
dffeas \PC_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[16] .is_wysiwyg = "true";
defparam \PC_M[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N14
dffeas \PC_W[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[16] .is_wysiwyg = "true";
defparam \PC_W[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N15
cyclonev_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = ( PC_W[14] & ( PC_W[16] ) ) # ( !PC_W[14] & ( PC_W[16] ) ) # ( PC_W[14] & ( !PC_W[16] ) ) # ( !PC_W[14] & ( !PC_W[16] & ( (PC_W[17]) # (PC_W[15]) ) ) )

	.dataa(!PC_W[15]),
	.datab(gnd),
	.datac(!PC_W[17]),
	.datad(gnd),
	.datae(!PC_W[14]),
	.dataf(!PC_W[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~1 .extended_lut = "off";
defparam \Equal0~1 .lut_mask = 64'h5F5FFFFFFFFFFFFF;
defparam \Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y9_N20
dffeas \PC_D[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[18] .is_wysiwyg = "true";
defparam \PC_D[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N11
dffeas \PC_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[18] .is_wysiwyg = "true";
defparam \PC_A[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N26
dffeas \PC_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[18] .is_wysiwyg = "true";
defparam \PC_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N37
dffeas \PC_W[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[18] .is_wysiwyg = "true";
defparam \PC_W[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y9_N54
cyclonev_lcell_comb \PC_D[24]~feeder (
// Equation(s):
// \PC_D[24]~feeder_combout  = ( PC[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[24]~feeder .extended_lut = "off";
defparam \PC_D[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y9_N56
dffeas \PC_D[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[24] .is_wysiwyg = "true";
defparam \PC_D[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N8
dffeas \PC_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[24] .is_wysiwyg = "true";
defparam \PC_A[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N53
dffeas \PC_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[24] .is_wysiwyg = "true";
defparam \PC_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N2
dffeas \PC_W[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[24] .is_wysiwyg = "true";
defparam \PC_W[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N41
dffeas \PC_D[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[21] .is_wysiwyg = "true";
defparam \PC_D[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N37
dffeas \PC_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[21] .is_wysiwyg = "true";
defparam \PC_A[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y9_N33
cyclonev_lcell_comb \PC_M[21]~feeder (
// Equation(s):
// \PC_M[21]~feeder_combout  = ( PC_A[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_A[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_M[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_M[21]~feeder .extended_lut = "off";
defparam \PC_M[21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_M[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y9_N35
dffeas \PC_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_M[21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[21] .is_wysiwyg = "true";
defparam \PC_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N47
dffeas \PC_W[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[21] .is_wysiwyg = "true";
defparam \PC_W[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N20
dffeas \PC[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22] .is_wysiwyg = "true";
defparam \PC[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N53
dffeas \PC_D[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[22] .is_wysiwyg = "true";
defparam \PC_D[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N49
dffeas \PC_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[22] .is_wysiwyg = "true";
defparam \PC_A[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y5_N48
cyclonev_lcell_comb \PC_M[22]~feeder (
// Equation(s):
// \PC_M[22]~feeder_combout  = ( PC_A[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_A[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_M[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_M[22]~feeder .extended_lut = "off";
defparam \PC_M[22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_M[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y5_N50
dffeas \PC_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_M[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[22] .is_wysiwyg = "true";
defparam \PC_M[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y5_N31
dffeas \PC_W[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[22] .is_wysiwyg = "true";
defparam \PC_W[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y3_N58
dffeas \PC_D[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[23] .is_wysiwyg = "true";
defparam \PC_D[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y9_N21
cyclonev_lcell_comb \PC_A[23]~feeder (
// Equation(s):
// \PC_A[23]~feeder_combout  = ( PC_D[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_D[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[23]~feeder .extended_lut = "off";
defparam \PC_A[23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_A[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y9_N22
dffeas \PC_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[23] .is_wysiwyg = "true";
defparam \PC_A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N28
dffeas \PC_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[23] .is_wysiwyg = "true";
defparam \PC_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N41
dffeas \PC_W[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[23] .is_wysiwyg = "true";
defparam \PC_W[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y7_N46
dffeas \PC_D[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[20] .is_wysiwyg = "true";
defparam \PC_D[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y9_N57
cyclonev_lcell_comb \PC_A[20]~feeder (
// Equation(s):
// \PC_A[20]~feeder_combout  = ( PC_D[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_D[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[20]~feeder .extended_lut = "off";
defparam \PC_A[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_A[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y9_N59
dffeas \PC_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[20] .is_wysiwyg = "true";
defparam \PC_A[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N32
dffeas \PC_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[20] .is_wysiwyg = "true";
defparam \PC_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y9_N44
dffeas \PC_W[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[20] .is_wysiwyg = "true";
defparam \PC_W[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y9_N42
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( PC_W[20] ) # ( !PC_W[20] & ( ((PC_W[23]) # (PC_W[22])) # (PC_W[21]) ) )

	.dataa(gnd),
	.datab(!PC_W[21]),
	.datac(!PC_W[22]),
	.datad(!PC_W[23]),
	.datae(!PC_W[20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h3FFFFFFF3FFFFFFF;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y9_N0
cyclonev_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = ( !PC_W[24] & ( !\Equal0~0_combout  & ( (!PC_W[19] & (!PC_W[25] & (!\Equal0~1_combout  & !PC_W[18]))) ) ) )

	.dataa(!PC_W[19]),
	.datab(!PC_W[25]),
	.datac(!\Equal0~1_combout ),
	.datad(!PC_W[18]),
	.datae(!PC_W[24]),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~2 .extended_lut = "off";
defparam \Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y4_N16
dffeas \PC_D[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[11] .is_wysiwyg = "true";
defparam \PC_D[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N6
cyclonev_lcell_comb \PC_A[11]~feeder (
// Equation(s):
// \PC_A[11]~feeder_combout  = ( PC_D[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_D[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[11]~feeder .extended_lut = "off";
defparam \PC_A[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_A[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N8
dffeas \PC_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[11] .is_wysiwyg = "true";
defparam \PC_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N19
dffeas \PC_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[11] .is_wysiwyg = "true";
defparam \PC_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N32
dffeas \PC_W[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[11] .is_wysiwyg = "true";
defparam \PC_W[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N22
dffeas \PC_D[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[10] .is_wysiwyg = "true";
defparam \PC_D[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N9
cyclonev_lcell_comb \PC_A[10]~feeder (
// Equation(s):
// \PC_A[10]~feeder_combout  = ( PC_D[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_D[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[10]~feeder .extended_lut = "off";
defparam \PC_A[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_A[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N11
dffeas \PC_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[10] .is_wysiwyg = "true";
defparam \PC_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N23
dffeas \PC_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[10] .is_wysiwyg = "true";
defparam \PC_M[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N35
dffeas \PC_W[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[10] .is_wysiwyg = "true";
defparam \PC_W[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N2
dffeas \PC[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29] .is_wysiwyg = "true";
defparam \PC[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N28
dffeas \PC_D[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[29] .is_wysiwyg = "true";
defparam \PC_D[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N24
cyclonev_lcell_comb \PC_A[29]~feeder (
// Equation(s):
// \PC_A[29]~feeder_combout  = ( PC_D[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_D[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[29]~feeder .extended_lut = "off";
defparam \PC_A[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_A[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N25
dffeas \PC_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[29] .is_wysiwyg = "true";
defparam \PC_A[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N57
cyclonev_lcell_comb \PC_M[29]~feeder (
// Equation(s):
// \PC_M[29]~feeder_combout  = ( PC_A[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_A[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_M[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_M[29]~feeder .extended_lut = "off";
defparam \PC_M[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_M[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N59
dffeas \PC_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_M[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[29] .is_wysiwyg = "true";
defparam \PC_M[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N41
dffeas \PC_W[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[29] .is_wysiwyg = "true";
defparam \PC_W[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N45
cyclonev_lcell_comb \PC_D[28]~feeder (
// Equation(s):
// \PC_D[28]~feeder_combout  = ( PC[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[28]~feeder .extended_lut = "off";
defparam \PC_D[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N47
dffeas \PC_D[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[28] .is_wysiwyg = "true";
defparam \PC_D[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N44
dffeas \PC_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[28] .is_wysiwyg = "true";
defparam \PC_A[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N54
cyclonev_lcell_comb \PC_M[28]~feeder (
// Equation(s):
// \PC_M[28]~feeder_combout  = PC_A[28]

	.dataa(gnd),
	.datab(!PC_A[28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_M[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_M[28]~feeder .extended_lut = "off";
defparam \PC_M[28]~feeder .lut_mask = 64'h3333333333333333;
defparam \PC_M[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N56
dffeas \PC_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_M[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[28] .is_wysiwyg = "true";
defparam \PC_M[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N38
dffeas \PC_W[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[28] .is_wysiwyg = "true";
defparam \PC_W[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N27
cyclonev_lcell_comb \PC_D[26]~feeder (
// Equation(s):
// \PC_D[26]~feeder_combout  = ( PC[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[26]~feeder .extended_lut = "off";
defparam \PC_D[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N29
dffeas \PC_D[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[26] .is_wysiwyg = "true";
defparam \PC_D[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N25
dffeas \PC_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[26] .is_wysiwyg = "true";
defparam \PC_A[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N2
dffeas \PC_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[26] .is_wysiwyg = "true";
defparam \PC_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N14
dffeas \PC_W[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[26] .is_wysiwyg = "true";
defparam \PC_W[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N51
cyclonev_lcell_comb \PC_D[27]~feeder (
// Equation(s):
// \PC_D[27]~feeder_combout  = ( PC[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[27]~feeder .extended_lut = "off";
defparam \PC_D[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N53
dffeas \PC_D[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[27] .is_wysiwyg = "true";
defparam \PC_D[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N48
cyclonev_lcell_comb \PC_A[27]~feeder (
// Equation(s):
// \PC_A[27]~feeder_combout  = PC_D[27]

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_D[27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[27]~feeder .extended_lut = "off";
defparam \PC_A[27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_A[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y4_N50
dffeas \PC_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[27] .is_wysiwyg = "true";
defparam \PC_A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N5
dffeas \PC_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[27] .is_wysiwyg = "true";
defparam \PC_M[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y4_N17
dffeas \PC_W[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[27] .is_wysiwyg = "true";
defparam \PC_W[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N12
cyclonev_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = ( PC_W[26] & ( PC_W[27] ) ) # ( !PC_W[26] & ( PC_W[27] ) ) # ( PC_W[26] & ( !PC_W[27] ) ) # ( !PC_W[26] & ( !PC_W[27] & ( (PC_W[28]) # (PC_W[29]) ) ) )

	.dataa(gnd),
	.datab(!PC_W[29]),
	.datac(!PC_W[28]),
	.datad(gnd),
	.datae(!PC_W[26]),
	.dataf(!PC_W[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~4 .extended_lut = "off";
defparam \Equal0~4 .lut_mask = 64'h3F3FFFFFFFFFFFFF;
defparam \Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y4_N33
cyclonev_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = ( PC_W[10] & ( \Equal0~4_combout  ) ) # ( !PC_W[10] & ( \Equal0~4_combout  ) ) # ( PC_W[10] & ( !\Equal0~4_combout  ) ) # ( !PC_W[10] & ( !\Equal0~4_combout  & ( ((PC_W[8]) # (PC_W[11])) # (PC_W[9]) ) ) )

	.dataa(!PC_W[9]),
	.datab(!PC_W[11]),
	.datac(!PC_W[8]),
	.datad(gnd),
	.datae(!PC_W[10]),
	.dataf(!\Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~5 .extended_lut = "off";
defparam \Equal0~5 .lut_mask = 64'h7F7FFFFFFFFFFFFF;
defparam \Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y8_N59
dffeas \PC_W[3]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_W[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_W[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N21
cyclonev_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = ( PC_W[5] ) # ( !PC_W[5] & ( ((PC_W[2]) # (\PC_W[3]~DUPLICATE_q )) # (PC_W[4]) ) )

	.dataa(!PC_W[4]),
	.datab(gnd),
	.datac(!\PC_W[3]~DUPLICATE_q ),
	.datad(!PC_W[2]),
	.datae(gnd),
	.dataf(!PC_W[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~6 .extended_lut = "off";
defparam \Equal0~6 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y8_N42
cyclonev_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = ( !PC_W[1] & ( !PC_W[6] & ( (!\Equal0~6_combout  & (!PC_W[0] & !PC_W[7])) ) ) )

	.dataa(!\Equal0~6_combout ),
	.datab(!PC_W[0]),
	.datac(!PC_W[7]),
	.datad(gnd),
	.datae(!PC_W[1]),
	.dataf(!PC_W[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~7 .extended_lut = "off";
defparam \Equal0~7 .lut_mask = 64'h8080000000000000;
defparam \Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N58
dffeas flushed_W(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\flushed_M~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flushed_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam flushed_W.is_wysiwyg = "true";
defparam flushed_W.power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N31
dffeas \PC_D[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[13] .is_wysiwyg = "true";
defparam \PC_D[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N57
cyclonev_lcell_comb \PC_A[13]~feeder (
// Equation(s):
// \PC_A[13]~feeder_combout  = ( PC_D[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_D[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_A[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_A[13]~feeder .extended_lut = "off";
defparam \PC_A[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_A[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N59
dffeas \PC_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_A[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[13] .is_wysiwyg = "true";
defparam \PC_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N29
dffeas \PC_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[13] .is_wysiwyg = "true";
defparam \PC_M[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N44
dffeas \PC_W[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[13] .is_wysiwyg = "true";
defparam \PC_W[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N56
dffeas \PC_D[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[31] .is_wysiwyg = "true";
defparam \PC_D[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N17
dffeas \PC_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[31] .is_wysiwyg = "true";
defparam \PC_A[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N26
dffeas \PC_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[31] .is_wysiwyg = "true";
defparam \PC_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N47
dffeas \PC_W[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[31] .is_wysiwyg = "true";
defparam \PC_W[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N12
cyclonev_lcell_comb \PC_D[30]~feeder (
// Equation(s):
// \PC_D[30]~feeder_combout  = ( PC[30] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_D[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_D[30]~feeder .extended_lut = "off";
defparam \PC_D[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_D[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N14
dffeas \PC_D[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_D[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[30] .is_wysiwyg = "true";
defparam \PC_D[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N53
dffeas \PC_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[30] .is_wysiwyg = "true";
defparam \PC_A[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N35
dffeas \PC_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[30] .is_wysiwyg = "true";
defparam \PC_M[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N23
dffeas \PC_W[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[30] .is_wysiwyg = "true";
defparam \PC_W[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N10
dffeas \PC_D[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_D[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_D[12] .is_wysiwyg = "true";
defparam \PC_D[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N50
dffeas \PC_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_D[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_A[12] .is_wysiwyg = "true";
defparam \PC_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N31
dffeas \PC_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_A[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_M[12] .is_wysiwyg = "true";
defparam \PC_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N20
dffeas \PC_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_M[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_W[12] .is_wysiwyg = "true";
defparam \PC_W[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N21
cyclonev_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = ( !PC_W[30] & ( !PC_W[12] & ( (!PC_W[13] & !PC_W[31]) ) ) )

	.dataa(gnd),
	.datab(!PC_W[13]),
	.datac(!PC_W[31]),
	.datad(gnd),
	.datae(!PC_W[30]),
	.dataf(!PC_W[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~3 .extended_lut = "off";
defparam \Equal0~3 .lut_mask = 64'hC0C0000000000000;
defparam \Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N6
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = ( \Equal0~3_combout  & ( (!\flushed_W~q  & ((!\Equal0~2_combout ) # ((!\Equal0~7_combout ) # (\Equal0~5_combout )))) ) ) # ( !\Equal0~3_combout  & ( !\flushed_W~q  ) )

	.dataa(!\Equal0~2_combout ),
	.datab(!\Equal0~5_combout ),
	.datac(!\Equal0~7_combout ),
	.datad(!\flushed_W~q ),
	.datae(gnd),
	.dataf(!\Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'hFF00FF00FB00FB00;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N16
dffeas \bptable_rtl_0_bypass[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N24
cyclonev_lcell_comb \bptable~5 (
// Equation(s):
// \bptable~5_combout  = ( \bptable~1_combout  & ( (!\bptable~2_combout  & (((\bptable_rtl_0|auto_generated|ram_block1a3 )))) # (\bptable~2_combout  & ((!\bptable~0_combout  & (\bptable_rtl_0|auto_generated|ram_block1a3 )) # (\bptable~0_combout  & 
// ((bptable_rtl_0_bypass[20]))))) ) ) # ( !\bptable~1_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a3  ) )

	.dataa(!\bptable~2_combout ),
	.datab(!\bptable~0_combout ),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!bptable_rtl_0_bypass[20]),
	.datae(gnd),
	.dataf(!\bptable~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~5 .extended_lut = "off";
defparam \bptable~5 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \bptable~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N6
cyclonev_lcell_comb \PC~3 (
// Equation(s):
// \PC~3_combout  = ( \always11~0_combout  & ( \pcgood_M[3]~10_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\flush_A~combout ) # (\bptable~5_combout ))) ) ) ) # ( !\always11~0_combout  & ( \pcgood_M[3]~10_combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\flush_A~combout ) # (PC[3]))) ) ) ) # ( \always11~0_combout  & ( !\pcgood_M[3]~10_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \bptable~5_combout ) ) ) ) # ( !\always11~0_combout  & ( 
// !\pcgood_M[3]~10_combout  & ( (PC[3] & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \flush_A~combout )) ) ) )

	.dataa(!PC[3]),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\bptable~5_combout ),
	.datad(!\flush_A~combout ),
	.datae(!\always11~0_combout ),
	.dataf(!\pcgood_M[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~3 .extended_lut = "off";
defparam \PC~3 .lut_mask = 64'h0011030333113303;
defparam \PC~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N11
dffeas \PC[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3] .is_wysiwyg = "true";
defparam \PC[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y10_N12
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( \PC[6]~DUPLICATE_q  & ( PC[3] & ( (!\PC[7]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (((PC[5]) # (PC[4]))))) # (\PC[7]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & (!PC[4]))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( PC[3] & ( (!\PC[7]~DUPLICATE_q  
// & (!PC[5] $ (((!PC[4]) # (\PC[2]~DUPLICATE_q ))))) # (\PC[7]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (((!PC[5]) # (PC[4]))))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !PC[3] & ( (!\PC[2]~DUPLICATE_q  & ((!PC[4] $ (!PC[5])) # (\PC[7]~DUPLICATE_q ))) # 
// (\PC[2]~DUPLICATE_q  & (\PC[7]~DUPLICATE_q  & (PC[4] & PC[5]))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( !PC[3] & ( (!\PC[7]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  $ (((!PC[4] & PC[5]))))) # (\PC[7]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & ((!PC[4]) # (PC[5])))) ) ) 
// )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[7]~DUPLICATE_q ),
	.datac(!PC[4]),
	.datad(!PC[5]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'h98592AA319E5A464;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N12
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = ( \imem~17_combout  & ( PC[3] & ( (!\PC[6]~DUPLICATE_q  & (((PC[4])))) # (\PC[6]~DUPLICATE_q  & (!PC[5] & ((!\PC[2]~DUPLICATE_q ) # (PC[4])))) ) ) ) # ( \imem~17_combout  & ( !PC[3] & ( (!PC[5] & ((!\PC[2]~DUPLICATE_q ) # 
// (!\PC[6]~DUPLICATE_q  $ (PC[4])))) # (PC[5] & (((!\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(!\imem~17_combout ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h0000ECBC000020FC;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N18
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( \imem~36_combout  & ( (!\imem~1_combout ) # (!PC[9] $ (PC[8])) ) ) # ( !\imem~36_combout  & ( (!\imem~1_combout ) # (((!PC[8]) # (\imem~35_combout )) # (PC[9])) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[9]),
	.datac(!\imem~35_combout ),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\imem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'hFFBFFFBFEEBBEEBB;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N19
dffeas \inst_D[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~37_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[2] .is_wysiwyg = "true";
defparam \inst_D[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N16
dffeas \off_A[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[2]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N7
dffeas \brtarg_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[4] .is_wysiwyg = "true";
defparam \brtarg_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N7
dffeas \jmptarg_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~53_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[4] .is_wysiwyg = "true";
defparam \jmptarg_M[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y9_N30
cyclonev_lcell_comb \pcgood_M[4]~11 (
// Equation(s):
// \pcgood_M[4]~11_combout  = ( pcplus_M[4] & ( jmptarg_M[4] & ( (!\dobranch_M~q ) # (brtarg_M[4]) ) ) ) # ( !pcplus_M[4] & ( jmptarg_M[4] & ( (!\dobranch_M~q  & (\isjump_M~q )) # (\dobranch_M~q  & ((brtarg_M[4]))) ) ) ) # ( pcplus_M[4] & ( !jmptarg_M[4] & ( 
// (!\dobranch_M~q  & (!\isjump_M~q )) # (\dobranch_M~q  & ((brtarg_M[4]))) ) ) ) # ( !pcplus_M[4] & ( !jmptarg_M[4] & ( (\dobranch_M~q  & brtarg_M[4]) ) ) )

	.dataa(!\dobranch_M~q ),
	.datab(!\isjump_M~q ),
	.datac(!brtarg_M[4]),
	.datad(gnd),
	.datae(!pcplus_M[4]),
	.dataf(!jmptarg_M[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[4]~11 .extended_lut = "off";
defparam \pcgood_M[4]~11 .lut_mask = 64'h05058D8D2727AFAF;
defparam \pcgood_M[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y7_N59
dffeas \bptable_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y7_N6
cyclonev_lcell_comb \bptable~6 (
// Equation(s):
// \bptable~6_combout  = ( \bptable~2_combout  & ( (!\bptable~0_combout  & (\bptable_rtl_0|auto_generated|ram_block1a4 )) # (\bptable~0_combout  & ((!\bptable~1_combout  & (\bptable_rtl_0|auto_generated|ram_block1a4 )) # (\bptable~1_combout  & 
// ((bptable_rtl_0_bypass[21]))))) ) ) # ( !\bptable~2_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a4  ) )

	.dataa(!\bptable_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!bptable_rtl_0_bypass[21]),
	.datac(!\bptable~0_combout ),
	.datad(!\bptable~1_combout ),
	.datae(gnd),
	.dataf(!\bptable~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~6 .extended_lut = "off";
defparam \bptable~6 .lut_mask = 64'h5555555555535553;
defparam \bptable~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y7_N54
cyclonev_lcell_comb \PC~4 (
// Equation(s):
// \PC~4_combout  = ( \bptable~6_combout  & ( \always11~0_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\bptable~6_combout  & ( \always11~0_combout  & ( (\pcgood_M[4]~11_combout  & (!\flush_A~combout  & 
// \myPll|pll_inst|altera_pll_i|locked_wire [0])) ) ) ) # ( \bptable~6_combout  & ( !\always11~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\flush_A~combout  & ((\pcgood_M[4]~11_combout ))) # (\flush_A~combout  & (PC[4])))) ) ) ) # ( 
// !\bptable~6_combout  & ( !\always11~0_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\flush_A~combout  & ((\pcgood_M[4]~11_combout ))) # (\flush_A~combout  & (PC[4])))) ) ) )

	.dataa(!PC[4]),
	.datab(!\pcgood_M[4]~11_combout ),
	.datac(!\flush_A~combout ),
	.datad(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datae(!\bptable~6_combout ),
	.dataf(!\always11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~4 .extended_lut = "off";
defparam \PC~4 .lut_mask = 64'h00350035003000FF;
defparam \PC~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N14
dffeas \PC[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4] .is_wysiwyg = "true";
defparam \PC[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N24
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( \PC[6]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[5] & (PC[3] & (!PC[4] $ (\PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( \PC[2]~DUPLICATE_q  & ( (!PC[4] & (!PC[3] $ (((!PC[5] & !\PC[7]~DUPLICATE_q ))))) # (PC[4] & 
// (\PC[7]~DUPLICATE_q  & (!PC[5] $ (PC[3])))) ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[7]~DUPLICATE_q  & (PC[5] & (!PC[4] $ (PC[3])))) # (\PC[7]~DUPLICATE_q  & (!PC[3] & ((!PC[5]) # (PC[4])))) ) ) ) # ( !\PC[6]~DUPLICATE_q  & ( 
// !\PC[2]~DUPLICATE_q  & ( (!PC[3] & (PC[5])) # (PC[3] & (((PC[4] & !\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!PC[5]),
	.datab(!PC[4]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[3]),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h55304B104E810082;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N51
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( PC[3] & ( (!PC[4] & ((!\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q )) # (\PC[2]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & !PC[5])))) ) ) # ( !PC[3] & ( (!\PC[2]~DUPLICATE_q  & (!\PC[6]~DUPLICATE_q  & (PC[5] & !PC[4]))) # 
// (\PC[2]~DUPLICATE_q  & (!PC[5] & (!\PC[6]~DUPLICATE_q  $ (!PC[4])))) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'h1840184098009800;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N0
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( \imem~63_combout  & ( \imem~64_combout  & ( (\imem~1_combout  & ((!PC[8] & (!\PC[7]~DUPLICATE_q  & PC[9])) # (PC[8] & ((!PC[9]))))) ) ) ) # ( !\imem~63_combout  & ( \imem~64_combout  & ( (!\PC[7]~DUPLICATE_q  & (\imem~1_combout  & 
// (!PC[8] & PC[9]))) ) ) ) # ( \imem~63_combout  & ( !\imem~64_combout  & ( (\imem~1_combout  & (PC[8] & !PC[9])) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!\imem~1_combout ),
	.datac(!PC[8]),
	.datad(!PC[9]),
	.datae(!\imem~63_combout ),
	.dataf(!\imem~64_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'h0000030000200320;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N1
dffeas \inst_D[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~65_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[31] .is_wysiwyg = "true";
defparam \inst_D[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N3
cyclonev_lcell_comb \stall_D~2 (
// Equation(s):
// \stall_D~2_combout  = ( !inst_D[28] & ( !inst_D[31] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!inst_D[28]),
	.dataf(!inst_D[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~2 .extended_lut = "off";
defparam \stall_D~2 .lut_mask = 64'hFFFF000000000000;
defparam \stall_D~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N18
cyclonev_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = ( !inst_D[30] & ( (!inst_D[29] & (!inst_D[26] & (!inst_D[27] & \stall_D~2_combout ))) ) )

	.dataa(!inst_D[29]),
	.datab(!inst_D[26]),
	.datac(!inst_D[27]),
	.datad(!\stall_D~2_combout ),
	.datae(gnd),
	.dataf(!inst_D[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder1~0 .extended_lut = "off";
defparam \Decoder1~0 .lut_mask = 64'h0080008000000000;
defparam \Decoder1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N9
cyclonev_lcell_comb \Selector42~0 (
// Equation(s):
// \Selector42~0_combout  = ( inst_D[19] & ( (!\Decoder1~0_combout ) # (inst_D[13]) ) ) # ( !inst_D[19] & ( (\Decoder1~0_combout  & inst_D[13]) ) )

	.dataa(!\Decoder1~0_combout ),
	.datab(gnd),
	.datac(!inst_D[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_D[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector42~0 .extended_lut = "off";
defparam \Selector42~0 .lut_mask = 64'h05050505AFAFAFAF;
defparam \Selector42~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N10
dffeas \wregno_A[5]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector42~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wregno_A[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_A[5]~DUPLICATE .is_wysiwyg = "true";
defparam \wregno_A[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N23
dffeas \wregno_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregno_A[5]~DUPLICATE_q ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[5] .is_wysiwyg = "true";
defparam \wregno_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N56
dffeas \inst_D[24]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\inst_D~12_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_D[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[24]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_D[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N33
cyclonev_lcell_comb \forw1M_D~1 (
// Equation(s):
// \forw1M_D~1_combout  = ( inst_D[25] & ( (wregno_M[5] & (!wregno_M[4] $ (\inst_D[24]~DUPLICATE_q ))) ) ) # ( !inst_D[25] & ( (!wregno_M[5] & (!wregno_M[4] $ (\inst_D[24]~DUPLICATE_q ))) ) )

	.dataa(!wregno_M[5]),
	.datab(gnd),
	.datac(!wregno_M[4]),
	.datad(!\inst_D[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!inst_D[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1M_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1M_D~1 .extended_lut = "off";
defparam \forw1M_D~1 .lut_mask = 64'hA00AA00A50055005;
defparam \forw1M_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y6_N8
dffeas \wregno_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_A[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_M[2] .is_wysiwyg = "true";
defparam \wregno_M[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N27
cyclonev_lcell_comb \forw1M_D~0 (
// Equation(s):
// \forw1M_D~0_combout  = ( inst_D[20] & ( (!wregno_M[2] & (wregno_M[0] & (!wregno_M[1] $ (inst_D[21])))) ) ) # ( !inst_D[20] & ( (!wregno_M[2] & (!wregno_M[0] & (!wregno_M[1] $ (inst_D[21])))) ) )

	.dataa(!wregno_M[1]),
	.datab(!inst_D[21]),
	.datac(!wregno_M[2]),
	.datad(!wregno_M[0]),
	.datae(gnd),
	.dataf(!inst_D[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1M_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1M_D~0 .extended_lut = "off";
defparam \forw1M_D~0 .lut_mask = 64'h9000900000900090;
defparam \forw1M_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y6_N3
cyclonev_lcell_comb forw1M_D(
// Equation(s):
// \forw1M_D~combout  = ( !wregno_M[3] & ( (\forw1M_D~1_combout  & (\forw1M_D~0_combout  & \wrreg_M~q )) ) )

	.dataa(!\forw1M_D~1_combout ),
	.datab(!\forw1M_D~0_combout ),
	.datac(!\wrreg_M~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wregno_M[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1M_D~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam forw1M_D.extended_lut = "off";
defparam forw1M_D.lut_mask = 64'h0101010100000000;
defparam forw1M_D.shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N8
dffeas \regs_rtl_0_bypass[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[8]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \regs_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y4_N22
dffeas \regs~9 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[8]~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~9 .is_wysiwyg = "true";
defparam \regs~9 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \regval1_D[8]~115 (
// Equation(s):
// \regval1_D[8]~115_combout  = ( !\regs~0_q  & ( (!\forw1W_D~combout  & ((!\regs~71_combout  & (\regs~9_q )) # (\regs~71_combout  & (((regs_rtl_0_bypass[21])))))) # (\forw1W_D~combout  & ((((result_W[8]))))) ) ) # ( \regs~0_q  & ( (!\forw1W_D~combout  & 
// ((!\regs~71_combout  & (\regs_rtl_0|auto_generated|ram_block1a8 )) # (\regs~71_combout  & (((regs_rtl_0_bypass[21])))))) # (\forw1W_D~combout  & ((((result_W[8]))))) ) )

	.dataa(!\regs~71_combout ),
	.datab(!\forw1W_D~combout ),
	.datac(!\regs_rtl_0|auto_generated|ram_block1a8 ),
	.datad(!regs_rtl_0_bypass[21]),
	.datae(!\regs~0_q ),
	.dataf(!result_W[8]),
	.datag(!\regs~9_q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[8]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[8]~115 .extended_lut = "on";
defparam \regval1_D[8]~115 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \regval1_D[8]~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N51
cyclonev_lcell_comb \regval1_D[8]~20 (
// Equation(s):
// \regval1_D[8]~20_combout  = ( \result_A[8]~16_combout  & ( ((!\forw1M_D~combout  & (\regval1_D[8]~115_combout )) # (\forw1M_D~combout  & ((\result_M[8]~11_combout )))) # (\forw1A_D~combout ) ) ) # ( !\result_A[8]~16_combout  & ( (!\forw1A_D~combout  & 
// ((!\forw1M_D~combout  & (\regval1_D[8]~115_combout )) # (\forw1M_D~combout  & ((\result_M[8]~11_combout ))))) ) )

	.dataa(!\forw1M_D~combout ),
	.datab(!\forw1A_D~combout ),
	.datac(!\regval1_D[8]~115_combout ),
	.datad(!\result_M[8]~11_combout ),
	.datae(gnd),
	.dataf(!\result_A[8]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_D[8]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_D[8]~20 .extended_lut = "off";
defparam \regval1_D[8]~20 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \regval1_D[8]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N52
dffeas \regval1_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_D[8]~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_A[8] .is_wysiwyg = "true";
defparam \regval1_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N20
dffeas \jmptarg_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[8] .is_wysiwyg = "true";
defparam \jmptarg_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N20
dffeas \brtarg_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~9_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[8] .is_wysiwyg = "true";
defparam \brtarg_M[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N30
cyclonev_lcell_comb \pcgood_M[8]~0 (
// Equation(s):
// \pcgood_M[8]~0_combout  = ( brtarg_M[8] & ( \dobranch_M~q  ) ) # ( brtarg_M[8] & ( !\dobranch_M~q  & ( (!\isjump_M~DUPLICATE_q  & (pcplus_M[8])) # (\isjump_M~DUPLICATE_q  & ((jmptarg_M[8]))) ) ) ) # ( !brtarg_M[8] & ( !\dobranch_M~q  & ( 
// (!\isjump_M~DUPLICATE_q  & (pcplus_M[8])) # (\isjump_M~DUPLICATE_q  & ((jmptarg_M[8]))) ) ) )

	.dataa(gnd),
	.datab(!\isjump_M~DUPLICATE_q ),
	.datac(!pcplus_M[8]),
	.datad(!jmptarg_M[8]),
	.datae(!brtarg_M[8]),
	.dataf(!\dobranch_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[8]~0 .extended_lut = "off";
defparam \pcgood_M[8]~0 .lut_mask = 64'h0C3F0C3F0000FFFF;
defparam \pcgood_M[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N44
dffeas \bptable_rtl_0_bypass[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y7_N39
cyclonev_lcell_comb \bptable~10 (
// Equation(s):
// \bptable~10_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a8  & ( \bptable~0_combout  & ( ((!\bptable~2_combout ) # (!\bptable~1_combout )) # (bptable_rtl_0_bypass[25]) ) ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a8  & ( \bptable~0_combout  
// & ( (bptable_rtl_0_bypass[25] & (\bptable~2_combout  & \bptable~1_combout )) ) ) ) # ( \bptable_rtl_0|auto_generated|ram_block1a8  & ( !\bptable~0_combout  ) )

	.dataa(!bptable_rtl_0_bypass[25]),
	.datab(gnd),
	.datac(!\bptable~2_combout ),
	.datad(!\bptable~1_combout ),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a8 ),
	.dataf(!\bptable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~10 .extended_lut = "off";
defparam \bptable~10 .lut_mask = 64'h0000FFFF0005FFF5;
defparam \bptable~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y7_N27
cyclonev_lcell_comb \PC~8 (
// Equation(s):
// \PC~8_combout  = ( \pcgood_M[8]~0_combout  & ( \bptable~10_combout  & ( ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\flush_A~combout ) # (PC[8]))) # (\always11~0_combout ) ) ) ) # ( !\pcgood_M[8]~0_combout  & ( \bptable~10_combout  & ( 
// ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((PC[8] & \flush_A~combout ))) # (\always11~0_combout ) ) ) ) # ( \pcgood_M[8]~0_combout  & ( !\bptable~10_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\flush_A~combout ) # 
// ((!\always11~0_combout  & PC[8]))) ) ) ) # ( !\pcgood_M[8]~0_combout  & ( !\bptable~10_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # ((!\always11~0_combout  & (PC[8] & \flush_A~combout ))) ) ) )

	.dataa(!\always11~0_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[8]),
	.datad(!\flush_A~combout ),
	.datae(!\pcgood_M[8]~0_combout ),
	.dataf(!\bptable~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~8 .extended_lut = "off";
defparam \PC~8 .lut_mask = 64'hCCCEFFCEDDDFFFDF;
defparam \PC~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y8_N32
dffeas \PC[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8] .is_wysiwyg = "true";
defparam \PC[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N57
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( PC[3] & ( (!\PC[2]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q ) # (!\PC[7]~DUPLICATE_q ))) ) ) # ( !PC[3] & ( (\PC[6]~DUPLICATE_q  & (!\PC[2]~DUPLICATE_q  & \PC[7]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!\PC[2]~DUPLICATE_q ),
	.datad(!\PC[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h00300030F0C0F0C0;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y6_N30
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( !PC[4] & ( PC[5] & ( (PC[8] & (!PC[9] & (\imem~1_combout  & \imem~20_combout ))) ) ) )

	.dataa(!PC[8]),
	.datab(!PC[9]),
	.datac(!\imem~1_combout ),
	.datad(!\imem~20_combout ),
	.datae(!PC[4]),
	.dataf(!PC[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h0000000000040000;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N31
dffeas \inst_D[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[26] .is_wysiwyg = "true";
defparam \inst_D[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N21
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( inst_D[31] & ( inst_D[26] ) ) # ( !inst_D[31] & ( ((!inst_D[29] & (inst_D[0] & !inst_D[27]))) # (inst_D[26]) ) )

	.dataa(!inst_D[29]),
	.datab(!inst_D[26]),
	.datac(!inst_D[0]),
	.datad(!inst_D[27]),
	.datae(gnd),
	.dataf(!inst_D[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h3B333B3333333333;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N22
dffeas \alufunc_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector38~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[0] .is_wysiwyg = "true";
defparam \alufunc_A[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N3
cyclonev_lcell_comb \isbranch_D~1 (
// Equation(s):
// \isbranch_D~1_combout  = ( \flush_A~4_combout  & ( \Equal2~10_combout  & ( (!inst_D[30] & \isbranch_D~0_combout ) ) ) ) # ( !\flush_A~4_combout  & ( \Equal2~10_combout  & ( (!inst_D[30] & (\flushed_M~DUPLICATE_q  & \isbranch_D~0_combout )) ) ) ) # ( 
// \flush_A~4_combout  & ( !\Equal2~10_combout  & ( (!inst_D[30] & (\flushed_M~DUPLICATE_q  & \isbranch_D~0_combout )) ) ) ) # ( !\flush_A~4_combout  & ( !\Equal2~10_combout  & ( (!inst_D[30] & (\flushed_M~DUPLICATE_q  & \isbranch_D~0_combout )) ) ) )

	.dataa(!inst_D[30]),
	.datab(!\flushed_M~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\isbranch_D~0_combout ),
	.datae(!\flush_A~4_combout ),
	.dataf(!\Equal2~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isbranch_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isbranch_D~1 .extended_lut = "off";
defparam \isbranch_D~1 .lut_mask = 64'h00220022002200AA;
defparam \isbranch_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N4
dffeas isbranch_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isbranch_D~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\always11~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isbranch_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isbranch_A.is_wysiwyg = "true";
defparam isbranch_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N0
cyclonev_lcell_comb \dobranch_A~0 (
// Equation(s):
// \dobranch_A~0_combout  = ( !alufunc_A[5] & ( (\isbranch_A~q  & ((!alufunc_A[0] & (\Selector31~10_combout )) # (alufunc_A[0] & (((\Selector31~19_combout )))))) ) ) # ( alufunc_A[5] & ( (\isbranch_A~q  & ((!alufunc_A[0] & (((\Selector31~15_combout )))) # 
// (alufunc_A[0] & (\Selector31~13_combout )))) ) )

	.dataa(!alufunc_A[0]),
	.datab(!\isbranch_A~q ),
	.datac(!\Selector31~13_combout ),
	.datad(!\Selector31~19_combout ),
	.datae(!alufunc_A[5]),
	.dataf(!\Selector31~15_combout ),
	.datag(!\Selector31~10_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dobranch_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dobranch_A~0 .extended_lut = "on";
defparam \dobranch_A~0 .lut_mask = 64'h0213010102132323;
defparam \dobranch_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas dobranch_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dobranch_A~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dobranch_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam dobranch_M.is_wysiwyg = "true";
defparam dobranch_M.power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N16
dffeas \jmptarg_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[7] .is_wysiwyg = "true";
defparam \jmptarg_M[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \brtarg_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[7] .is_wysiwyg = "true";
defparam \brtarg_M[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N42
cyclonev_lcell_comb \pcgood_M[7]~29 (
// Equation(s):
// \pcgood_M[7]~29_combout  = ( brtarg_M[7] & ( ((!\isjump_M~DUPLICATE_q  & (pcplus_M[7])) # (\isjump_M~DUPLICATE_q  & ((jmptarg_M[7])))) # (\dobranch_M~q ) ) ) # ( !brtarg_M[7] & ( (!\dobranch_M~q  & ((!\isjump_M~DUPLICATE_q  & (pcplus_M[7])) # 
// (\isjump_M~DUPLICATE_q  & ((jmptarg_M[7]))))) ) )

	.dataa(!pcplus_M[7]),
	.datab(!\isjump_M~DUPLICATE_q ),
	.datac(!\dobranch_M~q ),
	.datad(!jmptarg_M[7]),
	.datae(!brtarg_M[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[7]~29 .extended_lut = "off";
defparam \pcgood_M[7]~29 .lut_mask = 64'h40704F7F40704F7F;
defparam \pcgood_M[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y5_N49
dffeas \bptable_rtl_0_bypass[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N39
cyclonev_lcell_comb \bptable~9 (
// Equation(s):
// \bptable~9_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a7  & ( \bptable~1_combout  & ( (!\bptable~2_combout ) # ((!\bptable~0_combout ) # (bptable_rtl_0_bypass[24])) ) ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a7  & ( \bptable~1_combout  & 
// ( (\bptable~2_combout  & (\bptable~0_combout  & bptable_rtl_0_bypass[24])) ) ) ) # ( \bptable_rtl_0|auto_generated|ram_block1a7  & ( !\bptable~1_combout  ) )

	.dataa(!\bptable~2_combout ),
	.datab(gnd),
	.datac(!\bptable~0_combout ),
	.datad(!bptable_rtl_0_bypass[24]),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a7 ),
	.dataf(!\bptable~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~9 .extended_lut = "off";
defparam \bptable~9 .lut_mask = 64'h0000FFFF0005FAFF;
defparam \bptable~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N48
cyclonev_lcell_comb \PC~7 (
// Equation(s):
// \PC~7_combout  = ( \PC[7]~DUPLICATE_q  & ( \flush_A~combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\always11~0_combout ) # (\bptable~9_combout ))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \flush_A~combout  & ( (\always11~0_combout  & 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \bptable~9_combout )) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\flush_A~combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\always11~0_combout  & \bptable~9_combout )) # (\pcgood_M[7]~29_combout ))) ) 
// ) ) # ( !\PC[7]~DUPLICATE_q  & ( !\flush_A~combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\always11~0_combout  & \bptable~9_combout )) # (\pcgood_M[7]~29_combout ))) ) ) )

	.dataa(!\always11~0_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!\pcgood_M[7]~29_combout ),
	.datad(!\bptable~9_combout ),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\flush_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~7 .extended_lut = "off";
defparam \PC~7 .lut_mask = 64'h0313031300112233;
defparam \PC~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y8_N7
dffeas \PC[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N36
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( PC[3] & ( !PC[9] & ( (\PC[2]~DUPLICATE_q  & (PC[8] & (!\PC[6]~DUPLICATE_q  & !PC[4]))) ) ) ) # ( !PC[3] & ( !PC[9] & ( (\PC[2]~DUPLICATE_q  & (PC[8] & (\PC[6]~DUPLICATE_q  & PC[4]))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[3]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'h0001100000000000;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N12
cyclonev_lcell_comb \imem~88 (
// Equation(s):
// \imem~88_combout  = ( PC[3] & ( PC[9] & ( (!PC[8] & (!\PC[6]~DUPLICATE_q  $ (((!\PC[2]~DUPLICATE_q  & !PC[4]))))) ) ) ) # ( !PC[3] & ( PC[9] & ( (!PC[8] & (\PC[6]~DUPLICATE_q  & PC[4])) ) ) ) # ( PC[3] & ( !PC[9] & ( (PC[8] & (\PC[6]~DUPLICATE_q  & 
// ((!\PC[2]~DUPLICATE_q ) # (PC[4])))) ) ) ) # ( !PC[3] & ( !PC[9] & ( (\PC[2]~DUPLICATE_q  & (PC[8] & (\PC[6]~DUPLICATE_q  & !PC[4]))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[8]),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!PC[4]),
	.datae(!PC[3]),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88 .extended_lut = "off";
defparam \imem~88 .lut_mask = 64'h01000203000C48C0;
defparam \imem~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N57
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( \imem~60_combout  & ( \imem~88_combout  & ( (!\PC[7]~DUPLICATE_q ) # ((!PC[5] & ((\imem~8_combout ))) # (PC[5] & (\imem~10_combout ))) ) ) ) # ( !\imem~60_combout  & ( \imem~88_combout  & ( (!\PC[7]~DUPLICATE_q  & (!PC[5])) # 
// (\PC[7]~DUPLICATE_q  & ((!PC[5] & ((\imem~8_combout ))) # (PC[5] & (\imem~10_combout )))) ) ) ) # ( \imem~60_combout  & ( !\imem~88_combout  & ( (!\PC[7]~DUPLICATE_q  & (PC[5])) # (\PC[7]~DUPLICATE_q  & ((!PC[5] & ((\imem~8_combout ))) # (PC[5] & 
// (\imem~10_combout )))) ) ) ) # ( !\imem~60_combout  & ( !\imem~88_combout  & ( (\PC[7]~DUPLICATE_q  & ((!PC[5] & ((\imem~8_combout ))) # (PC[5] & (\imem~10_combout )))) ) ) )

	.dataa(!\PC[7]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!\imem~10_combout ),
	.datad(!\imem~8_combout ),
	.datae(!\imem~60_combout ),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'h0145236789CDABEF;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N42
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( \imem~61_combout  & ( \imem~1_combout  ) )

	.dataa(gnd),
	.datab(!\imem~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'h0000000033333333;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y6_N43
dffeas \inst_D[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~62_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[28] .is_wysiwyg = "true";
defparam \inst_D[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N36
cyclonev_lcell_comb \Selector48~1 (
// Equation(s):
// \Selector48~1_combout  = ( !inst_D[27] & ( !inst_D[31] & ( (inst_D[28] & (!inst_D[30] & (!inst_D[26] & inst_D[29]))) ) ) )

	.dataa(!inst_D[28]),
	.datab(!inst_D[30]),
	.datac(!inst_D[26]),
	.datad(!inst_D[29]),
	.datae(!inst_D[27]),
	.dataf(!inst_D[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector48~1 .extended_lut = "off";
defparam \Selector48~1 .lut_mask = 64'h0040000000000000;
defparam \Selector48~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N38
dffeas selpcplus_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector48~1_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selpcplus_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam selpcplus_A.is_wysiwyg = "true";
defparam selpcplus_A.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N30
cyclonev_lcell_comb \stall_D~6 (
// Equation(s):
// \stall_D~6_combout  = (!\selpcplus_A~q  & !\selaluout_A~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\selpcplus_A~q ),
	.datad(!\selaluout_A~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~6 .extended_lut = "off";
defparam \stall_D~6 .lut_mask = 64'hF000F000F000F000;
defparam \stall_D~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N54
cyclonev_lcell_comb \always11~0 (
// Equation(s):
// \always11~0_combout  = ( \stall_D~6_combout  & ( \flush_A~4_combout  & ( (!\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\flushed_M~DUPLICATE_q ) # (\Equal2~10_combout )))) # (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (!\stall_D~5_combout  & 
// ((\flushed_M~DUPLICATE_q ) # (\Equal2~10_combout )))) ) ) ) # ( !\stall_D~6_combout  & ( \flush_A~4_combout  & ( (\flushed_M~DUPLICATE_q ) # (\Equal2~10_combout ) ) ) ) # ( \stall_D~6_combout  & ( !\flush_A~4_combout  & ( (\flushed_M~DUPLICATE_q  & 
// ((!\myPll|pll_inst|altera_pll_i|locked_wire [0]) # (!\stall_D~5_combout ))) ) ) ) # ( !\stall_D~6_combout  & ( !\flush_A~4_combout  & ( \flushed_M~DUPLICATE_q  ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\stall_D~5_combout ),
	.datac(!\Equal2~10_combout ),
	.datad(!\flushed_M~DUPLICATE_q ),
	.datae(!\stall_D~6_combout ),
	.dataf(!\flush_A~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always11~0 .extended_lut = "off";
defparam \always11~0 .lut_mask = 64'h00FF00EE0FFF0EEE;
defparam \always11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y7_N31
dffeas \bptable_rtl_0_bypass[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X6_Y7_N15
cyclonev_lcell_comb \bptable~7 (
// Equation(s):
// \bptable~7_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a5  & ( \bptable~0_combout  & ( (!\bptable~1_combout ) # ((!\bptable~2_combout ) # (bptable_rtl_0_bypass[22])) ) ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a5  & ( \bptable~0_combout  & 
// ( (\bptable~1_combout  & (\bptable~2_combout  & bptable_rtl_0_bypass[22])) ) ) ) # ( \bptable_rtl_0|auto_generated|ram_block1a5  & ( !\bptable~0_combout  ) )

	.dataa(!\bptable~1_combout ),
	.datab(gnd),
	.datac(!\bptable~2_combout ),
	.datad(!bptable_rtl_0_bypass[22]),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a5 ),
	.dataf(!\bptable~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~7 .extended_lut = "off";
defparam \bptable~7 .lut_mask = 64'h0000FFFF0005FAFF;
defparam \bptable~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y7_N30
cyclonev_lcell_comb \PC~5 (
// Equation(s):
// \PC~5_combout  = ( \myPll|pll_inst|altera_pll_i|locked_wire [0] & ( \bptable~7_combout  & ( ((!\flush_A~combout  & ((\pcgood_M[5]~12_combout ))) # (\flush_A~combout  & (PC[5]))) # (\always11~0_combout ) ) ) ) # ( \myPll|pll_inst|altera_pll_i|locked_wire 
// [0] & ( !\bptable~7_combout  & ( (!\flush_A~combout  & (((\pcgood_M[5]~12_combout )))) # (\flush_A~combout  & (PC[5] & (!\always11~0_combout ))) ) ) )

	.dataa(!\flush_A~combout ),
	.datab(!PC[5]),
	.datac(!\always11~0_combout ),
	.datad(!\pcgood_M[5]~12_combout ),
	.datae(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.dataf(!\bptable~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~5 .extended_lut = "off";
defparam \PC~5 .lut_mask = 64'h000010BA00001FBF;
defparam \PC~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y6_N50
dffeas \PC[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5] .is_wysiwyg = "true";
defparam \PC[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N40
dffeas \pcplus_D[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[6] .is_wysiwyg = "true";
defparam \pcplus_D[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N4
dffeas \pcplus_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[6] .is_wysiwyg = "true";
defparam \pcplus_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \brtarg_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[6] .is_wysiwyg = "true";
defparam \brtarg_M[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N13
dffeas \jmptarg_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~1_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[6] .is_wysiwyg = "true";
defparam \jmptarg_M[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N21
cyclonev_lcell_comb \pcgood_M[6]~28 (
// Equation(s):
// \pcgood_M[6]~28_combout  = ( \dobranch_M~q  & ( jmptarg_M[6] & ( brtarg_M[6] ) ) ) # ( !\dobranch_M~q  & ( jmptarg_M[6] & ( (\isjump_M~q ) # (pcplus_M[6]) ) ) ) # ( \dobranch_M~q  & ( !jmptarg_M[6] & ( brtarg_M[6] ) ) ) # ( !\dobranch_M~q  & ( 
// !jmptarg_M[6] & ( (pcplus_M[6] & !\isjump_M~q ) ) ) )

	.dataa(!brtarg_M[6]),
	.datab(gnd),
	.datac(!pcplus_M[6]),
	.datad(!\isjump_M~q ),
	.datae(!\dobranch_M~q ),
	.dataf(!jmptarg_M[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[6]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[6]~28 .extended_lut = "off";
defparam \pcgood_M[6]~28 .lut_mask = 64'h0F0055550FFF5555;
defparam \pcgood_M[6]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N59
dffeas \bptable_rtl_0_bypass[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N27
cyclonev_lcell_comb \bptable~8 (
// Equation(s):
// \bptable~8_combout  = ( \bptable~1_combout  & ( (!\bptable~2_combout  & (((\bptable_rtl_0|auto_generated|ram_block1a6 )))) # (\bptable~2_combout  & ((!\bptable~0_combout  & (\bptable_rtl_0|auto_generated|ram_block1a6 )) # (\bptable~0_combout  & 
// ((bptable_rtl_0_bypass[23]))))) ) ) # ( !\bptable~1_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a6  ) )

	.dataa(!\bptable~2_combout ),
	.datab(!\bptable~0_combout ),
	.datac(!\bptable_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!bptable_rtl_0_bypass[23]),
	.datae(gnd),
	.dataf(!\bptable~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~8 .extended_lut = "off";
defparam \bptable~8 .lut_mask = 64'h0F0F0F0F0E1F0E1F;
defparam \bptable~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N12
cyclonev_lcell_comb \PC~6 (
// Equation(s):
// \PC~6_combout  = ( \bptable~8_combout  & ( \flush_A~combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\always11~0_combout ) # (\PC[6]~DUPLICATE_q ))) ) ) ) # ( !\bptable~8_combout  & ( \flush_A~combout  & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (\PC[6]~DUPLICATE_q  & !\always11~0_combout )) ) ) ) # ( \bptable~8_combout  & ( !\flush_A~combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\always11~0_combout ) # (\pcgood_M[6]~28_combout ))) 
// ) ) ) # ( !\bptable~8_combout  & ( !\flush_A~combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \pcgood_M[6]~28_combout ) ) ) )

	.dataa(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datab(!\pcgood_M[6]~28_combout ),
	.datac(!\PC[6]~DUPLICATE_q ),
	.datad(!\always11~0_combout ),
	.datae(!\bptable~8_combout ),
	.dataf(!\flush_A~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~6 .extended_lut = "off";
defparam \PC~6 .lut_mask = 64'h1111115505000555;
defparam \PC~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y8_N34
dffeas \PC[6]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y4_N30
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( \imem~17_combout  & ( PC[3] & ( (!\PC[6]~DUPLICATE_q  & (PC[5] & PC[4])) ) ) ) # ( \imem~17_combout  & ( !PC[3] & ( (!PC[5] & (!\PC[2]~DUPLICATE_q  & ((!\PC[6]~DUPLICATE_q ) # (!PC[4])))) # (PC[5] & (((!\PC[6]~DUPLICATE_q  & 
// PC[4])))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(!\imem~17_combout ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h0000A08C0000000C;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y7_N0
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( PC[3] & ( \PC[2]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (PC[4] & (!\PC[7]~DUPLICATE_q ))) # (\PC[6]~DUPLICATE_q  & ((!PC[4] & (\PC[7]~DUPLICATE_q )) # (PC[4] & ((PC[5]))))) ) ) ) # ( !PC[3] & ( \PC[2]~DUPLICATE_q  & ( 
// (!\PC[6]~DUPLICATE_q  & ((!PC[4] & (!\PC[7]~DUPLICATE_q  & !PC[5])) # (PC[4] & ((PC[5]))))) # (\PC[6]~DUPLICATE_q  & ((!\PC[7]~DUPLICATE_q  & (!PC[4] & PC[5])) # (\PC[7]~DUPLICATE_q  & ((!PC[5]))))) ) ) ) # ( PC[3] & ( !\PC[2]~DUPLICATE_q  & ( 
// (!\PC[6]~DUPLICATE_q  & ((!PC[4]) # ((\PC[7]~DUPLICATE_q  & !PC[5])))) # (\PC[6]~DUPLICATE_q  & (PC[5] & (!PC[4] $ (\PC[7]~DUPLICATE_q )))) ) ) ) # ( !PC[3] & ( !\PC[2]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (PC[4] & ((!PC[5])))) # (\PC[6]~DUPLICATE_q  
// & ((!PC[4] & (\PC[7]~DUPLICATE_q  & PC[5])) # (PC[4] & (!\PC[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[3]),
	.dataf(!\PC[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h32148AC985622435;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N0
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( \imem~16_combout  & ( (\imem~1_combout  & ((!PC[9] & ((PC[8]))) # (PC[9] & (\imem~18_combout  & !PC[8])))) ) ) # ( !\imem~16_combout  & ( (\imem~1_combout  & (\imem~18_combout  & (!PC[9] $ (!PC[8])))) ) )

	.dataa(!PC[9]),
	.datab(!\imem~1_combout ),
	.datac(!\imem~18_combout ),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\imem~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h0102010201220122;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y6_N1
dffeas \inst_D[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[27] .is_wysiwyg = "true";
defparam \inst_D[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N21
cyclonev_lcell_comb \Selector49~0 (
// Equation(s):
// \Selector49~0_combout  = ( inst_D[31] & ( (!inst_D[29] & ((!inst_D[27]) # (inst_D[28]))) ) ) # ( !inst_D[31] & ( (!inst_D[27] & (((!inst_D[28] & !\Equal16~0_combout )) # (inst_D[29]))) # (inst_D[27] & (inst_D[29] & (!inst_D[28]))) ) )

	.dataa(!inst_D[27]),
	.datab(!inst_D[29]),
	.datac(!inst_D[28]),
	.datad(!\Equal16~0_combout ),
	.datae(gnd),
	.dataf(!inst_D[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector49~0 .extended_lut = "off";
defparam \Selector49~0 .lut_mask = 64'hB232B2328C8C8C8C;
defparam \Selector49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N51
cyclonev_lcell_comb \forw1A_D~0 (
// Equation(s):
// \forw1A_D~0_combout  = ( !wregno_A[3] & ( \wrreg_A~DUPLICATE_q  ) )

	.dataa(!\wrreg_A~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!wregno_A[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\forw1A_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \forw1A_D~0 .extended_lut = "off";
defparam \forw1A_D~0 .lut_mask = 64'h5555555500000000;
defparam \forw1A_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N0
cyclonev_lcell_comb \stall_D~0 (
// Equation(s):
// \stall_D~0_combout  = ( \Selector48~0_combout  & ( \forw2A_D~0_combout  & ( (\forw1A_D~0_combout  & (\forw2A_D~1_combout  & ((!\Equal16~0_combout ) # (\Selector50~0_combout )))) ) ) ) # ( !\Selector48~0_combout  & ( \forw2A_D~0_combout  & ( 
// (\forw1A_D~0_combout  & (\Selector50~0_combout  & \forw2A_D~1_combout )) ) ) )

	.dataa(!\forw1A_D~0_combout ),
	.datab(!\Selector50~0_combout ),
	.datac(!\forw2A_D~1_combout ),
	.datad(!\Equal16~0_combout ),
	.datae(!\Selector48~0_combout ),
	.dataf(!\forw2A_D~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~0 .extended_lut = "off";
defparam \stall_D~0 .lut_mask = 64'h0000000001010501;
defparam \stall_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N33
cyclonev_lcell_comb \stall_D~1 (
// Equation(s):
// \stall_D~1_combout  = ( \forw1A_D~1_combout  & ( (\wrmem_D~0_combout  & \forw1A_D~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\wrmem_D~0_combout ),
	.datad(!\forw1A_D~2_combout ),
	.datae(gnd),
	.dataf(!\forw1A_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~1 .extended_lut = "off";
defparam \stall_D~1 .lut_mask = 64'h00000000000F000F;
defparam \stall_D~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N6
cyclonev_lcell_comb \stall_D~5 (
// Equation(s):
// \stall_D~5_combout  = ( \stall_D~0_combout  & ( \stall_D~1_combout  & ( (((\Selector49~0_combout  & \stall_D~3_combout )) # (\stall_D~4_combout )) # (\stall_D~2_combout ) ) ) ) # ( !\stall_D~0_combout  & ( \stall_D~1_combout  & ( (((\Selector49~0_combout  
// & \stall_D~3_combout )) # (\stall_D~4_combout )) # (\stall_D~2_combout ) ) ) ) # ( \stall_D~0_combout  & ( !\stall_D~1_combout  & ( (((\Selector49~0_combout  & \stall_D~3_combout )) # (\stall_D~4_combout )) # (\stall_D~2_combout ) ) ) ) # ( 
// !\stall_D~0_combout  & ( !\stall_D~1_combout  & ( ((\Selector49~0_combout  & \stall_D~3_combout )) # (\stall_D~4_combout ) ) ) )

	.dataa(!\Selector49~0_combout ),
	.datab(!\stall_D~2_combout ),
	.datac(!\stall_D~4_combout ),
	.datad(!\stall_D~3_combout ),
	.datae(!\stall_D~0_combout ),
	.dataf(!\stall_D~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_D~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_D~5 .extended_lut = "off";
defparam \stall_D~5 .lut_mask = 64'h0F5F3F7F3F7F3F7F;
defparam \stall_D~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N18
cyclonev_lcell_comb \flushed_D~0 (
// Equation(s):
// \flushed_D~0_combout  = ( \flushed_D~q  & ( \flushed_M~DUPLICATE_q  & ( (\stall_D~5_combout  & \always11~1_combout ) ) ) ) # ( \flushed_D~q  & ( !\flushed_M~DUPLICATE_q  & ( (!\flush_A~4_combout ) # ((!\Equal2~10_combout ) # ((\stall_D~5_combout  & 
// \always11~1_combout ))) ) ) ) # ( !\flushed_D~q  & ( !\flushed_M~DUPLICATE_q  & ( (!\flush_A~4_combout ) # (!\Equal2~10_combout ) ) ) )

	.dataa(!\stall_D~5_combout ),
	.datab(!\flush_A~4_combout ),
	.datac(!\always11~1_combout ),
	.datad(!\Equal2~10_combout ),
	.datae(!\flushed_D~q ),
	.dataf(!\flushed_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flushed_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flushed_D~0 .extended_lut = "off";
defparam \flushed_D~0 .lut_mask = 64'hFFCCFFCD00000505;
defparam \flushed_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N20
dffeas flushed_D(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\flushed_D~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flushed_D~q ),
	.prn(vcc));
// synopsys translate_off
defparam flushed_D.is_wysiwyg = "true";
defparam flushed_D.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N12
cyclonev_lcell_comb \flushed_A~0 (
// Equation(s):
// \flushed_A~0_combout  = ( \flushed_M~DUPLICATE_q  & ( (\always11~2_combout ) # (\flushed_D~q ) ) ) # ( !\flushed_M~DUPLICATE_q  & ( (!\Equal2~10_combout ) # ((!\flush_A~4_combout ) # ((\always11~2_combout ) # (\flushed_D~q ))) ) )

	.dataa(!\Equal2~10_combout ),
	.datab(!\flush_A~4_combout ),
	.datac(!\flushed_D~q ),
	.datad(!\always11~2_combout ),
	.datae(gnd),
	.dataf(!\flushed_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flushed_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flushed_A~0 .extended_lut = "off";
defparam \flushed_A~0 .lut_mask = 64'hEFFFEFFF0FFF0FFF;
defparam \flushed_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas flushed_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\flushed_A~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flushed_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam flushed_A.is_wysiwyg = "true";
defparam flushed_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N15
cyclonev_lcell_comb \flushed_M~0 (
// Equation(s):
// \flushed_M~0_combout  = ( \flushed_A~q  ) # ( !\flushed_A~q  & ( (!\flushed_M~q  & ((!\flush_A~4_combout ) # (!\Equal2~10_combout ))) ) )

	.dataa(gnd),
	.datab(!\flush_A~4_combout ),
	.datac(!\Equal2~10_combout ),
	.datad(!\flushed_M~q ),
	.datae(gnd),
	.dataf(!\flushed_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flushed_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flushed_M~0 .extended_lut = "off";
defparam \flushed_M~0 .lut_mask = 64'hFC00FC00FFFFFFFF;
defparam \flushed_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N17
dffeas flushed_M(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\flushed_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flushed_M~q ),
	.prn(vcc));
// synopsys translate_off
defparam flushed_M.is_wysiwyg = "true";
defparam flushed_M.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N9
cyclonev_lcell_comb \isjump_D~0 (
// Equation(s):
// \isjump_D~0_combout  = ( \flushed_M~DUPLICATE_q  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & \Selector48~1_combout ) ) ) # ( !\flushed_M~DUPLICATE_q  & ( (\Equal2~10_combout  & (\flush_A~4_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & 
// \Selector48~1_combout ))) ) )

	.dataa(!\Equal2~10_combout ),
	.datab(!\flush_A~4_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\Selector48~1_combout ),
	.datae(gnd),
	.dataf(!\flushed_M~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isjump_D~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isjump_D~0 .extended_lut = "off";
defparam \isjump_D~0 .lut_mask = 64'h00010001000F000F;
defparam \isjump_D~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N10
dffeas isjump_A(
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isjump_D~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\always11~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isjump_A~q ),
	.prn(vcc));
// synopsys translate_off
defparam isjump_A.is_wysiwyg = "true";
defparam isjump_A.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N6
cyclonev_lcell_comb \isjump_M~0 (
// Equation(s):
// \isjump_M~0_combout  = ( \isjump_A~q  & ( ((\Equal2~10_combout  & \flush_A~4_combout )) # (\flushed_M~q ) ) )

	.dataa(!\Equal2~10_combout ),
	.datab(gnd),
	.datac(!\flush_A~4_combout ),
	.datad(!\flushed_M~q ),
	.datae(gnd),
	.dataf(!\isjump_A~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\isjump_M~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \isjump_M~0 .extended_lut = "off";
defparam \isjump_M~0 .lut_mask = 64'h0000000005FF05FF;
defparam \isjump_M~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N7
dffeas \isjump_M~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\isjump_M~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\isjump_M~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \isjump_M~DUPLICATE .is_wysiwyg = "true";
defparam \isjump_M~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N53
dffeas \brtarg_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[19] .is_wysiwyg = "true";
defparam \brtarg_M[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N53
dffeas \jmptarg_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~101_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[19] .is_wysiwyg = "true";
defparam \jmptarg_M[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N18
cyclonev_lcell_comb \pcgood_M[19]~23 (
// Equation(s):
// \pcgood_M[19]~23_combout  = ( jmptarg_M[19] & ( (!\dobranch_M~q  & (((pcplus_M[19])) # (\isjump_M~DUPLICATE_q ))) # (\dobranch_M~q  & (((brtarg_M[19])))) ) ) # ( !jmptarg_M[19] & ( (!\dobranch_M~q  & (!\isjump_M~DUPLICATE_q  & (pcplus_M[19]))) # 
// (\dobranch_M~q  & (((brtarg_M[19])))) ) )

	.dataa(!\isjump_M~DUPLICATE_q ),
	.datab(!pcplus_M[19]),
	.datac(!\dobranch_M~q ),
	.datad(!brtarg_M[19]),
	.datae(!jmptarg_M[19]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[19]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[19]~23 .extended_lut = "off";
defparam \pcgood_M[19]~23 .lut_mask = 64'h202F707F202F707F;
defparam \pcgood_M[19]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y7_N11
dffeas \pcpred_D[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~30_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[18] .is_wysiwyg = "true";
defparam \pcpred_D[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y7_N30
cyclonev_lcell_comb \pcpred_A[18]~feeder (
// Equation(s):
// \pcpred_A[18]~feeder_combout  = pcpred_D[18]

	.dataa(gnd),
	.datab(!pcpred_D[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcpred_A[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcpred_A[18]~feeder .extended_lut = "off";
defparam \pcpred_A[18]~feeder .lut_mask = 64'h3333333333333333;
defparam \pcpred_A[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y7_N31
dffeas \pcpred_A[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pcpred_A[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[18] .is_wysiwyg = "true";
defparam \pcpred_A[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N11
dffeas \pcpred_M[18] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[18]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[18] .is_wysiwyg = "true";
defparam \pcpred_M[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N32
dffeas \pcpred_D[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~32_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[20] .is_wysiwyg = "true";
defparam \pcpred_D[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N59
dffeas \pcpred_A[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[20] .is_wysiwyg = "true";
defparam \pcpred_A[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N26
dffeas \pcpred_M[20] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[20]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[20] .is_wysiwyg = "true";
defparam \pcpred_M[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N37
dffeas \pcpred_D[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~31_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[19] .is_wysiwyg = "true";
defparam \pcpred_D[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y7_N34
dffeas \pcpred_A[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[19] .is_wysiwyg = "true";
defparam \pcpred_A[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N8
dffeas \pcpred_M[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[19]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[19] .is_wysiwyg = "true";
defparam \pcpred_M[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N6
cyclonev_lcell_comb \Equal2~11 (
// Equation(s):
// \Equal2~11_combout  = ( pcpred_M[19] & ( \pcgood_M[18]~22_combout  & ( (\pcgood_M[19]~23_combout  & (pcpred_M[18] & (!pcpred_M[20] $ (\pcgood_M[20]~24_combout )))) ) ) ) # ( !pcpred_M[19] & ( \pcgood_M[18]~22_combout  & ( (!\pcgood_M[19]~23_combout  & 
// (pcpred_M[18] & (!pcpred_M[20] $ (\pcgood_M[20]~24_combout )))) ) ) ) # ( pcpred_M[19] & ( !\pcgood_M[18]~22_combout  & ( (\pcgood_M[19]~23_combout  & (!pcpred_M[18] & (!pcpred_M[20] $ (\pcgood_M[20]~24_combout )))) ) ) ) # ( !pcpred_M[19] & ( 
// !\pcgood_M[18]~22_combout  & ( (!\pcgood_M[19]~23_combout  & (!pcpred_M[18] & (!pcpred_M[20] $ (\pcgood_M[20]~24_combout )))) ) ) )

	.dataa(!\pcgood_M[19]~23_combout ),
	.datab(!pcpred_M[18]),
	.datac(!pcpred_M[20]),
	.datad(!\pcgood_M[20]~24_combout ),
	.datae(!pcpred_M[19]),
	.dataf(!\pcgood_M[18]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~11 .extended_lut = "off";
defparam \Equal2~11 .lut_mask = 64'h8008400420021001;
defparam \Equal2~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y8_N19
dffeas \pcpred_D[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~23_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[31] .is_wysiwyg = "true";
defparam \pcpred_D[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N41
dffeas \pcpred_A[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[31] .is_wysiwyg = "true";
defparam \pcpred_A[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N2
dffeas \pcpred_M[31] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[31]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[31] .is_wysiwyg = "true";
defparam \pcpred_M[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N10
dffeas \pcpred_D[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~22_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[29] .is_wysiwyg = "true";
defparam \pcpred_D[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N7
dffeas \pcpred_A[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[29] .is_wysiwyg = "true";
defparam \pcpred_A[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \pcpred_M[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[29]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[29] .is_wysiwyg = "true";
defparam \pcpred_M[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N24
cyclonev_lcell_comb \flush_A~0 (
// Equation(s):
// \flush_A~0_combout  = ( pcpred_M[29] & ( \pcgood_M[31]~15_combout  & ( (!pcpred_M[31]) # (!\pcgood_M[29]~14_combout ) ) ) ) # ( !pcpred_M[29] & ( \pcgood_M[31]~15_combout  & ( (!pcpred_M[31]) # (\pcgood_M[29]~14_combout ) ) ) ) # ( pcpred_M[29] & ( 
// !\pcgood_M[31]~15_combout  & ( (!\pcgood_M[29]~14_combout ) # (pcpred_M[31]) ) ) ) # ( !pcpred_M[29] & ( !\pcgood_M[31]~15_combout  & ( (\pcgood_M[29]~14_combout ) # (pcpred_M[31]) ) ) )

	.dataa(!pcpred_M[31]),
	.datab(gnd),
	.datac(!\pcgood_M[29]~14_combout ),
	.datad(gnd),
	.datae(!pcpred_M[29]),
	.dataf(!\pcgood_M[31]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_A~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flush_A~0 .extended_lut = "off";
defparam \flush_A~0 .lut_mask = 64'h5F5FF5F5AFAFFAFA;
defparam \flush_A~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y7_N20
dffeas \pcpred_D[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~24_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[23] .is_wysiwyg = "true";
defparam \pcpred_D[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y7_N40
dffeas \pcpred_A[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[23] .is_wysiwyg = "true";
defparam \pcpred_A[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N35
dffeas \pcpred_M[23] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[23] .is_wysiwyg = "true";
defparam \pcpred_M[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N34
dffeas \pcpred_D[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~25_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[30] .is_wysiwyg = "true";
defparam \pcpred_D[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y4_N35
dffeas \pcpred_A[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[30] .is_wysiwyg = "true";
defparam \pcpred_A[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N34
dffeas \pcpred_M[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[30]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[30] .is_wysiwyg = "true";
defparam \pcpred_M[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N42
cyclonev_lcell_comb \flush_A~1 (
// Equation(s):
// \flush_A~1_combout  = ( \pcgood_M[23]~16_combout  & ( (!pcpred_M[23]) # (!\pcgood_M[30]~17_combout  $ (!pcpred_M[30])) ) ) # ( !\pcgood_M[23]~16_combout  & ( (!\pcgood_M[30]~17_combout  $ (!pcpred_M[30])) # (pcpred_M[23]) ) )

	.dataa(gnd),
	.datab(!\pcgood_M[30]~17_combout ),
	.datac(!pcpred_M[23]),
	.datad(!pcpred_M[30]),
	.datae(gnd),
	.dataf(!\pcgood_M[23]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_A~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flush_A~1 .extended_lut = "off";
defparam \flush_A~1 .lut_mask = 64'h3FCF3FCFF3FCF3FC;
defparam \flush_A~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y7_N38
dffeas \pcpred_D[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~26_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[21] .is_wysiwyg = "true";
defparam \pcpred_D[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y7_N16
dffeas \pcpred_A[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[21] .is_wysiwyg = "true";
defparam \pcpred_A[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N32
dffeas \pcpred_M[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[21] .is_wysiwyg = "true";
defparam \pcpred_M[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N31
dffeas \pcpred_D[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~27_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[28] .is_wysiwyg = "true";
defparam \pcpred_D[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N11
dffeas \pcpred_A[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[28] .is_wysiwyg = "true";
defparam \pcpred_A[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N35
dffeas \pcpred_M[28] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[28]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[28] .is_wysiwyg = "true";
defparam \pcpred_M[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N48
cyclonev_lcell_comb \flush_A~2 (
// Equation(s):
// \flush_A~2_combout  = ( \pcgood_M[28]~19_combout  & ( \pcgood_M[21]~18_combout  & ( (!pcpred_M[21]) # (!pcpred_M[28]) ) ) ) # ( !\pcgood_M[28]~19_combout  & ( \pcgood_M[21]~18_combout  & ( (!pcpred_M[21]) # (pcpred_M[28]) ) ) ) # ( 
// \pcgood_M[28]~19_combout  & ( !\pcgood_M[21]~18_combout  & ( (!pcpred_M[28]) # (pcpred_M[21]) ) ) ) # ( !\pcgood_M[28]~19_combout  & ( !\pcgood_M[21]~18_combout  & ( (pcpred_M[28]) # (pcpred_M[21]) ) ) )

	.dataa(gnd),
	.datab(!pcpred_M[21]),
	.datac(!pcpred_M[28]),
	.datad(gnd),
	.datae(!\pcgood_M[28]~19_combout ),
	.dataf(!\pcgood_M[21]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_A~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flush_A~2 .extended_lut = "off";
defparam \flush_A~2 .lut_mask = 64'h3F3FF3F3CFCFFCFC;
defparam \flush_A~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y7_N7
dffeas \pcpred_D[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~29_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[27] .is_wysiwyg = "true";
defparam \pcpred_D[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y7_N58
dffeas \pcpred_A[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[27] .is_wysiwyg = "true";
defparam \pcpred_A[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y7_N4
dffeas \pcpred_M[27] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[27]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[27] .is_wysiwyg = "true";
defparam \pcpred_M[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y7_N56
dffeas \pcpred_D[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~28_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[22] .is_wysiwyg = "true";
defparam \pcpred_D[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y7_N22
dffeas \pcpred_A[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[22] .is_wysiwyg = "true";
defparam \pcpred_A[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y6_N38
dffeas \pcpred_M[22] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[22]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[22] .is_wysiwyg = "true";
defparam \pcpred_M[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y6_N45
cyclonev_lcell_comb \flush_A~3 (
// Equation(s):
// \flush_A~3_combout  = ( \pcgood_M[27]~21_combout  & ( (!pcpred_M[27]) # (!\pcgood_M[22]~20_combout  $ (!pcpred_M[22])) ) ) # ( !\pcgood_M[27]~21_combout  & ( (!\pcgood_M[22]~20_combout  $ (!pcpred_M[22])) # (pcpred_M[27]) ) )

	.dataa(!pcpred_M[27]),
	.datab(gnd),
	.datac(!\pcgood_M[22]~20_combout ),
	.datad(!pcpred_M[22]),
	.datae(gnd),
	.dataf(!\pcgood_M[27]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_A~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flush_A~3 .extended_lut = "off";
defparam \flush_A~3 .lut_mask = 64'h5FF55FF5AFFAAFFA;
defparam \flush_A~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N11
dffeas \pcpred_D[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~35_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[26] .is_wysiwyg = "true";
defparam \pcpred_D[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N46
dffeas \pcpred_A[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[26] .is_wysiwyg = "true";
defparam \pcpred_A[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N17
dffeas \pcpred_M[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[26]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[26] .is_wysiwyg = "true";
defparam \pcpred_M[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N7
dffeas \pcpred_D[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~33_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[24] .is_wysiwyg = "true";
defparam \pcpred_D[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N34
dffeas \pcpred_A[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[24] .is_wysiwyg = "true";
defparam \pcpred_A[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N11
dffeas \pcpred_M[24] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[24]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[24] .is_wysiwyg = "true";
defparam \pcpred_M[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N40
dffeas \pcpred_D[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~34_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[25] .is_wysiwyg = "true";
defparam \pcpred_D[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X5_Y4_N40
dffeas \pcpred_A[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[25] .is_wysiwyg = "true";
defparam \pcpred_A[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N14
dffeas \pcpred_M[25] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[25]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[25] .is_wysiwyg = "true";
defparam \pcpred_M[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N12
cyclonev_lcell_comb \Equal2~12 (
// Equation(s):
// \Equal2~12_combout  = ( pcpred_M[25] & ( \pcgood_M[24]~25_combout  & ( (\pcgood_M[25]~26_combout  & (pcpred_M[24] & (!\pcgood_M[26]~27_combout  $ (pcpred_M[26])))) ) ) ) # ( !pcpred_M[25] & ( \pcgood_M[24]~25_combout  & ( (!\pcgood_M[25]~26_combout  & 
// (pcpred_M[24] & (!\pcgood_M[26]~27_combout  $ (pcpred_M[26])))) ) ) ) # ( pcpred_M[25] & ( !\pcgood_M[24]~25_combout  & ( (\pcgood_M[25]~26_combout  & (!pcpred_M[24] & (!\pcgood_M[26]~27_combout  $ (pcpred_M[26])))) ) ) ) # ( !pcpred_M[25] & ( 
// !\pcgood_M[24]~25_combout  & ( (!\pcgood_M[25]~26_combout  & (!pcpred_M[24] & (!\pcgood_M[26]~27_combout  $ (pcpred_M[26])))) ) ) )

	.dataa(!\pcgood_M[26]~27_combout ),
	.datab(!pcpred_M[26]),
	.datac(!\pcgood_M[25]~26_combout ),
	.datad(!pcpred_M[24]),
	.datae(!pcpred_M[25]),
	.dataf(!\pcgood_M[24]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~12 .extended_lut = "off";
defparam \Equal2~12 .lut_mask = 64'h9000090000900009;
defparam \Equal2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N18
cyclonev_lcell_comb \flush_A~4 (
// Equation(s):
// \flush_A~4_combout  = ( !\flush_A~3_combout  & ( \Equal2~12_combout  & ( (\Equal2~11_combout  & (!\flush_A~0_combout  & (!\flush_A~1_combout  & !\flush_A~2_combout ))) ) ) )

	.dataa(!\Equal2~11_combout ),
	.datab(!\flush_A~0_combout ),
	.datac(!\flush_A~1_combout ),
	.datad(!\flush_A~2_combout ),
	.datae(!\flush_A~3_combout ),
	.dataf(!\Equal2~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\flush_A~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \flush_A~4 .extended_lut = "off";
defparam \flush_A~4 .lut_mask = 64'h0000000040000000;
defparam \flush_A~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N6
cyclonev_lcell_comb \PC~11 (
// Equation(s):
// \PC~11_combout  = ( \pcgood_M[12]~5_combout  & ( ((!\flushed_M~DUPLICATE_q  & ((!\Equal2~10_combout ) # (!\flush_A~4_combout )))) # (\bptable~14_combout ) ) ) # ( !\pcgood_M[12]~5_combout  & ( (\bptable~14_combout  & (((\Equal2~10_combout  & 
// \flush_A~4_combout )) # (\flushed_M~DUPLICATE_q ))) ) )

	.dataa(!\Equal2~10_combout ),
	.datab(!\flush_A~4_combout ),
	.datac(!\bptable~14_combout ),
	.datad(!\flushed_M~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\pcgood_M[12]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~11 .extended_lut = "off";
defparam \PC~11 .lut_mask = 64'h010F010FEF0FEF0F;
defparam \PC~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N8
dffeas \PC[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12] .is_wysiwyg = "true";
defparam \PC[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y4_N58
dffeas \pcplus_D[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_D[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_D[12] .is_wysiwyg = "true";
defparam \pcplus_D[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N58
dffeas \pcplus_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_D[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcplus_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_A[12] .is_wysiwyg = "true";
defparam \pcplus_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N5
dffeas \pcplus_M[12]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcplus_A[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pcplus_M[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \pcplus_M[12]~DUPLICATE .is_wysiwyg = "true";
defparam \pcplus_M[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N31
dffeas \jmptarg_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[12] .is_wysiwyg = "true";
defparam \jmptarg_M[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N31
dffeas \brtarg_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~29_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[12] .is_wysiwyg = "true";
defparam \brtarg_M[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N27
cyclonev_lcell_comb \pcgood_M[12]~5 (
// Equation(s):
// \pcgood_M[12]~5_combout  = ( brtarg_M[12] & ( \dobranch_M~q  ) ) # ( brtarg_M[12] & ( !\dobranch_M~q  & ( (!\isjump_M~DUPLICATE_q  & (\pcplus_M[12]~DUPLICATE_q )) # (\isjump_M~DUPLICATE_q  & ((jmptarg_M[12]))) ) ) ) # ( !brtarg_M[12] & ( !\dobranch_M~q  & 
// ( (!\isjump_M~DUPLICATE_q  & (\pcplus_M[12]~DUPLICATE_q )) # (\isjump_M~DUPLICATE_q  & ((jmptarg_M[12]))) ) ) )

	.dataa(!\pcplus_M[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\isjump_M~DUPLICATE_q ),
	.datad(!jmptarg_M[12]),
	.datae(!brtarg_M[12]),
	.dataf(!\dobranch_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[12]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[12]~5 .extended_lut = "off";
defparam \pcgood_M[12]~5 .lut_mask = 64'h505F505F0000FFFF;
defparam \pcgood_M[12]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y5_N52
dffeas \pcgood_W[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pcgood_M[12]~5_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcgood_W[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcgood_W[12] .is_wysiwyg = "true";
defparam \pcgood_W[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y5_N17
dffeas \bptable_rtl_0_bypass[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y6_N0
cyclonev_lcell_comb \bptable~14 (
// Equation(s):
// \bptable~14_combout  = ( \bptable~11_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a12  & ( bptable_rtl_0_bypass[29] ) ) ) # ( !\bptable~11_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a12  ) ) # ( \bptable~11_combout  & ( 
// !\bptable_rtl_0|auto_generated|ram_block1a12  & ( bptable_rtl_0_bypass[29] ) ) )

	.dataa(gnd),
	.datab(!bptable_rtl_0_bypass[29]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\bptable~11_combout ),
	.dataf(!\bptable_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~14 .extended_lut = "off";
defparam \bptable~14 .lut_mask = 64'h00003333FFFF3333;
defparam \bptable~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y6_N2
dffeas \pcpred_D[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~14_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[12] .is_wysiwyg = "true";
defparam \pcpred_D[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y6_N4
dffeas \pcpred_A[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[12] .is_wysiwyg = "true";
defparam \pcpred_A[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N29
dffeas \pcpred_M[12] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[12]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[12] .is_wysiwyg = "true";
defparam \pcpred_M[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N57
cyclonev_lcell_comb \bptable_rtl_0_bypass[30]~feeder (
// Equation(s):
// \bptable_rtl_0_bypass[30]~feeder_combout  = ( pcgood_W[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!pcgood_W[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \bptable_rtl_0_bypass[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \bptable_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N58
dffeas \bptable_rtl_0_bypass[30] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N24
cyclonev_lcell_comb \bptable~15 (
// Equation(s):
// \bptable~15_combout  = ( \bptable_rtl_0|auto_generated|ram_block1a13  & ( bptable_rtl_0_bypass[30] ) ) # ( !\bptable_rtl_0|auto_generated|ram_block1a13  & ( bptable_rtl_0_bypass[30] & ( \bptable~11_combout  ) ) ) # ( 
// \bptable_rtl_0|auto_generated|ram_block1a13  & ( !bptable_rtl_0_bypass[30] & ( !\bptable~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\bptable~11_combout ),
	.datad(gnd),
	.datae(!\bptable_rtl_0|auto_generated|ram_block1a13 ),
	.dataf(!bptable_rtl_0_bypass[30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~15 .extended_lut = "off";
defparam \bptable~15 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \bptable~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N26
dffeas \pcpred_D[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~15_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[13] .is_wysiwyg = "true";
defparam \pcpred_D[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N28
dffeas \pcpred_A[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[13] .is_wysiwyg = "true";
defparam \pcpred_A[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N44
dffeas \pcpred_M[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[13]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[13] .is_wysiwyg = "true";
defparam \pcpred_M[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N54
cyclonev_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = ( \pcgood_M[12]~5_combout  & ( (pcpred_M[12] & (!pcpred_M[13] $ (\pcgood_M[13]~6_combout ))) ) ) # ( !\pcgood_M[12]~5_combout  & ( (!pcpred_M[12] & (!pcpred_M[13] $ (\pcgood_M[13]~6_combout ))) ) )

	.dataa(!pcpred_M[12]),
	.datab(!pcpred_M[13]),
	.datac(!\pcgood_M[13]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pcgood_M[12]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~4 .extended_lut = "off";
defparam \Equal2~4 .lut_mask = 64'h8282828241414141;
defparam \Equal2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N13
dffeas \pcpred_D[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~16_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[14] .is_wysiwyg = "true";
defparam \pcpred_D[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N8
dffeas \pcpred_A[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[14] .is_wysiwyg = "true";
defparam \pcpred_A[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y5_N1
dffeas \pcpred_M[14] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[14]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[14] .is_wysiwyg = "true";
defparam \pcpred_M[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N37
dffeas \pcpred_D[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~17_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[15] .is_wysiwyg = "true";
defparam \pcpred_D[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N34
dffeas \pcpred_A[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[15] .is_wysiwyg = "true";
defparam \pcpred_A[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N41
dffeas \pcpred_M[15] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[15]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[15] .is_wysiwyg = "true";
defparam \pcpred_M[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N39
cyclonev_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = ( pcpred_M[15] & ( \pcgood_M[15]~8_combout  & ( !\pcgood_M[14]~7_combout  $ (pcpred_M[14]) ) ) ) # ( !pcpred_M[15] & ( !\pcgood_M[15]~8_combout  & ( !\pcgood_M[14]~7_combout  $ (pcpred_M[14]) ) ) )

	.dataa(!\pcgood_M[14]~7_combout ),
	.datab(gnd),
	.datac(!pcpred_M[14]),
	.datad(gnd),
	.datae(!pcpred_M[15]),
	.dataf(!\pcgood_M[15]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~5 .extended_lut = "off";
defparam \Equal2~5 .lut_mask = 64'hA5A500000000A5A5;
defparam \Equal2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N40
dffeas \pcpred_D[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~12_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[10] .is_wysiwyg = "true";
defparam \pcpred_D[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N29
dffeas \pcpred_A[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[10] .is_wysiwyg = "true";
defparam \pcpred_A[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N17
dffeas \pcpred_M[10] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[10]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[10] .is_wysiwyg = "true";
defparam \pcpred_M[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N50
dffeas \pcpred_D[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~13_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[11] .is_wysiwyg = "true";
defparam \pcpred_D[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N16
dffeas \pcpred_A[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[11] .is_wysiwyg = "true";
defparam \pcpred_A[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N28
dffeas \pcpred_M[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[11] .is_wysiwyg = "true";
defparam \pcpred_M[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N31
dffeas \pcpred_D[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[17] .is_wysiwyg = "true";
defparam \pcpred_D[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y8_N34
dffeas \pcpred_A[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[17] .is_wysiwyg = "true";
defparam \pcpred_A[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y7_N14
dffeas \pcpred_M[17] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[17]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[17] .is_wysiwyg = "true";
defparam \pcpred_M[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y7_N12
cyclonev_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = ( pcpred_M[17] & ( \pcgood_M[17]~4_combout  & ( (!\pcgood_M[11]~3_combout  & ((!pcpred_M[10] $ (!\pcgood_M[10]~2_combout )) # (pcpred_M[11]))) # (\pcgood_M[11]~3_combout  & ((!pcpred_M[11]) # (!pcpred_M[10] $ (!\pcgood_M[10]~2_combout 
// )))) ) ) ) # ( !pcpred_M[17] & ( \pcgood_M[17]~4_combout  ) ) # ( pcpred_M[17] & ( !\pcgood_M[17]~4_combout  ) ) # ( !pcpred_M[17] & ( !\pcgood_M[17]~4_combout  & ( (!\pcgood_M[11]~3_combout  & ((!pcpred_M[10] $ (!\pcgood_M[10]~2_combout )) # 
// (pcpred_M[11]))) # (\pcgood_M[11]~3_combout  & ((!pcpred_M[11]) # (!pcpred_M[10] $ (!\pcgood_M[10]~2_combout )))) ) ) )

	.dataa(!\pcgood_M[11]~3_combout ),
	.datab(!pcpred_M[10]),
	.datac(!\pcgood_M[10]~2_combout ),
	.datad(!pcpred_M[11]),
	.datae(!pcpred_M[17]),
	.dataf(!\pcgood_M[17]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~3 .extended_lut = "off";
defparam \Equal2~3 .lut_mask = 64'h7DBEFFFFFFFF7DBE;
defparam \Equal2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N1
dffeas \bptable_rtl_0_bypass[26] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N42
cyclonev_lcell_comb \bptable~3 (
// Equation(s):
// \bptable~3_combout  = ( bptable_rtl_0_bypass[26] & ( \bptable~1_combout  & ( ((\bptable~0_combout  & \bptable~2_combout )) # (\bptable_rtl_0|auto_generated|ram_block1a9 ) ) ) ) # ( !bptable_rtl_0_bypass[26] & ( \bptable~1_combout  & ( 
// (\bptable_rtl_0|auto_generated|ram_block1a9  & ((!\bptable~0_combout ) # (!\bptable~2_combout ))) ) ) ) # ( bptable_rtl_0_bypass[26] & ( !\bptable~1_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a9  ) ) ) # ( !bptable_rtl_0_bypass[26] & ( 
// !\bptable~1_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a9  ) ) )

	.dataa(!\bptable_rtl_0|auto_generated|ram_block1a9 ),
	.datab(!\bptable~0_combout ),
	.datac(!\bptable~2_combout ),
	.datad(gnd),
	.datae(!bptable_rtl_0_bypass[26]),
	.dataf(!\bptable~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~3 .extended_lut = "off";
defparam \bptable~3 .lut_mask = 64'h5555555554545757;
defparam \bptable~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N43
dffeas \pcpred_D[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[9] .is_wysiwyg = "true";
defparam \pcpred_D[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N37
dffeas \pcpred_A[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[9] .is_wysiwyg = "true";
defparam \pcpred_A[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N17
dffeas \pcpred_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[9]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[9] .is_wysiwyg = "true";
defparam \pcpred_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N28
dffeas \pcpred_D[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~8_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[6] .is_wysiwyg = "true";
defparam \pcpred_D[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N31
dffeas \pcpred_A[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[6] .is_wysiwyg = "true";
defparam \pcpred_A[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N2
dffeas \pcpred_M[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[6]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[6] .is_wysiwyg = "true";
defparam \pcpred_M[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N6
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( jmptarg_M[6] & ( \dobranch_M~q  & ( !brtarg_M[6] $ (!pcpred_M[6]) ) ) ) # ( !jmptarg_M[6] & ( \dobranch_M~q  & ( !brtarg_M[6] $ (!pcpred_M[6]) ) ) ) # ( jmptarg_M[6] & ( !\dobranch_M~q  & ( !pcpred_M[6] $ (((!pcplus_M[6] & 
// !\isjump_M~DUPLICATE_q ))) ) ) ) # ( !jmptarg_M[6] & ( !\dobranch_M~q  & ( !pcpred_M[6] $ (((!pcplus_M[6]) # (\isjump_M~DUPLICATE_q ))) ) ) )

	.dataa(!pcplus_M[6]),
	.datab(!brtarg_M[6]),
	.datac(!pcpred_M[6]),
	.datad(!\isjump_M~DUPLICATE_q ),
	.datae(!jmptarg_M[6]),
	.dataf(!\dobranch_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h5A0F5AF03C3C3C3C;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y7_N40
dffeas \pcpred_D[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~10_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[8] .is_wysiwyg = "true";
defparam \pcpred_D[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N35
dffeas \pcpred_A[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[8] .is_wysiwyg = "true";
defparam \pcpred_A[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N20
dffeas \pcpred_M[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[8]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[8] .is_wysiwyg = "true";
defparam \pcpred_M[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N40
dffeas \pcpred_D[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~9_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[7] .is_wysiwyg = "true";
defparam \pcpred_D[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N32
dffeas \pcpred_A[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[7] .is_wysiwyg = "true";
defparam \pcpred_A[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N14
dffeas \pcpred_M[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[7] .is_wysiwyg = "true";
defparam \pcpred_M[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N12
cyclonev_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = ( pcpred_M[7] & ( \dobranch_M~q  & ( !brtarg_M[7] ) ) ) # ( !pcpred_M[7] & ( \dobranch_M~q  & ( brtarg_M[7] ) ) ) # ( pcpred_M[7] & ( !\dobranch_M~q  & ( (!\isjump_M~DUPLICATE_q  & ((!pcplus_M[7]))) # (\isjump_M~DUPLICATE_q  & 
// (!jmptarg_M[7])) ) ) ) # ( !pcpred_M[7] & ( !\dobranch_M~q  & ( (!\isjump_M~DUPLICATE_q  & ((pcplus_M[7]))) # (\isjump_M~DUPLICATE_q  & (jmptarg_M[7])) ) ) )

	.dataa(!brtarg_M[7]),
	.datab(!jmptarg_M[7]),
	.datac(!pcplus_M[7]),
	.datad(!\isjump_M~DUPLICATE_q ),
	.datae(!pcpred_M[7]),
	.dataf(!\dobranch_M~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~1 .extended_lut = "off";
defparam \Equal2~1 .lut_mask = 64'h0F33F0CC5555AAAA;
defparam \Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N18
cyclonev_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = ( pcpred_M[8] & ( !\Equal2~1_combout  & ( (\pcgood_M[8]~0_combout  & (!\Equal2~0_combout  & (!pcpred_M[9] $ (\pcgood_M[9]~1_combout )))) ) ) ) # ( !pcpred_M[8] & ( !\Equal2~1_combout  & ( (!\pcgood_M[8]~0_combout  & 
// (!\Equal2~0_combout  & (!pcpred_M[9] $ (\pcgood_M[9]~1_combout )))) ) ) )

	.dataa(!\pcgood_M[8]~0_combout ),
	.datab(!pcpred_M[9]),
	.datac(!\pcgood_M[9]~1_combout ),
	.datad(!\Equal2~0_combout ),
	.datae(!pcpred_M[8]),
	.dataf(!\Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~2 .extended_lut = "off";
defparam \Equal2~2 .lut_mask = 64'h8200410000000000;
defparam \Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y8_N13
dffeas \pcpred_D[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~19_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[0] .is_wysiwyg = "true";
defparam \pcpred_D[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y10_N40
dffeas \pcpred_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[0] .is_wysiwyg = "true";
defparam \pcpred_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N5
dffeas \pcpred_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[0] .is_wysiwyg = "true";
defparam \pcpred_M[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N3
cyclonev_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = ( pcpred_M[0] & ( jmptarg_M[0] & ( (!PC_M[0] & ((!\isjump_M~DUPLICATE_q ) # (\dobranch_M~q ))) ) ) ) # ( !pcpred_M[0] & ( jmptarg_M[0] & ( ((!\dobranch_M~q  & \isjump_M~DUPLICATE_q )) # (PC_M[0]) ) ) ) # ( pcpred_M[0] & ( 
// !jmptarg_M[0] & ( (!PC_M[0]) # ((!\dobranch_M~q  & \isjump_M~DUPLICATE_q )) ) ) ) # ( !pcpred_M[0] & ( !jmptarg_M[0] & ( (PC_M[0] & ((!\isjump_M~DUPLICATE_q ) # (\dobranch_M~q ))) ) ) )

	.dataa(!PC_M[0]),
	.datab(!\dobranch_M~q ),
	.datac(!\isjump_M~DUPLICATE_q ),
	.datad(gnd),
	.datae(!pcpred_M[0]),
	.dataf(!jmptarg_M[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~6 .extended_lut = "off";
defparam \Equal2~6 .lut_mask = 64'h5151AEAE5D5DA2A2;
defparam \Equal2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N25
dffeas \pcpred_D[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~5_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[3] .is_wysiwyg = "true";
defparam \pcpred_D[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N49
dffeas \pcpred_A[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[3] .is_wysiwyg = "true";
defparam \pcpred_A[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N22
dffeas \pcpred_M[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[3]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[3] .is_wysiwyg = "true";
defparam \pcpred_M[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N20
dffeas \bptable_rtl_0_bypass[19] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcgood_W[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(bptable_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \bptable_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \bptable_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N33
cyclonev_lcell_comb \bptable~4 (
// Equation(s):
// \bptable~4_combout  = ( \bptable~1_combout  & ( (!\bptable~2_combout  & (\bptable_rtl_0|auto_generated|ram_block1a2 )) # (\bptable~2_combout  & ((!\bptable~0_combout  & (\bptable_rtl_0|auto_generated|ram_block1a2 )) # (\bptable~0_combout  & 
// ((bptable_rtl_0_bypass[19]))))) ) ) # ( !\bptable~1_combout  & ( \bptable_rtl_0|auto_generated|ram_block1a2  ) )

	.dataa(!\bptable~2_combout ),
	.datab(!\bptable_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\bptable~0_combout ),
	.datad(!bptable_rtl_0_bypass[19]),
	.datae(!\bptable~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\bptable~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \bptable~4 .extended_lut = "off";
defparam \bptable~4 .lut_mask = 64'h3333323733333237;
defparam \bptable~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N34
dffeas \pcpred_D[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~4_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[2] .is_wysiwyg = "true";
defparam \pcpred_D[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N52
dffeas \pcpred_A[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[2] .is_wysiwyg = "true";
defparam \pcpred_A[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N20
dffeas \pcpred_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[2]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[2] .is_wysiwyg = "true";
defparam \pcpred_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N34
dffeas \pcpred_D[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~20_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[1] .is_wysiwyg = "true";
defparam \pcpred_D[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N52
dffeas \pcpred_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[1] .is_wysiwyg = "true";
defparam \pcpred_A[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N2
dffeas \pcpred_M[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[1]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[1] .is_wysiwyg = "true";
defparam \pcpred_M[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N12
cyclonev_lcell_comb \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = ( pcpred_M[1] & ( jmptarg_M[1] & ( (!PC_M[1] & ((!\isjump_M~DUPLICATE_q ) # (\dobranch_M~q ))) ) ) ) # ( !pcpred_M[1] & ( jmptarg_M[1] & ( ((\isjump_M~DUPLICATE_q  & !\dobranch_M~q )) # (PC_M[1]) ) ) ) # ( pcpred_M[1] & ( 
// !jmptarg_M[1] & ( (!PC_M[1]) # ((\isjump_M~DUPLICATE_q  & !\dobranch_M~q )) ) ) ) # ( !pcpred_M[1] & ( !jmptarg_M[1] & ( (PC_M[1] & ((!\isjump_M~DUPLICATE_q ) # (\dobranch_M~q ))) ) ) )

	.dataa(gnd),
	.datab(!\isjump_M~DUPLICATE_q ),
	.datac(!PC_M[1]),
	.datad(!\dobranch_M~q ),
	.datae(!pcpred_M[1]),
	.dataf(!jmptarg_M[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~7 .extended_lut = "off";
defparam \Equal2~7 .lut_mask = 64'h0C0FF3F03F0FC0F0;
defparam \Equal2~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N18
cyclonev_lcell_comb \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = ( pcpred_M[2] & ( !\Equal2~7_combout  & ( (!\Equal2~6_combout  & (\pcgood_M[2]~9_combout  & (!\pcgood_M[3]~10_combout  $ (pcpred_M[3])))) ) ) ) # ( !pcpred_M[2] & ( !\Equal2~7_combout  & ( (!\Equal2~6_combout  & 
// (!\pcgood_M[2]~9_combout  & (!\pcgood_M[3]~10_combout  $ (pcpred_M[3])))) ) ) )

	.dataa(!\Equal2~6_combout ),
	.datab(!\pcgood_M[2]~9_combout ),
	.datac(!\pcgood_M[3]~10_combout ),
	.datad(!pcpred_M[3]),
	.datae(!pcpred_M[2]),
	.dataf(!\Equal2~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~8 .extended_lut = "off";
defparam \Equal2~8 .lut_mask = 64'h8008200200000000;
defparam \Equal2~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X6_Y7_N16
dffeas \pcpred_D[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[5] .is_wysiwyg = "true";
defparam \pcpred_D[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y9_N2
dffeas \pcpred_A[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[5] .is_wysiwyg = "true";
defparam \pcpred_A[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y9_N37
dffeas \pcpred_M[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[5]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[5] .is_wysiwyg = "true";
defparam \pcpred_M[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X6_Y7_N37
dffeas \pcpred_D[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\bptable~6_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[4] .is_wysiwyg = "true";
defparam \pcpred_D[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X4_Y7_N47
dffeas \pcpred_A[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[4] .is_wysiwyg = "true";
defparam \pcpred_A[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N52
dffeas \pcpred_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[4] .is_wysiwyg = "true";
defparam \pcpred_M[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y8_N55
dffeas \pcpred_D[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\bptable~21_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_D[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_D[16] .is_wysiwyg = "true";
defparam \pcpred_D[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N40
dffeas \pcpred_A[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_D[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_A[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_A[16] .is_wysiwyg = "true";
defparam \pcpred_A[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y7_N8
dffeas \pcpred_M[16] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(pcpred_A[16]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pcpred_M[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pcpred_M[16] .is_wysiwyg = "true";
defparam \pcpred_M[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N6
cyclonev_lcell_comb \Equal2~9 (
// Equation(s):
// \Equal2~9_combout  = ( pcpred_M[16] & ( \pcgood_M[16]~13_combout  & ( (!pcpred_M[5] & ((!\pcgood_M[4]~11_combout  $ (!pcpred_M[4])) # (\pcgood_M[5]~12_combout ))) # (pcpred_M[5] & ((!\pcgood_M[5]~12_combout ) # (!\pcgood_M[4]~11_combout  $ 
// (!pcpred_M[4])))) ) ) ) # ( !pcpred_M[16] & ( \pcgood_M[16]~13_combout  ) ) # ( pcpred_M[16] & ( !\pcgood_M[16]~13_combout  ) ) # ( !pcpred_M[16] & ( !\pcgood_M[16]~13_combout  & ( (!pcpred_M[5] & ((!\pcgood_M[4]~11_combout  $ (!pcpred_M[4])) # 
// (\pcgood_M[5]~12_combout ))) # (pcpred_M[5] & ((!\pcgood_M[5]~12_combout ) # (!\pcgood_M[4]~11_combout  $ (!pcpred_M[4])))) ) ) )

	.dataa(!pcpred_M[5]),
	.datab(!\pcgood_M[5]~12_combout ),
	.datac(!\pcgood_M[4]~11_combout ),
	.datad(!pcpred_M[4]),
	.datae(!pcpred_M[16]),
	.dataf(!\pcgood_M[16]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~9 .extended_lut = "off";
defparam \Equal2~9 .lut_mask = 64'h6FF6FFFFFFFF6FF6;
defparam \Equal2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N48
cyclonev_lcell_comb \Equal2~10 (
// Equation(s):
// \Equal2~10_combout  = ( \Equal2~8_combout  & ( !\Equal2~9_combout  & ( (\Equal2~4_combout  & (\Equal2~5_combout  & (!\Equal2~3_combout  & \Equal2~2_combout ))) ) ) )

	.dataa(!\Equal2~4_combout ),
	.datab(!\Equal2~5_combout ),
	.datac(!\Equal2~3_combout ),
	.datad(!\Equal2~2_combout ),
	.datae(!\Equal2~8_combout ),
	.dataf(!\Equal2~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~10 .extended_lut = "off";
defparam \Equal2~10 .lut_mask = 64'h0000001000000000;
defparam \Equal2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N9
cyclonev_lcell_comb \PC~12 (
// Equation(s):
// \PC~12_combout  = ( \bptable~15_combout  & ( (((\Equal2~10_combout  & \flush_A~4_combout )) # (\flushed_M~DUPLICATE_q )) # (\pcgood_M[13]~6_combout ) ) ) # ( !\bptable~15_combout  & ( (\pcgood_M[13]~6_combout  & (!\flushed_M~DUPLICATE_q  & 
// ((!\Equal2~10_combout ) # (!\flush_A~4_combout )))) ) )

	.dataa(!\Equal2~10_combout ),
	.datab(!\flush_A~4_combout ),
	.datac(!\pcgood_M[13]~6_combout ),
	.datad(!\flushed_M~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\bptable~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~12 .extended_lut = "off";
defparam \PC~12 .lut_mask = 64'h0E000E001FFF1FFF;
defparam \PC~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y5_N10
dffeas \PC[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13] .is_wysiwyg = "true";
defparam \PC[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N44
dffeas \PC[14]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X7_Y5_N5
dffeas \PC[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X7_Y5_N33
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( !\PC[10]~DUPLICATE_q  & ( !PC[11] & ( (!PC[13] & (!PC[12] & (!\PC[14]~DUPLICATE_q  & !PC[15]))) ) ) )

	.dataa(!PC[13]),
	.datab(!PC[12]),
	.datac(!\PC[14]~DUPLICATE_q ),
	.datad(!PC[15]),
	.datae(!\PC[10]~DUPLICATE_q ),
	.dataf(!PC[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h8000000000000000;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y4_N9
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( PC[3] & ( \PC[7]~DUPLICATE_q  ) ) # ( !PC[3] & ( \PC[7]~DUPLICATE_q  ) ) # ( PC[3] & ( !\PC[7]~DUPLICATE_q  & ( (!\PC[6]~DUPLICATE_q  & (\PC[2]~DUPLICATE_q  & ((!PC[4])))) # (\PC[6]~DUPLICATE_q  & (((!\PC[2]~DUPLICATE_q  & !PC[4])) # 
// (PC[5]))) ) ) ) # ( !PC[3] & ( !\PC[7]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & (\PC[6]~DUPLICATE_q  & ((PC[4]) # (PC[5])))) # (\PC[2]~DUPLICATE_q  & (PC[5] & ((!PC[4]) # (\PC[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!\PC[6]~DUPLICATE_q ),
	.datac(!PC[5]),
	.datad(!PC[4]),
	.datae(!PC[3]),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h07236703FFFFFFFF;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N36
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( \PC[7]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[3] & (!\PC[2]~DUPLICATE_q  & (!PC[4] $ (!PC[5])))) # (PC[3] & (((PC[4] & !PC[5])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (PC[5] & ((!\PC[2]~DUPLICATE_q  & 
// (!PC[4])) # (\PC[2]~DUPLICATE_q  & (PC[4] & !PC[3])))) ) ) ) # ( \PC[7]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[3] & (!PC[4] & (!\PC[2]~DUPLICATE_q  $ (!PC[5])))) # (PC[3] & (PC[5] & (!\PC[2]~DUPLICATE_q  $ (PC[4])))) ) ) ) # ( !\PC[7]~DUPLICATE_q  
// & ( !\PC[6]~DUPLICATE_q  & ( (!\PC[2]~DUPLICATE_q  & ((!PC[3] & ((PC[5]))) # (PC[3] & (PC[4] & !PC[5])))) ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!PC[3]),
	.datad(!PC[5]),
	.datae(!\PC[7]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'h02A0408900982380;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y8_N54
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( \imem~41_combout  & ( (!\imem~1_combout ) # ((!PC[9]) # ((PC[8]) # (\imem~42_combout ))) ) ) # ( !\imem~41_combout  & ( (!\imem~1_combout ) # ((!PC[9] & ((!PC[8]))) # (PC[9] & ((PC[8]) # (\imem~42_combout )))) ) )

	.dataa(!\imem~1_combout ),
	.datab(!PC[9]),
	.datac(!\imem~42_combout ),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\imem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'hEFBBEFBBEFFFEFFF;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y8_N56
dffeas \inst_D[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~43_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[0] .is_wysiwyg = "true";
defparam \inst_D[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N34
dffeas \off_A[0]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[0]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \brtarg_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~45_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[2] .is_wysiwyg = "true";
defparam \brtarg_M[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y9_N52
dffeas \jmptarg_M[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Add4~45_sumout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[2]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[2] .is_wysiwyg = "true";
defparam \jmptarg_M[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N36
cyclonev_lcell_comb \pcgood_M[2]~9 (
// Equation(s):
// \pcgood_M[2]~9_combout  = ( \isjump_M~DUPLICATE_q  & ( pcplus_M[2] & ( (!\dobranch_M~q  & ((jmptarg_M[2]))) # (\dobranch_M~q  & (brtarg_M[2])) ) ) ) # ( !\isjump_M~DUPLICATE_q  & ( pcplus_M[2] & ( (!\dobranch_M~q ) # (brtarg_M[2]) ) ) ) # ( 
// \isjump_M~DUPLICATE_q  & ( !pcplus_M[2] & ( (!\dobranch_M~q  & ((jmptarg_M[2]))) # (\dobranch_M~q  & (brtarg_M[2])) ) ) ) # ( !\isjump_M~DUPLICATE_q  & ( !pcplus_M[2] & ( (brtarg_M[2] & \dobranch_M~q ) ) ) )

	.dataa(!brtarg_M[2]),
	.datab(!\dobranch_M~q ),
	.datac(!jmptarg_M[2]),
	.datad(gnd),
	.datae(!\isjump_M~DUPLICATE_q ),
	.dataf(!pcplus_M[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[2]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[2]~9 .extended_lut = "off";
defparam \pcgood_M[2]~9 .lut_mask = 64'h11111D1DDDDD1D1D;
defparam \pcgood_M[2]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N32
dffeas \PC[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2] .is_wysiwyg = "true";
defparam \PC[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N18
cyclonev_lcell_comb \PC~2 (
// Equation(s):
// \PC~2_combout  = ( \always11~0_combout  & ( \bptable~4_combout  & ( \myPll|pll_inst|altera_pll_i|locked_wire [0] ) ) ) # ( !\always11~0_combout  & ( \bptable~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\flush_A~combout  & 
// (\pcgood_M[2]~9_combout )) # (\flush_A~combout  & ((PC[2]))))) ) ) ) # ( \always11~0_combout  & ( !\bptable~4_combout  & ( (\pcgood_M[2]~9_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\flush_A~combout )) ) ) ) # ( !\always11~0_combout  & ( 
// !\bptable~4_combout  & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((!\flush_A~combout  & (\pcgood_M[2]~9_combout )) # (\flush_A~combout  & ((PC[2]))))) ) ) )

	.dataa(!\pcgood_M[2]~9_combout ),
	.datab(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datac(!PC[2]),
	.datad(!\flush_A~combout ),
	.datae(!\always11~0_combout ),
	.dataf(!\bptable~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~2 .extended_lut = "off";
defparam \PC~2 .lut_mask = 64'h1103110011033333;
defparam \PC~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X7_Y7_N31
dffeas \PC[2]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]~DUPLICATE .is_wysiwyg = "true";
defparam \PC[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N24
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( PC[3] & ( \PC[6]~DUPLICATE_q  & ( (((!\PC[2]~DUPLICATE_q  & !PC[4])) # (PC[5])) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( !PC[3] & ( \PC[6]~DUPLICATE_q  & ( (((!\PC[2]~DUPLICATE_q  & PC[4])) # (PC[5])) # (\PC[7]~DUPLICATE_q ) ) ) ) # ( PC[3] 
// & ( !\PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  ) ) ) # ( !PC[3] & ( !\PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  ) ) )

	.dataa(!\PC[2]~DUPLICATE_q ),
	.datab(!PC[4]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!PC[3]),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'h0F0F0F0F2FFF8FFF;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X6_Y10_N48
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( !\PC[6]~DUPLICATE_q  & ( \PC[7]~DUPLICATE_q  & ( PC[4] ) ) ) # ( \PC[6]~DUPLICATE_q  & ( !\PC[7]~DUPLICATE_q  & ( (!PC[4] & !PC[9]) ) ) )

	.dataa(!PC[4]),
	.datab(!PC[9]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC[6]~DUPLICATE_q ),
	.dataf(!\PC[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'h0000888855550000;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N45
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( !PC[3] & ( (\imem~68_combout  & (!PC[5] & \PC[2]~DUPLICATE_q )) ) )

	.dataa(!\imem~68_combout ),
	.datab(gnd),
	.datac(!PC[5]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'h0050005000000000;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N18
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( PC[8] & ( \imem~67_combout  ) ) # ( !PC[8] & ( \imem~67_combout  ) ) # ( PC[8] & ( !\imem~67_combout  & ( ((!\imem~1_combout ) # (PC[9])) # (\imem~69_combout ) ) ) ) # ( !PC[8] & ( !\imem~67_combout  & ( (((!PC[9]) # 
// (!\imem~1_combout )) # (\imem~69_combout )) # (\imem~70_combout ) ) ) )

	.dataa(!\imem~70_combout ),
	.datab(!\imem~69_combout ),
	.datac(!PC[9]),
	.datad(!\imem~1_combout ),
	.datae(!PC[8]),
	.dataf(!\imem~67_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'hFFF7FF3FFFFFFFFF;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y6_N19
dffeas \inst_D[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~71_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[7] .is_wysiwyg = "true";
defparam \inst_D[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N8
dffeas \off_A[7]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_D[7]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\off_A[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \off_A[7]~DUPLICATE .is_wysiwyg = "true";
defparam \off_A[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N22
dffeas \brtarg_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add3~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(brtarg_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \brtarg_M[9] .is_wysiwyg = "true";
defparam \brtarg_M[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y7_N22
dffeas \jmptarg_M[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add4~13_sumout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(jmptarg_M[9]),
	.prn(vcc));
// synopsys translate_off
defparam \jmptarg_M[9] .is_wysiwyg = "true";
defparam \jmptarg_M[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N36
cyclonev_lcell_comb \pcgood_M[9]~1 (
// Equation(s):
// \pcgood_M[9]~1_combout  = ( pcplus_M[9] & ( jmptarg_M[9] & ( (!\dobranch_M~q ) # (brtarg_M[9]) ) ) ) # ( !pcplus_M[9] & ( jmptarg_M[9] & ( (!\dobranch_M~q  & ((\isjump_M~DUPLICATE_q ))) # (\dobranch_M~q  & (brtarg_M[9])) ) ) ) # ( pcplus_M[9] & ( 
// !jmptarg_M[9] & ( (!\dobranch_M~q  & ((!\isjump_M~DUPLICATE_q ))) # (\dobranch_M~q  & (brtarg_M[9])) ) ) ) # ( !pcplus_M[9] & ( !jmptarg_M[9] & ( (brtarg_M[9] & \dobranch_M~q ) ) ) )

	.dataa(!brtarg_M[9]),
	.datab(!\isjump_M~DUPLICATE_q ),
	.datac(!\dobranch_M~q ),
	.datad(gnd),
	.datae(!pcplus_M[9]),
	.dataf(!jmptarg_M[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pcgood_M[9]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pcgood_M[9]~1 .extended_lut = "off";
defparam \pcgood_M[9]~1 .lut_mask = 64'h0505C5C53535F5F5;
defparam \pcgood_M[9]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X4_Y7_N0
cyclonev_lcell_comb \PC~1 (
// Equation(s):
// \PC~1_combout  = ( \always11~0_combout  & ( PC[9] & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\pcgood_M[9]~1_combout  & !\flush_A~combout )) # (\bptable~3_combout ))) ) ) ) # ( !\always11~0_combout  & ( PC[9] & ( 
// (\myPll|pll_inst|altera_pll_i|locked_wire [0] & ((\flush_A~combout ) # (\pcgood_M[9]~1_combout ))) ) ) ) # ( \always11~0_combout  & ( !PC[9] & ( (\myPll|pll_inst|altera_pll_i|locked_wire [0] & (((\pcgood_M[9]~1_combout  & !\flush_A~combout )) # 
// (\bptable~3_combout ))) ) ) ) # ( !\always11~0_combout  & ( !PC[9] & ( (\pcgood_M[9]~1_combout  & (\myPll|pll_inst|altera_pll_i|locked_wire [0] & !\flush_A~combout )) ) ) )

	.dataa(!\pcgood_M[9]~1_combout ),
	.datab(!\bptable~3_combout ),
	.datac(!\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.datad(!\flush_A~combout ),
	.datae(!\always11~0_combout ),
	.dataf(!PC[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC~1 .extended_lut = "off";
defparam \PC~1 .lut_mask = 64'h05000703050F0703;
defparam \PC~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X4_Y7_N50
dffeas \PC[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9] .is_wysiwyg = "true";
defparam \PC[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N51
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( \imem~17_combout  & ( PC[3] & ( (!\PC[6]~DUPLICATE_q  & (((\PC[2]~DUPLICATE_q ) # (PC[4])))) # (\PC[6]~DUPLICATE_q  & (!PC[5] & (!PC[4] & !\PC[2]~DUPLICATE_q ))) ) ) ) # ( \imem~17_combout  & ( !PC[3] & ( (!PC[5] & 
// ((!\PC[2]~DUPLICATE_q ) # ((\PC[6]~DUPLICATE_q  & PC[4])))) # (PC[5] & (!\PC[6]~DUPLICATE_q  & (!PC[4] & \PC[2]~DUPLICATE_q ))) ) ) )

	.dataa(!\PC[6]~DUPLICATE_q ),
	.datab(!PC[5]),
	.datac(!PC[4]),
	.datad(!\PC[2]~DUPLICATE_q ),
	.datae(!\imem~17_combout ),
	.dataf(!PC[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'h0000CC2400004AAA;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N12
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( \PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[5] & (!PC[3] $ (!PC[4] $ (!\PC[7]~DUPLICATE_q )))) # (PC[5] & ((!PC[3]) # ((PC[4] & \PC[7]~DUPLICATE_q )))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( \PC[6]~DUPLICATE_q  & ( (!PC[5] & 
// (PC[3])) # (PC[5] & (!PC[4] $ (((!PC[3] & !\PC[7]~DUPLICATE_q ))))) ) ) ) # ( \PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[3] & (PC[4] & (!\PC[7]~DUPLICATE_q  & PC[5]))) # (PC[3] & ((!PC[4] & ((PC[5]) # (\PC[7]~DUPLICATE_q ))) # (PC[4] & 
// ((!PC[5]))))) ) ) ) # ( !\PC[2]~DUPLICATE_q  & ( !\PC[6]~DUPLICATE_q  & ( (!PC[4] & (PC[3] & ((!\PC[7]~DUPLICATE_q ) # (PC[5])))) # (PC[4] & (((\PC[7]~DUPLICATE_q  & !PC[5])))) ) ) )

	.dataa(!PC[3]),
	.datab(!PC[4]),
	.datac(!\PC[7]~DUPLICATE_q ),
	.datad(!PC[5]),
	.datae(!\PC[2]~DUPLICATE_q ),
	.dataf(!\PC[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'h43441564556C96AB;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X5_Y6_N3
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( \imem~44_combout  & ( (\imem~1_combout  & ((!PC[9] & ((PC[8]))) # (PC[9] & (\imem~45_combout  & !PC[8])))) ) ) # ( !\imem~44_combout  & ( (\imem~1_combout  & (\imem~45_combout  & (!PC[9] $ (!PC[8])))) ) )

	.dataa(!PC[9]),
	.datab(!\imem~1_combout ),
	.datac(!\imem~45_combout ),
	.datad(!PC[8]),
	.datae(gnd),
	.dataf(!\imem~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h0102010201220122;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X5_Y6_N4
dffeas \inst_D[29] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~46_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!\flush_A~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_D[29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_D[29] .is_wysiwyg = "true";
defparam \inst_D[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N6
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( inst_D[1] & ( (!inst_D[30] & ((!inst_D[29] & (!inst_D[31] $ (inst_D[27]))) # (inst_D[29] & (!inst_D[31] & inst_D[27])))) ) ) # ( !inst_D[1] & ( (inst_D[27] & (!inst_D[30] & (!inst_D[29] $ (!inst_D[31])))) ) )

	.dataa(!inst_D[29]),
	.datab(!inst_D[31]),
	.datac(!inst_D[27]),
	.datad(!inst_D[30]),
	.datae(gnd),
	.dataf(!inst_D[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h0600060086008600;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \alufunc_A[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(alufunc_A[1]),
	.prn(vcc));
// synopsys translate_off
defparam \alufunc_A[1] .is_wysiwyg = "true";
defparam \alufunc_A[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N27
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( !alufunc_A[2] & ( (!alufunc_A[1] & (!alufunc_A[3] & !alufunc_A[0])) ) )

	.dataa(!alufunc_A[1]),
	.datab(!alufunc_A[3]),
	.datac(!alufunc_A[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!alufunc_A[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h8080808000000000;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N42
cyclonev_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = ( \Add1~69_sumout  & ( (((\Selector0~1_combout  & \Add2~69_sumout )) # (\Selector0~2_combout )) # (\Selector6~0_combout ) ) ) # ( !\Add1~69_sumout  & ( ((\Selector0~1_combout  & \Add2~69_sumout )) # (\Selector0~2_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\Add2~69_sumout ),
	.datad(!\Selector0~2_combout ),
	.datae(gnd),
	.dataf(!\Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~3 .extended_lut = "off";
defparam \Selector0~3 .lut_mask = 64'h03FF03FF57FF57FF;
defparam \Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y7_N28
dffeas \aluout_M[31]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector0~3_combout ),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(!alufunc_A[5]),
	.sload(vcc),
	.ena(\flush_A~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_M[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_M[31]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_M[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N30
cyclonev_lcell_comb \Equal9~5 (
// Equation(s):
// \Equal9~5_combout  = ( aluout_M[23] & ( aluout_M[24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_M[24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_M[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~5 .extended_lut = "off";
defparam \Equal9~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \Equal9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N6
cyclonev_lcell_comb \Equal9~6 (
// Equation(s):
// \Equal9~6_combout  = ( \Equal9~2_combout  & ( \Equal9~5_combout  & ( (\aluout_M[31]~DUPLICATE_q  & (!aluout_M[0] & (\Equal9~3_combout  & \Equal9~4_combout ))) ) ) )

	.dataa(!\aluout_M[31]~DUPLICATE_q ),
	.datab(!aluout_M[0]),
	.datac(!\Equal9~3_combout ),
	.datad(!\Equal9~4_combout ),
	.datae(!\Equal9~2_combout ),
	.dataf(!\Equal9~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~6 .extended_lut = "off";
defparam \Equal9~6 .lut_mask = 64'h0000000000000004;
defparam \Equal9~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N12
cyclonev_lcell_comb \memout_M[2]~0 (
// Equation(s):
// \memout_M[2]~0_combout  = ( \WideNor0~combout  & ( \Equal9~1_combout  & ( (!\Equal9~6_combout ) # (((aluout_M[7]) # (aluout_M[4])) # (aluout_M[2])) ) ) ) # ( !\WideNor0~combout  & ( \Equal9~1_combout  ) ) # ( \WideNor0~combout  & ( !\Equal9~1_combout  ) ) 
// # ( !\WideNor0~combout  & ( !\Equal9~1_combout  ) )

	.dataa(!\Equal9~6_combout ),
	.datab(!aluout_M[2]),
	.datac(!aluout_M[4]),
	.datad(!aluout_M[7]),
	.datae(!\WideNor0~combout ),
	.dataf(!\Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memout_M[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memout_M[2]~0 .extended_lut = "off";
defparam \memout_M[2]~0 .lut_mask = 64'hFFFFFFFFFFFFBFFF;
defparam \memout_M[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N57
cyclonev_lcell_comb \dbus[0]~95 (
// Equation(s):
// \dbus[0]~95_combout  = ( \KEY[0]~input_o  & ( (!\keys|ready~q ) # (!aluout_M[2]) ) ) # ( !\KEY[0]~input_o  & ( (!\keys|ready~q  & aluout_M[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\keys|ready~q ),
	.datad(!aluout_M[2]),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~95 .extended_lut = "off";
defparam \dbus[0]~95 .lut_mask = 64'h00F000F0FFF0FFF0;
defparam \dbus[0]~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N18
cyclonev_lcell_comb \dbus[0]~96 (
// Equation(s):
// \dbus[0]~96_combout  = ( \keys|DBUS[31]~0_combout  & ( \dbus[0]~0_combout  ) ) # ( !\keys|DBUS[31]~0_combout  & ( \dbus[0]~0_combout  ) ) # ( \keys|DBUS[31]~0_combout  & ( !\dbus[0]~0_combout  & ( (\Equal9~8_combout  & ((!\dbus[0]~95_combout ) # 
// ((\switches|DBUS[31]~0_combout  & \dbus[0]~7_combout )))) ) ) ) # ( !\keys|DBUS[31]~0_combout  & ( !\dbus[0]~0_combout  & ( (\Equal9~8_combout  & (\switches|DBUS[31]~0_combout  & \dbus[0]~7_combout )) ) ) )

	.dataa(!\dbus[0]~95_combout ),
	.datab(!\Equal9~8_combout ),
	.datac(!\switches|DBUS[31]~0_combout ),
	.datad(!\dbus[0]~7_combout ),
	.datae(!\keys|DBUS[31]~0_combout ),
	.dataf(!\dbus[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dbus[0]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dbus[0]~96 .extended_lut = "off";
defparam \dbus[0]~96 .lut_mask = 64'h00032223FFFFFFFF;
defparam \dbus[0]~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N54
cyclonev_lcell_comb \result_M[0]~18 (
// Equation(s):
// \result_M[0]~18_combout  = ( \dbus[0]~94_combout  & ( \dbus[0]~96_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[0])))) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[0]~3_combout )) # (\memout_M[2]~0_combout ))) ) ) ) # ( !\dbus[0]~94_combout  & ( 
// \dbus[0]~96_combout  & ( (!\selmemout_M~DUPLICATE_q  & (((restmp_M[0])))) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[0]~3_combout )) # (\memout_M[2]~0_combout ))) ) ) ) # ( \dbus[0]~94_combout  & ( !\dbus[0]~96_combout  & ( (!\selmemout_M~DUPLICATE_q  & 
// (((restmp_M[0])))) # (\selmemout_M~DUPLICATE_q  & (((\memout_M[0]~3_combout )) # (\memout_M[2]~0_combout ))) ) ) ) # ( !\dbus[0]~94_combout  & ( !\dbus[0]~96_combout  & ( (!\selmemout_M~DUPLICATE_q  & (restmp_M[0])) # (\selmemout_M~DUPLICATE_q  & 
// ((\memout_M[0]~3_combout ))) ) ) )

	.dataa(!\memout_M[2]~0_combout ),
	.datab(!restmp_M[0]),
	.datac(!\selmemout_M~DUPLICATE_q ),
	.datad(!\memout_M[0]~3_combout ),
	.datae(!\dbus[0]~94_combout ),
	.dataf(!\dbus[0]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\result_M[0]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \result_M[0]~18 .extended_lut = "off";
defparam \result_M[0]~18 .lut_mask = 64'h303F353F353F353F;
defparam \result_M[0]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N56
dffeas \result_W[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\result_M[0]~18_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(result_W[0]),
	.prn(vcc));
// synopsys translate_off
defparam \result_W[0] .is_wysiwyg = "true";
defparam \result_W[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N44
dffeas \regs_rtl_1_bypass[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regs_rtl_1_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regs_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \regs_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N20
dffeas \regs~34 (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\wregval_W[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regs~73_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs~34 .is_wysiwyg = "true";
defparam \regs~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N18
cyclonev_lcell_comb \regval2_D[0]~1 (
// Equation(s):
// \regval2_D[0]~1_combout  = ( \regs~34_q  & ( \regs_rtl_1|auto_generated|ram_block1a0~portbdataout  ) ) # ( !\regs~34_q  & ( \regs_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( \regs~33_q  ) ) ) # ( \regs~34_q  & ( 
// !\regs_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( !\regs~33_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regs~33_q ),
	.datad(gnd),
	.datae(!\regs~34_q ),
	.dataf(!\regs_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[0]~1 .extended_lut = "off";
defparam \regval2_D[0]~1 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \regval2_D[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N42
cyclonev_lcell_comb \regval2_D[0]~2 (
// Equation(s):
// \regval2_D[0]~2_combout  = ( regs_rtl_1_bypass[13] & ( \regval2_D[0]~1_combout  & ( (!\forw2M_D~combout  & ((!\forw2W_D~combout ) # (result_W[0]))) ) ) ) # ( !regs_rtl_1_bypass[13] & ( \regval2_D[0]~1_combout  & ( (!\forw2M_D~combout  & 
// ((!\forw2W_D~combout  & ((!\regs~68_combout ))) # (\forw2W_D~combout  & (result_W[0])))) ) ) ) # ( regs_rtl_1_bypass[13] & ( !\regval2_D[0]~1_combout  & ( (!\forw2M_D~combout  & ((!\forw2W_D~combout  & ((\regs~68_combout ))) # (\forw2W_D~combout  & 
// (result_W[0])))) ) ) ) # ( !regs_rtl_1_bypass[13] & ( !\regval2_D[0]~1_combout  & ( (result_W[0] & (!\forw2M_D~combout  & \forw2W_D~combout )) ) ) )

	.dataa(!result_W[0]),
	.datab(!\forw2M_D~combout ),
	.datac(!\forw2W_D~combout ),
	.datad(!\regs~68_combout ),
	.datae(!regs_rtl_1_bypass[13]),
	.dataf(!\regval2_D[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[0]~2 .extended_lut = "off";
defparam \regval2_D[0]~2 .lut_mask = 64'h040404C4C404C4C4;
defparam \regval2_D[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N18
cyclonev_lcell_comb \regval2_D[0]~0 (
// Equation(s):
// \regval2_D[0]~0_combout  = ( restmp_M[0] & ( \forw2M_D~combout  & ( (!\selmemout_M~DUPLICATE_q ) # (((\dbus[0]~9_combout  & \memout_M[2]~0_combout )) # (\memout_M[0]~3_combout )) ) ) ) # ( !restmp_M[0] & ( \forw2M_D~combout  & ( (\selmemout_M~DUPLICATE_q  
// & (((\dbus[0]~9_combout  & \memout_M[2]~0_combout )) # (\memout_M[0]~3_combout ))) ) ) )

	.dataa(!\dbus[0]~9_combout ),
	.datab(!\selmemout_M~DUPLICATE_q ),
	.datac(!\memout_M[2]~0_combout ),
	.datad(!\memout_M[0]~3_combout ),
	.datae(!restmp_M[0]),
	.dataf(!\forw2M_D~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[0]~0 .extended_lut = "off";
defparam \regval2_D[0]~0 .lut_mask = 64'h000000000133CDFF;
defparam \regval2_D[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N18
cyclonev_lcell_comb \regval2_D[0]~3 (
// Equation(s):
// \regval2_D[0]~3_combout  = ( \selaluout_A~q  & ( PC_A[0] & ( (!\forw2A_D~combout  & (((\regval2_D[0]~0_combout )) # (\regval2_D[0]~2_combout ))) # (\forw2A_D~combout  & (((\Selector31~14_combout )))) ) ) ) # ( !\selaluout_A~q  & ( PC_A[0] & ( 
// ((\regval2_D[0]~0_combout ) # (\forw2A_D~combout )) # (\regval2_D[0]~2_combout ) ) ) ) # ( \selaluout_A~q  & ( !PC_A[0] & ( (!\forw2A_D~combout  & (((\regval2_D[0]~0_combout )) # (\regval2_D[0]~2_combout ))) # (\forw2A_D~combout  & 
// (((\Selector31~14_combout )))) ) ) ) # ( !\selaluout_A~q  & ( !PC_A[0] & ( (!\forw2A_D~combout  & ((\regval2_D[0]~0_combout ) # (\regval2_D[0]~2_combout ))) ) ) )

	.dataa(!\regval2_D[0]~2_combout ),
	.datab(!\forw2A_D~combout ),
	.datac(!\Selector31~14_combout ),
	.datad(!\regval2_D[0]~0_combout ),
	.datae(!\selaluout_A~q ),
	.dataf(!PC_A[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_D[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_D[0]~3 .extended_lut = "off";
defparam \regval2_D[0]~3 .lut_mask = 64'h44CC47CF77FF47CF;
defparam \regval2_D[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N19
dffeas \regval2_A[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_D[0]~3_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always11~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_A[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_A[0] .is_wysiwyg = "true";
defparam \regval2_A[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N37
dffeas \wmemval_M[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[0] .is_wysiwyg = "true";
defparam \wmemval_M[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y1_N32
dffeas \HexOut[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[0]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[0]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[0] .is_wysiwyg = "true";
defparam \HexOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N54
cyclonev_lcell_comb \ss0|OUT~0 (
// Equation(s):
// \ss0|OUT~0_combout  = ( HexOut[2] & ( (HexOut[0] & (!HexOut[3] $ (!HexOut[1]))) ) ) # ( !HexOut[2] & ( (HexOut[1] & (!HexOut[0] $ (HexOut[3]))) ) )

	.dataa(gnd),
	.datab(!HexOut[0]),
	.datac(!HexOut[3]),
	.datad(!HexOut[1]),
	.datae(gnd),
	.dataf(!HexOut[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0 .extended_lut = "off";
defparam \ss0|OUT~0 .lut_mask = 64'h00C300C303300330;
defparam \ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N51
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( HexOut[2] & ( (!HexOut[1] & (HexOut[0] & HexOut[3])) ) ) # ( !HexOut[2] & ( (!HexOut[1] & ((!HexOut[0]) # (HexOut[3]))) # (HexOut[1] & (!HexOut[0] $ (!HexOut[3]))) ) )

	.dataa(gnd),
	.datab(!HexOut[1]),
	.datac(!HexOut[0]),
	.datad(!HexOut[3]),
	.datae(gnd),
	.dataf(!HexOut[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'hC3FCC3FC000C000C;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N0
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( HexOut[2] & ( (!HexOut[0] & (!HexOut[3] & !HexOut[1])) ) ) # ( !HexOut[2] & ( (HexOut[3] & ((!HexOut[0]) # (!HexOut[1]))) ) )

	.dataa(gnd),
	.datab(!HexOut[0]),
	.datac(!HexOut[3]),
	.datad(!HexOut[1]),
	.datae(gnd),
	.dataf(!HexOut[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h0F0C0F0CC000C000;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N36
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( HexOut[2] & ( (!HexOut[0] & (HexOut[3] & !HexOut[1])) # (HexOut[0] & (!HexOut[3] & HexOut[1])) ) ) # ( !HexOut[2] & ( (!HexOut[0] & (!HexOut[3] & HexOut[1])) # (HexOut[0] & ((!HexOut[1]))) ) )

	.dataa(gnd),
	.datab(!HexOut[0]),
	.datac(!HexOut[3]),
	.datad(!HexOut[1]),
	.datae(gnd),
	.dataf(!HexOut[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h33C033C00C300C30;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N12
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( HexOut[0] & ( (!HexOut[3]) # ((HexOut[1] & HexOut[2])) ) ) # ( !HexOut[0] & ( (HexOut[1] & (!HexOut[3] & !HexOut[2])) ) )

	.dataa(gnd),
	.datab(!HexOut[1]),
	.datac(!HexOut[3]),
	.datad(!HexOut[2]),
	.datae(gnd),
	.dataf(!HexOut[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h30003000F0F3F0F3;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N45
cyclonev_lcell_comb \ss0|OUT~5 (
// Equation(s):
// \ss0|OUT~5_combout  = ( HexOut[2] & ( (!HexOut[3] & ((!HexOut[1]) # (HexOut[0]))) ) ) # ( !HexOut[2] & ( (HexOut[0] & (!HexOut[1] $ (HexOut[3]))) ) )

	.dataa(gnd),
	.datab(!HexOut[1]),
	.datac(!HexOut[0]),
	.datad(!HexOut[3]),
	.datae(gnd),
	.dataf(!HexOut[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5 .extended_lut = "off";
defparam \ss0|OUT~5 .lut_mask = 64'h0C030C03CF00CF00;
defparam \ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N57
cyclonev_lcell_comb \ss0|OUT~6 (
// Equation(s):
// \ss0|OUT~6_combout  = ( HexOut[0] & ( (!HexOut[2] $ (!HexOut[1])) # (HexOut[3]) ) ) # ( !HexOut[0] & ( (!HexOut[1]) # (!HexOut[3] $ (HexOut[2])) ) )

	.dataa(!HexOut[3]),
	.datab(gnd),
	.datac(!HexOut[2]),
	.datad(!HexOut[1]),
	.datae(gnd),
	.dataf(!HexOut[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6 .extended_lut = "off";
defparam \ss0|OUT~6 .lut_mask = 64'hFFA5FFA55FF55FF5;
defparam \ss0|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N35
dffeas \HexOut[4]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[4]~2_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[4]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N24
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( HexOut[5] & ( (HexOut[6] & (!\HexOut[4]~DUPLICATE_q  & HexOut[7])) ) ) # ( !HexOut[5] & ( (!HexOut[6] & (!\HexOut[4]~DUPLICATE_q  $ (!HexOut[7]))) # (HexOut[6] & (!\HexOut[4]~DUPLICATE_q  & !HexOut[7])) ) )

	.dataa(gnd),
	.datab(!HexOut[6]),
	.datac(!\HexOut[4]~DUPLICATE_q ),
	.datad(!HexOut[7]),
	.datae(gnd),
	.dataf(!HexOut[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h3CC03CC000300030;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N0
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( HexOut[6] & ( (HexOut[5] & (HexOut[7] & !HexOut[4])) ) ) # ( !HexOut[6] & ( (!HexOut[5] & (!HexOut[7] $ (HexOut[4]))) # (HexOut[5] & ((HexOut[4]) # (HexOut[7]))) ) )

	.dataa(gnd),
	.datab(!HexOut[5]),
	.datac(!HexOut[7]),
	.datad(!HexOut[4]),
	.datae(gnd),
	.dataf(!HexOut[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'hC33FC33F03000300;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N42
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( HexOut[5] & ( (!HexOut[7] & (\HexOut[4]~DUPLICATE_q  & HexOut[6])) # (HexOut[7] & ((!HexOut[6]))) ) ) # ( !HexOut[5] & ( (\HexOut[4]~DUPLICATE_q  & (HexOut[7] & !HexOut[6])) ) )

	.dataa(!\HexOut[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!HexOut[7]),
	.datad(!HexOut[6]),
	.datae(gnd),
	.dataf(!HexOut[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h050005000F500F50;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N39
cyclonev_lcell_comb \ss1|OUT~3 (
// Equation(s):
// \ss1|OUT~3_combout  = ( HexOut[7] & ( (HexOut[5] & (!\HexOut[4]~DUPLICATE_q  $ (HexOut[6]))) ) ) # ( !HexOut[7] & ( (!\HexOut[4]~DUPLICATE_q  & (!HexOut[6] $ (!HexOut[5]))) # (\HexOut[4]~DUPLICATE_q  & (!HexOut[6] & !HexOut[5])) ) )

	.dataa(!\HexOut[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!HexOut[6]),
	.datad(!HexOut[5]),
	.datae(gnd),
	.dataf(!HexOut[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3 .extended_lut = "off";
defparam \ss1|OUT~3 .lut_mask = 64'h5AA05AA000A500A5;
defparam \ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N6
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( HexOut[6] & ( (!HexOut[4] & ((!HexOut[5]) # (!HexOut[7]))) ) ) # ( !HexOut[6] & ( (!HexOut[7] & ((!HexOut[5]) # (!HexOut[4]))) ) )

	.dataa(gnd),
	.datab(!HexOut[5]),
	.datac(!HexOut[7]),
	.datad(!HexOut[4]),
	.datae(gnd),
	.dataf(!HexOut[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'hF0C0F0C0FC00FC00;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N30
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( HexOut[5] & ( (!HexOut[7] & ((!\HexOut[4]~DUPLICATE_q ) # (HexOut[6]))) ) ) # ( !HexOut[5] & ( (!\HexOut[4]~DUPLICATE_q  & (!HexOut[7] $ (!HexOut[6]))) ) )

	.dataa(!HexOut[7]),
	.datab(!HexOut[6]),
	.datac(!\HexOut[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h60606060A2A2A2A2;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N15
cyclonev_lcell_comb \ss1|OUT~6 (
// Equation(s):
// \ss1|OUT~6_combout  = ( \HexOut[4]~DUPLICATE_q  & ( (!HexOut[7] $ (HexOut[6])) # (HexOut[5]) ) ) # ( !\HexOut[4]~DUPLICATE_q  & ( (!HexOut[5] $ (HexOut[6])) # (HexOut[7]) ) )

	.dataa(!HexOut[7]),
	.datab(!HexOut[5]),
	.datac(!HexOut[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HexOut[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6 .extended_lut = "off";
defparam \ss1|OUT~6 .lut_mask = 64'hD7D7D7D7B7B7B7B7;
defparam \ss1|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y1_N17
dffeas \HexOut[11] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[11]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[11]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[11] .is_wysiwyg = "true";
defparam \HexOut[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y1_N38
dffeas \HexOut[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[9]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[9] .is_wysiwyg = "true";
defparam \HexOut[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N18
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( HexOut[9] & ( HexOut[8] & ( (HexOut[10] & HexOut[11]) ) ) ) # ( !HexOut[9] & ( HexOut[8] & ( !HexOut[10] $ (!HexOut[11]) ) ) ) # ( !HexOut[9] & ( !HexOut[8] & ( (!HexOut[10] & !HexOut[11]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[10]),
	.datad(!HexOut[11]),
	.datae(!HexOut[9]),
	.dataf(!HexOut[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'hF00000000FF0000F;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N24
cyclonev_lcell_comb \ss2|OUT~1 (
// Equation(s):
// \ss2|OUT~1_combout  = ( HexOut[9] & ( HexOut[8] & ( HexOut[11] ) ) ) # ( !HexOut[9] & ( HexOut[8] & ( (!HexOut[10] & !HexOut[11]) ) ) ) # ( HexOut[9] & ( !HexOut[8] & ( !HexOut[10] ) ) ) # ( !HexOut[9] & ( !HexOut[8] & ( (!HexOut[10] & HexOut[11]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[10]),
	.datad(!HexOut[11]),
	.datae(!HexOut[9]),
	.dataf(!HexOut[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1 .extended_lut = "off";
defparam \ss2|OUT~1 .lut_mask = 64'h00F0F0F0F00000FF;
defparam \ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y1_N34
dffeas \HexOut[10]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[10]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y1_N3
cyclonev_lcell_comb \ss2|OUT~2 (
// Equation(s):
// \ss2|OUT~2_combout  = ( !\HexOut[10]~DUPLICATE_q  & ( HexOut[8] & ( (HexOut[9] & HexOut[11]) ) ) ) # ( \HexOut[10]~DUPLICATE_q  & ( !HexOut[8] & ( (HexOut[9] & !HexOut[11]) ) ) ) # ( !\HexOut[10]~DUPLICATE_q  & ( !HexOut[8] & ( HexOut[11] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[9]),
	.datad(!HexOut[11]),
	.datae(!\HexOut[10]~DUPLICATE_q ),
	.dataf(!HexOut[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2 .extended_lut = "off";
defparam \ss2|OUT~2 .lut_mask = 64'h00FF0F00000F0000;
defparam \ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N3
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( HexOut[9] & ( HexOut[8] & ( !HexOut[10] ) ) ) # ( !HexOut[9] & ( HexOut[8] & ( (!HexOut[11] & HexOut[10]) ) ) ) # ( HexOut[9] & ( !HexOut[8] & ( (HexOut[11] & HexOut[10]) ) ) ) # ( !HexOut[9] & ( !HexOut[8] & ( (!HexOut[11] & 
// !HexOut[10]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[11]),
	.datad(!HexOut[10]),
	.datae(!HexOut[9]),
	.dataf(!HexOut[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'hF000000F00F0FF00;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N9
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( HexOut[9] & ( HexOut[8] & ( !HexOut[11] ) ) ) # ( !HexOut[9] & ( HexOut[8] & ( (!HexOut[11]) # (HexOut[10]) ) ) ) # ( !HexOut[9] & ( !HexOut[8] & ( (!HexOut[11] & !HexOut[10]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[11]),
	.datad(!HexOut[10]),
	.datae(!HexOut[9]),
	.dataf(!HexOut[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'hF0000000F0FFF0F0;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N42
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( HexOut[9] & ( HexOut[10] & ( !HexOut[11] ) ) ) # ( !HexOut[9] & ( HexOut[10] & ( (HexOut[8] & !HexOut[11]) ) ) ) # ( HexOut[9] & ( !HexOut[10] & ( (HexOut[8] & !HexOut[11]) ) ) ) # ( !HexOut[9] & ( !HexOut[10] & ( (HexOut[8] & 
// HexOut[11]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[8]),
	.datad(!HexOut[11]),
	.datae(!HexOut[9]),
	.dataf(!HexOut[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h000F0F000F00FF00;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y1_N48
cyclonev_lcell_comb \ss2|OUT~6 (
// Equation(s):
// \ss2|OUT~6_combout  = ( HexOut[9] & ( HexOut[10] ) ) # ( !HexOut[9] & ( HexOut[10] & ( HexOut[11] ) ) ) # ( HexOut[9] & ( !HexOut[10] & ( (!HexOut[8]) # (HexOut[11]) ) ) ) # ( !HexOut[9] & ( !HexOut[10] & ( (!HexOut[11]) # (HexOut[8]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[8]),
	.datad(!HexOut[11]),
	.datae(!HexOut[9]),
	.dataf(!HexOut[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6 .extended_lut = "off";
defparam \ss2|OUT~6 .lut_mask = 64'hFF0FF0FF00FFFFFF;
defparam \ss2|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y1_N8
dffeas \HexOut[13] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[13]~6_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[13]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[13] .is_wysiwyg = "true";
defparam \HexOut[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N42
cyclonev_lcell_comb \ss3|OUT~0 (
// Equation(s):
// \ss3|OUT~0_combout  = ( HexOut[13] & ( (!HexOut[14] & (!HexOut[12] & !HexOut[15])) # (HexOut[14] & (!HexOut[12] $ (!HexOut[15]))) ) ) # ( !HexOut[13] & ( (!HexOut[14] & (!HexOut[12] & HexOut[15])) ) )

	.dataa(!HexOut[14]),
	.datab(gnd),
	.datac(!HexOut[12]),
	.datad(!HexOut[15]),
	.datae(gnd),
	.dataf(!HexOut[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0 .extended_lut = "off";
defparam \ss3|OUT~0 .lut_mask = 64'h00A000A0A550A550;
defparam \ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N48
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( HexOut[12] & ( (HexOut[14] & ((!\HexOut[13]~DUPLICATE_q ) # (HexOut[15]))) ) ) # ( !HexOut[12] & ( (!\HexOut[13]~DUPLICATE_q  & (HexOut[15])) # (\HexOut[13]~DUPLICATE_q  & (!HexOut[15] & HexOut[14])) ) )

	.dataa(!\HexOut[13]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!HexOut[15]),
	.datad(!HexOut[14]),
	.datae(gnd),
	.dataf(!HexOut[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h0A5A0A5A00AF00AF;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N21
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( HexOut[12] & ( (!HexOut[14] & (!HexOut[13] & !HexOut[15])) # (HexOut[14] & ((HexOut[15]))) ) ) # ( !HexOut[12] & ( (HexOut[14] & (!HexOut[13] & HexOut[15])) ) )

	.dataa(!HexOut[14]),
	.datab(gnd),
	.datac(!HexOut[13]),
	.datad(!HexOut[15]),
	.datae(gnd),
	.dataf(!HexOut[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h00500050A055A055;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N24
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( HexOut[12] & ( (!HexOut[14] & (!HexOut[13] & HexOut[15])) # (HexOut[14] & (HexOut[13] & !HexOut[15])) ) ) # ( !HexOut[12] & ( (!HexOut[14] & (HexOut[13] & !HexOut[15])) # (HexOut[14] & (!HexOut[13])) ) )

	.dataa(!HexOut[14]),
	.datab(!HexOut[13]),
	.datac(gnd),
	.datad(!HexOut[15]),
	.datae(gnd),
	.dataf(!HexOut[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h6644664411881188;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N27
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( HexOut[12] & ( (HexOut[14] & (HexOut[13] & !HexOut[15])) ) ) # ( !HexOut[12] & ( (!HexOut[15]) # ((!HexOut[14] & HexOut[13])) ) )

	.dataa(!HexOut[14]),
	.datab(gnd),
	.datac(!HexOut[13]),
	.datad(!HexOut[15]),
	.datae(gnd),
	.dataf(!HexOut[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'hFF0AFF0A05000500;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N3
cyclonev_lcell_comb \ss3|OUT~5 (
// Equation(s):
// \ss3|OUT~5_combout  = ( HexOut[12] & ( (!HexOut[14] & (!HexOut[13] & !HexOut[15])) ) ) # ( !HexOut[12] & ( !HexOut[15] $ (((HexOut[14] & HexOut[13]))) ) )

	.dataa(!HexOut[14]),
	.datab(gnd),
	.datac(!HexOut[13]),
	.datad(!HexOut[15]),
	.datae(gnd),
	.dataf(!HexOut[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5 .extended_lut = "off";
defparam \ss3|OUT~5 .lut_mask = 64'hFA05FA05A000A000;
defparam \ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X47_Y1_N15
cyclonev_lcell_comb \ss3|OUT~6 (
// Equation(s):
// \ss3|OUT~6_combout  = ( HexOut[12] & ( (!HexOut[13]) # (!HexOut[14] $ (!HexOut[15])) ) ) # ( !HexOut[12] & ( (!HexOut[14] $ (HexOut[13])) # (HexOut[15]) ) )

	.dataa(!HexOut[14]),
	.datab(gnd),
	.datac(!HexOut[13]),
	.datad(!HexOut[15]),
	.datae(gnd),
	.dataf(!HexOut[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6 .extended_lut = "off";
defparam \ss3|OUT~6 .lut_mask = 64'hA5FFA5FFF5FAF5FA;
defparam \ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N38
dffeas \HexOut[17]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HexOut[17]~7_combout ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[17]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N18
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( HexOut[16] & ( (!HexOut[18] & (!\HexOut[17]~DUPLICATE_q  $ (!HexOut[19]))) # (HexOut[18] & (\HexOut[17]~DUPLICATE_q  & HexOut[19])) ) ) # ( !HexOut[16] & ( (HexOut[18] & (\HexOut[17]~DUPLICATE_q  & !HexOut[19])) ) )

	.dataa(gnd),
	.datab(!HexOut[18]),
	.datac(!\HexOut[17]~DUPLICATE_q ),
	.datad(!HexOut[19]),
	.datae(gnd),
	.dataf(!HexOut[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h030003000CC30CC3;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N51
cyclonev_lcell_comb \ss4|OUT~1 (
// Equation(s):
// \ss4|OUT~1_combout  = (!\HexOut[17]~DUPLICATE_q  & ((!HexOut[16] & (HexOut[18])) # (HexOut[16] & ((HexOut[19]))))) # (\HexOut[17]~DUPLICATE_q  & (HexOut[18] & (!HexOut[16] $ (!HexOut[19]))))

	.dataa(!\HexOut[17]~DUPLICATE_q ),
	.datab(!HexOut[16]),
	.datac(!HexOut[18]),
	.datad(!HexOut[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1 .extended_lut = "off";
defparam \ss4|OUT~1 .lut_mask = 64'h092E092E092E092E;
defparam \ss4|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N9
cyclonev_lcell_comb \ss4|OUT~2 (
// Equation(s):
// \ss4|OUT~2_combout  = ( HexOut[19] & ( (HexOut[18] & ((!\HexOut[17]~DUPLICATE_q ) # (!HexOut[16]))) ) ) # ( !HexOut[19] & ( (!\HexOut[17]~DUPLICATE_q  & (!HexOut[16] & !HexOut[18])) ) )

	.dataa(!\HexOut[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!HexOut[16]),
	.datad(!HexOut[18]),
	.datae(gnd),
	.dataf(!HexOut[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2 .extended_lut = "off";
defparam \ss4|OUT~2 .lut_mask = 64'hA000A00000FA00FA;
defparam \ss4|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N3
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( HexOut[16] & ( (!\HexOut[17]~DUPLICATE_q  & (HexOut[18])) # (\HexOut[17]~DUPLICATE_q  & (!HexOut[18] & !HexOut[19])) ) ) # ( !HexOut[16] & ( (!\HexOut[17]~DUPLICATE_q  & (!HexOut[18] & HexOut[19])) # (\HexOut[17]~DUPLICATE_q  & 
// (HexOut[18] & !HexOut[19])) ) )

	.dataa(!\HexOut[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!HexOut[18]),
	.datad(!HexOut[19]),
	.datae(gnd),
	.dataf(!HexOut[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h05A005A05A0A5A0A;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N45
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( HexOut[16] & ( (!HexOut[19]) # ((!HexOut[18] & HexOut[17])) ) ) # ( !HexOut[16] & ( (HexOut[18] & (HexOut[17] & !HexOut[19])) ) )

	.dataa(gnd),
	.datab(!HexOut[18]),
	.datac(!HexOut[17]),
	.datad(!HexOut[19]),
	.datae(gnd),
	.dataf(!HexOut[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h03000300FF0CFF0C;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N57
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( HexOut[18] & ( (HexOut[16] & (!\HexOut[17]~DUPLICATE_q  $ (HexOut[19]))) ) ) # ( !HexOut[18] & ( (!HexOut[19] & ((!\HexOut[17]~DUPLICATE_q ) # (HexOut[16]))) ) )

	.dataa(!\HexOut[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!HexOut[16]),
	.datad(!HexOut[19]),
	.datae(gnd),
	.dataf(!HexOut[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'hAF00AF000A050A05;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N27
cyclonev_lcell_comb \ss4|OUT~6 (
// Equation(s):
// \ss4|OUT~6_combout  = ( HexOut[16] & ( (!\HexOut[17]~DUPLICATE_q  $ (HexOut[18])) # (HexOut[19]) ) ) # ( !HexOut[16] & ( (!\HexOut[17]~DUPLICATE_q ) # (!HexOut[18] $ (!HexOut[19])) ) )

	.dataa(!\HexOut[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!HexOut[18]),
	.datad(!HexOut[19]),
	.datae(gnd),
	.dataf(!HexOut[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6 .extended_lut = "off";
defparam \ss4|OUT~6 .lut_mask = 64'hAFFAAFFAA5FFA5FF;
defparam \ss4|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N41
dffeas \HexOut[21] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[21]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HexOut[21]),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[21] .is_wysiwyg = "true";
defparam \HexOut[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N57
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( HexOut[23] & ( (!HexOut[20] & (!HexOut[22] $ (!HexOut[21]))) ) ) # ( !HexOut[23] & ( (!HexOut[21] & (!HexOut[20] $ (HexOut[22]))) ) )

	.dataa(!HexOut[20]),
	.datab(!HexOut[22]),
	.datac(!HexOut[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h9090909028282828;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N23
dffeas \HexOut[23]~DUPLICATE (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wmemval_M[23]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always4~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HexOut[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HexOut[23]~DUPLICATE .is_wysiwyg = "true";
defparam \HexOut[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N54
cyclonev_lcell_comb \ss5|OUT~1 (
// Equation(s):
// \ss5|OUT~1_combout  = ( HexOut[21] & ( (!HexOut[20] & ((\HexOut[23]~DUPLICATE_q ))) # (HexOut[20] & (HexOut[22])) ) ) # ( !HexOut[21] & ( (HexOut[22] & (!HexOut[20] $ (\HexOut[23]~DUPLICATE_q ))) ) )

	.dataa(!HexOut[20]),
	.datab(!HexOut[22]),
	.datac(!\HexOut[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HexOut[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1 .extended_lut = "off";
defparam \ss5|OUT~1 .lut_mask = 64'h212121211B1B1B1B;
defparam \ss5|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N3
cyclonev_lcell_comb \ss5|OUT~2 (
// Equation(s):
// \ss5|OUT~2_combout  = ( HexOut[22] & ( (\HexOut[23]~DUPLICATE_q  & ((HexOut[21]) # (HexOut[20]))) ) ) # ( !HexOut[22] & ( (HexOut[20] & (HexOut[21] & !\HexOut[23]~DUPLICATE_q )) ) )

	.dataa(!HexOut[20]),
	.datab(gnd),
	.datac(!HexOut[21]),
	.datad(!\HexOut[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!HexOut[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2 .extended_lut = "off";
defparam \ss5|OUT~2 .lut_mask = 64'h05000500005F005F;
defparam \ss5|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N6
cyclonev_lcell_comb \ss5|OUT~3 (
// Equation(s):
// \ss5|OUT~3_combout  = ( HexOut[22] & ( (!HexOut[21] & (HexOut[20] & !\HexOut[23]~DUPLICATE_q )) # (HexOut[21] & (!HexOut[20])) ) ) # ( !HexOut[22] & ( (!HexOut[21] & (!HexOut[20] & !\HexOut[23]~DUPLICATE_q )) # (HexOut[21] & (HexOut[20] & 
// \HexOut[23]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!HexOut[21]),
	.datac(!HexOut[20]),
	.datad(!\HexOut[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!HexOut[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3 .extended_lut = "off";
defparam \ss5|OUT~3 .lut_mask = 64'hC003C0033C303C30;
defparam \ss5|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N15
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( !\HexOut[23]~DUPLICATE_q  & ( HexOut[20] & ( (!HexOut[21] & HexOut[22]) ) ) ) # ( \HexOut[23]~DUPLICATE_q  & ( !HexOut[20] & ( (!HexOut[21] & !HexOut[22]) ) ) ) # ( !\HexOut[23]~DUPLICATE_q  & ( !HexOut[20] ) )

	.dataa(gnd),
	.datab(!HexOut[21]),
	.datac(!HexOut[22]),
	.datad(gnd),
	.datae(!\HexOut[23]~DUPLICATE_q ),
	.dataf(!HexOut[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'hFFFFC0C00C0C0000;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N51
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( HexOut[20] & ( (HexOut[21] & (!HexOut[22] & !\HexOut[23]~DUPLICATE_q )) ) ) # ( !HexOut[20] & ( !\HexOut[23]~DUPLICATE_q  $ (((!HexOut[21] & HexOut[22]))) ) )

	.dataa(gnd),
	.datab(!HexOut[21]),
	.datac(!HexOut[22]),
	.datad(!\HexOut[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!HexOut[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'hF30CF30C30003000;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N24
cyclonev_lcell_comb \ss5|OUT~6 (
// Equation(s):
// \ss5|OUT~6_combout  = ( \HexOut[23]~DUPLICATE_q  & ( HexOut[21] ) ) # ( !\HexOut[23]~DUPLICATE_q  & ( HexOut[21] & ( (!HexOut[22]) # (HexOut[20]) ) ) ) # ( \HexOut[23]~DUPLICATE_q  & ( !HexOut[21] & ( (!HexOut[20]) # (!HexOut[22]) ) ) ) # ( 
// !\HexOut[23]~DUPLICATE_q  & ( !HexOut[21] & ( HexOut[22] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!HexOut[20]),
	.datad(!HexOut[22]),
	.datae(!\HexOut[23]~DUPLICATE_q ),
	.dataf(!HexOut[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6 .extended_lut = "off";
defparam \ss5|OUT~6 .lut_mask = 64'h00FFFFF0FF0FFFFF;
defparam \ss5|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N87
dffeas \led[0] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[0]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[0]),
	.prn(vcc));
// synopsys translate_off
defparam \led[0] .is_wysiwyg = "true";
defparam \led[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N104
dffeas \led[1] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[1]~DUPLICATE_q ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[1]),
	.prn(vcc));
// synopsys translate_off
defparam \led[1] .is_wysiwyg = "true";
defparam \led[1] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N70
dffeas \led[2] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[2]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[2]),
	.prn(vcc));
// synopsys translate_off
defparam \led[2] .is_wysiwyg = "true";
defparam \led[2] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y18_N53
dffeas \led[3] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[3]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[3]),
	.prn(vcc));
// synopsys translate_off
defparam \led[3] .is_wysiwyg = "true";
defparam \led[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N38
dffeas \wmemval_M[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_A[4]),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wmemval_M[4]),
	.prn(vcc));
// synopsys translate_off
defparam \wmemval_M[4] .is_wysiwyg = "true";
defparam \wmemval_M[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y19_N47
dffeas \led[4] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[4]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[4]),
	.prn(vcc));
// synopsys translate_off
defparam \led[4] .is_wysiwyg = "true";
defparam \led[4] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y19_N64
dffeas \led[5] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[5]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[5]),
	.prn(vcc));
// synopsys translate_off
defparam \led[5] .is_wysiwyg = "true";
defparam \led[5] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y19_N13
dffeas \led[6] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[6]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[6]),
	.prn(vcc));
// synopsys translate_off
defparam \led[6] .is_wysiwyg = "true";
defparam \led[6] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y19_N30
dffeas \led[7] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wmemval_M[7]~DUPLICATE_q ),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[7]),
	.prn(vcc));
// synopsys translate_off
defparam \led[7] .is_wysiwyg = "true";
defparam \led[7] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y20_N47
dffeas \led[8] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[8]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[8]),
	.prn(vcc));
// synopsys translate_off
defparam \led[8] .is_wysiwyg = "true";
defparam \led[8] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X0_Y20_N64
dffeas \led[9] (
	.clk(\myPll|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(wmemval_M[9]),
	.asdata(vcc),
	.clrn(\myPll|pll_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(led[9]),
	.prn(vcc));
// synopsys translate_off
defparam \led[9] .is_wysiwyg = "true";
defparam \led[9] .power_up = "low";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
