/* Generated automatically by the program `genconstants'
   from the machine description file `md'.  */

#ifndef GCC_INSN_CONSTANTS_H
#define GCC_INSN_CONSTANTS_H

#define UNSPEC_SECTION_BEGIN_16 814
#define UNSPECV_BCSC0_32 806
#define UNSPECV_GET_ISR_STATE 822
#define UNSPECV_UNIQUEID 809
#define UNSPECV_ITTYPE 812
#define UNSPECV_MFC0_32 802
#define RETURN_ADDR_REGNUM 31
#define UNSPECV_GENLABEL16 811
#define UNSPECV_ENABLE_INTERRUPTS 820
#define CCDSP_CC_REGNUM 186
#define GOT_VERSION_REGNUM 79
#define UNSPECV_BCC0_32 805
#define CCDSP_OU_REGNUM 185
#define SET_FCSR_REGNUM 4
#define UNSPEC_SECTION_SIZE 816
#define UNSPECV_GET_INTERRUPT_STATE16 818
#define MIPS16_T_REGNUM 24
#define UNSPECV_SOFTWARE_BREAKPOINT 821
#define UNSPECV_NOP_16 801
#define UNSPEC_SECTION_BEGIN 813
#define UNSPECV_SWITCH_ISA16 808
#define CCDSP_EF_REGNUM 187
#define UNSPECV_BSC0_32 806
#define UNSPECV_GENLABEL32 810
#define CPRESTORE_SLOT_REGNUM 76
#define UNSPECV_SET_ISR_STATE 823
#define UNSPECV_DISABLE_INTERRUPTS 819
#define UNSPECV_MXC0_32 804
#define UNSPECV_NOP_32 800
#define PIC_FUNCTION_ADDR_REGNUM 25
#define CCDSP_CA_REGNUM 184
#define CCDSP_PO_REGNUM 182
#define UNSPECV_SWITCH_ISA32 807
#define MAX_PIC_BRANCH_LENGTH 100
#define TLS_GET_TP_REGNUM 3
#define CCDSP_SC_REGNUM 183
#define UNSPECV_MTC0_32 803
#define GET_FCSR_REGNUM 2
#define UNSPEC_SECTION_END 815
#define UNSPECV_SET_INTERRUPT_STATE16 817

enum unspec {
  UNSPEC_LOAD_LEFT = 0,
  UNSPEC_LOAD_RIGHT = 1,
  UNSPEC_STORE_LEFT = 2,
  UNSPEC_STORE_RIGHT = 3,
  UNSPEC_WSBH = 4,
  UNSPEC_DSBH = 5,
  UNSPEC_DSHD = 6,
  UNSPEC_LOAD_LOW = 7,
  UNSPEC_LOAD_HIGH = 8,
  UNSPEC_STORE_WORD = 9,
  UNSPEC_MFHC1 = 10,
  UNSPEC_MTHC1 = 11,
  UNSPEC_GET_FCSR = 12,
  UNSPEC_SET_FCSR = 13,
  UNSPEC_MFHI = 14,
  UNSPEC_MTHI = 15,
  UNSPEC_SET_HILO = 16,
  UNSPEC_LOADGP = 17,
  UNSPEC_COPYGP = 18,
  UNSPEC_MOVE_GP = 19,
  UNSPEC_POTENTIAL_CPRESTORE = 20,
  UNSPEC_CPRESTORE = 21,
  UNSPEC_RESTORE_GP = 22,
  UNSPEC_EH_RETURN = 23,
  UNSPEC_GP = 24,
  UNSPEC_SET_GOT_VERSION = 25,
  UNSPEC_UPDATE_GOT_VERSION = 26,
  UNSPEC_LOAD_CALL = 27,
  UNSPEC_LOAD_GOT = 28,
  UNSPEC_TLS_LDM = 29,
  UNSPEC_TLS_GET_TP = 30,
  UNSPEC_UNSHIFTED_HIGH = 31,
  UNSPEC_ALIGN = 32,
  UNSPEC_CONSTTABLE_INT = 33,
  UNSPEC_CONSTTABLE_FLOAT = 34,
  UNSPEC_BLOCKAGE = 35,
  UNSPEC_CLEAR_HAZARD = 36,
  UNSPEC_RDHWR = 37,
  UNSPEC_SYNCI = 38,
  UNSPEC_SYNC = 39,
  UNSPEC_MIPS_CACHE = 40,
  UNSPEC_R10K_CACHE_BARRIER = 41,
  UNSPEC_ERET = 42,
  UNSPEC_DERET = 43,
  UNSPEC_DI = 44,
  UNSPEC_EHB = 45,
  UNSPEC_RDPGPR = 46,
  UNSPEC_WRPGPR = 47,
  UNSPEC_COP0 = 48,
  UNSPEC_CALL_ATTR = 49,
  UNSPEC_CASESI_DISPATCH = 50,
  UNSPEC_PROBE_STACK_RANGE = 51,
  UNSPEC_LOONGSON_ALU1_TURN_ENABLED_INSN = 52,
  UNSPEC_LOONGSON_ALU2_TURN_ENABLED_INSN = 53,
  UNSPEC_LOONGSON_FALU1_TURN_ENABLED_INSN = 54,
  UNSPEC_LOONGSON_FALU2_TURN_ENABLED_INSN = 55,
  UNSPEC_COMPARE_AND_SWAP = 56,
  UNSPEC_COMPARE_AND_SWAP_12 = 57,
  UNSPEC_SYNC_OLD_OP = 58,
  UNSPEC_SYNC_NEW_OP = 59,
  UNSPEC_SYNC_NEW_OP_12 = 60,
  UNSPEC_SYNC_OLD_OP_12 = 61,
  UNSPEC_SYNC_EXCHANGE = 62,
  UNSPEC_SYNC_EXCHANGE_12 = 63,
  UNSPEC_MEMORY_BARRIER = 64,
  UNSPEC_ATOMIC_COMPARE_AND_SWAP = 65,
  UNSPEC_ATOMIC_EXCHANGE = 66,
  UNSPEC_ATOMIC_FETCH_OP = 67,
  UNSPEC_MOVE_TF_PS = 68,
  UNSPEC_C = 69,
  UNSPEC_ALNV_PS = 70,
  UNSPEC_CABS = 71,
  UNSPEC_ADDR_PS = 72,
  UNSPEC_CVT_PW_PS = 73,
  UNSPEC_CVT_PS_PW = 74,
  UNSPEC_MULR_PS = 75,
  UNSPEC_ABS_PS = 76,
  UNSPEC_RSQRT1 = 77,
  UNSPEC_RSQRT2 = 78,
  UNSPEC_RECIP1 = 79,
  UNSPEC_RECIP2 = 80,
  UNSPEC_SINGLE_CC = 81,
  UNSPEC_SCC = 82,
  UNSPEC_ADDQ = 83,
  UNSPEC_ADDQ_S = 84,
  UNSPEC_SUBQ = 85,
  UNSPEC_SUBQ_S = 86,
  UNSPEC_ADDSC = 87,
  UNSPEC_ADDWC = 88,
  UNSPEC_MODSUB = 89,
  UNSPEC_RADDU_W_QB = 90,
  UNSPEC_ABSQ_S = 91,
  UNSPEC_PRECRQ_QB_PH = 92,
  UNSPEC_PRECRQ_PH_W = 93,
  UNSPEC_PRECRQ_RS_PH_W = 94,
  UNSPEC_PRECRQU_S_QB_PH = 95,
  UNSPEC_PRECEQ_W_PHL = 96,
  UNSPEC_PRECEQ_W_PHR = 97,
  UNSPEC_PRECEQU_PH_QBL = 98,
  UNSPEC_PRECEQU_PH_QBR = 99,
  UNSPEC_PRECEQU_PH_QBLA = 100,
  UNSPEC_PRECEQU_PH_QBRA = 101,
  UNSPEC_PRECEU_PH_QBL = 102,
  UNSPEC_PRECEU_PH_QBR = 103,
  UNSPEC_PRECEU_PH_QBLA = 104,
  UNSPEC_PRECEU_PH_QBRA = 105,
  UNSPEC_SHLL = 106,
  UNSPEC_SHLL_S = 107,
  UNSPEC_SHRL_QB = 108,
  UNSPEC_SHRA_PH = 109,
  UNSPEC_SHRA_R = 110,
  UNSPEC_MULEU_S_PH_QBL = 111,
  UNSPEC_MULEU_S_PH_QBR = 112,
  UNSPEC_MULQ_RS_PH = 113,
  UNSPEC_MULEQ_S_W_PHL = 114,
  UNSPEC_MULEQ_S_W_PHR = 115,
  UNSPEC_DPAU_H_QBL = 116,
  UNSPEC_DPAU_H_QBR = 117,
  UNSPEC_DPSU_H_QBL = 118,
  UNSPEC_DPSU_H_QBR = 119,
  UNSPEC_DPAQ_S_W_PH = 120,
  UNSPEC_DPSQ_S_W_PH = 121,
  UNSPEC_MULSAQ_S_W_PH = 122,
  UNSPEC_DPAQ_SA_L_W = 123,
  UNSPEC_DPSQ_SA_L_W = 124,
  UNSPEC_MAQ_S_W_PHL = 125,
  UNSPEC_MAQ_S_W_PHR = 126,
  UNSPEC_MAQ_SA_W_PHL = 127,
  UNSPEC_MAQ_SA_W_PHR = 128,
  UNSPEC_BITREV = 129,
  UNSPEC_INSV = 130,
  UNSPEC_REPL_QB = 131,
  UNSPEC_REPL_PH = 132,
  UNSPEC_CMP_EQ = 133,
  UNSPEC_CMP_LT = 134,
  UNSPEC_CMP_LE = 135,
  UNSPEC_CMPGU_EQ_QB = 136,
  UNSPEC_CMPGU_LT_QB = 137,
  UNSPEC_CMPGU_LE_QB = 138,
  UNSPEC_PICK = 139,
  UNSPEC_PACKRL_PH = 140,
  UNSPEC_EXTR_W = 141,
  UNSPEC_EXTR_R_W = 142,
  UNSPEC_EXTR_RS_W = 143,
  UNSPEC_EXTR_S_H = 144,
  UNSPEC_EXTP = 145,
  UNSPEC_EXTPDP = 146,
  UNSPEC_SHILO = 147,
  UNSPEC_MTHLIP = 148,
  UNSPEC_WRDSP = 149,
  UNSPEC_RDDSP = 150,
  UNSPEC_ABSQ_S_QB = 151,
  UNSPEC_ADDU_PH = 152,
  UNSPEC_ADDU_S_PH = 153,
  UNSPEC_ADDUH_QB = 154,
  UNSPEC_ADDUH_R_QB = 155,
  UNSPEC_APPEND = 156,
  UNSPEC_BALIGN = 157,
  UNSPEC_CMPGDU_EQ_QB = 158,
  UNSPEC_CMPGDU_LT_QB = 159,
  UNSPEC_CMPGDU_LE_QB = 160,
  UNSPEC_DPA_W_PH = 161,
  UNSPEC_DPS_W_PH = 162,
  UNSPEC_MADD = 163,
  UNSPEC_MADDU = 164,
  UNSPEC_MSUB = 165,
  UNSPEC_MSUBU = 166,
  UNSPEC_MUL_PH = 167,
  UNSPEC_MUL_S_PH = 168,
  UNSPEC_MULQ_RS_W = 169,
  UNSPEC_MULQ_S_PH = 170,
  UNSPEC_MULQ_S_W = 171,
  UNSPEC_MULSA_W_PH = 172,
  UNSPEC_MULT = 173,
  UNSPEC_MULTU = 174,
  UNSPEC_PRECR_QB_PH = 175,
  UNSPEC_PRECR_SRA_PH_W = 176,
  UNSPEC_PRECR_SRA_R_PH_W = 177,
  UNSPEC_PREPEND = 178,
  UNSPEC_SHRA_QB = 179,
  UNSPEC_SHRA_R_QB = 180,
  UNSPEC_SHRL_PH = 181,
  UNSPEC_SUBU_PH = 182,
  UNSPEC_SUBU_S_PH = 183,
  UNSPEC_SUBUH_QB = 184,
  UNSPEC_SUBUH_R_QB = 185,
  UNSPEC_ADDQH_PH = 186,
  UNSPEC_ADDQH_R_PH = 187,
  UNSPEC_ADDQH_W = 188,
  UNSPEC_ADDQH_R_W = 189,
  UNSPEC_SUBQH_PH = 190,
  UNSPEC_SUBQH_R_PH = 191,
  UNSPEC_SUBQH_W = 192,
  UNSPEC_SUBQH_R_W = 193,
  UNSPEC_DPAX_W_PH = 194,
  UNSPEC_DPSX_W_PH = 195,
  UNSPEC_DPAQX_S_W_PH = 196,
  UNSPEC_DPAQX_SA_W_PH = 197,
  UNSPEC_DPSQX_S_W_PH = 198,
  UNSPEC_DPSQX_SA_W_PH = 199,
  UNSPEC_LOONGSON_PAVG = 200,
  UNSPEC_LOONGSON_PCMPEQ = 201,
  UNSPEC_LOONGSON_PCMPGT = 202,
  UNSPEC_LOONGSON_PEXTR = 203,
  UNSPEC_LOONGSON_PINSRH = 204,
  UNSPEC_LOONGSON_VINIT = 205,
  UNSPEC_LOONGSON_PMADD = 206,
  UNSPEC_LOONGSON_PMOVMSK = 207,
  UNSPEC_LOONGSON_PMULHU = 208,
  UNSPEC_LOONGSON_PMULH = 209,
  UNSPEC_LOONGSON_PMULU = 210,
  UNSPEC_LOONGSON_PASUBUB = 211,
  UNSPEC_LOONGSON_BIADD = 212,
  UNSPEC_LOONGSON_PSADBH = 213,
  UNSPEC_LOONGSON_PSHUFH = 214,
  UNSPEC_LOONGSON_PUNPCKH = 215,
  UNSPEC_LOONGSON_PUNPCKL = 216,
  UNSPEC_LOONGSON_PADDD = 217,
  UNSPEC_LOONGSON_PSUBD = 218,
  UNSPEC_LOONGSON_DSLL = 219,
  UNSPEC_LOONGSON_DSRL = 220,
  UNSPEC_ADDRESS_FIRST = 221
};
#define NUM_UNSPEC_VALUES 222
extern const char *const unspec_strings[];

enum processor {
  PROCESSOR_R3000 = 0,
  PROCESSOR_4KC = 1,
  PROCESSOR_4KP = 2,
  PROCESSOR_5KC = 3,
  PROCESSOR_5KF = 4,
  PROCESSOR_20KC = 5,
  PROCESSOR_24KC = 6,
  PROCESSOR_24KF2_1 = 7,
  PROCESSOR_24KF1_1 = 8,
  PROCESSOR_74KC = 9,
  PROCESSOR_74KF2_1 = 10,
  PROCESSOR_74KF1_1 = 11,
  PROCESSOR_74KF3_2 = 12,
  PROCESSOR_LOONGSON_2E = 13,
  PROCESSOR_LOONGSON_2F = 14,
  PROCESSOR_LOONGSON_3A = 15,
  PROCESSOR_M4K = 16,
  PROCESSOR_OCTEON = 17,
  PROCESSOR_OCTEON2 = 18,
  PROCESSOR_R3900 = 19,
  PROCESSOR_R6000 = 20,
  PROCESSOR_R4000 = 21,
  PROCESSOR_R4100 = 22,
  PROCESSOR_R4111 = 23,
  PROCESSOR_R4120 = 24,
  PROCESSOR_R4130 = 25,
  PROCESSOR_R4300 = 26,
  PROCESSOR_R4600 = 27,
  PROCESSOR_R4650 = 28,
  PROCESSOR_R4700 = 29,
  PROCESSOR_R5000 = 30,
  PROCESSOR_R5400 = 31,
  PROCESSOR_R5500 = 32,
  PROCESSOR_R7000 = 33,
  PROCESSOR_R8000 = 34,
  PROCESSOR_R9000 = 35,
  PROCESSOR_R10000 = 36,
  PROCESSOR_SB1 = 37,
  PROCESSOR_SB1A = 38,
  PROCESSOR_SR71000 = 39,
  PROCESSOR_XLR = 40,
  PROCESSOR_XLP = 41
};
#define NUM_PROCESSOR_VALUES 42
extern const char *const processor_strings[];

#endif /* GCC_INSN_CONSTANTS_H */
