[10/17 23:00:44      0s] 
[10/17 23:00:44      0s] Cadence Innovus(TM) Implementation System.
[10/17 23:00:44      0s] Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
[10/17 23:00:44      0s] 
[10/17 23:00:44      0s] Version:	v20.11-s130_1, built Wed Aug 5 15:53:11 PDT 2020
[10/17 23:00:44      0s] Options:	
[10/17 23:00:44      0s] Date:		Tue Oct 17 23:00:44 2023
[10/17 23:00:44      0s] Host:		localhost.localdomain (x86_64 w/Linux 3.10.0-957.5.1.el7.x86_64) (12cores*12cpus*QEMU Virtual CPU version 2.5+ 16384KB)
[10/17 23:00:44      0s] OS:		CentOS Linux release 7.6.1810 (Core) 
[10/17 23:00:44      0s] 
[10/17 23:00:44      0s] License:
[10/17 23:00:44      0s] 		invs	Innovus Implementation System	20.1	checkout succeeded
[10/17 23:00:44      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[10/17 23:01:34     36s] @(#)CDS: Innovus v20.11-s130_1 (64bit) 08/05/2020 15:53 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/17 23:01:34     36s] @(#)CDS: NanoRoute 20.11-s130_1 NR200802-2257/20_11-UB (database version 18.20.512) {superthreading v2.9}
[10/17 23:01:34     36s] @(#)CDS: AAE 20.11-s008 (64bit) 08/05/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/17 23:01:34     36s] @(#)CDS: CTE 20.11-s059_1 () Aug  2 2020 05:46:30 ( )
[10/17 23:01:34     36s] @(#)CDS: SYNTECH 20.11-s028_1 () Aug  1 2020 06:14:27 ( )
[10/17 23:01:34     36s] @(#)CDS: CPE v20.11-s013
[10/17 23:01:34     36s] @(#)CDS: IQuantus/TQuantus 19.1.3-s260 (64bit) Thu May 28 10:57:28 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[10/17 23:01:34     36s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[10/17 23:01:34     36s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[10/17 23:01:34     36s] @(#)CDS: RCDB 11.15.0
[10/17 23:01:34     36s] @(#)CDS: STYLUS 20.10-p011_1 (06/03/2020 04:47 PDT)
[10/17 23:01:34     36s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48.

[10/17 23:01:34     36s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[10/17 23:01:38     39s] 
[10/17 23:01:38     39s] **INFO:  MMMC transition support version v31-84 
[10/17 23:01:38     39s] 
[10/17 23:01:38     39s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[10/17 23:01:38     39s] <CMD> suppressMessage ENCEXT-2799
[10/17 23:01:39     39s] <CMD> win
[10/17 23:03:23     44s] <CMD> encMessage warning 0
[10/17 23:03:23     44s] Suppress "**WARN ..." messages.
[10/17 23:03:23     44s] <CMD> encMessage debug 0
[10/17 23:03:23     44s] <CMD> encMessage info 0
[10/17 23:03:24     46s] Loading view definition file from /home/ms23.52/MS/dlx/DLX.dat/viewDefinition.tcl
[10/17 23:03:26     48s] **ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 393863 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393862)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 393848)
**ERROR: (TECHLIB-1346):	The attribute 'index_1' defined in group 'ecsm_waveform' on line 395723 is not monotonically increasing for values '0.000041' to '0.000037'. This may lead to undesirable analysis results. The attribute will be ignored. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib)
**ERROR: (TECHLIB-1256):	The ecsm_waveform group 1 is being ignored due to errors in this group. This group will be excluded for any further library checks. Refer to the previous messages issued for ecsm_waveform group 1 to find the details of the issues in this group. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395722)
**ERROR: (TECHLIB-420):	Number of ecsm_waveforms in the 'rise_transition' table on pin ZN of cell OAI222_X2 does not match the number of transition table axis points specified in the template 'Timing_7_7'. Ignoring waveform data. (File /eda/dk/nangate45/liberty/NangateOpenCellLibrary_typical_ecsm_nowlm.lib, Line 395708)
*** End library_loading (cpu=0.05min, real=0.05min, mem=13.0M, fe_cpu=0.82min, fe_real=2.72min, fe_mem=841.2M) ***
[10/17 23:03:28     50s] *** Netlist is unique.
[10/17 23:03:29     50s] Loading preference file /home/ms23.52/MS/dlx/DLX.dat/gui.pref.tcl ...
[10/17 23:03:32     52s] Loading place ...
[10/17 23:03:34     54s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/17 23:03:34     54s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/17 23:03:35     55s] **WARN: (IMPESI-3505):	setDelayCalMode -eng_copyNetPropToNewNet true (default=false) will be obsoleted along with its sgs2set equivalent.  This parameter will continue to be supported in the current release, but will be removed in the next major release of the software.
[10/17 23:03:35     55s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version 20.11-s130_1. They will be removed in the next release. 
[10/17 23:03:35     55s] timing_enable_default_delay_arc
[10/17 23:03:52     57s] <CMD> setDrawView place
[10/17 23:05:09     70s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[10/17 23:05:09     70s] Setting releaseMultiCpuLicenseMode to false.
[10/17 23:05:09     70s] <CMD> setDistributeHost -local
[10/17 23:05:09     70s] The timeout for a remote job to respond is 3600 seconds.
[10/17 23:05:09     70s] Submit command for task runs will be: local
[10/17 23:05:10     70s] <CMD> setMultiCpuUsage -localCpu 8 -cpuPerRemoteHost 1 -remoteHost 0 -keepLicense true
[10/17 23:05:10     70s] Setting releaseMultiCpuLicenseMode to false.
[10/17 23:05:10     70s] <CMD> setDistributeHost -local
[10/17 23:05:10     70s] The timeout for a remote job to respond is 3600 seconds.
[10/17 23:05:10     70s] Submit command for task runs will be: local
[10/17 23:05:11     70s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[10/17 23:05:11     70s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[10/17 23:05:11     70s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[10/17 23:05:11     70s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[10/17 23:05:11     70s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[10/17 23:05:11     70s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[10/17 23:05:11     70s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[10/17 23:05:11     70s] Running Native NanoRoute ...
[10/17 23:05:11     70s] <CMD> routeDesign -globalDetail
[10/17 23:05:11     70s] ### Time Record (routeDesign) is installed.
[10/17 23:05:11     70s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 942.44 (MB), peak = 958.25 (MB)
[10/17 23:05:11     70s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[10/17 23:05:11     70s] **INFO: User settings:
[10/17 23:05:11     70s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/17 23:05:11     70s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[10/17 23:05:11     70s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  true
[10/17 23:05:11     70s] setNanoRouteMode -routeWithSiDriven                             false
[10/17 23:05:11     70s] setNanoRouteMode -routeWithTimingDriven                         false
[10/17 23:05:11     70s] setNanoRouteMode -timingEngine                                  {}
[10/17 23:05:11     70s] setExtractRCMode -engine                                        preRoute
[10/17 23:05:11     70s] setDelayCalMode -enable_high_fanout                             true
[10/17 23:05:11     70s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[10/17 23:05:11     70s] setDelayCalMode -engine                                         aae
[10/17 23:05:11     70s] setDelayCalMode -ignoreNetLoad                                  false
[10/17 23:05:11     70s] setSIMode -separate_delta_delay_on_data                         true
[10/17 23:05:11     70s] 
[10/17 23:05:11     70s] #**INFO: setDesignMode -flowEffort standard
[10/17 23:05:11     70s] #**INFO: multi-cut via swapping will not be performed after routing.
[10/17 23:05:11     70s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[10/17 23:05:12     71s] Multithreaded Timing Analysis is initialized with 8 threads
[10/17 23:05:12     71s] 
[10/17 23:05:12     71s] OPERPROF: Starting checkPlace at level 1, MEM:1369.4M
[10/17 23:05:12     71s] z: 2, totalTracks: 1
[10/17 23:05:12     71s] z: 4, totalTracks: 1
[10/17 23:05:12     71s] z: 6, totalTracks: 1
[10/17 23:05:12     71s] z: 8, totalTracks: 1
[10/17 23:05:12     71s] # Building DLX llgBox search-tree.
[10/17 23:05:12     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1371.4M
[10/17 23:05:12     71s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1371.4M
[10/17 23:05:12     71s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/17 23:05:12     71s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1371.4M
[10/17 23:05:12     71s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.019, MEM:1404.4M
[10/17 23:05:12     71s] Use non-trimmed site array because memory saving is not enough.
[10/17 23:05:12     71s] SiteArray: non-trimmed site array dimensions = 115 x 854
[10/17 23:05:12     71s] SiteArray: use 471,040 bytes
[10/17 23:05:12     71s] SiteArray: current memory after site array memory allocation 1404.9M
[10/17 23:05:12     71s] SiteArray: FP blocked sites are writable
[10/17 23:05:12     71s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.038, MEM:1404.9M
[10/17 23:05:12     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.042, MEM:1404.9M
[10/17 23:05:12     71s] Begin checking placement ... (start mem=1369.4M, init mem=1404.9M)
[10/17 23:05:12     71s] 
[10/17 23:05:12     71s] Running CheckPlace using 8 threads!...
[10/17 23:05:12     71s] 
[10/17 23:05:12     71s] ...checkPlace MT is done!
[10/17 23:05:12     71s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1412.9M
[10/17 23:05:12     71s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.028, MEM:1412.9M
[10/17 23:05:12     71s] *info: Placed = 21788         
[10/17 23:05:12     71s] *info: Unplaced = 0           
[10/17 23:05:12     71s] Placement Density:100.00%(26124/26124)
[10/17 23:05:12     71s] Placement Density (including fixed std cells):100.00%(26124/26124)
[10/17 23:05:12     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1412.9M
[10/17 23:05:12     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.008, MEM:1412.9M
[10/17 23:05:12     71s] Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=1412.9M)
[10/17 23:05:12     71s] OPERPROF: Finished checkPlace at level 1, CPU:0.540, REAL:0.359, MEM:1412.9M
[10/17 23:05:12     71s] 
[10/17 23:05:12     71s] changeUseClockNetStatus Option :  -noFixedNetWires 
[10/17 23:05:12     71s] *** Changed status on (0) nets in Clock.
[10/17 23:05:12     71s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1412.9M) ***
[10/17 23:05:12     71s] 
[10/17 23:05:12     71s] globalDetailRoute
[10/17 23:05:12     71s] 
[10/17 23:05:12     71s] ### Time Record (globalDetailRoute) is installed.
[10/17 23:05:12     71s] #Start globalDetailRoute on Tue Oct 17 23:05:12 2023
[10/17 23:05:12     71s] #
[10/17 23:05:12     71s] ### Time Record (Pre Callback) is installed.
[10/17 23:05:12     71s] RC Grid backup saved.
[10/17 23:05:12     71s] ### Time Record (Pre Callback) is uninstalled.
[10/17 23:05:12     71s] ### Time Record (DB Import) is installed.
[10/17 23:05:12     71s] ### Time Record (Timing Data Generation) is installed.
[10/17 23:05:12     71s] ### Time Record (Timing Data Generation) is uninstalled.
[10/17 23:05:12     71s] #create default rule from bind_ndr_rule rule=0x7f2ffbd10b60 0x7f2fe5f00018
[10/17 23:05:12     72s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[10/17 23:05:13     72s] ### Net info: total nets: 8606
[10/17 23:05:13     72s] ### Net info: dirty nets: 7
[10/17 23:05:13     72s] ### Net info: marked as disconnected nets: 0
[10/17 23:05:13     72s] #num needed restored net=0
[10/17 23:05:13     72s] #need_extraction net=0 (total=8606)
[10/17 23:05:13     72s] ### Net info: fully routed nets: 0
[10/17 23:05:13     72s] ### Net info: trivial (< 2 pins) nets: 183
[10/17 23:05:13     72s] ### Net info: unrouted nets: 8423
[10/17 23:05:13     72s] ### Net info: re-extraction nets: 0
[10/17 23:05:13     72s] ### Net info: ignored nets: 0
[10/17 23:05:13     72s] ### Net info: skip routing nets: 0
[10/17 23:05:13     72s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/17 23:05:13     72s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/17 23:05:13     72s] ### import design signature (2): route=1319704780 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=978417500 dirty_area=764982241 del_dirty_area=0 cell=102469566 placement=729895057 pin_access=1 halo=0
[10/17 23:05:13     72s] ### Time Record (DB Import) is uninstalled.
[10/17 23:05:13     72s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[10/17 23:05:13     72s] #RTESIG:78da8dcf3f4fc330100570663ec593db21480ddc396eecac48ac802a6045863869a4d491
[10/17 23:05:13     72s] #       6c67e0db63c4044affdc78f7d3d3bdd5faed610721e996b98c5cd13be37127890cc952ca
[10/17 23:05:13     72s] #       adbe9379c5e5ebbdb85ead9f9e5f64dda0b36374283ea669dca0fdf2f6307ca2759d9dc7
[10/17 23:05:13     72s] #       84e8521a7c7ff3cb1529108ac127d7bbb0c11c5df8478ce1bf890b862ba3c1f949fa1914
[10/17 23:05:13     72s] #       dd38d9b42c15cbf371ca5c80b68d82d80ffd5ea08829e4cbb2ab3541c4647d6b439badf3
[10/17 23:05:13     72s] #       f3e19864083f797752995a2185f9e46f4da5cf1768145d80746e79b4e1d5372d7aa34a
[10/17 23:05:13     72s] #
[10/17 23:05:13     72s] ### Time Record (Data Preparation) is installed.
[10/17 23:05:13     72s] #RTESIG:78da8dd0b14ec330100660669ee297db21480ddc396eecac48ac802a60ad0c71d248a923
[10/17 23:05:13     72s] #       c5cec0db636002a54d3d9e3fddfd77abf5dbc30e42d22d731eb8a03de37127890cc95cca
[10/17 23:05:13     72s] #       adbe93a9c4f9ebbdb85ead9f9e5f6459a1b17d70c8de87a1dfa0fef4f6d87da0768d9dfa
[10/17 23:05:13     72s] #       88e062ec7c7bf3cb152910b2ce47d7ba718329b8f11f3186ff769c315c180d4e21e9fb21
[10/17 23:05:13     72s] #       6bfac1c679a9582eb753e602b4ad14c4a16b0f02598863fa9977a5268810adafed5827eb
[10/17 23:05:13     72s] #       fc743c2519c20fde9d559a4a889f740b834da910c7e9ec1255a19737ad145d80743ac7c9
[10/17 23:05:13     72s] #       44575f639baffc
[10/17 23:05:13     72s] #
[10/17 23:05:13     72s] ### Time Record (Data Preparation) is uninstalled.
[10/17 23:05:13     72s] ### Time Record (Global Routing) is installed.
[10/17 23:05:13     72s] ### Time Record (Global Routing) is uninstalled.
[10/17 23:05:13     72s] #Using multithreading with 8 threads.
[10/17 23:05:13     72s] ### Time Record (Data Preparation) is installed.
[10/17 23:05:13     72s] #Start routing data preparation on Tue Oct 17 23:05:13 2023
[10/17 23:05:13     72s] #
[10/17 23:05:13     72s] #Minimum voltage of a net in the design = 0.000.
[10/17 23:05:13     72s] #Maximum voltage of a net in the design = 1.100.
[10/17 23:05:13     72s] #Voltage range [0.000 - 1.100] has 8547 nets.
[10/17 23:05:13     72s] #Voltage range [1.100 - 1.100] has 15 nets.
[10/17 23:05:13     72s] #Voltage range [0.000 - 0.000] has 44 nets.
[10/17 23:05:13     72s] ### Time Record (Cell Pin Access) is installed.
[10/17 23:05:13     72s] #Rebuild pin access data for design.
[10/17 23:05:13     72s] #Initial pin access analysis.
[10/17 23:05:14     74s] #Detail pin access analysis.
[10/17 23:05:14     74s] ### Time Record (Cell Pin Access) is uninstalled.
[10/17 23:05:14     74s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/17 23:05:14     74s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/17 23:05:14     74s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/17 23:05:14     74s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/17 23:05:14     74s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/17 23:05:14     74s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/17 23:05:14     74s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[10/17 23:05:14     74s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[10/17 23:05:14     74s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[10/17 23:05:14     74s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[10/17 23:05:14     74s] #Monitoring time of adding inner blkg by smac
[10/17 23:05:14     74s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.68 (MB), peak = 1320.71 (MB)
[10/17 23:05:14     74s] #Regenerating Ggrids automatically.
[10/17 23:05:14     74s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/17 23:05:14     74s] #Using automatically generated G-grids.
[10/17 23:05:14     74s] #Done routing data preparation.
[10/17 23:05:14     74s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1057.02 (MB), peak = 1320.71 (MB)
[10/17 23:05:14     74s] #
[10/17 23:05:14     74s] #Finished routing data preparation on Tue Oct 17 23:05:14 2023
[10/17 23:05:14     74s] #
[10/17 23:05:14     74s] #Cpu time = 00:00:02
[10/17 23:05:14     74s] #Elapsed time = 00:00:01
[10/17 23:05:14     74s] #Increased memory = 13.74 (MB)
[10/17 23:05:14     74s] #Total memory = 1057.16 (MB)
[10/17 23:05:14     74s] #Peak memory = 1320.71 (MB)
[10/17 23:05:14     74s] #
[10/17 23:05:14     74s] ### Time Record (Data Preparation) is uninstalled.
[10/17 23:05:14     74s] ### Time Record (Global Routing) is installed.
[10/17 23:05:14     74s] #
[10/17 23:05:14     74s] #Start global routing on Tue Oct 17 23:05:14 2023
[10/17 23:05:14     74s] #
[10/17 23:05:14     74s] #
[10/17 23:05:14     74s] #Start global routing initialization on Tue Oct 17 23:05:14 2023
[10/17 23:05:14     74s] #
[10/17 23:05:14     74s] #Number of eco nets is 0
[10/17 23:05:14     74s] #
[10/17 23:05:14     74s] #Start global routing data preparation on Tue Oct 17 23:05:14 2023
[10/17 23:05:14     74s] #
[10/17 23:05:14     74s] ### build_merged_routing_blockage_rect_list starts on Tue Oct 17 23:05:14 2023 with memory = 1057.22 (MB), peak = 1320.71 (MB)
[10/17 23:05:14     74s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.00 [8]--
[10/17 23:05:14     74s] #Start routing resource analysis on Tue Oct 17 23:05:14 2023
[10/17 23:05:14     74s] #
[10/17 23:05:14     74s] ### init_is_bin_blocked starts on Tue Oct 17 23:05:14 2023 with memory = 1057.25 (MB), peak = 1320.71 (MB)
[10/17 23:05:14     74s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.00 [8]--
[10/17 23:05:14     74s] ### PDHT_Row_Thread::compute_flow_cap starts on Tue Oct 17 23:05:14 2023 with memory = 1058.42 (MB), peak = 1320.71 (MB)
[10/17 23:05:14     75s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.21 [8]--
[10/17 23:05:14     75s] ### adjust_flow_cap starts on Tue Oct 17 23:05:14 2023 with memory = 1059.24 (MB), peak = 1320.71 (MB)
[10/17 23:05:14     75s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.34 [8]--
[10/17 23:05:14     75s] ### adjust_partial_route_blockage starts on Tue Oct 17 23:05:14 2023 with memory = 1060.98 (MB), peak = 1320.71 (MB)
[10/17 23:05:14     75s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.00 [8]--
[10/17 23:05:14     75s] ### set_via_blocked starts on Tue Oct 17 23:05:14 2023 with memory = 1060.98 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.40 [8]--
[10/17 23:05:15     75s] ### copy_flow starts on Tue Oct 17 23:05:15 2023 with memory = 1060.98 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.34 [8]--
[10/17 23:05:15     75s] #Routing resource analysis is done on Tue Oct 17 23:05:15 2023
[10/17 23:05:15     75s] #
[10/17 23:05:15     75s] ### report_flow_cap starts on Tue Oct 17 23:05:15 2023 with memory = 1060.93 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] #  Resource Analysis:
[10/17 23:05:15     75s] #
[10/17 23:05:15     75s] #               Routing  #Avail      #Track     #Total     %Gcell
[10/17 23:05:15     75s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[10/17 23:05:15     75s] #  --------------------------------------------------------------
[10/17 23:05:15     75s] #  metal1         H        1222           0        6642    72.69%
[10/17 23:05:15     75s] #  metal2         V         908           0        6642     0.00%
[10/17 23:05:15     75s] #  metal3         H        1222           0        6642     0.00%
[10/17 23:05:15     75s] #  metal4         V         616           0        6642     0.00%
[10/17 23:05:15     75s] #  metal5         H         610           0        6642     0.00%
[10/17 23:05:15     75s] #  metal6         V         616           0        6642     0.00%
[10/17 23:05:15     75s] #  metal7         H         203           0        6642     0.00%
[10/17 23:05:15     75s] #  metal8         V         205           0        6642     3.49%
[10/17 23:05:15     75s] #  metal9         H          77           5        6642     9.55%
[10/17 23:05:15     75s] #  metal10        V          62          20        6642    25.49%
[10/17 23:05:15     75s] #  --------------------------------------------------------------
[10/17 23:05:15     75s] #  Total                   5741       3.05%       66420    11.12%
[10/17 23:05:15     75s] #
[10/17 23:05:15     75s] #
[10/17 23:05:15     75s] #
[10/17 23:05:15     75s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.68 [8]--
[10/17 23:05:15     75s] ### analyze_m2_tracks starts on Tue Oct 17 23:05:15 2023 with memory = 1060.97 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.00 [8]--
[10/17 23:05:15     75s] ### report_initial_resource starts on Tue Oct 17 23:05:15 2023 with memory = 1060.97 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.00 [8]--
[10/17 23:05:15     75s] ### mark_pg_pins_accessibility starts on Tue Oct 17 23:05:15 2023 with memory = 1060.98 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.01 [8]--
[10/17 23:05:15     75s] ### set_net_region starts on Tue Oct 17 23:05:15 2023 with memory = 1060.98 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.22 [8]--
[10/17 23:05:15     75s] #
[10/17 23:05:15     75s] #Global routing data preparation is done on Tue Oct 17 23:05:15 2023
[10/17 23:05:15     75s] #
[10/17 23:05:15     75s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1060.95 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] #
[10/17 23:05:15     75s] ### prepare_level starts on Tue Oct 17 23:05:15 2023 with memory = 1060.96 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] ### init level 1 starts on Tue Oct 17 23:05:15 2023 with memory = 1060.97 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.93 [8]--
[10/17 23:05:15     75s] ### Level 1 hgrid = 82 X 81
[10/17 23:05:15     75s] ### init level 2 starts on Tue Oct 17 23:05:15 2023 with memory = 1061.01 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.51 [8]--
[10/17 23:05:15     75s] ### Level 2 hgrid = 21 X 21  (large_net only)
[10/17 23:05:15     75s] ### prepare_level_flow starts on Tue Oct 17 23:05:15 2023 with memory = 1061.51 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] ### init_flow_edge starts on Tue Oct 17 23:05:15 2023 with memory = 1061.51 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.40 [8]--
[10/17 23:05:15     75s] ### init_flow_edge starts on Tue Oct 17 23:05:15 2023 with memory = 1061.51 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.93 [8]--
[10/17 23:05:15     75s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.84 [8]--
[10/17 23:05:15     75s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.78 [8]--
[10/17 23:05:15     75s] #
[10/17 23:05:15     75s] #Global routing initialization is done on Tue Oct 17 23:05:15 2023
[10/17 23:05:15     75s] #
[10/17 23:05:15     75s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1061.42 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] #
[10/17 23:05:15     75s] ### routing large nets 
[10/17 23:05:15     75s] #start global routing iteration 1...
[10/17 23:05:15     75s] ### init_flow_edge starts on Tue Oct 17 23:05:15 2023 with memory = 1061.43 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.54 [8]--
[10/17 23:05:15     75s] ### routing at level 2 (topmost level) iter 0
[10/17 23:05:15     75s] ### Uniform Hboxes (5x5)
[10/17 23:05:15     75s] ### routing at level 1 iter 0 for 0 hboxes
[10/17 23:05:15     75s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1066.21 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     75s] #
[10/17 23:05:15     75s] #start global routing iteration 2...
[10/17 23:05:15     76s] ### init_flow_edge starts on Tue Oct 17 23:05:15 2023 with memory = 1066.64 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     76s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.50 [8]--
[10/17 23:05:15     76s] ### cal_flow starts on Tue Oct 17 23:05:15 2023 with memory = 1066.68 (MB), peak = 1320.71 (MB)
[10/17 23:05:15     76s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.00 [8]--
[10/17 23:05:15     76s] ### routing at level 1 (topmost level) iter 0
[10/17 23:05:25     85s] ### measure_qor starts on Tue Oct 17 23:05:25 2023 with memory = 1091.54 (MB), peak = 1320.71 (MB)
[10/17 23:05:25     85s] ### measure_congestion starts on Tue Oct 17 23:05:25 2023 with memory = 1091.55 (MB), peak = 1320.71 (MB)
[10/17 23:05:25     85s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.00 [8]--
[10/17 23:05:25     85s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --0.79 [8]--
[10/17 23:05:25     85s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1073.58 (MB), peak = 1320.71 (MB)
[10/17 23:05:25     85s] #
[10/17 23:05:25     85s] #start global routing iteration 3...
[10/17 23:05:25     85s] ### routing at level 1 (topmost level) iter 1
[10/17 23:05:35     94s] ### measure_qor starts on Tue Oct 17 23:05:35 2023 with memory = 1095.07 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     94s] ### measure_congestion starts on Tue Oct 17 23:05:35 2023 with memory = 1095.07 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     94s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.00 [8]--
[10/17 23:05:35     95s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --0.56 [8]--
[10/17 23:05:35     95s] #cpu time = 00:00:09, elapsed time = 00:00:10, memory = 1076.54 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] ### route_end starts on Tue Oct 17 23:05:35 2023 with memory = 1076.54 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] #Total number of trivial nets (e.g. < 2 pins) = 183 (skipped).
[10/17 23:05:35     95s] #Total number of routable nets = 8423.
[10/17 23:05:35     95s] #Total number of nets in the design = 8606.
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] #8423 routable nets have only global wires.
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] #Routed nets constraints summary:
[10/17 23:05:35     95s] #-----------------------------
[10/17 23:05:35     95s] #        Rules   Unconstrained  
[10/17 23:05:35     95s] #-----------------------------
[10/17 23:05:35     95s] #      Default            8423  
[10/17 23:05:35     95s] #-----------------------------
[10/17 23:05:35     95s] #        Total            8423  
[10/17 23:05:35     95s] #-----------------------------
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] #Routing constraints summary of the whole design:
[10/17 23:05:35     95s] #-----------------------------
[10/17 23:05:35     95s] #        Rules   Unconstrained  
[10/17 23:05:35     95s] #-----------------------------
[10/17 23:05:35     95s] #      Default            8423  
[10/17 23:05:35     95s] #-----------------------------
[10/17 23:05:35     95s] #        Total            8423  
[10/17 23:05:35     95s] #-----------------------------
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] ### cal_base_flow starts on Tue Oct 17 23:05:35 2023 with memory = 1076.68 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] ### init_flow_edge starts on Tue Oct 17 23:05:35 2023 with memory = 1076.68 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --0.67 [8]--
[10/17 23:05:35     95s] ### cal_flow starts on Tue Oct 17 23:05:35 2023 with memory = 1076.68 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --0.95 [8]--
[10/17 23:05:35     95s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --0.89 [8]--
[10/17 23:05:35     95s] ### report_overcon starts on Tue Oct 17 23:05:35 2023 with memory = 1076.68 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] #  Congestion Analysis: (blocked Gcells are excluded)
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] #                 OverCon          
[10/17 23:05:35     95s] #                  #Gcell    %Gcell
[10/17 23:05:35     95s] #     Layer           (1)   OverCon  Flow/Cap
[10/17 23:05:35     95s] #  ----------------------------------------------
[10/17 23:05:35     95s] #  metal1        0(0.00%)   (0.00%)     0.85  
[10/17 23:05:35     95s] #  metal2        3(0.05%)   (0.05%)     0.50  
[10/17 23:05:35     95s] #  metal3        0(0.00%)   (0.00%)     0.40  
[10/17 23:05:35     95s] #  metal4        0(0.00%)   (0.00%)     0.31  
[10/17 23:05:35     95s] #  metal5        0(0.00%)   (0.00%)     0.16  
[10/17 23:05:35     95s] #  metal6        0(0.00%)   (0.00%)     0.06  
[10/17 23:05:35     95s] #  metal7        0(0.00%)   (0.00%)     0.03  
[10/17 23:05:35     95s] #  metal8        0(0.00%)   (0.00%)     0.04  
[10/17 23:05:35     95s] #  metal9        0(0.00%)   (0.00%)     0.04  
[10/17 23:05:35     95s] #  metal10       0(0.00%)   (0.00%)     0.00  
[10/17 23:05:35     95s] #  ----------------------------------------------
[10/17 23:05:35     95s] #     Total      3(0.00%)   (0.00%)
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[10/17 23:05:35     95s] #  Overflow after GR: 0.00% H + 0.00% V
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --0.99 [8]--
[10/17 23:05:35     95s] ### cal_base_flow starts on Tue Oct 17 23:05:35 2023 with memory = 1076.70 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] ### init_flow_edge starts on Tue Oct 17 23:05:35 2023 with memory = 1076.70 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.14 [8]--
[10/17 23:05:35     95s] ### cal_flow starts on Tue Oct 17 23:05:35 2023 with memory = 1076.70 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --0.98 [8]--
[10/17 23:05:35     95s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.00 [8]--
[10/17 23:05:35     95s] ### export_cong_map starts on Tue Oct 17 23:05:35 2023 with memory = 1076.70 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] ### PDZT_Export::export_cong_map starts on Tue Oct 17 23:05:35 2023 with memory = 1076.84 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.01 [8]--
[10/17 23:05:35     95s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.43 [8]--
[10/17 23:05:35     95s] ### import_cong_map starts on Tue Oct 17 23:05:35 2023 with memory = 1076.85 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] #Hotspot report including placement blocked areas
[10/17 23:05:35     95s] OPERPROF: Starting HotSpotCal at level 1, MEM:1559.6M
[10/17 23:05:35     95s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/17 23:05:35     95s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[10/17 23:05:35     95s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/17 23:05:35     95s] [hotspot] |   metal1(H)    |            626.00 |            627.00 |     5.59    11.20   168.00   162.40 |
[10/17 23:05:35     95s] [hotspot] |   metal2(V)    |              0.00 |              0.00 |   (none)                            |
[10/17 23:05:35     95s] [hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[10/17 23:05:35     95s] [hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[10/17 23:05:35     95s] [hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[10/17 23:05:35     95s] [hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[10/17 23:05:35     95s] [hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[10/17 23:05:35     95s] [hotspot] |   metal8(V)    |              0.00 |              0.00 |   (none)                            |
[10/17 23:05:35     95s] [hotspot] |   metal9(H)    |             28.00 |             28.00 |   168.00     5.59   172.53   162.40 |
[10/17 23:05:35     95s] [hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[10/17 23:05:35     95s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/17 23:05:35     95s] [hotspot] |      worst     | (metal1)   626.00 | (metal1)   627.00 |                                     |
[10/17 23:05:35     95s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/17 23:05:35     95s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[10/17 23:05:35     95s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[10/17 23:05:35     95s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[10/17 23:05:35     95s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[10/17 23:05:35     95s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[10/17 23:05:35     95s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.120, REAL:0.199, MEM:1559.6M
[10/17 23:05:35     95s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --0.64 [8]--
[10/17 23:05:35     95s] ### update starts on Tue Oct 17 23:05:35 2023 with memory = 1075.82 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] #Complete Global Routing.
[10/17 23:05:35     95s] #Total wire length = 134828 um.
[10/17 23:05:35     95s] #Total half perimeter of net bounding box = 115189 um.
[10/17 23:05:35     95s] #Total wire length on LAYER metal1 = 693 um.
[10/17 23:05:35     95s] #Total wire length on LAYER metal2 = 34520 um.
[10/17 23:05:35     95s] #Total wire length on LAYER metal3 = 55264 um.
[10/17 23:05:35     95s] #Total wire length on LAYER metal4 = 25921 um.
[10/17 23:05:35     95s] #Total wire length on LAYER metal5 = 14427 um.
[10/17 23:05:35     95s] #Total wire length on LAYER metal6 = 3971 um.
[10/17 23:05:35     95s] #Total wire length on LAYER metal7 = 32 um.
[10/17 23:05:35     95s] #Total wire length on LAYER metal8 = 0 um.
[10/17 23:05:35     95s] #Total wire length on LAYER metal9 = 0 um.
[10/17 23:05:35     95s] #Total wire length on LAYER metal10 = 0 um.
[10/17 23:05:35     95s] #Total number of vias = 54803
[10/17 23:05:35     95s] #Up-Via Summary (total 54803):
[10/17 23:05:35     95s] #           
[10/17 23:05:35     95s] #-----------------------
[10/17 23:05:35     95s] # metal1          30366
[10/17 23:05:35     95s] # metal2          19806
[10/17 23:05:35     95s] # metal3           3757
[10/17 23:05:35     95s] # metal4            692
[10/17 23:05:35     95s] # metal5            180
[10/17 23:05:35     95s] # metal6              2
[10/17 23:05:35     95s] #-----------------------
[10/17 23:05:35     95s] #                 54803 
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] ### update cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.24 [8]--
[10/17 23:05:35     95s] ### report_overcon starts on Tue Oct 17 23:05:35 2023 with memory = 1079.64 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --1.00 [8]--
[10/17 23:05:35     95s] ### report_overcon starts on Tue Oct 17 23:05:35 2023 with memory = 1079.64 (MB), peak = 1320.71 (MB)
[10/17 23:05:35     95s] #Max overcon = 1 tracks.
[10/17 23:05:35     95s] #Total overcon = 0.00%.
[10/17 23:05:35     95s] #Worst layer Gcell overcon rate = 0.00%.
[10/17 23:05:35     95s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.3 GB --0.91 [8]--
[10/17 23:05:35     95s] ### route_end cpu:00:00:00, real:00:00:01, mem:1.1 GB, peak:1.3 GB --0.88 [8]--
[10/17 23:05:35     95s] ### global_route design signature (5): route=17479675 net_attr=397695339
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] #Global routing statistics:
[10/17 23:05:35     95s] #Cpu time = 00:00:21
[10/17 23:05:35     95s] #Elapsed time = 00:00:21
[10/17 23:05:35     95s] #Increased memory = 14.66 (MB)
[10/17 23:05:35     95s] #Total memory = 1071.82 (MB)
[10/17 23:05:35     95s] #Peak memory = 1320.71 (MB)
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] #Finished global routing on Tue Oct 17 23:05:35 2023
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] #
[10/17 23:05:35     95s] ### Time Record (Global Routing) is uninstalled.
[10/17 23:05:35     95s] ### Time Record (Data Preparation) is installed.
[10/17 23:05:35     95s] ### Time Record (Data Preparation) is uninstalled.
[10/17 23:05:36     95s] ### track-assign external-init starts on Tue Oct 17 23:05:36 2023 with memory = 1070.67 (MB), peak = 1320.71 (MB)
[10/17 23:05:36     95s] ### Time Record (Track Assignment) is installed.
[10/17 23:05:36     95s] ### Time Record (Track Assignment) is uninstalled.
[10/17 23:05:36     95s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --0.99 [8]--
[10/17 23:05:36     95s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1070.67 (MB), peak = 1320.71 (MB)
[10/17 23:05:36     95s] ### track-assign engine-init starts on Tue Oct 17 23:05:36 2023 with memory = 1070.68 (MB), peak = 1320.71 (MB)
[10/17 23:05:36     95s] ### Time Record (Track Assignment) is installed.
[10/17 23:05:36     95s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.3 GB --1.07 [8]--
[10/17 23:05:36     95s] ### track-assign core-engine starts on Tue Oct 17 23:05:36 2023 with memory = 1070.72 (MB), peak = 1320.71 (MB)
[10/17 23:05:36     95s] #Start Track Assignment.
[10/17 23:05:37     97s] #Done with 14133 horizontal wires in 3 hboxes and 15336 vertical wires in 3 hboxes.
[10/17 23:05:39     99s] #Done with 3584 horizontal wires in 3 hboxes and 3589 vertical wires in 3 hboxes.
[10/17 23:05:40    100s] #Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
[10/17 23:05:40    100s] #
[10/17 23:05:40    100s] #Track assignment summary:
[10/17 23:05:40    100s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[10/17 23:05:40    100s] #------------------------------------------------------------------------
[10/17 23:05:40    100s] # metal1       696.90 	  0.40%  	  0.00% 	  0.39%
[10/17 23:05:40    100s] # metal2     34378.98 	  0.10%  	  0.00% 	  0.00%
[10/17 23:05:40    100s] # metal3     54919.35 	  0.03%  	  0.00% 	  0.00%
[10/17 23:05:40    100s] # metal4     26048.82 	  0.01%  	  0.00% 	  0.00%
[10/17 23:05:40    100s] # metal5     14451.82 	  0.00%  	  0.00% 	  0.00%
[10/17 23:05:40    100s] # metal6      3982.72 	  0.00%  	  0.00% 	  0.00%
[10/17 23:05:40    100s] # metal7        31.90 	  0.00%  	  0.00% 	  0.00%
[10/17 23:05:40    100s] # metal8         0.00 	  0.00%  	  0.00% 	  0.00%
[10/17 23:05:40    100s] # metal9         0.00 	  0.00%  	  0.00% 	  0.00%
[10/17 23:05:40    100s] # metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[10/17 23:05:40    100s] #------------------------------------------------------------------------
[10/17 23:05:40    100s] # All      134510.49  	  0.04% 	  0.00% 	  0.00%
[10/17 23:05:40    100s] #Complete Track Assignment.
[10/17 23:05:40    100s] #Total wire length = 141143 um.
[10/17 23:05:40    100s] #Total half perimeter of net bounding box = 115189 um.
[10/17 23:05:40    100s] #Total wire length on LAYER metal1 = 5101 um.
[10/17 23:05:40    100s] #Total wire length on LAYER metal2 = 34283 um.
[10/17 23:05:40    100s] #Total wire length on LAYER metal3 = 57154 um.
[10/17 23:05:40    100s] #Total wire length on LAYER metal4 = 26092 um.
[10/17 23:05:40    100s] #Total wire length on LAYER metal5 = 14486 um.
[10/17 23:05:40    100s] #Total wire length on LAYER metal6 = 3996 um.
[10/17 23:05:40    100s] #Total wire length on LAYER metal7 = 32 um.
[10/17 23:05:40    100s] #Total wire length on LAYER metal8 = 0 um.
[10/17 23:05:40    100s] #Total wire length on LAYER metal9 = 0 um.
[10/17 23:05:40    100s] #Total wire length on LAYER metal10 = 0 um.
[10/17 23:05:40    100s] #Total number of vias = 54803
[10/17 23:05:40    100s] #Up-Via Summary (total 54803):
[10/17 23:05:40    100s] #           
[10/17 23:05:40    100s] #-----------------------
[10/17 23:05:40    100s] # metal1          30366
[10/17 23:05:40    100s] # metal2          19806
[10/17 23:05:40    100s] # metal3           3757
[10/17 23:05:40    100s] # metal4            692
[10/17 23:05:40    100s] # metal5            180
[10/17 23:05:40    100s] # metal6              2
[10/17 23:05:40    100s] #-----------------------
[10/17 23:05:40    100s] #                 54803 
[10/17 23:05:40    100s] #
[10/17 23:05:40    100s] ### track_assign design signature (8): route=2060909869
[10/17 23:05:40    100s] ### track-assign core-engine cpu:00:00:05, real:00:00:04, mem:1.1 GB, peak:1.3 GB --1.12 [8]--
[10/17 23:05:40    100s] ### Time Record (Track Assignment) is uninstalled.
[10/17 23:05:40    100s] #cpu time = 00:00:05, elapsed time = 00:00:04, memory = 1071.12 (MB), peak = 1320.71 (MB)
[10/17 23:05:40    100s] #
[10/17 23:05:40    100s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/17 23:05:40    100s] #Cpu time = 00:00:28
[10/17 23:05:40    100s] #Elapsed time = 00:00:27
[10/17 23:05:40    100s] #Increased memory = 27.80 (MB)
[10/17 23:05:40    100s] #Total memory = 1071.13 (MB)
[10/17 23:05:40    100s] #Peak memory = 1320.71 (MB)
[10/17 23:05:40    100s] #Using multithreading with 8 threads.
[10/17 23:05:40    100s] ### Time Record (Detail Routing) is installed.
[10/17 23:05:40    100s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/17 23:05:40    101s] #
[10/17 23:05:40    101s] #Start Detail Routing..
[10/17 23:05:40    101s] #start initial detail routing ...
[10/17 23:05:40    101s] ### Design has 0 dirty nets
[10/17 23:06:00    184s] #   number of violations = 1
[10/17 23:06:00    184s] #
[10/17 23:06:00    184s] #    By Layer and Type :
[10/17 23:06:00    184s] #	          Short   Totals
[10/17 23:06:00    184s] #	metal1        0        0
[10/17 23:06:00    184s] #	metal2        1        1
[10/17 23:06:00    184s] #	Totals        1        1
[10/17 23:06:00    184s] #cpu time = 00:01:24, elapsed time = 00:00:20, memory = 1101.34 (MB), peak = 1382.82 (MB)
[10/17 23:06:00    184s] #start 1st optimization iteration ...
[10/17 23:06:00    184s] #   number of violations = 0
[10/17 23:06:00    184s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1101.78 (MB), peak = 1382.82 (MB)
[10/17 23:06:01    184s] #Complete Detail Routing.
[10/17 23:06:01    185s] #Total wire length = 142746 um.
[10/17 23:06:01    185s] #Total half perimeter of net bounding box = 115189 um.
[10/17 23:06:01    185s] #Total wire length on LAYER metal1 = 6513 um.
[10/17 23:06:01    185s] #Total wire length on LAYER metal2 = 43453 um.
[10/17 23:06:01    185s] #Total wire length on LAYER metal3 = 50784 um.
[10/17 23:06:01    185s] #Total wire length on LAYER metal4 = 23252 um.
[10/17 23:06:01    185s] #Total wire length on LAYER metal5 = 14694 um.
[10/17 23:06:01    185s] #Total wire length on LAYER metal6 = 4023 um.
[10/17 23:06:01    185s] #Total wire length on LAYER metal7 = 27 um.
[10/17 23:06:01    185s] #Total wire length on LAYER metal8 = 0 um.
[10/17 23:06:01    185s] #Total wire length on LAYER metal9 = 0 um.
[10/17 23:06:01    185s] #Total wire length on LAYER metal10 = 0 um.
[10/17 23:06:01    185s] #Total number of vias = 56871
[10/17 23:06:01    185s] #Up-Via Summary (total 56871):
[10/17 23:06:01    185s] #           
[10/17 23:06:01    185s] #-----------------------
[10/17 23:06:01    185s] # metal1          31357
[10/17 23:06:01    185s] # metal2          21049
[10/17 23:06:01    185s] # metal3           3601
[10/17 23:06:01    185s] # metal4            685
[10/17 23:06:01    185s] # metal5            177
[10/17 23:06:01    185s] # metal6              2
[10/17 23:06:01    185s] #-----------------------
[10/17 23:06:01    185s] #                 56871 
[10/17 23:06:01    185s] #
[10/17 23:06:01    185s] #Total number of DRC violations = 0
[10/17 23:06:01    185s] ### Time Record (Detail Routing) is uninstalled.
[10/17 23:06:01    185s] #Cpu time = 00:01:25
[10/17 23:06:01    185s] #Elapsed time = 00:00:21
[10/17 23:06:01    185s] #Increased memory = 28.54 (MB)
[10/17 23:06:01    185s] #Total memory = 1099.67 (MB)
[10/17 23:06:01    185s] #Peak memory = 1382.82 (MB)
[10/17 23:06:01    185s] ### Time Record (Post Route Wire Spreading) is installed.
[10/17 23:06:01    185s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/17 23:06:01    185s] #
[10/17 23:06:01    185s] #Start Post Route wire spreading..
[10/17 23:06:01    185s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/17 23:06:01    185s] #
[10/17 23:06:01    185s] #Start DRC checking..
[10/17 23:06:04    196s] #   number of violations = 0
[10/17 23:06:04    196s] #cpu time = 00:00:11, elapsed time = 00:00:03, memory = 1099.80 (MB), peak = 1382.82 (MB)
[10/17 23:06:04    196s] #CELL_VIEW DLX,init has no DRC violation.
[10/17 23:06:04    196s] #Total number of DRC violations = 0
[10/17 23:06:04    196s] #
[10/17 23:06:04    196s] #Start data preparation for wire spreading...
[10/17 23:06:04    196s] #
[10/17 23:06:04    196s] #Data preparation is done on Tue Oct 17 23:06:04 2023
[10/17 23:06:04    196s] #
[10/17 23:06:04    196s] ### track-assign engine-init starts on Tue Oct 17 23:06:04 2023 with memory = 1099.80 (MB), peak = 1382.82 (MB)
[10/17 23:06:05    196s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.4 GB --0.99 [8]--
[10/17 23:06:05    196s] #
[10/17 23:06:05    196s] #Start Post Route Wire Spread.
[10/17 23:06:06    198s] #Done with 5642 horizontal wires in 5 hboxes and 4065 vertical wires in 5 hboxes.
[10/17 23:06:06    198s] #Complete Post Route Wire Spread.
[10/17 23:06:06    198s] #
[10/17 23:06:06    199s] #Total wire length = 145780 um.
[10/17 23:06:06    199s] #Total half perimeter of net bounding box = 115189 um.
[10/17 23:06:06    199s] #Total wire length on LAYER metal1 = 6532 um.
[10/17 23:06:06    199s] #Total wire length on LAYER metal2 = 44318 um.
[10/17 23:06:06    199s] #Total wire length on LAYER metal3 = 52297 um.
[10/17 23:06:06    199s] #Total wire length on LAYER metal4 = 23782 um.
[10/17 23:06:06    199s] #Total wire length on LAYER metal5 = 14788 um.
[10/17 23:06:06    199s] #Total wire length on LAYER metal6 = 4035 um.
[10/17 23:06:06    199s] #Total wire length on LAYER metal7 = 27 um.
[10/17 23:06:06    199s] #Total wire length on LAYER metal8 = 0 um.
[10/17 23:06:06    199s] #Total wire length on LAYER metal9 = 0 um.
[10/17 23:06:06    199s] #Total wire length on LAYER metal10 = 0 um.
[10/17 23:06:06    199s] #Total number of vias = 56871
[10/17 23:06:06    199s] #Up-Via Summary (total 56871):
[10/17 23:06:06    199s] #           
[10/17 23:06:06    199s] #-----------------------
[10/17 23:06:06    199s] # metal1          31357
[10/17 23:06:06    199s] # metal2          21049
[10/17 23:06:06    199s] # metal3           3601
[10/17 23:06:06    199s] # metal4            685
[10/17 23:06:06    199s] # metal5            177
[10/17 23:06:06    199s] # metal6              2
[10/17 23:06:06    199s] #-----------------------
[10/17 23:06:06    199s] #                 56871 
[10/17 23:06:06    199s] #
[10/17 23:06:06    199s] ### max drc and si pitch = 4600 ( 2.30000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/17 23:06:06    199s] #
[10/17 23:06:06    199s] #Start DRC checking..
[10/17 23:06:10    210s] #   number of violations = 0
[10/17 23:06:10    210s] #cpu time = 00:00:11, elapsed time = 00:00:03, memory = 1104.69 (MB), peak = 1382.82 (MB)
[10/17 23:06:10    210s] #CELL_VIEW DLX,init has no DRC violation.
[10/17 23:06:10    210s] #Total number of DRC violations = 0
[10/17 23:06:10    210s] #   number of violations = 0
[10/17 23:06:10    210s] #cpu time = 00:00:14, elapsed time = 00:00:06, memory = 1104.69 (MB), peak = 1382.82 (MB)
[10/17 23:06:10    210s] #CELL_VIEW DLX,init has no DRC violation.
[10/17 23:06:10    210s] #Total number of DRC violations = 0
[10/17 23:06:10    210s] #Post Route wire spread is done.
[10/17 23:06:10    210s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/17 23:06:10    210s] #Total wire length = 145780 um.
[10/17 23:06:10    210s] #Total half perimeter of net bounding box = 115189 um.
[10/17 23:06:10    210s] #Total wire length on LAYER metal1 = 6532 um.
[10/17 23:06:10    210s] #Total wire length on LAYER metal2 = 44318 um.
[10/17 23:06:10    210s] #Total wire length on LAYER metal3 = 52297 um.
[10/17 23:06:10    210s] #Total wire length on LAYER metal4 = 23782 um.
[10/17 23:06:10    210s] #Total wire length on LAYER metal5 = 14788 um.
[10/17 23:06:10    210s] #Total wire length on LAYER metal6 = 4035 um.
[10/17 23:06:10    210s] #Total wire length on LAYER metal7 = 27 um.
[10/17 23:06:10    210s] #Total wire length on LAYER metal8 = 0 um.
[10/17 23:06:10    210s] #Total wire length on LAYER metal9 = 0 um.
[10/17 23:06:10    210s] #Total wire length on LAYER metal10 = 0 um.
[10/17 23:06:10    210s] #Total number of vias = 56871
[10/17 23:06:10    210s] #Up-Via Summary (total 56871):
[10/17 23:06:10    210s] #           
[10/17 23:06:10    210s] #-----------------------
[10/17 23:06:10    210s] # metal1          31357
[10/17 23:06:10    210s] # metal2          21049
[10/17 23:06:10    210s] # metal3           3601
[10/17 23:06:10    210s] # metal4            685
[10/17 23:06:10    210s] # metal5            177
[10/17 23:06:10    210s] # metal6              2
[10/17 23:06:10    210s] #-----------------------
[10/17 23:06:10    210s] #                 56871 
[10/17 23:06:10    210s] #
[10/17 23:06:10    210s] #detailRoute Statistics:
[10/17 23:06:10    210s] #Cpu time = 00:01:50
[10/17 23:06:10    210s] #Elapsed time = 00:00:30
[10/17 23:06:10    210s] #Increased memory = 31.44 (MB)
[10/17 23:06:10    210s] #Total memory = 1102.57 (MB)
[10/17 23:06:10    210s] #Peak memory = 1382.82 (MB)
[10/17 23:06:10    210s] ### global_detail_route design signature (28): route=872942355 flt_obj=0 vio=1905142130 shield_wire=1
[10/17 23:06:10    210s] ### Time Record (DB Export) is installed.
[10/17 23:06:10    211s] ### export design design signature (29): route=872942355 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1614648971 dirty_area=0 del_dirty_area=0 cell=102469566 placement=729895057 pin_access=1560187729 halo=741630521
[10/17 23:06:11    211s] ### Time Record (DB Export) is uninstalled.
[10/17 23:06:11    211s] ### Time Record (Post Callback) is installed.
[10/17 23:06:11    211s] ### Time Record (Post Callback) is uninstalled.
[10/17 23:06:11    211s] #
[10/17 23:06:11    211s] #globalDetailRoute statistics:
[10/17 23:06:11    211s] #Cpu time = 00:02:20
[10/17 23:06:11    211s] #Elapsed time = 00:00:59
[10/17 23:06:11    211s] #Increased memory = 75.60 (MB)
[10/17 23:06:11    211s] #Total memory = 1099.17 (MB)
[10/17 23:06:11    211s] #Peak memory = 1382.82 (MB)
[10/17 23:06:11    211s] #Number of warnings = 3
[10/17 23:06:11    211s] #Total number of warnings = 4
[10/17 23:06:11    211s] #Number of fails = 0
[10/17 23:06:11    211s] #Total number of fails = 0
[10/17 23:06:11    211s] #Complete globalDetailRoute on Tue Oct 17 23:06:11 2023
[10/17 23:06:11    211s] #
[10/17 23:06:11    211s] ### Time Record (globalDetailRoute) is uninstalled.
[10/17 23:06:11    211s] #Default setup view is reset to default.
[10/17 23:06:11    211s] #Default setup view is reset to default.
[10/17 23:06:11    211s] #routeDesign: cpu time = 00:02:21, elapsed time = 00:01:00, memory = 1068.53 (MB), peak = 1382.82 (MB)
[10/17 23:06:11    211s] *** Message Summary: 0 warning(s), 0 error(s)
[10/17 23:06:11    211s] 
[10/17 23:06:11    211s] ### Time Record (routeDesign) is uninstalled.
[10/17 23:06:11    211s] ### 
[10/17 23:06:11    211s] ###   Scalability Statistics
[10/17 23:06:11    211s] ### 
[10/17 23:06:11    211s] ### --------------------------------+----------------+----------------+----------------+
[10/17 23:06:11    211s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[10/17 23:06:11    211s] ### --------------------------------+----------------+----------------+----------------+
[10/17 23:06:11    211s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/17 23:06:11    211s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/17 23:06:11    211s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/17 23:06:11    211s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[10/17 23:06:11    211s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[10/17 23:06:11    211s] ###   Cell Pin Access               |        00:00:02|        00:00:01|             1.0|
[10/17 23:06:11    211s] ###   Data Preparation              |        00:00:00|        00:00:01|             1.0|
[10/17 23:06:11    211s] ###   Global Routing                |        00:00:21|        00:00:21|             1.0|
[10/17 23:06:11    211s] ###   Track Assignment              |        00:00:05|        00:00:04|             1.1|
[10/17 23:06:11    211s] ###   Detail Routing                |        00:01:25|        00:00:21|             4.1|
[10/17 23:06:11    211s] ###   Post Route Wire Spreading     |        00:00:26|        00:00:09|             2.8|
[10/17 23:06:11    211s] ###   Entire Command                |        00:02:21|        00:01:00|             2.4|
[10/17 23:06:11    211s] ### --------------------------------+----------------+----------------+----------------+
[10/17 23:06:11    211s] ### 
[10/17 23:07:12    219s] <CMD> setAnalysisMode -analysisType onChipVariation
[10/17 23:07:41    221s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[10/17 23:07:41    221s] <CMD> optDesign -postRoute
[10/17 23:07:41    221s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1125.8M, totSessionCpu=0:03:42 **
[10/17 23:07:41    221s] **INFO: User settings:
[10/17 23:07:41    221s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/17 23:07:41    221s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[10/17 23:07:41    221s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/17 23:07:41    221s] setNanoRouteMode -routeWithSiDriven                             false
[10/17 23:07:41    221s] setNanoRouteMode -routeWithTimingDriven                         false
[10/17 23:07:41    221s] setNanoRouteMode -timingEngine                                  {}
[10/17 23:07:41    221s] setExtractRCMode -engine                                        preRoute
[10/17 23:07:41    221s] setUsefulSkewMode -ecoRoute                                     false
[10/17 23:07:41    221s] setDelayCalMode -enable_high_fanout                             true
[10/17 23:07:41    221s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[10/17 23:07:41    221s] setDelayCalMode -engine                                         aae
[10/17 23:07:41    221s] setDelayCalMode -ignoreNetLoad                                  false
[10/17 23:07:41    221s] setOptMode -activeHoldViews                                     { default }
[10/17 23:07:41    221s] setOptMode -activeSetupViews                                    { default }
[10/17 23:07:41    221s] setOptMode -autoHoldViews                                       { default}
[10/17 23:07:41    221s] setOptMode -autoSetupViews                                      { default}
[10/17 23:07:41    221s] setOptMode -autoTDGRSetupViews                                  { default}
[10/17 23:07:41    221s] setOptMode -autoViewHoldTargetSlack                             0
[10/17 23:07:41    221s] setOptMode -drcMargin                                           0
[10/17 23:07:41    221s] setOptMode -fixCap                                              true
[10/17 23:07:41    221s] setOptMode -fixDrc                                              true
[10/17 23:07:41    221s] setOptMode -fixFanoutLoad                                       false
[10/17 23:07:41    221s] setOptMode -fixTran                                             true
[10/17 23:07:41    221s] setOptMode -setupTargetSlack                                    0
[10/17 23:07:41    221s] setSIMode -separate_delta_delay_on_data                         true
[10/17 23:07:41    221s] setPlaceMode -place_design_floorplan_mode                       false
[10/17 23:07:41    221s] setPlaceMode -place_detail_preroute_as_obs                      {1 2 3 4 5 6 7 8}
[10/17 23:07:41    221s] setAnalysisMode -analysisType                                   onChipVariation
[10/17 23:07:41    221s] setAnalysisMode -checkType                                      setup
[10/17 23:07:41    221s] setAnalysisMode -clkSrcPath                                     true
[10/17 23:07:41    221s] setAnalysisMode -clockPropagation                               sdcControl
[10/17 23:07:41    221s] setAnalysisMode -virtualIPO                                     false
[10/17 23:07:41    221s] 
[10/17 23:07:41    221s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/17 23:07:41    221s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/17 23:07:42    222s] Creating Cell Server ...(0, 0, 0, 0)
[10/17 23:07:42    222s] Summary for sequential cells identification: 
[10/17 23:07:42    222s]   Identified SBFF number: 16
[10/17 23:07:42    222s]   Identified MBFF number: 0
[10/17 23:07:42    222s]   Identified SB Latch number: 0
[10/17 23:07:42    222s]   Identified MB Latch number: 0
[10/17 23:07:42    222s]   Not identified SBFF number: 0
[10/17 23:07:42    222s]   Not identified MBFF number: 0
[10/17 23:07:42    222s]   Not identified SB Latch number: 0
[10/17 23:07:42    222s]   Not identified MB Latch number: 0
[10/17 23:07:42    222s]   Number of sequential cells which are not FFs: 13
[10/17 23:07:42    222s]  Visiting view : default
[10/17 23:07:42    222s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:07:42    222s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:07:42    222s]  Visiting view : default
[10/17 23:07:42    222s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:07:42    222s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:07:42    222s]  Setting StdDelay to 10.10
[10/17 23:07:42    222s] Creating Cell Server, finished. 
[10/17 23:07:42    222s] 
[10/17 23:07:42    222s] Need call spDPlaceInit before registerPrioInstLoc.
[10/17 23:07:42    222s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:07:42    222s] Switching SI Aware to true by default in postroute mode   
[10/17 23:07:42    222s] GigaOpt running with 8 threads.
[10/17 23:07:42    222s] Info: 8 threads available for lower-level modules during optimization.
[10/17 23:07:42    222s] OPERPROF: Starting DPlace-Init at level 1, MEM:1629.1M
[10/17 23:07:42    222s] z: 2, totalTracks: 1
[10/17 23:07:42    222s] z: 4, totalTracks: 1
[10/17 23:07:42    222s] z: 6, totalTracks: 1
[10/17 23:07:42    222s] z: 8, totalTracks: 1
[10/17 23:07:42    222s] All LLGs are deleted
[10/17 23:07:42    222s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1629.1M
[10/17 23:07:42    222s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1629.1M
[10/17 23:07:42    222s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1629.1M
[10/17 23:07:42    222s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1629.1M
[10/17 23:07:42    222s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/17 23:07:42    222s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1629.1M
[10/17 23:07:42    222s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.040, REAL:0.018, MEM:1661.1M
[10/17 23:07:42    222s] SiteArray: non-trimmed site array dimensions = 115 x 854
[10/17 23:07:42    222s] SiteArray: use 471,040 bytes
[10/17 23:07:42    222s] SiteArray: current memory after site array memory allocation 1661.1M
[10/17 23:07:42    222s] SiteArray: FP blocked sites are writable
[10/17 23:07:42    222s] Estimated cell power/ground rail width = 0.197 um
[10/17 23:07:42    222s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 23:07:42    222s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1661.1M
[10/17 23:07:42    222s] Process 364 wires and vias for routing blockage analysis
[10/17 23:07:42    222s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.014, MEM:1661.1M
[10/17 23:07:42    223s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.090, REAL:0.064, MEM:1661.1M
[10/17 23:07:42    223s] OPERPROF:     Starting CMU at level 3, MEM:1661.1M
[10/17 23:07:42    223s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.010, MEM:1661.1M
[10/17 23:07:42    223s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.085, MEM:1661.1M
[10/17 23:07:42    223s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1661.1MB).
[10/17 23:07:42    223s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.170, REAL:0.141, MEM:1661.1M
[10/17 23:07:42    223s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1661.1M
[10/17 23:07:42    223s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.036, MEM:1661.1M
[10/17 23:07:42    223s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:07:42    223s] Saved RC grid cleaned up.
[10/17 23:07:42    223s] LayerId::1 widthSet size::4
[10/17 23:07:42    223s] LayerId::2 widthSet size::4
[10/17 23:07:42    223s] LayerId::3 widthSet size::4
[10/17 23:07:42    223s] LayerId::4 widthSet size::4
[10/17 23:07:42    223s] LayerId::5 widthSet size::4
[10/17 23:07:42    223s] LayerId::6 widthSet size::4
[10/17 23:07:42    223s] LayerId::7 widthSet size::4
[10/17 23:07:42    223s] LayerId::8 widthSet size::4
[10/17 23:07:42    223s] LayerId::9 widthSet size::4
[10/17 23:07:42    223s] LayerId::10 widthSet size::3
[10/17 23:07:42    223s] Updating RC grid for preRoute extraction ...
[10/17 23:07:42    223s] Initializing multi-corner capacitance tables ... 
[10/17 23:07:42    223s] Initializing multi-corner resistance tables ...
[10/17 23:07:42    223s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:07:42    223s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/17 23:07:42    223s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.303820 ; uaWl: 1.000000 ; uaWlH: 0.291942 ; aWlH: 0.000000 ; Pmax: 0.851200 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[10/17 23:07:43    223s] 
[10/17 23:07:43    223s] Creating Lib Analyzer ...
[10/17 23:07:43    223s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:07:43    223s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/17 23:07:43    223s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/17 23:07:43    223s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/17 23:07:43    223s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/17 23:07:43    223s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/17 23:07:43    223s] 
[10/17 23:07:43    223s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/17 23:07:43    223s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:44 mem=1661.1M
[10/17 23:07:43    223s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:44 mem=1661.1M
[10/17 23:07:43    223s] Creating Lib Analyzer, finished. 
[10/17 23:07:43    223s] Effort level <high> specified for reg2reg path_group
[10/17 23:07:44    224s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1070.3M, totSessionCpu=0:03:45 **
[10/17 23:07:44    224s] Existing Dirty Nets : 0
[10/17 23:07:44    224s] New Signature Flow (optDesignCheckOptions) ....
[10/17 23:07:44    224s] #Taking db snapshot
[10/17 23:07:44    224s] #Taking db snapshot ... done
[10/17 23:07:44    224s] OPERPROF: Starting checkPlace at level 1, MEM:1572.1M
[10/17 23:07:44    224s] z: 2, totalTracks: 1
[10/17 23:07:44    224s] z: 4, totalTracks: 1
[10/17 23:07:44    224s] z: 6, totalTracks: 1
[10/17 23:07:44    224s] z: 8, totalTracks: 1
[10/17 23:07:44    224s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1572.1M
[10/17 23:07:44    224s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.022, MEM:1572.1M
[10/17 23:07:44    224s] Begin checking placement ... (start mem=1572.1M, init mem=1572.1M)
[10/17 23:07:44    225s] 
[10/17 23:07:44    225s] Running CheckPlace using 8 threads!...
[10/17 23:07:44    225s] 
[10/17 23:07:44    225s] ...checkPlace MT is done!
[10/17 23:07:44    225s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1572.1M
[10/17 23:07:44    225s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.030, REAL:0.032, MEM:1572.1M
[10/17 23:07:44    225s] *info: Placed = 21788         
[10/17 23:07:44    225s] *info: Unplaced = 0           
[10/17 23:07:44    225s] Placement Density:100.00%(26124/26124)
[10/17 23:07:44    225s] Placement Density (including fixed std cells):100.00%(26124/26124)
[10/17 23:07:44    225s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1572.1M
[10/17 23:07:44    225s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.020, REAL:0.022, MEM:1572.1M
[10/17 23:07:44    225s] Finished checkPlace (total: cpu=0:00:00.9, real=0:00:00.0; vio checks: cpu=0:00:00.8, real=0:00:00.0; mem=1572.1M)
[10/17 23:07:44    225s] OPERPROF: Finished checkPlace at level 1, CPU:0.920, REAL:0.516, MEM:1572.1M
[10/17 23:07:45    225s]  Initial DC engine is -> aae
[10/17 23:07:45    225s]  
[10/17 23:07:45    225s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/17 23:07:45    225s]  
[10/17 23:07:45    225s]  
[10/17 23:07:45    225s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/17 23:07:45    225s]  
[10/17 23:07:45    225s] Reset EOS DB
[10/17 23:07:45    225s] Ignoring AAE DB Resetting ...
[10/17 23:07:45    225s]  Set Options for AAE Based Opt flow 
[10/17 23:07:45    225s] *** optDesign -postRoute ***
[10/17 23:07:45    225s] DRC Margin: user margin 0.0; extra margin 0
[10/17 23:07:45    225s] Setup Target Slack: user slack 0
[10/17 23:07:45    225s] Hold Target Slack: user slack 0
[10/17 23:07:45    225s] Opt: RC extraction mode changed to 'detail'
[10/17 23:07:45    225s] All LLGs are deleted
[10/17 23:07:45    225s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1572.1M
[10/17 23:07:45    225s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1572.1M
[10/17 23:07:45    225s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1572.1M
[10/17 23:07:45    225s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1572.1M
[10/17 23:07:45    225s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1572.1M
[10/17 23:07:45    225s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.040, REAL:0.023, MEM:1572.1M
[10/17 23:07:45    225s] Fast DP-INIT is on for default
[10/17 23:07:45    225s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.055, MEM:1572.1M
[10/17 23:07:45    225s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.066, MEM:1572.1M
[10/17 23:07:45    225s] Multi-VT timing optimization disabled based on library information.
[10/17 23:07:45    225s] Deleting Cell Server ...
[10/17 23:07:45    225s] Deleting Lib Analyzer.
[10/17 23:07:45    226s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/17 23:07:45    226s] Creating Cell Server ...(0, 0, 0, 0)
[10/17 23:07:45    226s] Summary for sequential cells identification: 
[10/17 23:07:45    226s]   Identified SBFF number: 16
[10/17 23:07:45    226s]   Identified MBFF number: 0
[10/17 23:07:45    226s]   Identified SB Latch number: 0
[10/17 23:07:45    226s]   Identified MB Latch number: 0
[10/17 23:07:45    226s]   Not identified SBFF number: 0
[10/17 23:07:45    226s]   Not identified MBFF number: 0
[10/17 23:07:45    226s]   Not identified SB Latch number: 0
[10/17 23:07:45    226s]   Not identified MB Latch number: 0
[10/17 23:07:45    226s]   Number of sequential cells which are not FFs: 13
[10/17 23:07:45    226s]  Visiting view : default
[10/17 23:07:45    226s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:07:45    226s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:07:45    226s]  Visiting view : default
[10/17 23:07:45    226s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:07:45    226s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:07:45    226s]  Setting StdDelay to 10.10
[10/17 23:07:45    226s] Creating Cell Server, finished. 
[10/17 23:07:45    226s] 
[10/17 23:07:45    226s] Deleting Cell Server ...
[10/17 23:07:45    226s] ** INFO : this run is activating 'postRoute' automaton
[10/17 23:07:45    226s] Extraction called for design 'DLX' of instances=21788 and nets=8606 using extraction engine 'postRoute' at effort level 'low' .
[10/17 23:07:45    226s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/17 23:07:45    226s] Type 'man IMPEXT-3530' for more detail.
[10/17 23:07:45    226s] PostRoute (effortLevel low) RC Extraction called for design DLX.
[10/17 23:07:45    226s] RC Extraction called in multi-corner(1) mode.
[10/17 23:07:45    226s] Process corner(s) are loaded.
[10/17 23:07:45    226s]  Corner: standard
[10/17 23:07:45    226s] extractDetailRC Option : -outfile /tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d  -extended
[10/17 23:07:45    226s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[10/17 23:07:45    226s]       RC Corner Indexes            0   
[10/17 23:07:45    226s] Capacitance Scaling Factor   : 1.00000 
[10/17 23:07:45    226s] Coupling Cap. Scaling Factor : 1.00000 
[10/17 23:07:45    226s] Resistance Scaling Factor    : 1.00000 
[10/17 23:07:45    226s] Clock Cap. Scaling Factor    : 1.00000 
[10/17 23:07:45    226s] Clock Res. Scaling Factor    : 1.00000 
[10/17 23:07:45    226s] Shrink Factor                : 1.00000
[10/17 23:07:45    226s] LayerId::1 widthSet size::4
[10/17 23:07:45    226s] LayerId::2 widthSet size::4
[10/17 23:07:45    226s] LayerId::3 widthSet size::4
[10/17 23:07:45    226s] LayerId::4 widthSet size::4
[10/17 23:07:45    226s] LayerId::5 widthSet size::4
[10/17 23:07:45    226s] LayerId::6 widthSet size::4
[10/17 23:07:45    226s] LayerId::7 widthSet size::4
[10/17 23:07:45    226s] LayerId::8 widthSet size::4
[10/17 23:07:45    226s] LayerId::9 widthSet size::4
[10/17 23:07:45    226s] LayerId::10 widthSet size::3
[10/17 23:07:45    226s] Initializing multi-corner capacitance tables ... 
[10/17 23:07:45    226s] Initializing multi-corner resistance tables ...
[10/17 23:07:45    226s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.303820 ; uaWl: 1.000000 ; uaWlH: 0.291942 ; aWlH: 0.000000 ; Pmax: 0.851200 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[10/17 23:07:45    226s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1563.1M)
[10/17 23:07:46    226s] Creating parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d' for storing RC.
[10/17 23:07:46    227s] Extracted 10.0017% (CPU Time= 0:00:00.7  MEM= 1601.2M)
[10/17 23:07:46    227s] Extracted 20.0015% (CPU Time= 0:00:00.8  MEM= 1625.2M)
[10/17 23:07:46    227s] Extracted 30.0013% (CPU Time= 0:00:00.9  MEM= 1625.2M)
[10/17 23:07:46    227s] Extracted 40.0011% (CPU Time= 0:00:01.0  MEM= 1625.2M)
[10/17 23:07:46    227s] Extracted 50.0019% (CPU Time= 0:00:01.2  MEM= 1625.2M)
[10/17 23:07:47    227s] Extracted 60.0017% (CPU Time= 0:00:01.4  MEM= 1625.2M)
[10/17 23:07:47    227s] Extracted 70.0015% (CPU Time= 0:00:01.5  MEM= 1625.2M)
[10/17 23:07:47    228s] Extracted 80.0013% (CPU Time= 0:00:01.8  MEM= 1625.2M)
[10/17 23:07:47    228s] Extracted 90.0011% (CPU Time= 0:00:02.0  MEM= 1625.2M)
[10/17 23:07:48    229s] Extracted 100% (CPU Time= 0:00:02.7  MEM= 1629.2M)
[10/17 23:07:48    229s] Number of Extracted Resistors     : 162613
[10/17 23:07:48    229s] Number of Extracted Ground Cap.   : 171036
[10/17 23:07:48    229s] Number of Extracted Coupling Cap. : 281976
[10/17 23:07:48    229s] Opening parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d' for reading (mem: 1597.223M)
[10/17 23:07:48    229s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[10/17 23:07:48    229s]  Corner: standard
[10/17 23:07:48    229s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1597.2M)
[10/17 23:07:48    229s] Creating parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb_Filter.rcdb.d' for storing RC.
[10/17 23:07:49    229s] Closing parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d': 8423 access done (mem: 1597.223M)
[10/17 23:07:49    229s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1597.223M)
[10/17 23:07:49    229s] Opening parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d' for reading (mem: 1597.223M)
[10/17 23:07:49    229s] processing rcdb (/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d) for hinst (top) of cell (DLX);
[10/17 23:07:50    230s] Closing parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d': 0 access done (mem: 1597.223M)
[10/17 23:07:50    230s] Lumped Parasitic Loading Completed (total cpu=0:00:01.3, real=0:00:01.0, current mem=1597.223M)
[10/17 23:07:50    230s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:04.7  Real Time: 0:00:05.0  MEM: 1597.223M)
[10/17 23:07:50    230s] Opening parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d' for reading (mem: 1597.223M)
[10/17 23:07:50    230s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1597.2M)
[10/17 23:07:50    230s] LayerId::1 widthSet size::4
[10/17 23:07:50    230s] LayerId::2 widthSet size::4
[10/17 23:07:50    230s] LayerId::3 widthSet size::4
[10/17 23:07:50    230s] LayerId::4 widthSet size::4
[10/17 23:07:50    230s] LayerId::5 widthSet size::4
[10/17 23:07:50    230s] LayerId::6 widthSet size::4
[10/17 23:07:50    230s] LayerId::7 widthSet size::4
[10/17 23:07:50    230s] LayerId::8 widthSet size::4
[10/17 23:07:50    230s] LayerId::9 widthSet size::4
[10/17 23:07:50    230s] LayerId::10 widthSet size::3
[10/17 23:07:50    230s] Initializing multi-corner capacitance tables ... 
[10/17 23:07:50    230s] Initializing multi-corner resistance tables ...
[10/17 23:07:50    230s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.303820 ; uaWl: 1.000000 ; uaWlH: 0.291942 ; aWlH: 0.000000 ; Pmax: 0.851200 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[10/17 23:07:51    232s] Starting delay calculation for Hold views
[10/17 23:07:52    233s] AAE DB initialization (MEM=1669.97 CPU=0:00:00.0 REAL=0:00:00.0) 
[10/17 23:07:52    233s] #################################################################################
[10/17 23:07:52    233s] # Design Stage: PostRoute
[10/17 23:07:52    233s] # Design Name: DLX
[10/17 23:07:52    233s] # Design Mode: 90nm
[10/17 23:07:52    233s] # Analysis Mode: MMMC OCV 
[10/17 23:07:52    233s] # Parasitics Mode: SPEF/RCDB 
[10/17 23:07:52    233s] # Signoff Settings: SI Off 
[10/17 23:07:52    233s] #################################################################################
[10/17 23:07:52    233s] Topological Sorting (REAL = 0:00:00.0, MEM = 1670.0M, InitMEM = 1670.0M)
[10/17 23:07:52    233s] Calculate late delays in OCV mode...
[10/17 23:07:52    233s] Calculate early delays in OCV mode...
[10/17 23:07:52    233s] Start delay calculation (fullDC) (8 T). (MEM=1677.98)
[10/17 23:07:52    233s] Start AAE Lib Loading. (MEM=1697.71)
[10/17 23:07:52    233s] End AAE Lib Loading. (MEM=1716.79 CPU=0:00:00.0 Real=0:00:00.0)
[10/17 23:07:52    233s] End AAE Lib Interpolated Model. (MEM=1716.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 23:07:52    233s] First Iteration Infinite Tw... 
[10/17 23:07:55    240s] Total number of fetched objects 8651
[10/17 23:07:55    241s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/17 23:07:55    241s] End delay calculation. (MEM=2186.46 CPU=0:00:06.8 REAL=0:00:02.0)
[10/17 23:07:56    241s] End delay calculation (fullDC). (MEM=2036.61 CPU=0:00:08.1 REAL=0:00:04.0)
[10/17 23:07:56    241s] *** CDM Built up (cpu=0:00:08.3  real=0:00:04.0  mem= 2036.6M) ***
[10/17 23:07:57    242s] *** Done Building Timing Graph (cpu=0:00:09.6 real=0:00:06.0 totSessionCpu=0:04:02 mem=2036.6M)
[10/17 23:07:57    242s] Done building cte hold timing graph (HoldAware) cpu=0:00:11.3 real=0:00:07.0 totSessionCpu=0:04:02 mem=2036.6M ***
[10/17 23:07:59    245s] Starting delay calculation for Setup views
[10/17 23:07:59    245s] Starting SI iteration 1 using Infinite Timing Windows
[10/17 23:07:59    245s] #################################################################################
[10/17 23:07:59    245s] # Design Stage: PostRoute
[10/17 23:07:59    245s] # Design Name: DLX
[10/17 23:07:59    245s] # Design Mode: 90nm
[10/17 23:07:59    245s] # Analysis Mode: MMMC OCV 
[10/17 23:07:59    245s] # Parasitics Mode: SPEF/RCDB 
[10/17 23:07:59    245s] # Signoff Settings: SI On 
[10/17 23:07:59    245s] #################################################################################
[10/17 23:07:59    245s] Topological Sorting (REAL = 0:00:00.0, MEM = 2047.4M, InitMEM = 2047.4M)
[10/17 23:07:59    246s] Setting infinite Tws ...
[10/17 23:07:59    246s] First Iteration Infinite Tw... 
[10/17 23:07:59    246s] Calculate early delays in OCV mode...
[10/17 23:07:59    246s] Calculate late delays in OCV mode...
[10/17 23:07:59    246s] Start delay calculation (fullDC) (8 T). (MEM=2047.41)
[10/17 23:08:00    246s] End AAE Lib Interpolated Model. (MEM=2059.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 23:08:04    256s] Total number of fetched objects 8651
[10/17 23:08:04    256s] AAE_INFO-618: Total number of nets in the design is 8606,  100.0 percent of the nets selected for SI analysis
[10/17 23:08:04    256s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/17 23:08:04    256s] End delay calculation. (MEM=2102.8 CPU=0:00:10.0 REAL=0:00:04.0)
[10/17 23:08:04    256s] End delay calculation (fullDC). (MEM=2102.8 CPU=0:00:10.8 REAL=0:00:05.0)
[10/17 23:08:04    256s] *** CDM Built up (cpu=0:00:11.3  real=0:00:05.0  mem= 2102.8M) ***
[10/17 23:08:05    258s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2102.8M)
[10/17 23:08:05    258s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/17 23:08:05    258s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2102.8M)
[10/17 23:08:05    258s] 
[10/17 23:08:05    258s] Executing IPO callback for view pruning ..
[10/17 23:08:05    258s] Starting SI iteration 2
[10/17 23:08:05    258s] Calculate early delays in OCV mode...
[10/17 23:08:05    258s] Calculate late delays in OCV mode...
[10/17 23:08:05    258s] Start delay calculation (fullDC) (8 T). (MEM=1789.92)
[10/17 23:08:05    259s] End AAE Lib Interpolated Model. (MEM=1789.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 23:08:06    259s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[10/17 23:08:06    259s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 8651. 
[10/17 23:08:06    259s] Total number of fetched objects 8651
[10/17 23:08:06    259s] AAE_INFO-618: Total number of nets in the design is 8606,  0.1 percent of the nets selected for SI analysis
[10/17 23:08:06    259s] End delay calculation. (MEM=2119.2 CPU=0:00:00.6 REAL=0:00:01.0)
[10/17 23:08:06    259s] End delay calculation (fullDC). (MEM=2119.2 CPU=0:00:00.7 REAL=0:00:01.0)
[10/17 23:08:06    259s] *** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 2119.2M) ***
[10/17 23:08:07    261s] *** Done Building Timing Graph (cpu=0:00:16.0 real=0:00:08.0 totSessionCpu=0:04:21 mem=2117.2M)
[10/17 23:08:07    261s] End AAE Lib Interpolated Model. (MEM=2117.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 23:08:07    261s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2117.2M
[10/17 23:08:07    261s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.017, MEM:2117.2M
[10/17 23:08:08    262s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.096  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2913   |  1458   |  1919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.222%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:41, real = 0:00:27, mem = 1360.7M, totSessionCpu=0:04:22 **
[10/17 23:08:08    262s] Setting latch borrow mode to budget during optimization.
[10/17 23:08:09    264s] Glitch fixing enabled
[10/17 23:08:09    264s] **INFO: Start fixing DRV (Mem = 1813.74M) ...
[10/17 23:08:09    264s] Begin: GigaOpt DRV Optimization
[10/17 23:08:09    264s] Glitch fixing enabled
[10/17 23:08:09    264s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 8  -glitch
[10/17 23:08:09    264s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[10/17 23:08:09    264s] Info: 3 clock nets excluded from IPO operation.
[10/17 23:08:09    264s] End AAE Lib Interpolated Model. (MEM=1813.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 23:08:09    264s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:24.5/0:07:18.2 (0.6), mem = 1813.7M
[10/17 23:08:09    264s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14053.1
[10/17 23:08:09    264s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[10/17 23:08:09    264s] ### Creating PhyDesignMc. totSessionCpu=0:04:25 mem=1813.7M
[10/17 23:08:09    264s] OPERPROF: Starting DPlace-Init at level 1, MEM:1813.7M
[10/17 23:08:09    264s] z: 2, totalTracks: 1
[10/17 23:08:09    264s] z: 4, totalTracks: 1
[10/17 23:08:09    264s] z: 6, totalTracks: 1
[10/17 23:08:09    264s] z: 8, totalTracks: 1
[10/17 23:08:09    264s] #spOpts: mergeVia=F 
[10/17 23:08:09    264s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1813.7M
[10/17 23:08:09    264s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.023, MEM:1813.7M
[10/17 23:08:09    264s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1813.7MB).
[10/17 23:08:09    264s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.062, MEM:1813.7M
[10/17 23:08:09    264s] TotalInstCnt at PhyDesignMc Initialization: 7,125
[10/17 23:08:10    264s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:25 mem=1845.8M
[10/17 23:08:10    264s] ### Creating TopoMgr, started
[10/17 23:08:10    264s] ### Creating TopoMgr, finished
[10/17 23:08:10    264s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:10    264s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:10    264s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:10    264s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:10    264s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:10    264s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:10    265s] ### Creating RouteCongInterface, started
[10/17 23:08:10    265s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:10    265s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:10    265s] ### Creating LA Mngr. totSessionCpu=0:04:25 mem=2009.8M
[10/17 23:08:10    265s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/17 23:08:10    265s] ### Creating LA Mngr, finished. totSessionCpu=0:04:26 mem=2009.8M
[10/17 23:08:10    265s] ### Creating RouteCongInterface, finished
[10/17 23:08:10    265s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[10/17 23:08:10    265s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:10    265s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:10    265s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:10    265s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:10    265s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:10    265s] 
[10/17 23:08:10    265s] Creating Lib Analyzer ...
[10/17 23:08:10    265s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:11    265s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/17 23:08:11    265s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/17 23:08:11    265s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/17 23:08:11    265s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/17 23:08:11    265s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/17 23:08:11    265s] 
[10/17 23:08:11    265s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/17 23:08:11    266s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:26 mem=2009.8M
[10/17 23:08:11    266s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:26 mem=2009.8M
[10/17 23:08:11    266s] Creating Lib Analyzer, finished. 
[10/17 23:08:14    269s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[10/17 23:08:14    269s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2217.8M
[10/17 23:08:14    269s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.003, MEM:2217.8M
[10/17 23:08:14    269s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/17 23:08:14    269s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[10/17 23:08:14    269s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/17 23:08:14    269s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[10/17 23:08:14    269s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/17 23:08:14    269s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/17 23:08:15    270s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/17 23:08:15    270s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/17 23:08:15    270s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 100.00|          |         |
[10/17 23:08:15    270s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 8 threads.
[10/17 23:08:15    270s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[10/17 23:08:15    270s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[10/17 23:08:15    270s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.05|     0.00|       0|       0|       0| 100.00| 0:00:00.0|  2217.8M|
[10/17 23:08:15    270s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[10/17 23:08:15    270s] Bottom Preferred Layer:
[10/17 23:08:15    270s]     None
[10/17 23:08:15    270s] Via Pillar Rule:
[10/17 23:08:15    270s]     None
[10/17 23:08:15    270s] 
[10/17 23:08:15    270s] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2217.8M) ***
[10/17 23:08:15    270s] 
[10/17 23:08:15    270s] Begin: glitch net info
[10/17 23:08:15    270s] glitch slack range: number of glitch nets
[10/17 23:08:15    270s] glitch slack < -0.32 : 0
[10/17 23:08:15    270s] -0.32 < glitch slack < -0.28 : 0
[10/17 23:08:15    270s] -0.28 < glitch slack < -0.24 : 0
[10/17 23:08:15    270s] -0.24 < glitch slack < -0.2 : 0
[10/17 23:08:15    270s] -0.2 < glitch slack < -0.16 : 0
[10/17 23:08:15    270s] -0.16 < glitch slack < -0.12 : 0
[10/17 23:08:15    270s] -0.12 < glitch slack < -0.08 : 0
[10/17 23:08:15    270s] -0.08 < glitch slack < -0.04 : 0
[10/17 23:08:15    270s] -0.04 < glitch slack : 0
[10/17 23:08:15    270s] End: glitch net info
[10/17 23:08:15    270s] Total-nets :: 8423, Stn-nets :: 0, ratio :: 0 %
[10/17 23:08:15    270s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2008.3M
[10/17 23:08:15    270s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.044, MEM:2009.8M
[10/17 23:08:15    270s] TotalInstCnt at PhyDesignMc Destruction: 7,125
[10/17 23:08:15    270s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14053.1
[10/17 23:08:15    270s] *** DrvOpt [finish] : cpu/real = 0:00:06.0/0:00:05.8 (1.0), totSession cpu/real = 0:04:30.5/0:07:24.1 (0.6), mem = 2009.8M
[10/17 23:08:15    270s] 
[10/17 23:08:15    270s] =============================================================================================
[10/17 23:08:15    270s]  Step TAT Report for DrvOpt #1
[10/17 23:08:15    270s] =============================================================================================
[10/17 23:08:15    270s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/17 23:08:15    270s] ---------------------------------------------------------------------------------------------
[10/17 23:08:15    270s] [ SlackTraversorInit     ]      1   0:00:00.3  (   5.7 % )     0:00:00.3 /  0:00:00.3    1.0
[10/17 23:08:15    270s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[10/17 23:08:15    270s] [ LibAnalyzerInit        ]      2   0:00:01.0  (  16.7 % )     0:00:01.0 /  0:00:01.0    1.0
[10/17 23:08:15    270s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/17 23:08:15    270s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   5.4 % )     0:00:00.3 /  0:00:00.2    0.6
[10/17 23:08:15    270s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.6 % )     0:00:00.6 /  0:00:00.6    1.0
[10/17 23:08:15    270s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (   6.1 % )     0:00:00.4 /  0:00:00.3    0.9
[10/17 23:08:15    270s] [ DrvFindVioNets         ]      2   0:00:00.2  (   3.5 % )     0:00:00.2 /  0:00:00.6    2.9
[10/17 23:08:15    270s] [ DrvComputeSummary      ]      2   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    1.0
[10/17 23:08:15    270s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.9
[10/17 23:08:15    270s] [ MISC                   ]          0:00:03.3  (  56.2 % )     0:00:03.3 /  0:00:03.2    1.0
[10/17 23:08:15    270s] ---------------------------------------------------------------------------------------------
[10/17 23:08:15    270s]  DrvOpt #1 TOTAL                    0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:06.1    1.0
[10/17 23:08:15    270s] ---------------------------------------------------------------------------------------------
[10/17 23:08:15    270s] 
[10/17 23:08:15    270s] drv optimizer changes nothing and skips refinePlace
[10/17 23:08:15    270s] End: GigaOpt DRV Optimization
[10/17 23:08:15    270s] **optDesign ... cpu = 0:00:49, real = 0:00:34, mem = 1463.9M, totSessionCpu=0:04:31 **
[10/17 23:08:15    270s] *info:
[10/17 23:08:15    270s] **INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1953.82M).
[10/17 23:08:15    270s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1953.8M
[10/17 23:08:15    270s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.029, MEM:1953.8M
[10/17 23:08:16    271s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.10min mem=1953.8M)                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.096  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2913   |  1458   |  1919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.222%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:50, real = 0:00:35, mem = 1458.1M, totSessionCpu=0:04:32 **
[10/17 23:08:16    272s]   DRV Snapshot: (REF)
[10/17 23:08:16    272s]          Tran DRV: 0 (2)
[10/17 23:08:16    272s]           Cap DRV: 0 (1)
[10/17 23:08:16    272s]        Fanout DRV: 0 (0)
[10/17 23:08:16    272s]            Glitch: 0 (0)
[10/17 23:08:16    272s] *** Timing Is met
[10/17 23:08:16    272s] *** Check timing (0:00:00.0)
[10/17 23:08:16    272s] *** Setup timing is met (target slack 0ns)
[10/17 23:08:16    272s]   Timing Snapshot: (REF)
[10/17 23:08:16    272s]      Weighted WNS: 0.000
[10/17 23:08:16    272s]       All  PG WNS: 0.000
[10/17 23:08:16    272s]       High PG WNS: 0.000
[10/17 23:08:16    272s]       All  PG TNS: 0.000
[10/17 23:08:16    272s]       High PG TNS: 0.000
[10/17 23:08:16    272s]    Category Slack: { [L, 0.050] [H, 0.096] }
[10/17 23:08:16    272s] 
[10/17 23:08:16    272s] Running postRoute recovery in preEcoRoute mode
[10/17 23:08:16    272s] **optDesign ... cpu = 0:00:50, real = 0:00:35, mem = 1454.3M, totSessionCpu=0:04:32 **
[10/17 23:08:17    272s]   DRV Snapshot: (TGT)
[10/17 23:08:17    272s]          Tran DRV: 0 (2)
[10/17 23:08:17    272s]           Cap DRV: 0 (1)
[10/17 23:08:17    272s]        Fanout DRV: 0 (0)
[10/17 23:08:17    272s]            Glitch: 0 (0)
[10/17 23:08:17    272s] Checking DRV degradation...
[10/17 23:08:17    272s] 
[10/17 23:08:17    272s] Recovery Manager:
[10/17 23:08:17    272s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/17 23:08:17    272s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/17 23:08:17    272s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[10/17 23:08:17    272s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[10/17 23:08:17    272s] 
[10/17 23:08:17    272s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/17 23:08:17    272s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1944.22M, totSessionCpu=0:04:33).
[10/17 23:08:17    272s] **optDesign ... cpu = 0:00:51, real = 0:00:36, mem = 1454.4M, totSessionCpu=0:04:33 **
[10/17 23:08:17    272s] 
[10/17 23:08:17    273s]   DRV Snapshot: (REF)
[10/17 23:08:17    273s]          Tran DRV: 0 (2)
[10/17 23:08:17    273s]           Cap DRV: 0 (1)
[10/17 23:08:17    273s]        Fanout DRV: 0 (0)
[10/17 23:08:17    273s]            Glitch: 0 (0)
[10/17 23:08:17    273s] Skipping post route harden opt
[10/17 23:08:17    273s] ### Creating LA Mngr. totSessionCpu=0:04:33 mem=1944.2M
[10/17 23:08:17    273s] ### Creating LA Mngr, finished. totSessionCpu=0:04:33 mem=1944.2M
[10/17 23:08:17    273s] Default Rule : ""
[10/17 23:08:17    273s] Non Default Rules :
[10/17 23:08:17    273s] Worst Slack : 0.096 ns
[10/17 23:08:17    273s] 
[10/17 23:08:17    273s] Start Layer Assignment ...
[10/17 23:08:17    273s] WNS(0.096ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)
[10/17 23:08:17    273s] 
[10/17 23:08:17    273s] Select 0 cadidates out of 8606.
[10/17 23:08:17    273s] No critical nets selected. Skipped !
[10/17 23:08:17    273s] GigaOpt: setting up router preferences
[10/17 23:08:17    273s] GigaOpt: 1 nets assigned router directives
[10/17 23:08:17    273s] 
[10/17 23:08:17    273s] Start Assign Priority Nets ...
[10/17 23:08:17    273s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/17 23:08:17    273s] Existing Priority Nets 0 (0.0%)
[10/17 23:08:17    273s] Total Assign Priority Nets 118 (1.4%)
[10/17 23:08:17    273s] ### Creating LA Mngr. totSessionCpu=0:04:33 mem=1944.2M
[10/17 23:08:17    273s] ### Creating LA Mngr, finished. totSessionCpu=0:04:33 mem=1944.2M
[10/17 23:08:18    273s] Default Rule : ""
[10/17 23:08:18    273s] Non Default Rules :
[10/17 23:08:18    273s] Worst Slack : 0.050 ns
[10/17 23:08:18    273s] 
[10/17 23:08:18    273s] Start Layer Assignment ...
[10/17 23:08:18    273s] WNS(0.050ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)
[10/17 23:08:18    273s] 
[10/17 23:08:18    273s] Select 0 cadidates out of 8606.
[10/17 23:08:18    273s] No critical nets selected. Skipped !
[10/17 23:08:18    273s] GigaOpt: setting up router preferences
[10/17 23:08:18    273s] GigaOpt: 6 nets assigned router directives
[10/17 23:08:18    273s] 
[10/17 23:08:18    273s] Start Assign Priority Nets ...
[10/17 23:08:18    273s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[10/17 23:08:18    273s] Existing Priority Nets 0 (0.0%)
[10/17 23:08:18    273s] Total Assign Priority Nets 133 (1.5%)
[10/17 23:08:18    273s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2030.2M
[10/17 23:08:18    273s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:2030.2M
[10/17 23:08:18    274s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.096  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2913   |  1458   |  1919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.222%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:53, real = 0:00:37, mem = 1376.1M, totSessionCpu=0:04:35 **
[10/17 23:08:18    274s] Running refinePlace -preserveRouting true -hardFence false
[10/17 23:08:18    274s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1880.2M
[10/17 23:08:18    274s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1880.2M
[10/17 23:08:18    274s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1880.2M
[10/17 23:08:18    274s] z: 2, totalTracks: 1
[10/17 23:08:18    274s] z: 4, totalTracks: 1
[10/17 23:08:18    274s] z: 6, totalTracks: 1
[10/17 23:08:18    274s] z: 8, totalTracks: 1
[10/17 23:08:18    274s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1880.2M
[10/17 23:08:18    274s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.023, MEM:1880.2M
[10/17 23:08:18    274s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1880.2MB).
[10/17 23:08:18    274s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.060, REAL:0.068, MEM:1880.2M
[10/17 23:08:18    274s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.060, REAL:0.069, MEM:1880.2M
[10/17 23:08:18    274s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14053.1
[10/17 23:08:18    274s] OPERPROF:   Starting RefinePlace at level 2, MEM:1880.2M
[10/17 23:08:18    274s] *** Starting refinePlace (0:04:35 mem=1880.2M) ***
[10/17 23:08:18    274s] Total net bbox length = 1.092e+05 (5.955e+04 4.968e+04) (ext = 2.398e+04)
[10/17 23:08:18    274s] **ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
[10/17 23:08:18    274s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[10/17 23:08:18    274s] Type 'man IMPSP-5140' for more detail.
[10/17 23:08:18    274s] **WARN: (IMPSP-315):	Found 21788 instances insts with no PG Term connections.
[10/17 23:08:18    274s] Type 'man IMPSP-315' for more detail.
[10/17 23:08:18    274s] Total net bbox length = 1.092e+05 (5.955e+04 4.968e+04) (ext = 2.398e+04)
[10/17 23:08:18    274s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1880.2MB
[10/17 23:08:18    274s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=1880.2MB) @(0:04:35 - 0:04:35).
[10/17 23:08:18    274s] *** Finished refinePlace (0:04:35 mem=1880.2M) ***
[10/17 23:08:18    274s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14053.1
[10/17 23:08:18    274s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.080, REAL:0.077, MEM:1880.2M
[10/17 23:08:18    274s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1880.2M
[10/17 23:08:19    275s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.070, REAL:0.038, MEM:1881.6M
[10/17 23:08:19    275s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.210, REAL:0.185, MEM:1881.6M
[10/17 23:08:19    275s] **ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
-routeWithEco false                       # bool, default=false
[10/17 23:08:19    275s] -routeWithEco true                        # bool, default=false, user setting
[10/17 23:08:19    275s] -routeSelectedNetOnly false               # bool, default=false
[10/17 23:08:19    275s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/17 23:08:19    275s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/17 23:08:19    275s] Existing Dirty Nets : 0
[10/17 23:08:19    275s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[10/17 23:08:19    275s] Reset Dirty Nets : 0
[10/17 23:08:19    275s] 
[10/17 23:08:19    275s] globalDetailRoute
[10/17 23:08:19    275s] 
[10/17 23:08:19    275s] ### Time Record (globalDetailRoute) is installed.
[10/17 23:08:19    275s] #Start globalDetailRoute on Tue Oct 17 23:08:19 2023
[10/17 23:08:19    275s] #
[10/17 23:08:19    275s] ### Time Record (Pre Callback) is installed.
[10/17 23:08:19    275s] Closing parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d': 8423 access done (mem: 1881.645M)
[10/17 23:08:19    275s] ### Time Record (Pre Callback) is uninstalled.
[10/17 23:08:19    275s] ### Time Record (DB Import) is installed.
[10/17 23:08:19    275s] ### Time Record (Timing Data Generation) is installed.
[10/17 23:08:19    275s] ### Time Record (Timing Data Generation) is uninstalled.
[10/17 23:08:19    275s] ### Net info: total nets: 8606
[10/17 23:08:19    275s] ### Net info: dirty nets: 0
[10/17 23:08:19    275s] ### Net info: marked as disconnected nets: 0
[10/17 23:08:19    276s] #num needed restored net=0
[10/17 23:08:19    276s] #need_extraction net=0 (total=8606)
[10/17 23:08:19    276s] ### Net info: fully routed nets: 8423
[10/17 23:08:19    276s] ### Net info: trivial (< 2 pins) nets: 183
[10/17 23:08:19    276s] ### Net info: unrouted nets: 0
[10/17 23:08:19    276s] ### Net info: re-extraction nets: 0
[10/17 23:08:19    276s] ### Net info: ignored nets: 0
[10/17 23:08:19    276s] ### Net info: skip routing nets: 0
[10/17 23:08:19    276s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/17 23:08:19    276s] #WARNING (NRDB-2005) SPECIAL_NET gnd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[10/17 23:08:20    276s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[10/17 23:08:20    276s] ### import design signature (30): route=1944234579 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=875715783 dirty_area=0 del_dirty_area=0 cell=102469566 placement=729895057 pin_access=1560187729 halo=0
[10/17 23:08:20    276s] ### Time Record (DB Import) is uninstalled.
[10/17 23:08:20    276s] #NanoRoute Version 20.11-s130_1 NR200802-2257/20_11-UB
[10/17 23:08:20    276s] #RTESIG:78da8dd03d0bc230100660677fc5111d2a58cd5da34957c15545d455a24d45a82934e9e0
[10/17 23:08:20    276s] #       bf37e2a4a8e98dc7c37b1f83e161b905467c82983accf81161b525ce15a7946826a7145a
[10/17 23:08:20    276s] #       98ee17ac3f18ae373b9ae750eaca19484e755d8da1b85b7dbb9ea130a56e2b0fce787fb5
[10/17 23:08:20    276s] #       97d18b2b85efbc75a6f9309829091836e0cf82a4ac6aedbf4b81148f13243b20d521692e
[10/17 23:08:20    276s] #       3930e7b52d745330488c6d6fbf2402b3b5351125c037eddf995260dca8b8c949c54dd6e1
[10/17 23:08:20    276s] #       537996c78304ef1014ae67e13fce37a1fb697a0f5b7cc4bc
[10/17 23:08:20    276s] #
[10/17 23:08:20    276s] #Skip comparing routing design signature in db-snapshot flow
[10/17 23:08:20    277s] ### Time Record (Data Preparation) is installed.
[10/17 23:08:20    277s] #RTESIG:78da8dd0b16ec2301080e1ce3cc5c9300489c0ddc5c4ce8ac45a2ad476ad5ce220a4e048
[10/17 23:08:20    277s] #       b133f0f635746ad5d4f1687ffa6ddf7cf1be3f82605c13e59e0afc20783e32a246ce99b7
[10/17 23:08:20    277s] #       6ac3718bf2b79d98cd178797572e2b684ceb2d649f5dd7aea0be3973bd9ca0b68d19da00
[10/17 23:08:20    277s] #       de867071e7e537d79a7ef2c1dbfe97a1422ba0f802bc2fc89ab633e16f2989d339c96a02
[10/17 23:08:20    277s] #       d2134aa542103e18579bbe169059375cc72481709db3092521f4c3bf772a2c413c5e1653
[10/17 23:08:20    277s] #       3ef4f168044a4ac774da54acd3a69830d2aaa8d221891342714c62f4f74f5fe297d16e
[10/17 23:08:20    277s] #
[10/17 23:08:20    277s] ### Time Record (Data Preparation) is uninstalled.
[10/17 23:08:20    277s] ### Time Record (Global Routing) is installed.
[10/17 23:08:20    277s] ### Time Record (Global Routing) is uninstalled.
[10/17 23:08:20    277s] #Using multithreading with 8 threads.
[10/17 23:08:20    277s] ### Time Record (Data Preparation) is installed.
[10/17 23:08:20    277s] #Start routing data preparation on Tue Oct 17 23:08:20 2023
[10/17 23:08:20    277s] #
[10/17 23:08:20    277s] #Minimum voltage of a net in the design = 0.000.
[10/17 23:08:20    277s] #Maximum voltage of a net in the design = 1.100.
[10/17 23:08:20    277s] #Voltage range [0.000 - 1.100] has 8547 nets.
[10/17 23:08:20    277s] #Voltage range [1.100 - 1.100] has 15 nets.
[10/17 23:08:20    277s] #Voltage range [0.000 - 0.000] has 44 nets.
[10/17 23:08:20    277s] ### Time Record (Cell Pin Access) is installed.
[10/17 23:08:20    277s] #Initial pin access analysis.
[10/17 23:08:20    277s] #Detail pin access analysis.
[10/17 23:08:20    277s] ### Time Record (Cell Pin Access) is uninstalled.
[10/17 23:08:20    277s] # metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
[10/17 23:08:20    277s] # metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
[10/17 23:08:20    277s] # metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
[10/17 23:08:20    277s] # metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/17 23:08:20    277s] # metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/17 23:08:20    277s] # metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
[10/17 23:08:20    277s] # metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[10/17 23:08:20    277s] # metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
[10/17 23:08:20    277s] # metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
[10/17 23:08:20    277s] # metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
[10/17 23:08:20    277s] #Monitoring time of adding inner blkg by smac
[10/17 23:08:20    277s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1379.67 (MB), peak = 1517.34 (MB)
[10/17 23:08:20    277s] #Regenerating Ggrids automatically.
[10/17 23:08:20    277s] #Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
[10/17 23:08:20    277s] #Using automatically generated G-grids.
[10/17 23:08:21    277s] #Done routing data preparation.
[10/17 23:08:21    277s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1380.20 (MB), peak = 1517.34 (MB)
[10/17 23:08:21    277s] #Found 0 nets for post-route si or timing fixing.
[10/17 23:08:21    277s] #
[10/17 23:08:21    277s] #Finished routing data preparation on Tue Oct 17 23:08:21 2023
[10/17 23:08:21    277s] #
[10/17 23:08:21    277s] #Cpu time = 00:00:01
[10/17 23:08:21    277s] #Elapsed time = 00:00:01
[10/17 23:08:21    277s] #Increased memory = 5.09 (MB)
[10/17 23:08:21    277s] #Total memory = 1380.29 (MB)
[10/17 23:08:21    277s] #Peak memory = 1517.34 (MB)
[10/17 23:08:21    277s] #
[10/17 23:08:21    277s] ### Time Record (Data Preparation) is uninstalled.
[10/17 23:08:21    277s] ### Time Record (Global Routing) is installed.
[10/17 23:08:21    277s] #
[10/17 23:08:21    277s] #Start global routing on Tue Oct 17 23:08:21 2023
[10/17 23:08:21    277s] #
[10/17 23:08:21    277s] #
[10/17 23:08:21    277s] #Start global routing initialization on Tue Oct 17 23:08:21 2023
[10/17 23:08:21    277s] #
[10/17 23:08:21    277s] #WARNING (NRGR-22) Design is already detail routed.
[10/17 23:08:21    277s] ### Time Record (Global Routing) is uninstalled.
[10/17 23:08:21    277s] ### Time Record (Data Preparation) is installed.
[10/17 23:08:21    277s] ### Time Record (Data Preparation) is uninstalled.
[10/17 23:08:21    277s] ### track-assign external-init starts on Tue Oct 17 23:08:21 2023 with memory = 1380.07 (MB), peak = 1517.34 (MB)
[10/17 23:08:21    277s] ### Time Record (Track Assignment) is installed.
[10/17 23:08:21    278s] ### Time Record (Track Assignment) is uninstalled.
[10/17 23:08:21    278s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.5 GB --0.96 [8]--
[10/17 23:08:21    278s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[10/17 23:08:21    278s] #Cpu time = 00:00:01
[10/17 23:08:21    278s] #Elapsed time = 00:00:01
[10/17 23:08:21    278s] #Increased memory = 4.96 (MB)
[10/17 23:08:21    278s] #Total memory = 1380.08 (MB)
[10/17 23:08:21    278s] #Peak memory = 1517.34 (MB)
[10/17 23:08:21    278s] #Using multithreading with 8 threads.
[10/17 23:08:21    278s] ### Time Record (Detail Routing) is installed.
[10/17 23:08:22    278s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/17 23:08:22    278s] #
[10/17 23:08:22    278s] #Start Detail Routing..
[10/17 23:08:22    278s] #start initial detail routing ...
[10/17 23:08:22    279s] ### Design has 0 dirty nets, has valid drcs
[10/17 23:08:22    279s] #   number of violations = 0
[10/17 23:08:22    279s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1382.86 (MB), peak = 1517.34 (MB)
[10/17 23:08:22    279s] #Complete Detail Routing.
[10/17 23:08:22    279s] #Total number of nets with non-default rule or having extra spacing = 7
[10/17 23:08:22    279s] #Total wire length = 145780 um.
[10/17 23:08:22    279s] #Total half perimeter of net bounding box = 115189 um.
[10/17 23:08:22    279s] #Total wire length on LAYER metal1 = 6532 um.
[10/17 23:08:22    279s] #Total wire length on LAYER metal2 = 44318 um.
[10/17 23:08:22    279s] #Total wire length on LAYER metal3 = 52297 um.
[10/17 23:08:22    279s] #Total wire length on LAYER metal4 = 23782 um.
[10/17 23:08:22    279s] #Total wire length on LAYER metal5 = 14788 um.
[10/17 23:08:22    279s] #Total wire length on LAYER metal6 = 4035 um.
[10/17 23:08:22    279s] #Total wire length on LAYER metal7 = 27 um.
[10/17 23:08:22    279s] #Total wire length on LAYER metal8 = 0 um.
[10/17 23:08:22    279s] #Total wire length on LAYER metal9 = 0 um.
[10/17 23:08:22    279s] #Total wire length on LAYER metal10 = 0 um.
[10/17 23:08:22    279s] #Total number of vias = 56871
[10/17 23:08:22    279s] #Up-Via Summary (total 56871):
[10/17 23:08:22    279s] #           
[10/17 23:08:22    279s] #-----------------------
[10/17 23:08:22    279s] # metal1          31357
[10/17 23:08:22    279s] # metal2          21049
[10/17 23:08:22    279s] # metal3           3601
[10/17 23:08:22    279s] # metal4            685
[10/17 23:08:22    279s] # metal5            177
[10/17 23:08:22    279s] # metal6              2
[10/17 23:08:22    279s] #-----------------------
[10/17 23:08:22    279s] #                 56871 
[10/17 23:08:22    279s] #
[10/17 23:08:22    279s] #Total number of DRC violations = 0
[10/17 23:08:22    279s] ### Time Record (Detail Routing) is uninstalled.
[10/17 23:08:22    279s] #Cpu time = 00:00:01
[10/17 23:08:22    279s] #Elapsed time = 00:00:01
[10/17 23:08:22    279s] #Increased memory = 0.66 (MB)
[10/17 23:08:22    279s] #Total memory = 1380.73 (MB)
[10/17 23:08:22    279s] #Peak memory = 1517.34 (MB)
[10/17 23:08:23    279s] ### Time Record (Post Route Wire Spreading) is installed.
[10/17 23:08:23    279s] ### max drc and si pitch = 5600 ( 2.80000 um) MT-safe pitch = 3360 ( 1.68000 um) patch pitch = 7680 ( 3.84000 um)
[10/17 23:08:23    280s] #
[10/17 23:08:23    280s] #Start Post Route wire spreading..
[10/17 23:08:23    280s] #
[10/17 23:08:23    280s] #Start data preparation for wire spreading...
[10/17 23:08:23    280s] #
[10/17 23:08:23    280s] #Data preparation is done on Tue Oct 17 23:08:23 2023
[10/17 23:08:23    280s] #
[10/17 23:08:23    280s] ### track-assign engine-init starts on Tue Oct 17 23:08:23 2023 with memory = 1382.86 (MB), peak = 1517.34 (MB)
[10/17 23:08:23    280s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.5 GB --1.11 [8]--
[10/17 23:08:23    280s] #
[10/17 23:08:23    280s] #Start Post Route Wire Spread.
[10/17 23:08:24    282s] #Done with 1389 horizontal wires in 5 hboxes and 577 vertical wires in 5 hboxes.
[10/17 23:08:24    282s] #Complete Post Route Wire Spread.
[10/17 23:08:24    282s] #
[10/17 23:08:24    283s] #Total number of nets with non-default rule or having extra spacing = 7
[10/17 23:08:24    283s] #Total wire length = 146223 um.
[10/17 23:08:24    283s] #Total half perimeter of net bounding box = 115189 um.
[10/17 23:08:24    283s] #Total wire length on LAYER metal1 = 6533 um.
[10/17 23:08:24    283s] #Total wire length on LAYER metal2 = 44439 um.
[10/17 23:08:24    283s] #Total wire length on LAYER metal3 = 52547 um.
[10/17 23:08:24    283s] #Total wire length on LAYER metal4 = 23848 um.
[10/17 23:08:24    283s] #Total wire length on LAYER metal5 = 14794 um.
[10/17 23:08:24    283s] #Total wire length on LAYER metal6 = 4035 um.
[10/17 23:08:24    283s] #Total wire length on LAYER metal7 = 27 um.
[10/17 23:08:24    283s] #Total wire length on LAYER metal8 = 0 um.
[10/17 23:08:24    283s] #Total wire length on LAYER metal9 = 0 um.
[10/17 23:08:24    283s] #Total wire length on LAYER metal10 = 0 um.
[10/17 23:08:24    283s] #Total number of vias = 56871
[10/17 23:08:24    283s] #Up-Via Summary (total 56871):
[10/17 23:08:24    283s] #           
[10/17 23:08:24    283s] #-----------------------
[10/17 23:08:24    283s] # metal1          31357
[10/17 23:08:24    283s] # metal2          21049
[10/17 23:08:24    283s] # metal3           3601
[10/17 23:08:24    283s] # metal4            685
[10/17 23:08:24    283s] # metal5            177
[10/17 23:08:24    283s] # metal6              2
[10/17 23:08:24    283s] #-----------------------
[10/17 23:08:24    283s] #                 56871 
[10/17 23:08:24    283s] #
[10/17 23:08:25    283s] #   number of violations = 0
[10/17 23:08:25    283s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 1383.91 (MB), peak = 1517.34 (MB)
[10/17 23:08:25    283s] #CELL_VIEW DLX,init has no DRC violation.
[10/17 23:08:25    283s] #Total number of DRC violations = 0
[10/17 23:08:25    283s] #Post Route wire spread is done.
[10/17 23:08:25    283s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[10/17 23:08:25    283s] #Total number of nets with non-default rule or having extra spacing = 7
[10/17 23:08:25    283s] #Total wire length = 146223 um.
[10/17 23:08:25    283s] #Total half perimeter of net bounding box = 115189 um.
[10/17 23:08:25    283s] #Total wire length on LAYER metal1 = 6533 um.
[10/17 23:08:25    283s] #Total wire length on LAYER metal2 = 44439 um.
[10/17 23:08:25    283s] #Total wire length on LAYER metal3 = 52547 um.
[10/17 23:08:25    283s] #Total wire length on LAYER metal4 = 23848 um.
[10/17 23:08:25    283s] #Total wire length on LAYER metal5 = 14794 um.
[10/17 23:08:25    283s] #Total wire length on LAYER metal6 = 4035 um.
[10/17 23:08:25    283s] #Total wire length on LAYER metal7 = 27 um.
[10/17 23:08:25    283s] #Total wire length on LAYER metal8 = 0 um.
[10/17 23:08:25    283s] #Total wire length on LAYER metal9 = 0 um.
[10/17 23:08:25    283s] #Total wire length on LAYER metal10 = 0 um.
[10/17 23:08:25    283s] #Total number of vias = 56871
[10/17 23:08:25    283s] #Up-Via Summary (total 56871):
[10/17 23:08:25    283s] #           
[10/17 23:08:25    283s] #-----------------------
[10/17 23:08:25    283s] # metal1          31357
[10/17 23:08:25    283s] # metal2          21049
[10/17 23:08:25    283s] # metal3           3601
[10/17 23:08:25    283s] # metal4            685
[10/17 23:08:25    283s] # metal5            177
[10/17 23:08:25    283s] # metal6              2
[10/17 23:08:25    283s] #-----------------------
[10/17 23:08:25    283s] #                 56871 
[10/17 23:08:25    283s] #
[10/17 23:08:25    283s] #detailRoute Statistics:
[10/17 23:08:25    283s] #Cpu time = 00:00:05
[10/17 23:08:25    283s] #Elapsed time = 00:00:03
[10/17 23:08:25    283s] #Increased memory = 1.71 (MB)
[10/17 23:08:25    283s] #Total memory = 1381.79 (MB)
[10/17 23:08:25    283s] #Peak memory = 1517.34 (MB)
[10/17 23:08:25    283s] #Skip updating routing design signature in db-snapshot flow
[10/17 23:08:25    283s] ### global_detail_route design signature (43): route=1973278389 flt_obj=0 vio=1905142130 shield_wire=1
[10/17 23:08:25    283s] ### Time Record (DB Export) is installed.
[10/17 23:08:25    283s] ### export design design signature (44): route=1973278389 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1307530644 dirty_area=0 del_dirty_area=0 cell=102469566 placement=729895057 pin_access=1560187729 halo=741630521
[10/17 23:08:25    284s] ### Time Record (DB Export) is uninstalled.
[10/17 23:08:25    284s] ### Time Record (Post Callback) is installed.
[10/17 23:08:25    284s] ### Time Record (Post Callback) is uninstalled.
[10/17 23:08:25    284s] #
[10/17 23:08:25    284s] #globalDetailRoute statistics:
[10/17 23:08:25    284s] #Cpu time = 00:00:09
[10/17 23:08:25    284s] #Elapsed time = 00:00:07
[10/17 23:08:25    284s] #Increased memory = -4.05 (MB)
[10/17 23:08:25    284s] #Total memory = 1374.29 (MB)
[10/17 23:08:25    284s] #Peak memory = 1517.34 (MB)
[10/17 23:08:25    284s] #Number of warnings = 3
[10/17 23:08:25    284s] #Total number of warnings = 7
[10/17 23:08:25    284s] #Number of fails = 0
[10/17 23:08:25    284s] #Total number of fails = 0
[10/17 23:08:25    284s] #Complete globalDetailRoute on Tue Oct 17 23:08:25 2023
[10/17 23:08:25    284s] #
[10/17 23:08:25    284s] ### Time Record (globalDetailRoute) is uninstalled.
[10/17 23:08:25    284s] ### 
[10/17 23:08:25    284s] ###   Scalability Statistics
[10/17 23:08:25    284s] ### 
[10/17 23:08:25    284s] ### --------------------------------+----------------+----------------+----------------+
[10/17 23:08:25    284s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[10/17 23:08:25    284s] ### --------------------------------+----------------+----------------+----------------+
[10/17 23:08:25    284s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[10/17 23:08:25    284s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[10/17 23:08:25    284s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[10/17 23:08:25    284s] ###   DB Import                     |        00:00:02|        00:00:01|             1.6|
[10/17 23:08:25    284s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[10/17 23:08:25    284s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[10/17 23:08:25    284s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[10/17 23:08:25    284s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[10/17 23:08:25    284s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[10/17 23:08:25    284s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.1|
[10/17 23:08:25    284s] ###   Post Route Wire Spreading     |        00:00:03|        00:00:02|             1.8|
[10/17 23:08:25    284s] ###   Entire Command                |        00:00:09|        00:00:07|             1.3|
[10/17 23:08:25    284s] ### --------------------------------+----------------+----------------+----------------+
[10/17 23:08:25    284s] ### 
[10/17 23:08:25    284s] **optDesign ... cpu = 0:01:02, real = 0:00:44, mem = 1368.8M, totSessionCpu=0:04:44 **
[10/17 23:08:25    284s] 
[10/17 23:08:25    284s] =============================================================================================
[10/17 23:08:25    284s]  Step TAT Report for EcoRoute #1
[10/17 23:08:25    284s] =============================================================================================
[10/17 23:08:25    284s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/17 23:08:25    284s] ---------------------------------------------------------------------------------------------
[10/17 23:08:25    284s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/17 23:08:25    284s] [ DetailRoute            ]      1   0:00:01.2  (  18.0 % )     0:00:01.2 /  0:00:01.3    1.1
[10/17 23:08:25    284s] [ MISC                   ]          0:00:05.5  (  82.0 % )     0:00:05.5 /  0:00:07.7    1.4
[10/17 23:08:25    284s] ---------------------------------------------------------------------------------------------
[10/17 23:08:25    284s]  EcoRoute #1 TOTAL                  0:00:06.7  ( 100.0 % )     0:00:06.7 /  0:00:09.0    1.3
[10/17 23:08:25    284s] ---------------------------------------------------------------------------------------------
[10/17 23:08:25    284s] 
[10/17 23:08:25    284s] -routeWithEco false                       # bool, default=false
[10/17 23:08:25    284s] -routeSelectedNetOnly false               # bool, default=false
[10/17 23:08:25    284s] -routeWithTimingDriven false              # bool, default=false, user setting
[10/17 23:08:25    284s] -routeWithSiDriven false                  # bool, default=false, user setting
[10/17 23:08:25    284s] New Signature Flow (restoreNanoRouteOptions) ....
[10/17 23:08:25    284s] Extraction called for design 'DLX' of instances=21788 and nets=8606 using extraction engine 'postRoute' at effort level 'low' .
[10/17 23:08:25    284s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/17 23:08:25    284s] Type 'man IMPEXT-3530' for more detail.
[10/17 23:08:25    284s] PostRoute (effortLevel low) RC Extraction called for design DLX.
[10/17 23:08:25    284s] RC Extraction called in multi-corner(1) mode.
[10/17 23:08:25    284s] Process corner(s) are loaded.
[10/17 23:08:25    284s]  Corner: standard
[10/17 23:08:25    284s] extractDetailRC Option : -outfile /tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d -maxResLength 200  -extended
[10/17 23:08:25    284s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[10/17 23:08:25    284s]       RC Corner Indexes            0   
[10/17 23:08:25    284s] Capacitance Scaling Factor   : 1.00000 
[10/17 23:08:25    284s] Coupling Cap. Scaling Factor : 1.00000 
[10/17 23:08:25    284s] Resistance Scaling Factor    : 1.00000 
[10/17 23:08:25    284s] Clock Cap. Scaling Factor    : 1.00000 
[10/17 23:08:25    284s] Clock Res. Scaling Factor    : 1.00000 
[10/17 23:08:25    284s] Shrink Factor                : 1.00000
[10/17 23:08:26    284s] LayerId::1 widthSet size::4
[10/17 23:08:26    284s] LayerId::2 widthSet size::4
[10/17 23:08:26    284s] LayerId::3 widthSet size::4
[10/17 23:08:26    284s] LayerId::4 widthSet size::4
[10/17 23:08:26    284s] LayerId::5 widthSet size::4
[10/17 23:08:26    284s] LayerId::6 widthSet size::4
[10/17 23:08:26    284s] LayerId::7 widthSet size::4
[10/17 23:08:26    284s] LayerId::8 widthSet size::4
[10/17 23:08:26    284s] LayerId::9 widthSet size::4
[10/17 23:08:26    284s] LayerId::10 widthSet size::3
[10/17 23:08:26    284s] Initializing multi-corner capacitance tables ... 
[10/17 23:08:26    284s] Initializing multi-corner resistance tables ...
[10/17 23:08:26    284s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304984 ; uaWl: 1.000000 ; uaWlH: 0.291546 ; aWlH: 0.000000 ; Pmax: 0.851100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[10/17 23:08:26    284s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1881.7M)
[10/17 23:08:27    284s] Creating parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d' for storing RC.
[10/17 23:08:27    285s] Extracted 10.0012% (CPU Time= 0:00:00.7  MEM= 1903.8M)
[10/17 23:08:27    285s] Extracted 20.0015% (CPU Time= 0:00:00.8  MEM= 1927.8M)
[10/17 23:08:27    285s] Extracted 30.0017% (CPU Time= 0:00:00.9  MEM= 1927.8M)
[10/17 23:08:27    285s] Extracted 40.0011% (CPU Time= 0:00:01.1  MEM= 1927.8M)
[10/17 23:08:27    285s] Extracted 50.0014% (CPU Time= 0:00:01.2  MEM= 1927.8M)
[10/17 23:08:28    285s] Extracted 60.0016% (CPU Time= 0:00:01.4  MEM= 1927.8M)
[10/17 23:08:28    286s] Extracted 70.001% (CPU Time= 0:00:01.5  MEM= 1927.8M)
[10/17 23:08:28    286s] Extracted 80.0013% (CPU Time= 0:00:01.8  MEM= 1927.8M)
[10/17 23:08:28    286s] Extracted 90.0015% (CPU Time= 0:00:02.1  MEM= 1927.8M)
[10/17 23:08:29    287s] Extracted 100% (CPU Time= 0:00:02.9  MEM= 1931.8M)
[10/17 23:08:29    287s] Number of Extracted Resistors     : 166928
[10/17 23:08:29    287s] Number of Extracted Ground Cap.   : 175351
[10/17 23:08:29    287s] Number of Extracted Coupling Cap. : 288940
[10/17 23:08:29    287s] Opening parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d' for reading (mem: 1915.785M)
[10/17 23:08:29    287s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[10/17 23:08:29    287s]  Corner: standard
[10/17 23:08:30    287s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1915.8M)
[10/17 23:08:30    287s] Creating parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb_Filter.rcdb.d' for storing RC.
[10/17 23:08:30    287s] Closing parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d': 8423 access done (mem: 1915.785M)
[10/17 23:08:30    287s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1915.785M)
[10/17 23:08:30    288s] Opening parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d' for reading (mem: 1915.785M)
[10/17 23:08:30    288s] processing rcdb (/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d) for hinst (top) of cell (DLX);
[10/17 23:08:31    289s] Closing parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d': 0 access done (mem: 1915.785M)
[10/17 23:08:31    289s] Lumped Parasitic Loading Completed (total cpu=0:00:01.1, real=0:00:01.0, current mem=1915.785M)
[10/17 23:08:31    289s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.0  Real Time: 0:00:06.0  MEM: 1915.785M)
[10/17 23:08:32    289s] **optDesign ... cpu = 0:01:08, real = 0:00:51, mem = 1228.5M, totSessionCpu=0:04:49 **
[10/17 23:08:32    289s] Starting delay calculation for Setup views
[10/17 23:08:32    289s] Starting SI iteration 1 using Infinite Timing Windows
[10/17 23:08:32    289s] #################################################################################
[10/17 23:08:32    289s] # Design Stage: PostRoute
[10/17 23:08:32    289s] # Design Name: DLX
[10/17 23:08:32    289s] # Design Mode: 90nm
[10/17 23:08:32    289s] # Analysis Mode: MMMC OCV 
[10/17 23:08:32    289s] # Parasitics Mode: SPEF/RCDB 
[10/17 23:08:32    289s] # Signoff Settings: SI On 
[10/17 23:08:32    289s] #################################################################################
[10/17 23:08:33    290s] Topological Sorting (REAL = 0:00:00.0, MEM = 1858.1M, InitMEM = 1858.1M)
[10/17 23:08:33    291s] Setting infinite Tws ...
[10/17 23:08:33    291s] First Iteration Infinite Tw... 
[10/17 23:08:33    291s] Calculate early delays in OCV mode...
[10/17 23:08:33    291s] Calculate late delays in OCV mode...
[10/17 23:08:33    291s] Start delay calculation (fullDC) (8 T). (MEM=1858.07)
[10/17 23:08:33    291s] LayerId::1 widthSet size::4
[10/17 23:08:33    291s] LayerId::2 widthSet size::4
[10/17 23:08:33    291s] LayerId::3 widthSet size::4
[10/17 23:08:33    291s] LayerId::4 widthSet size::4
[10/17 23:08:33    291s] LayerId::5 widthSet size::4
[10/17 23:08:33    291s] LayerId::6 widthSet size::4
[10/17 23:08:33    291s] LayerId::7 widthSet size::4
[10/17 23:08:33    291s] LayerId::8 widthSet size::4
[10/17 23:08:33    291s] LayerId::9 widthSet size::4
[10/17 23:08:33    291s] LayerId::10 widthSet size::3
[10/17 23:08:33    291s] Initializing multi-corner capacitance tables ... 
[10/17 23:08:33    291s] Initializing multi-corner resistance tables ...
[10/17 23:08:33    291s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304984 ; uaWl: 1.000000 ; uaWlH: 0.291546 ; aWlH: 0.000000 ; Pmax: 0.851100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[10/17 23:08:33    291s] End AAE Lib Interpolated Model. (MEM=1869.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 23:08:33    291s] Opening parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d' for reading (mem: 1869.684M)
[10/17 23:08:33    291s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1871.7M)
[10/17 23:08:33    291s] AAE_INFO: 8 threads acquired from CTE.
[10/17 23:08:37    302s] Total number of fetched objects 8651
[10/17 23:08:37    302s] AAE_INFO-618: Total number of nets in the design is 8606,  100.0 percent of the nets selected for SI analysis
[10/17 23:08:37    302s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/17 23:08:37    302s] End delay calculation. (MEM=2178.96 CPU=0:00:10.2 REAL=0:00:03.0)
[10/17 23:08:37    302s] End delay calculation (fullDC). (MEM=2178.96 CPU=0:00:11.1 REAL=0:00:04.0)
[10/17 23:08:37    302s] *** CDM Built up (cpu=0:00:12.6  real=0:00:05.0  mem= 2179.0M) ***
[10/17 23:08:39    304s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2179.0M)
[10/17 23:08:39    304s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/17 23:08:39    304s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:01.0, MEM = 2179.0M)
[10/17 23:08:39    304s] Starting SI iteration 2
[10/17 23:08:39    304s] Calculate early delays in OCV mode...
[10/17 23:08:39    304s] Calculate late delays in OCV mode...
[10/17 23:08:39    304s] Start delay calculation (fullDC) (8 T). (MEM=1866.07)
[10/17 23:08:39    304s] End AAE Lib Interpolated Model. (MEM=1866.07 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 23:08:39    305s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[10/17 23:08:39    305s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 8651. 
[10/17 23:08:39    305s] Total number of fetched objects 8651
[10/17 23:08:39    305s] AAE_INFO-618: Total number of nets in the design is 8606,  0.1 percent of the nets selected for SI analysis
[10/17 23:08:39    305s] End delay calculation. (MEM=2190.35 CPU=0:00:00.5 REAL=0:00:00.0)
[10/17 23:08:39    305s] End delay calculation (fullDC). (MEM=2190.35 CPU=0:00:00.6 REAL=0:00:00.0)
[10/17 23:08:39    305s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2190.3M) ***
[10/17 23:08:41    307s] *** Done Building Timing Graph (cpu=0:00:18.3 real=0:00:09.0 totSessionCpu=0:05:08 mem=2188.3M)
[10/17 23:08:41    307s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2188.3M
[10/17 23:08:41    307s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.026, MEM:2188.3M
[10/17 23:08:42    308s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.098  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2913   |  1458   |  1919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.222%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:27, real = 0:01:01, mem = 1405.4M, totSessionCpu=0:05:09 **
[10/17 23:08:42    308s] Executing marking Critical Nets1
[10/17 23:08:42    308s] Footprint XOR2_X1 has at least 2 pins...
[10/17 23:08:42    308s] Footprint XNOR2_X1 has at least 3 pins...
[10/17 23:08:42    308s] Footprint TLAT_X1 has at least 4 pins...
[10/17 23:08:42    308s] Footprint SDFF_X1 has at least 5 pins...
[10/17 23:08:42    308s] *** Number of Vt Cells Partition = 1
[10/17 23:08:42    308s] Running postRoute recovery in postEcoRoute mode
[10/17 23:08:42    308s] **optDesign ... cpu = 0:01:27, real = 0:01:01, mem = 1405.4M, totSessionCpu=0:05:09 **
[10/17 23:08:42    309s]   Timing/DRV Snapshot: (TGT)
[10/17 23:08:42    309s]      Weighted WNS: 0.000
[10/17 23:08:42    309s]       All  PG WNS: 0.000
[10/17 23:08:42    309s]       High PG WNS: 0.000
[10/17 23:08:42    309s]       All  PG TNS: 0.000
[10/17 23:08:42    309s]       High PG TNS: 0.000
[10/17 23:08:42    309s]          Tran DRV: 0 (2)
[10/17 23:08:42    309s]           Cap DRV: 0 (1)
[10/17 23:08:42    309s]        Fanout DRV: 0 (0)
[10/17 23:08:42    309s]            Glitch: 0 (0)
[10/17 23:08:42    309s]    Category Slack: { [L, 0.049] [H, 0.098] }
[10/17 23:08:42    309s] 
[10/17 23:08:42    309s] Checking setup slack degradation ...
[10/17 23:08:42    309s] 
[10/17 23:08:42    309s] Recovery Manager:
[10/17 23:08:42    309s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.101) - Skip
[10/17 23:08:42    309s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.051) - Skip
[10/17 23:08:42    309s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[10/17 23:08:42    309s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[10/17 23:08:42    309s] 
[10/17 23:08:42    309s] Checking DRV degradation...
[10/17 23:08:42    309s] 
[10/17 23:08:42    309s] Recovery Manager:
[10/17 23:08:42    309s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/17 23:08:42    309s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/17 23:08:42    309s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[10/17 23:08:42    309s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[10/17 23:08:42    309s] 
[10/17 23:08:42    309s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[10/17 23:08:42    309s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=1906.88M, totSessionCpu=0:05:10).
[10/17 23:08:42    309s] **optDesign ... cpu = 0:01:28, real = 0:01:01, mem = 1405.7M, totSessionCpu=0:05:10 **
[10/17 23:08:42    309s] 
[10/17 23:08:42    309s] Latch borrow mode reset to max_borrow
[10/17 23:08:43    310s] Reported timing to dir ./timingReports
[10/17 23:08:43    310s] **optDesign ... cpu = 0:01:29, real = 0:01:02, mem = 1405.5M, totSessionCpu=0:05:11 **
[10/17 23:08:43    310s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1876.4M
[10/17 23:08:43    310s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.022, MEM:1876.4M
[10/17 23:08:48    312s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.098  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2913   |  1458   |  1919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.222%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:31, real = 0:01:07, mem = 1408.7M, totSessionCpu=0:05:13 **
[10/17 23:08:48    312s]  ReSet Options after AAE Based Opt flow 
[10/17 23:08:48    312s] Opt: RC extraction mode changed to 'detail'
[10/17 23:08:48    312s] *** Finished optDesign ***
[10/17 23:08:48    312s] Info: pop threads available for lower-level modules during optimization.
[10/17 23:08:48    312s] Deleting Lib Analyzer.
[10/17 23:08:48    313s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1908.3M)
[10/17 23:08:48    313s] Info: Destroy the CCOpt slew target map.
[10/17 23:08:48    313s] clean pInstBBox. size 0
[10/17 23:08:48    313s] All LLGs are deleted
[10/17 23:08:48    313s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1908.3M
[10/17 23:08:48    313s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1908.3M
[10/17 23:08:48    313s] 
[10/17 23:08:48    313s] =============================================================================================
[10/17 23:08:48    313s]  Final TAT Report for optDesign
[10/17 23:08:48    313s] =============================================================================================
[10/17 23:08:48    313s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/17 23:08:48    313s] ---------------------------------------------------------------------------------------------
[10/17 23:08:48    313s] [ DrvOpt                 ]      1   0:00:06.0  (   9.0 % )     0:00:06.0 /  0:00:06.1    1.0
[10/17 23:08:48    313s] [ ViewPruning            ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.1    1.0
[10/17 23:08:48    313s] [ CheckPlace             ]      1   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.9    1.8
[10/17 23:08:48    313s] [ RefinePlace            ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.2    1.2
[10/17 23:08:48    313s] [ LayerAssignment        ]      2   0:00:00.9  (   1.3 % )     0:00:00.9 /  0:00:00.8    0.9
[10/17 23:08:48    313s] [ EcoRoute               ]      1   0:00:06.7  (  10.1 % )     0:00:06.7 /  0:00:09.0    1.3
[10/17 23:08:48    313s] [ ExtractRC              ]      2   0:00:11.8  (  17.8 % )     0:00:11.8 /  0:00:10.0    0.8
[10/17 23:08:48    313s] [ TimingUpdate           ]     12   0:00:04.4  (   6.7 % )     0:00:24.0 /  0:00:46.8    2.0
[10/17 23:08:48    313s] [ FullDelayCalc          ]      3   0:00:19.5  (  29.5 % )     0:00:19.5 /  0:00:39.1    2.0
[10/17 23:08:48    313s] [ OptSummaryReport       ]      5   0:00:00.5  (   0.8 % )     0:00:08.2 /  0:00:06.7    0.8
[10/17 23:08:48    313s] [ TimingReport           ]      5   0:00:01.8  (   2.7 % )     0:00:01.8 /  0:00:02.8    1.6
[10/17 23:08:48    313s] [ DrvReport              ]      5   0:00:05.2  (   7.8 % )     0:00:05.2 /  0:00:02.8    0.5
[10/17 23:08:48    313s] [ GenerateReports        ]      1   0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[10/17 23:08:48    313s] [ MISC                   ]          0:00:07.9  (  12.0 % )     0:00:07.9 /  0:00:09.7    1.2
[10/17 23:08:48    313s] ---------------------------------------------------------------------------------------------
[10/17 23:08:48    313s]  optDesign TOTAL                    0:01:06.1  ( 100.0 % )     0:01:06.1 /  0:01:30.2    1.4
[10/17 23:08:48    313s] ---------------------------------------------------------------------------------------------
[10/17 23:08:48    313s] 
[10/17 23:08:48    313s] Deleting Cell Server ...
[10/17 23:08:48    313s] <CMD> optDesign -postRoute -hold
[10/17 23:08:48    313s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1395.4M, totSessionCpu=0:05:13 **
[10/17 23:08:48    313s] **INFO: User settings:
[10/17 23:08:48    313s] setNanoRouteMode -drouteAntennaFactor                           1
[10/17 23:08:48    313s] setNanoRouteMode -droutePostRouteSpreadWire                     auto
[10/17 23:08:48    313s] setNanoRouteMode -drouteStartIteration                          0
[10/17 23:08:48    313s] setNanoRouteMode -extractThirdPartyCompatible                   false
[10/17 23:08:48    313s] setNanoRouteMode -grouteExpTdStdDelay                           10.1
[10/17 23:08:48    313s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[10/17 23:08:48    313s] setNanoRouteMode -routeWithSiDriven                             false
[10/17 23:08:48    313s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[10/17 23:08:48    313s] setNanoRouteMode -routeWithTimingDriven                         false
[10/17 23:08:48    313s] setNanoRouteMode -timingEngine                                  {}
[10/17 23:08:48    313s] setExtractRCMode -coupled                                       true
[10/17 23:08:48    313s] setExtractRCMode -engine                                        postRoute
[10/17 23:08:48    313s] setExtractRCMode -noCleanRCDB                                   true
[10/17 23:08:48    313s] setExtractRCMode -nrNetInMemory                                 100000
[10/17 23:08:48    313s] setUsefulSkewMode -ecoRoute                                     false
[10/17 23:08:48    313s] setDelayCalMode -enable_high_fanout                             true
[10/17 23:08:48    313s] setDelayCalMode -eng_copyNetPropToNewNet                        true
[10/17 23:08:48    313s] setDelayCalMode -engine                                         aae
[10/17 23:08:48    313s] setDelayCalMode -ignoreNetLoad                                  false
[10/17 23:08:48    313s] setDelayCalMode -SIAware                                        true
[10/17 23:08:48    313s] setOptMode -activeSetupViews                                    { default }
[10/17 23:08:48    313s] setOptMode -autoSetupViews                                      { default}
[10/17 23:08:48    313s] setOptMode -autoTDGRSetupViews                                  { default}
[10/17 23:08:48    313s] setOptMode -deleteInst                                          true
[10/17 23:08:48    313s] setOptMode -drcMargin                                           0
[10/17 23:08:48    313s] setOptMode -fixCap                                              true
[10/17 23:08:48    313s] setOptMode -fixDrc                                              true
[10/17 23:08:48    313s] setOptMode -fixFanoutLoad                                       false
[10/17 23:08:48    313s] setOptMode -fixTran                                             true
[10/17 23:08:48    313s] setOptMode -setupTargetSlack                                    0
[10/17 23:08:48    313s] setSIMode -separate_delta_delay_on_data                         true
[10/17 23:08:48    313s] setSIMode -si_reselection                                       slack
[10/17 23:08:48    313s] setPlaceMode -place_design_floorplan_mode                       false
[10/17 23:08:48    313s] setPlaceMode -place_detail_preroute_as_obs                      {1 2 3 4 5 6 7 8}
[10/17 23:08:48    313s] setAnalysisMode -analysisType                                   onChipVariation
[10/17 23:08:48    313s] setAnalysisMode -checkType                                      setup
[10/17 23:08:48    313s] setAnalysisMode -clkSrcPath                                     true
[10/17 23:08:48    313s] setAnalysisMode -clockPropagation                               sdcControl
[10/17 23:08:48    313s] setAnalysisMode -virtualIPO                                     false
[10/17 23:08:48    313s] 
[10/17 23:08:48    313s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[10/17 23:08:48    313s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[10/17 23:08:48    313s] GigaOpt running with 8 threads.
[10/17 23:08:48    313s] Info: 8 threads available for lower-level modules during optimization.
[10/17 23:08:49    313s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/17 23:08:49    313s] Creating Cell Server ...(0, 0, 0, 0)
[10/17 23:08:49    313s] Summary for sequential cells identification: 
[10/17 23:08:49    313s]   Identified SBFF number: 16
[10/17 23:08:49    313s]   Identified MBFF number: 0
[10/17 23:08:49    313s]   Identified SB Latch number: 0
[10/17 23:08:49    313s]   Identified MB Latch number: 0
[10/17 23:08:49    313s]   Not identified SBFF number: 0
[10/17 23:08:49    313s]   Not identified MBFF number: 0
[10/17 23:08:49    313s]   Not identified SB Latch number: 0
[10/17 23:08:49    313s]   Not identified MB Latch number: 0
[10/17 23:08:49    313s]   Number of sequential cells which are not FFs: 13
[10/17 23:08:49    313s]  Visiting view : default
[10/17 23:08:49    313s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:08:49    313s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:08:49    313s]  Visiting view : default
[10/17 23:08:49    313s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:08:49    313s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:08:49    313s]  Setting StdDelay to 10.10
[10/17 23:08:49    313s] Creating Cell Server, finished. 
[10/17 23:08:49    313s] 
[10/17 23:08:49    313s] Need call spDPlaceInit before registerPrioInstLoc.
[10/17 23:08:49    313s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:49    313s] OPERPROF: Starting DPlace-Init at level 1, MEM:1906.3M
[10/17 23:08:49    313s] z: 2, totalTracks: 1
[10/17 23:08:49    313s] z: 4, totalTracks: 1
[10/17 23:08:49    313s] z: 6, totalTracks: 1
[10/17 23:08:49    313s] z: 8, totalTracks: 1
[10/17 23:08:49    313s] #spOpts: mergeVia=F 
[10/17 23:08:49    313s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1906.3M
[10/17 23:08:49    313s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1906.3M
[10/17 23:08:49    313s] Core basic site is FreePDK45_38x28_10R_NP_162NW_34O
[10/17 23:08:49    313s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1906.3M
[10/17 23:08:49    313s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.034, MEM:1907.8M
[10/17 23:08:49    313s] Fast DP-INIT is on for default
[10/17 23:08:49    313s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[10/17 23:08:49    313s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.062, MEM:1907.8M
[10/17 23:08:49    313s] OPERPROF:     Starting CMU at level 3, MEM:1907.8M
[10/17 23:08:49    313s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.010, MEM:1907.8M
[10/17 23:08:49    313s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.081, MEM:1907.8M
[10/17 23:08:49    313s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1907.8MB).
[10/17 23:08:49    313s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.134, MEM:1907.8M
[10/17 23:08:49    313s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1907.8M
[10/17 23:08:49    313s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.043, MEM:1907.8M
[10/17 23:08:49    313s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:49    313s] 
[10/17 23:08:49    313s] Creating Lib Analyzer ...
[10/17 23:08:49    313s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:49    313s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/17 23:08:49    313s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/17 23:08:49    313s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/17 23:08:49    313s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/17 23:08:49    313s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/17 23:08:49    313s] 
[10/17 23:08:49    313s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/17 23:08:49    314s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:14 mem=1911.8M
[10/17 23:08:49    314s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:14 mem=1911.8M
[10/17 23:08:49    314s] Creating Lib Analyzer, finished. 
[10/17 23:08:49    314s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1401.8M, totSessionCpu=0:05:14 **
[10/17 23:08:49    314s] Existing Dirty Nets : 0
[10/17 23:08:49    314s] New Signature Flow (optDesignCheckOptions) ....
[10/17 23:08:49    314s] #Taking db snapshot
[10/17 23:08:49    314s] #Taking db snapshot ... done
[10/17 23:08:49    314s] OPERPROF: Starting checkPlace at level 1, MEM:1911.8M
[10/17 23:08:49    314s] z: 2, totalTracks: 1
[10/17 23:08:49    314s] z: 4, totalTracks: 1
[10/17 23:08:49    314s] z: 6, totalTracks: 1
[10/17 23:08:49    314s] z: 8, totalTracks: 1
[10/17 23:08:49    314s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1911.8M
[10/17 23:08:49    314s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.014, MEM:1911.8M
[10/17 23:08:49    314s] Begin checking placement ... (start mem=1911.8M, init mem=1911.8M)
[10/17 23:08:50    314s] 
[10/17 23:08:50    314s] Running CheckPlace using 8 threads!...
[10/17 23:08:50    315s] 
[10/17 23:08:50    315s] ...checkPlace MT is done!
[10/17 23:08:50    315s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1911.8M
[10/17 23:08:50    315s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.025, MEM:1911.8M
[10/17 23:08:50    315s] *info: Placed = 21788         
[10/17 23:08:50    315s] *info: Unplaced = 0           
[10/17 23:08:50    315s] Placement Density:100.00%(26124/26124)
[10/17 23:08:50    315s] Placement Density (including fixed std cells):100.00%(26124/26124)
[10/17 23:08:50    315s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1911.8M
[10/17 23:08:50    315s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.008, MEM:1911.8M
[10/17 23:08:50    315s] Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.7, real=0:00:01.0; mem=1911.8M)
[10/17 23:08:50    315s] OPERPROF: Finished checkPlace at level 1, CPU:0.750, REAL:0.333, MEM:1911.8M
[10/17 23:08:50    315s]  Initial DC engine is -> aae
[10/17 23:08:50    315s]  
[10/17 23:08:50    315s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[10/17 23:08:50    315s]  
[10/17 23:08:50    315s]  
[10/17 23:08:50    315s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[10/17 23:08:50    315s]  
[10/17 23:08:50    315s] Reset EOS DB
[10/17 23:08:50    315s] Ignoring AAE DB Resetting ...
[10/17 23:08:50    315s]  Set Options for AAE Based Opt flow 
[10/17 23:08:50    315s] *** optDesign -postRoute ***
[10/17 23:08:50    315s] DRC Margin: user margin 0.0; extra margin 0
[10/17 23:08:50    315s] Setup Target Slack: user slack 0
[10/17 23:08:50    315s] Hold Target Slack: user slack 0
[10/17 23:08:50    315s] All LLGs are deleted
[10/17 23:08:50    315s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1911.8M
[10/17 23:08:50    315s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1911.8M
[10/17 23:08:50    315s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1911.8M
[10/17 23:08:50    315s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1911.8M
[10/17 23:08:50    315s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1911.8M
[10/17 23:08:50    315s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.021, MEM:1911.8M
[10/17 23:08:50    315s] Fast DP-INIT is on for default
[10/17 23:08:50    315s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.060, REAL:0.047, MEM:1911.8M
[10/17 23:08:50    315s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.070, REAL:0.055, MEM:1911.8M
[10/17 23:08:50    315s] Deleting Cell Server ...
[10/17 23:08:50    315s] Deleting Lib Analyzer.
[10/17 23:08:50    315s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/17 23:08:50    315s] Creating Cell Server ...(0, 0, 0, 0)
[10/17 23:08:50    315s] Summary for sequential cells identification: 
[10/17 23:08:50    315s]   Identified SBFF number: 16
[10/17 23:08:50    315s]   Identified MBFF number: 0
[10/17 23:08:50    315s]   Identified SB Latch number: 0
[10/17 23:08:50    315s]   Identified MB Latch number: 0
[10/17 23:08:50    315s]   Not identified SBFF number: 0
[10/17 23:08:50    315s]   Not identified MBFF number: 0
[10/17 23:08:50    315s]   Not identified SB Latch number: 0
[10/17 23:08:50    315s]   Not identified MB Latch number: 0
[10/17 23:08:50    315s]   Number of sequential cells which are not FFs: 13
[10/17 23:08:50    315s]  Visiting view : default
[10/17 23:08:50    315s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:08:50    315s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:08:50    315s]  Visiting view : default
[10/17 23:08:50    315s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:08:50    315s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:08:50    315s]  Setting StdDelay to 10.10
[10/17 23:08:50    315s] Creating Cell Server, finished. 
[10/17 23:08:50    315s] 
[10/17 23:08:50    315s] Deleting Cell Server ...
[10/17 23:08:50    315s] ** INFO : this run is activating 'postRoute' automaton
[10/17 23:08:50    315s] Closing parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d': 8423 access done (mem: 1911.816M)
[10/17 23:08:50    315s] Extraction called for design 'DLX' of instances=21788 and nets=8606 using extraction engine 'postRoute' at effort level 'low' .
[10/17 23:08:50    315s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[10/17 23:08:50    315s] Type 'man IMPEXT-3530' for more detail.
[10/17 23:08:50    315s] PostRoute (effortLevel low) RC Extraction called for design DLX.
[10/17 23:08:50    315s] RC Extraction called in multi-corner(1) mode.
[10/17 23:08:50    315s] Process corner(s) are loaded.
[10/17 23:08:50    315s]  Corner: standard
[10/17 23:08:50    315s] extractDetailRC Option : -outfile /tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d -maxResLength 200  -extended
[10/17 23:08:50    315s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[10/17 23:08:50    315s]       RC Corner Indexes            0   
[10/17 23:08:50    315s] Capacitance Scaling Factor   : 1.00000 
[10/17 23:08:50    315s] Coupling Cap. Scaling Factor : 1.00000 
[10/17 23:08:50    315s] Resistance Scaling Factor    : 1.00000 
[10/17 23:08:50    315s] Clock Cap. Scaling Factor    : 1.00000 
[10/17 23:08:50    315s] Clock Res. Scaling Factor    : 1.00000 
[10/17 23:08:50    315s] Shrink Factor                : 1.00000
[10/17 23:08:50    315s] LayerId::1 widthSet size::4
[10/17 23:08:50    315s] LayerId::2 widthSet size::4
[10/17 23:08:50    315s] LayerId::3 widthSet size::4
[10/17 23:08:50    315s] LayerId::4 widthSet size::4
[10/17 23:08:50    315s] LayerId::5 widthSet size::4
[10/17 23:08:50    315s] LayerId::6 widthSet size::4
[10/17 23:08:50    315s] LayerId::7 widthSet size::4
[10/17 23:08:50    315s] LayerId::8 widthSet size::4
[10/17 23:08:50    315s] LayerId::9 widthSet size::4
[10/17 23:08:50    315s] LayerId::10 widthSet size::3
[10/17 23:08:50    315s] Initializing multi-corner capacitance tables ... 
[10/17 23:08:50    315s] Initializing multi-corner resistance tables ...
[10/17 23:08:50    315s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304984 ; uaWl: 1.000000 ; uaWlH: 0.291546 ; aWlH: 0.000000 ; Pmax: 0.851100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[10/17 23:08:51    315s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1902.8M)
[10/17 23:08:51    316s] Creating parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d' for storing RC.
[10/17 23:08:51    316s] Extracted 10.0012% (CPU Time= 0:00:00.8  MEM= 1941.0M)
[10/17 23:08:51    316s] Extracted 20.0015% (CPU Time= 0:00:00.9  MEM= 1965.0M)
[10/17 23:08:51    316s] Extracted 30.0017% (CPU Time= 0:00:00.9  MEM= 1965.0M)
[10/17 23:08:51    316s] Extracted 40.0011% (CPU Time= 0:00:01.2  MEM= 1965.0M)
[10/17 23:08:52    316s] Extracted 50.0014% (CPU Time= 0:00:01.4  MEM= 1965.0M)
[10/17 23:08:52    317s] Extracted 60.0016% (CPU Time= 0:00:01.6  MEM= 1965.0M)
[10/17 23:08:52    317s] Extracted 70.001% (CPU Time= 0:00:01.8  MEM= 1965.0M)
[10/17 23:08:52    317s] Extracted 80.0013% (CPU Time= 0:00:02.2  MEM= 1965.0M)
[10/17 23:08:53    318s] Extracted 90.0015% (CPU Time= 0:00:02.6  MEM= 1965.0M)
[10/17 23:08:54    319s] Extracted 100% (CPU Time= 0:00:03.5  MEM= 1969.0M)
[10/17 23:08:54    319s] Number of Extracted Resistors     : 166928
[10/17 23:08:54    319s] Number of Extracted Ground Cap.   : 175351
[10/17 23:08:54    319s] Number of Extracted Coupling Cap. : 288940
[10/17 23:08:54    319s] Opening parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d' for reading (mem: 1936.949M)
[10/17 23:08:54    319s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[10/17 23:08:54    319s]  Corner: standard
[10/17 23:08:54    319s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1936.9M)
[10/17 23:08:54    319s] Creating parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb_Filter.rcdb.d' for storing RC.
[10/17 23:08:55    319s] Closing parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d': 8423 access done (mem: 1936.949M)
[10/17 23:08:55    319s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1936.949M)
[10/17 23:08:55    319s] Opening parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d' for reading (mem: 1936.949M)
[10/17 23:08:55    319s] processing rcdb (/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d) for hinst (top) of cell (DLX);
[10/17 23:08:56    320s] Closing parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d': 0 access done (mem: 1936.949M)
[10/17 23:08:56    320s] Lumped Parasitic Loading Completed (total cpu=0:00:01.0, real=0:00:01.0, current mem=1936.949M)
[10/17 23:08:56    320s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:05.4  Real Time: 0:00:06.0  MEM: 1936.949M)
[10/17 23:08:56    320s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1919.2M
[10/17 23:08:56    320s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:1919.2M
[10/17 23:08:56    320s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[10/17 23:08:56    320s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1919.2M
[10/17 23:08:56    321s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.017, MEM:1919.2M
[10/17 23:08:56    321s] **ERROR: (IMPOPT-310):	Design density (100.00%) exceeds/equals limit (95.00%).
[10/17 23:08:56    321s] GigaOpt Hold Optimizer is used
[10/17 23:08:56    321s] Opening parasitic data file '/tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/DLX_14053_SKk0w0.rcdb.d' for reading (mem: 1919.223M)
[10/17 23:08:56    321s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1919.2M)
[10/17 23:08:56    321s] LayerId::1 widthSet size::4
[10/17 23:08:56    321s] LayerId::2 widthSet size::4
[10/17 23:08:56    321s] LayerId::3 widthSet size::4
[10/17 23:08:56    321s] LayerId::4 widthSet size::4
[10/17 23:08:56    321s] LayerId::5 widthSet size::4
[10/17 23:08:56    321s] LayerId::6 widthSet size::4
[10/17 23:08:56    321s] LayerId::7 widthSet size::4
[10/17 23:08:56    321s] LayerId::8 widthSet size::4
[10/17 23:08:56    321s] LayerId::9 widthSet size::4
[10/17 23:08:56    321s] LayerId::10 widthSet size::3
[10/17 23:08:56    321s] Initializing multi-corner capacitance tables ... 
[10/17 23:08:56    321s] Initializing multi-corner resistance tables ...
[10/17 23:08:56    321s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.304984 ; uaWl: 1.000000 ; uaWlH: 0.291546 ; aWlH: 0.000000 ; Pmax: 0.851100 ; wcR: 0.535700 ; newSi: 0.077600 ; pMod: 81 ; 
[10/17 23:08:57    321s] End AAE Lib Interpolated Model. (MEM=1919.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 23:08:57    321s] 
[10/17 23:08:57    321s] Creating Lib Analyzer ...
[10/17 23:08:57    321s] Creating Cell Server ...(0, 0, 0, 0)
[10/17 23:08:57    321s] Summary for sequential cells identification: 
[10/17 23:08:57    321s]   Identified SBFF number: 16
[10/17 23:08:57    321s]   Identified MBFF number: 0
[10/17 23:08:57    321s]   Identified SB Latch number: 0
[10/17 23:08:57    321s]   Identified MB Latch number: 0
[10/17 23:08:57    321s]   Not identified SBFF number: 0
[10/17 23:08:57    321s]   Not identified MBFF number: 0
[10/17 23:08:57    321s]   Not identified SB Latch number: 0
[10/17 23:08:57    321s]   Not identified MB Latch number: 0
[10/17 23:08:57    321s]   Number of sequential cells which are not FFs: 13
[10/17 23:08:57    321s]  Visiting view : default
[10/17 23:08:57    321s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:08:57    321s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:08:57    321s]  Visiting view : default
[10/17 23:08:57    321s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:08:57    321s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:08:57    321s]  Setting StdDelay to 10.10
[10/17 23:08:57    321s] Creating Cell Server, finished. 
[10/17 23:08:57    321s] 
[10/17 23:08:57    321s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:08:57    321s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/17 23:08:57    321s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/17 23:08:57    321s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/17 23:08:57    321s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/17 23:08:57    321s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/17 23:08:57    321s] 
[10/17 23:08:57    321s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/17 23:08:57    321s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:22 mem=1919.2M
[10/17 23:08:57    321s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:22 mem=1919.2M
[10/17 23:08:57    321s] Creating Lib Analyzer, finished. 
[10/17 23:08:57    321s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:22 mem=1919.2M ***
[10/17 23:08:57    322s] Effort level <high> specified for reg2reg path_group
[10/17 23:08:59    324s] Starting delay calculation for Hold views
[10/17 23:08:59    324s] Starting SI iteration 1 using Infinite Timing Windows
[10/17 23:08:59    324s] #################################################################################
[10/17 23:08:59    324s] # Design Stage: PostRoute
[10/17 23:08:59    324s] # Design Name: DLX
[10/17 23:08:59    324s] # Design Mode: 90nm
[10/17 23:08:59    324s] # Analysis Mode: MMMC OCV 
[10/17 23:08:59    324s] # Parasitics Mode: SPEF/RCDB 
[10/17 23:08:59    324s] # Signoff Settings: SI On 
[10/17 23:08:59    324s] #################################################################################
[10/17 23:08:59    324s] Topological Sorting (REAL = 0:00:00.0, MEM = 1917.2M, InitMEM = 1917.2M)
[10/17 23:08:59    324s] Setting infinite Tws ...
[10/17 23:08:59    324s] First Iteration Infinite Tw... 
[10/17 23:08:59    324s] Calculate late delays in OCV mode...
[10/17 23:08:59    324s] Calculate early delays in OCV mode...
[10/17 23:08:59    324s] Start delay calculation (fullDC) (8 T). (MEM=1917.22)
[10/17 23:09:00    325s] End AAE Lib Interpolated Model. (MEM=1928.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 23:09:03    335s] Total number of fetched objects 8651
[10/17 23:09:03    335s] AAE_INFO-618: Total number of nets in the design is 8606,  100.0 percent of the nets selected for SI analysis
[10/17 23:09:03    335s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/17 23:09:03    335s] End delay calculation. (MEM=2216.14 CPU=0:00:09.9 REAL=0:00:03.0)
[10/17 23:09:03    335s] End delay calculation (fullDC). (MEM=2216.14 CPU=0:00:10.6 REAL=0:00:04.0)
[10/17 23:09:03    335s] *** CDM Built up (cpu=0:00:11.0  real=0:00:04.0  mem= 2216.1M) ***
[10/17 23:09:05    337s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2216.1M)
[10/17 23:09:05    337s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/17 23:09:05    337s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2216.1M)
[10/17 23:09:05    337s] 
[10/17 23:09:05    337s] Executing IPO callback for view pruning ..
[10/17 23:09:05    337s] Starting SI iteration 2
[10/17 23:09:05    337s] Calculate late delays in OCV mode...
[10/17 23:09:05    337s] Calculate early delays in OCV mode...
[10/17 23:09:05    337s] Start delay calculation (fullDC) (8 T). (MEM=1885.26)
[10/17 23:09:05    337s] End AAE Lib Interpolated Model. (MEM=1885.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 23:09:05    338s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[10/17 23:09:05    338s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 8651. 
[10/17 23:09:05    338s] Total number of fetched objects 8651
[10/17 23:09:05    338s] AAE_INFO-618: Total number of nets in the design is 8606,  0.4 percent of the nets selected for SI analysis
[10/17 23:09:05    338s] End delay calculation. (MEM=2223.51 CPU=0:00:00.5 REAL=0:00:00.0)
[10/17 23:09:05    338s] End delay calculation (fullDC). (MEM=2223.51 CPU=0:00:00.6 REAL=0:00:00.0)
[10/17 23:09:05    338s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 2223.5M) ***
[10/17 23:09:06    340s] *** Done Building Timing Graph (cpu=0:00:15.9 real=0:00:07.0 totSessionCpu=0:05:40 mem=2221.5M)
[10/17 23:09:07    340s] 
[10/17 23:09:07    340s] Active hold views:
[10/17 23:09:07    340s]  default
[10/17 23:09:07    340s]   Dominating endpoints: 0
[10/17 23:09:07    340s]   Dominating TNS: -0.000
[10/17 23:09:07    340s] 
[10/17 23:09:07    340s] Done building cte hold timing graph (fixHold) cpu=0:00:18.9 real=0:00:10.0 totSessionCpu=0:05:41 mem=2252.0M ***
[10/17 23:09:08    341s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:20.0 real=0:00:11.0 totSessionCpu=0:05:42 mem=2252.0M ***
[10/17 23:09:09    343s] Starting delay calculation for Setup views
[10/17 23:09:09    343s] Starting SI iteration 1 using Infinite Timing Windows
[10/17 23:09:09    343s] #################################################################################
[10/17 23:09:09    343s] # Design Stage: PostRoute
[10/17 23:09:09    343s] # Design Name: DLX
[10/17 23:09:09    343s] # Design Mode: 90nm
[10/17 23:09:09    343s] # Analysis Mode: MMMC OCV 
[10/17 23:09:09    343s] # Parasitics Mode: SPEF/RCDB 
[10/17 23:09:09    343s] # Signoff Settings: SI On 
[10/17 23:09:09    343s] #################################################################################
[10/17 23:09:09    343s] Topological Sorting (REAL = 0:00:00.0, MEM = 2232.3M, InitMEM = 2232.3M)
[10/17 23:09:10    344s] Setting infinite Tws ...
[10/17 23:09:10    344s] First Iteration Infinite Tw... 
[10/17 23:09:10    344s] Calculate early delays in OCV mode...
[10/17 23:09:10    344s] Calculate late delays in OCV mode...
[10/17 23:09:10    344s] Start delay calculation (fullDC) (8 T). (MEM=2232.32)
[10/17 23:09:10    344s] End AAE Lib Interpolated Model. (MEM=2243.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 23:09:13    353s] Total number of fetched objects 8651
[10/17 23:09:13    353s] AAE_INFO-618: Total number of nets in the design is 8606,  100.0 percent of the nets selected for SI analysis
[10/17 23:09:13    354s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/17 23:09:13    354s] End delay calculation. (MEM=2259.54 CPU=0:00:09.2 REAL=0:00:03.0)
[10/17 23:09:13    354s] End delay calculation (fullDC). (MEM=2259.54 CPU=0:00:10.0 REAL=0:00:03.0)
[10/17 23:09:13    354s] *** CDM Built up (cpu=0:00:10.5  real=0:00:04.0  mem= 2259.5M) ***
[10/17 23:09:14    356s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2259.5M)
[10/17 23:09:14    356s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/17 23:09:14    356s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2259.5M)
[10/17 23:09:14    356s] 
[10/17 23:09:14    356s] Executing IPO callback for view pruning ..
[10/17 23:09:14    356s] Starting SI iteration 2
[10/17 23:09:15    356s] Calculate early delays in OCV mode...
[10/17 23:09:15    356s] Calculate late delays in OCV mode...
[10/17 23:09:15    356s] Start delay calculation (fullDC) (8 T). (MEM=1951.66)
[10/17 23:09:15    356s] End AAE Lib Interpolated Model. (MEM=1951.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 23:09:15    357s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[10/17 23:09:15    357s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 8651. 
[10/17 23:09:15    357s] Total number of fetched objects 8651
[10/17 23:09:15    357s] AAE_INFO-618: Total number of nets in the design is 8606,  0.1 percent of the nets selected for SI analysis
[10/17 23:09:15    357s] End delay calculation. (MEM=2280.94 CPU=0:00:00.4 REAL=0:00:00.0)
[10/17 23:09:15    357s] End delay calculation (fullDC). (MEM=2280.94 CPU=0:00:00.5 REAL=0:00:00.0)
[10/17 23:09:15    357s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 2280.9M) ***
[10/17 23:09:16    358s] *** Done Building Timing Graph (cpu=0:00:15.4 real=0:00:07.0 totSessionCpu=0:05:59 mem=2278.9M)
[10/17 23:09:16    358s] Done building cte setup timing graph (fixHold) cpu=0:00:36.9 real=0:00:19.0 totSessionCpu=0:05:59 mem=2278.9M ***
[10/17 23:09:17    360s] *info: category slack lower bound [L 0.0] default
[10/17 23:09:17    360s] *info: category slack lower bound [H 0.0] reg2reg 
[10/17 23:09:17    360s] --------------------------------------------------- 
[10/17 23:09:17    360s]    Setup Violation Summary with Target Slack (0.000 ns)
[10/17 23:09:17    360s] --------------------------------------------------- 
[10/17 23:09:17    360s]          WNS    reg2regWNS
[10/17 23:09:17    360s]     0.049 ns      0.098 ns
[10/17 23:09:17    360s] --------------------------------------------------- 
[10/17 23:09:17    360s]   Timing/DRV Snapshot: (REF)
[10/17 23:09:17    360s]      Weighted WNS: 0.000
[10/17 23:09:17    360s]       All  PG WNS: 0.000
[10/17 23:09:17    360s]       High PG WNS: 0.000
[10/17 23:09:17    360s]       All  PG TNS: 0.000
[10/17 23:09:17    360s]       High PG TNS: 0.000
[10/17 23:09:17    360s]          Tran DRV: 0 (2)
[10/17 23:09:17    360s]           Cap DRV: 0 (1)
[10/17 23:09:17    360s]        Fanout DRV: 0 (0)
[10/17 23:09:17    360s]            Glitch: 0 (0)
[10/17 23:09:17    360s]    Category Slack: { [L, 0.049] [H, 0.098] }
[10/17 23:09:17    360s] 
[10/17 23:09:17    360s] Setting latch borrow mode to budget during optimization.
[10/17 23:09:18    362s] Deleting Cell Server ...
[10/17 23:09:18    362s] Deleting Lib Analyzer.
[10/17 23:09:18    362s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[10/17 23:09:18    362s] Creating Cell Server ...(0, 0, 0, 0)
[10/17 23:09:18    362s] Summary for sequential cells identification: 
[10/17 23:09:18    362s]   Identified SBFF number: 16
[10/17 23:09:18    362s]   Identified MBFF number: 0
[10/17 23:09:18    362s]   Identified SB Latch number: 0
[10/17 23:09:18    362s]   Identified MB Latch number: 0
[10/17 23:09:18    362s]   Not identified SBFF number: 0
[10/17 23:09:18    362s]   Not identified MBFF number: 0
[10/17 23:09:18    362s]   Not identified SB Latch number: 0
[10/17 23:09:18    362s]   Not identified MB Latch number: 0
[10/17 23:09:18    362s]   Number of sequential cells which are not FFs: 13
[10/17 23:09:18    362s]  Visiting view : default
[10/17 23:09:18    362s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:09:18    362s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:09:18    362s]  Visiting view : default
[10/17 23:09:18    362s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:09:18    362s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:09:18    362s]  Setting StdDelay to 10.10
[10/17 23:09:18    362s] Creating Cell Server, finished. 
[10/17 23:09:18    362s] 
[10/17 23:09:18    362s] Deleting Cell Server ...
[10/17 23:09:18    362s] 
[10/17 23:09:18    362s] Creating Lib Analyzer ...
[10/17 23:09:18    362s] Creating Cell Server ...(0, 0, 0, 0)
[10/17 23:09:18    362s] Summary for sequential cells identification: 
[10/17 23:09:18    362s]   Identified SBFF number: 16
[10/17 23:09:18    362s]   Identified MBFF number: 0
[10/17 23:09:18    362s]   Identified SB Latch number: 0
[10/17 23:09:18    362s]   Identified MB Latch number: 0
[10/17 23:09:18    362s]   Not identified SBFF number: 0
[10/17 23:09:18    362s]   Not identified MBFF number: 0
[10/17 23:09:18    362s]   Not identified SB Latch number: 0
[10/17 23:09:18    362s]   Not identified MB Latch number: 0
[10/17 23:09:18    362s]   Number of sequential cells which are not FFs: 13
[10/17 23:09:18    362s]  Visiting view : default
[10/17 23:09:18    362s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:09:18    362s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:09:18    362s]  Visiting view : default
[10/17 23:09:18    362s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:09:18    362s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:09:18    362s]  Setting StdDelay to 10.10
[10/17 23:09:18    362s] Creating Cell Server, finished. 
[10/17 23:09:18    362s] 
[10/17 23:09:18    362s] **Info: Trial Route has Max Route Layer 15/10.
[10/17 23:09:18    362s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 3 threads.
[10/17 23:09:18    362s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[10/17 23:09:18    362s] Total number of usable buffers from Lib Analyzer: 9 ( CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32)
[10/17 23:09:18    362s] Total number of usable inverters from Lib Analyzer: 6 ( INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32)
[10/17 23:09:18    362s] Total number of usable delay cells from Lib Analyzer: 0 ()
[10/17 23:09:18    362s] 
[10/17 23:09:18    362s] {RT standard 0 10 10 {4 1} {7 0} {9 0} 3}
[10/17 23:09:19    362s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:03 mem=2311.0M
[10/17 23:09:19    362s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:03 mem=2311.0M
[10/17 23:09:19    362s] Creating Lib Analyzer, finished. 
[10/17 23:09:19    362s] 
[10/17 23:09:19    362s] *Info: minBufDelay = 21.9 ps, libStdDelay = 10.1 ps, minBufSize = 3192000 (3.0)
[10/17 23:09:19    362s] *Info: worst delay setup view: default
[10/17 23:09:19    362s] Footprint list for hold buffering (delay unit: ps)
[10/17 23:09:19    362s] =================================================================
[10/17 23:09:19    362s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[10/17 23:09:19    362s] ------------------------------------------------------------------
[10/17 23:09:19    362s] *Info:       22.1       1.00    3.0  18.56 BUF_X1 (A,Z)
[10/17 23:09:19    362s] *Info:       29.7       1.00    3.0  25.53 CLKBUF_X1 (A,Z)
[10/17 23:09:19    362s] *Info:       23.3       1.00    4.0   9.27 BUF_X2 (A,Z)
[10/17 23:09:19    362s] *Info:       25.5       1.00    4.0  12.75 CLKBUF_X2 (A,Z)
[10/17 23:09:19    362s] *Info:       28.7       1.00    5.0   8.58 CLKBUF_X3 (A,Z)
[10/17 23:09:19    362s] *Info:       21.9       1.00    7.0   4.64 BUF_X4 (A,Z)
[10/17 23:09:19    362s] *Info:       22.6       1.00   13.0   2.33 BUF_X8 (A,Z)
[10/17 23:09:19    362s] *Info:       22.8       1.00   25.0   1.17 BUF_X16 (A,Z)
[10/17 23:09:19    362s] *Info:       23.7       1.00   49.0   0.61 BUF_X32 (A,Z)
[10/17 23:09:19    362s] =================================================================
[10/17 23:09:19    362s] Hold Timer stdDelay = 10.1ps
[10/17 23:09:19    362s]  Visiting view : default
[10/17 23:09:19    362s]    : PowerDomain = none : Weighted F : unweighted  = 10.10 (1.000) with rcCorner = 0
[10/17 23:09:19    362s]    : PowerDomain = none : Weighted F : unweighted  = 7.80 (1.000) with rcCorner = -1
[10/17 23:09:19    362s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2311.0M
[10/17 23:09:19    362s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.018, MEM:2311.0M
[10/17 23:09:19    363s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 default
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.098  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2913   |  1458   |  1919   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.073  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2913   |  1458   |  1919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.222%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:50, real = 0:00:31, mem = 1492.4M, totSessionCpu=0:06:03 **
[10/17 23:09:19    363s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:03.3/0:08:28.3 (0.7), mem = 2000.5M
[10/17 23:09:19    363s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14053.2
[10/17 23:09:20    363s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[10/17 23:09:20    363s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[10/17 23:09:20    363s] gigaOpt Hold fixing search radius: 56.000000 Microns (40 stdCellHgt)
[10/17 23:09:20    363s] gigaOpt Hold fixing search radius on new term: 7.000000 Microns (5 stdCellHgt)
[10/17 23:09:20    363s] *info: Run optDesign holdfix with 8 threads.
[10/17 23:09:20    363s] Info: 0 don't touch net , 32 undriven nets excluded from IPO operation.
[10/17 23:09:20    363s] Info: 3 clock nets excluded from IPO operation.
[10/17 23:09:20    363s] --------------------------------------------------- 
[10/17 23:09:20    363s]    Hold Timing Summary  - Initial 
[10/17 23:09:20    363s] --------------------------------------------------- 
[10/17 23:09:20    363s]  Target slack:       0.0000 ns
[10/17 23:09:20    363s]  View: default 
[10/17 23:09:20    363s]    WNS:       0.0042
[10/17 23:09:20    363s]    TNS:       0.0000
[10/17 23:09:20    363s]    VP :            0
[10/17 23:09:20    363s]    Worst hold path end point: DATAPATH_1/RF_i/REGISTERS_reg[17][14]/RN 
[10/17 23:09:20    363s] --------------------------------------------------- 
[10/17 23:09:20    363s] *** Hold timing is met. Hold fixing is not needed 
[10/17 23:09:20    363s] **INFO: total 0 insts, 0 nets marked don't touch
[10/17 23:09:20    363s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[10/17 23:09:20    363s] **INFO: total 0 insts, 0 nets unmarked don't touch

[10/17 23:09:20    363s] 
[10/17 23:09:20    363s] Capturing REF for hold ...
[10/17 23:09:20    363s]    Hold Timing Snapshot: (REF)
[10/17 23:09:20    363s]              All PG WNS: 0.000
[10/17 23:09:20    363s]              All PG TNS: 0.000
[10/17 23:09:20    363s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14053.2
[10/17 23:09:20    363s] *** HoldOpt [finish] : cpu/real = 0:00:00.5/0:00:00.5 (0.9), totSession cpu/real = 0:06:03.7/0:08:28.9 (0.7), mem = 2164.5M
[10/17 23:09:20    363s] 
[10/17 23:09:20    363s] =============================================================================================
[10/17 23:09:20    363s]  Step TAT Report for HoldOpt #1
[10/17 23:09:20    363s] =============================================================================================
[10/17 23:09:20    363s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/17 23:09:20    363s] ---------------------------------------------------------------------------------------------
[10/17 23:09:20    363s] [ ViewPruning            ]      6   0:00:00.2  (   0.7 % )     0:00:00.7 /  0:00:00.9    1.2
[10/17 23:09:20    363s] [ TimingUpdate           ]      4   0:00:01.7  (   7.1 % )     0:00:14.9 /  0:00:31.3    2.1
[10/17 23:09:20    363s] [ FullDelayCalc          ]      2   0:00:13.2  (  56.3 % )     0:00:13.2 /  0:00:28.2    2.1
[10/17 23:09:20    363s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.4 % )     0:00:00.4 /  0:00:00.5    1.3
[10/17 23:09:20    363s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.6 /  0:00:00.9    1.5
[10/17 23:09:20    363s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.4    1.4
[10/17 23:09:20    363s] [ SlackTraversorInit     ]      4   0:00:01.4  (   6.0 % )     0:00:01.4 /  0:00:01.8    1.2
[10/17 23:09:20    363s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.4
[10/17 23:09:20    363s] [ LibAnalyzerInit        ]      2   0:00:01.2  (   5.3 % )     0:00:01.2 /  0:00:01.2    1.0
[10/17 23:09:20    363s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/17 23:09:20    363s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[10/17 23:09:20    363s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[10/17 23:09:20    363s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/17 23:09:20    363s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/17 23:09:20    363s] [ HoldTimerNodeList      ]      1   0:00:00.5  (   2.0 % )     0:00:00.5 /  0:00:00.5    1.0
[10/17 23:09:20    363s] [ HoldTimerRestoreData   ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.0
[10/17 23:09:20    363s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[10/17 23:09:20    363s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[10/17 23:09:20    363s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[10/17 23:09:20    363s] [ GenerateDrvReportData  ]      2   0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:00.8    1.5
[10/17 23:09:20    363s] [ ReportAnalysisSummary  ]      4   0:00:00.6  (   2.5 % )     0:00:00.6 /  0:00:00.9    1.5
[10/17 23:09:20    363s] [ MISC                   ]          0:00:03.6  (  15.4 % )     0:00:03.6 /  0:00:05.7    1.6
[10/17 23:09:20    363s] ---------------------------------------------------------------------------------------------
[10/17 23:09:20    363s]  HoldOpt #1 TOTAL                   0:00:23.5  ( 100.0 % )     0:00:23.5 /  0:00:42.7    1.8
[10/17 23:09:20    363s] ---------------------------------------------------------------------------------------------
[10/17 23:09:20    363s] 
[10/17 23:09:20    363s] Latch borrow mode reset to max_borrow
[10/17 23:09:20    364s] Reported timing to dir ./timingReports
[10/17 23:09:20    364s] **optDesign ... cpu = 0:00:52, real = 0:00:32, mem = 1569.3M, totSessionCpu=0:06:05 **
[10/17 23:09:21    364s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2049.0M
[10/17 23:09:21    364s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.023, MEM:2049.0M
[10/17 23:09:21    364s] Running 'saveTimingGraph -compress -file /tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/opt_timing_graph_R8BM5Z/timingGraph.tgz -dir /tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/opt_timing_graph_R8BM5Z -prefix timingGraph'
[10/17 23:09:23    366s] Done saveTimingGraph
[10/17 23:09:23    367s] Starting delay calculation for Hold views
[10/17 23:09:24    367s] Starting SI iteration 1 using Infinite Timing Windows
[10/17 23:09:24    368s] #################################################################################
[10/17 23:09:24    368s] # Design Stage: PostRoute
[10/17 23:09:24    368s] # Design Name: DLX
[10/17 23:09:24    368s] # Design Mode: 90nm
[10/17 23:09:24    368s] # Analysis Mode: MMMC OCV 
[10/17 23:09:24    368s] # Parasitics Mode: SPEF/RCDB 
[10/17 23:09:24    368s] # Signoff Settings: SI On 
[10/17 23:09:24    368s] #################################################################################
[10/17 23:09:24    368s] Topological Sorting (REAL = 0:00:00.0, MEM = 2312.0M, InitMEM = 2312.0M)
[10/17 23:09:24    368s] Setting infinite Tws ...
[10/17 23:09:24    368s] First Iteration Infinite Tw... 
[10/17 23:09:24    368s] Calculate late delays in OCV mode...
[10/17 23:09:24    368s] Calculate early delays in OCV mode...
[10/17 23:09:24    368s] Start delay calculation (fullDC) (8 T). (MEM=2312)
[10/17 23:09:24    368s] End AAE Lib Interpolated Model. (MEM=2323.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 23:09:28    378s] Total number of fetched objects 8651
[10/17 23:09:28    378s] AAE_INFO-618: Total number of nets in the design is 8606,  100.0 percent of the nets selected for SI analysis
[10/17 23:09:28    378s] End Timing Check Calculation. (CPU Time=0:00:00.3, Real Time=0:00:00.0)
[10/17 23:09:28    378s] End delay calculation. (MEM=2389.92 CPU=0:00:09.3 REAL=0:00:03.0)
[10/17 23:09:28    378s] End delay calculation (fullDC). (MEM=2389.92 CPU=0:00:09.9 REAL=0:00:04.0)
[10/17 23:09:28    378s] *** CDM Built up (cpu=0:00:10.4  real=0:00:04.0  mem= 2389.9M) ***
[10/17 23:09:29    379s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2389.9M)
[10/17 23:09:29    379s] Add other clocks and setupCteToAAEClockMapping during iter 1
[10/17 23:09:29    380s] Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 2389.9M)
[10/17 23:09:29    380s] Starting SI iteration 2
[10/17 23:09:29    380s] Calculate late delays in OCV mode...
[10/17 23:09:29    380s] Calculate early delays in OCV mode...
[10/17 23:09:29    380s] Start delay calculation (fullDC) (8 T). (MEM=2047.04)
[10/17 23:09:29    380s] End AAE Lib Interpolated Model. (MEM=2047.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[10/17 23:09:29    380s] Glitch Analysis: View default -- Total Number of Nets Skipped = 0. 
[10/17 23:09:29    380s] Glitch Analysis: View default -- Total Number of Nets Analyzed = 8651. 
[10/17 23:09:29    380s] Total number of fetched objects 8651
[10/17 23:09:29    380s] AAE_INFO-618: Total number of nets in the design is 8606,  0.4 percent of the nets selected for SI analysis
[10/17 23:09:29    380s] End delay calculation. (MEM=2386.28 CPU=0:00:00.4 REAL=0:00:00.0)
[10/17 23:09:29    380s] End delay calculation (fullDC). (MEM=2386.28 CPU=0:00:00.4 REAL=0:00:00.0)
[10/17 23:09:29    380s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2386.3M) ***
[10/17 23:09:30    381s] *** Done Building Timing Graph (cpu=0:00:14.1 real=0:00:07.0 totSessionCpu=0:06:22 mem=2384.3M)
[10/17 23:09:33    385s] Running 'restoreTimingGraph -file /tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/opt_timing_graph_R8BM5Z/timingGraph.tgz -dir /tmp/innovus_temp_14053_localhost.localdomain_ms23.52_4UFr48/opt_timing_graph_R8BM5Z -prefix timingGraph'
[10/17 23:09:35    387s] Done restoreTimingGraph
[10/17 23:09:39    389s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 default 
Hold views included:
 default

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.049  |  0.098  |  0.049  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2913   |  1458   |  1919   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.004  |  0.073  |  0.004  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  2913   |  1458   |  1919   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      2 (3)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 57.222%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:24.3, REAL=0:00:19.0, MEM=2100.9M
[10/17 23:09:39    389s] **optDesign ... cpu = 0:01:16, real = 0:00:51, mem = 1587.4M, totSessionCpu=0:06:29 **
[10/17 23:09:39    389s]  ReSet Options after AAE Based Opt flow 
[10/17 23:09:39    389s] *** Finished optDesign ***
[10/17 23:09:39    389s] Info: pop threads available for lower-level modules during optimization.
[10/17 23:09:39    389s] Deleting Lib Analyzer.
[10/17 23:09:40    389s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2100.9M)
[10/17 23:09:40    389s] Info: Destroy the CCOpt slew target map.
[10/17 23:09:40    389s] clean pInstBBox. size 0
[10/17 23:09:40    389s] All LLGs are deleted
[10/17 23:09:40    389s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2100.9M
[10/17 23:09:40    389s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2100.9M
[10/17 23:09:40    389s] 
[10/17 23:09:40    389s] =============================================================================================
[10/17 23:09:40    389s]  Final TAT Report for optDesign
[10/17 23:09:40    389s] =============================================================================================
[10/17 23:09:40    389s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[10/17 23:09:40    389s] ---------------------------------------------------------------------------------------------
[10/17 23:09:40    389s] [ HoldOpt                ]      1   0:00:06.9  (  13.4 % )     0:00:23.5 /  0:00:42.7    1.8
[10/17 23:09:40    389s] [ ViewPruning            ]     10   0:00:00.7  (   1.4 % )     0:00:00.7 /  0:00:00.9    1.2
[10/17 23:09:40    389s] [ CheckPlace             ]      1   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.8    2.2
[10/17 23:09:40    389s] [ ExtractRC              ]      1   0:00:06.3  (  12.3 % )     0:00:06.3 /  0:00:05.6    0.9
[10/17 23:09:40    389s] [ TimingUpdate           ]      8   0:00:02.6  (   5.2 % )     0:00:22.1 /  0:00:46.4    2.1
[10/17 23:09:40    389s] [ FullDelayCalc          ]      3   0:00:19.4  (  38.0 % )     0:00:19.4 /  0:00:41.5    2.1
[10/17 23:09:40    389s] [ OptSummaryReport       ]      2   0:00:07.1  (  13.9 % )     0:00:19.4 /  0:00:24.8    1.3
[10/17 23:09:40    389s] [ TimingReport           ]      4   0:00:01.1  (   2.1 % )     0:00:01.1 /  0:00:01.9    1.7
[10/17 23:09:40    389s] [ DrvReport              ]      2   0:00:04.0  (   7.9 % )     0:00:04.0 /  0:00:01.3    0.3
[10/17 23:09:40    389s] [ GenerateReports        ]      2   0:00:01.2  (   2.3 % )     0:00:01.2 /  0:00:01.1    0.9
[10/17 23:09:40    389s] [ MISC                   ]          0:00:01.5  (   2.9 % )     0:00:01.5 /  0:00:01.5    1.0
[10/17 23:09:40    389s] ---------------------------------------------------------------------------------------------
[10/17 23:09:40    389s]  optDesign TOTAL                    0:00:51.1  ( 100.0 % )     0:00:51.1 /  0:01:15.8    1.5
[10/17 23:09:40    389s] ---------------------------------------------------------------------------------------------
[10/17 23:09:40    389s] 
[10/17 23:09:40    389s] Deleting Cell Server ...
[10/17 23:12:15    417s] <CMD> saveDesign DLX
[10/17 23:12:15    418s] The in-memory database contained RC information but was not saved. To save 
[10/17 23:12:15    418s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[10/17 23:12:15    418s] so it should only be saved when it is really desired.
[10/17 23:12:15    418s] #% Begin save design ... (date=10/17 23:12:15, mem=1501.0M)
[10/17 23:12:15    418s] % Begin Save ccopt configuration ... (date=10/17 23:12:15, mem=1504.0M)
[10/17 23:12:15    418s] % End Save ccopt configuration ... (date=10/17 23:12:15, total cpu=0:00:00.1, real=0:00:00.0, peak res=1504.9M, current mem=1504.9M)
[10/17 23:12:15    418s] % Begin Save netlist data ... (date=10/17 23:12:15, mem=1504.9M)
[10/17 23:12:15    418s] Writing Binary DB to DLX.dat.tmp/vbin/DLX.v.bin in multi-threaded mode...
[10/17 23:12:16    418s] % End Save netlist data ... (date=10/17 23:12:16, total cpu=0:00:00.3, real=0:00:01.0, peak res=1506.4M, current mem=1506.4M)
[10/17 23:12:16    418s] Saving symbol-table file in separate thread ...
[10/17 23:12:16    418s] Saving congestion map file in separate thread ...
[10/17 23:12:16    418s] Saving congestion map file DLX.dat.tmp/DLX.route.congmap.gz ...
[10/17 23:12:16    418s] % Begin Save AAE data ... (date=10/17 23:12:16, mem=1507.2M)
[10/17 23:12:16    418s] Saving AAE Data ...
[10/17 23:12:16    418s] % End Save AAE data ... (date=10/17 23:12:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1507.2M, current mem=1507.2M)
[10/17 23:12:16    419s] Saving preference file DLX.dat.tmp/gui.pref.tcl ...
[10/17 23:12:16    419s] Saving mode setting ...
[10/17 23:12:16    419s] Saving global file ...
[10/17 23:12:17    419s] Saving Drc markers ...
[10/17 23:12:17    419s] ... No Drc file written since there is no markers found.
[10/17 23:12:17    419s] Saving special route data file in separate thread ...
[10/17 23:12:17    419s] Saving PG Conn data in separate thread ...
[10/17 23:12:17    419s] Saving placement file in separate thread ...
[10/17 23:12:17    419s] Saving route file in separate thread ...
[10/17 23:12:17    419s] Saving property file in separate thread ...
[10/17 23:12:17    419s] Saving property file DLX.dat.tmp/DLX.prop
[10/17 23:12:17    419s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2100.9M) ***
[10/17 23:12:17    419s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2100.9M) ***
[10/17 23:12:17    419s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:12:17    419s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:12:17    419s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:12:18    419s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2092.9M) ***
[10/17 23:12:18    419s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[10/17 23:12:18    419s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:12:18    419s] #Saving pin access data to file DLX.dat.tmp/DLX.apa ...
[10/17 23:12:18    419s] #
[10/17 23:12:19    419s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[10/17 23:12:19    419s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[10/17 23:12:19    419s] % Begin Save power constraints data ... (date=10/17 23:12:19, mem=1509.9M)
[10/17 23:12:19    419s] % End Save power constraints data ... (date=10/17 23:12:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1509.9M, current mem=1509.9M)
[10/17 23:12:30    430s] Generated self-contained design DLX.dat.tmp
[10/17 23:12:31    431s] #% End save design ... (date=10/17 23:12:31, total cpu=0:00:13.0, real=0:00:16.0, peak res=1537.6M, current mem=1514.9M)
[10/17 23:12:31    431s] *** Message Summary: 0 warning(s), 0 error(s)
[10/17 23:12:31    431s] 
[10/17 23:12:31    431s] <CMD> saveDesign DLX
[10/17 23:12:31    431s] The in-memory database contained RC information but was not saved. To save 
[10/17 23:12:31    431s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[10/17 23:12:31    431s] so it should only be saved when it is really desired.
[10/17 23:12:31    431s] #% Begin save design ... (date=10/17 23:12:31, mem=1514.9M)
[10/17 23:12:31    431s] % Begin Save ccopt configuration ... (date=10/17 23:12:31, mem=1514.9M)
[10/17 23:12:31    431s] % End Save ccopt configuration ... (date=10/17 23:12:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=1514.9M, current mem=1514.9M)
[10/17 23:12:31    431s] % Begin Save netlist data ... (date=10/17 23:12:31, mem=1514.9M)
[10/17 23:12:31    431s] Writing Binary DB to DLX.dat.tmp/vbin/DLX.v.bin in multi-threaded mode...
[10/17 23:12:31    431s] % End Save netlist data ... (date=10/17 23:12:31, total cpu=0:00:00.2, real=0:00:00.0, peak res=1514.9M, current mem=1514.9M)
[10/17 23:12:31    431s] Saving symbol-table file in separate thread ...
[10/17 23:12:31    431s] Saving congestion map file in separate thread ...
[10/17 23:12:31    431s] Saving congestion map file DLX.dat.tmp/DLX.route.congmap.gz ...
[10/17 23:12:31    431s] % Begin Save AAE data ... (date=10/17 23:12:31, mem=1515.0M)
[10/17 23:12:31    431s] Saving AAE Data ...
[10/17 23:12:32    431s] % End Save AAE data ... (date=10/17 23:12:31, total cpu=0:00:00.1, real=0:00:01.0, peak res=1515.0M, current mem=1515.0M)
[10/17 23:12:32    431s] Saving preference file DLX.dat.tmp/gui.pref.tcl ...
[10/17 23:12:32    431s] Saving mode setting ...
[10/17 23:12:32    431s] Saving global file ...
[10/17 23:12:32    432s] Saving Drc markers ...
[10/17 23:12:32    432s] ... No Drc file written since there is no markers found.
[10/17 23:12:32    432s] Saving special route data file in separate thread ...
[10/17 23:12:32    432s] Saving PG Conn data in separate thread ...
[10/17 23:12:32    432s] Saving placement file in separate thread ...
[10/17 23:12:32    432s] Saving route file in separate thread ...
[10/17 23:12:32    432s] Saving property file in separate thread ...
[10/17 23:12:32    432s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/17 23:12:32    432s] Save Adaptive View Pruning View Names to Binary file
[10/17 23:12:32    432s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2143.8M) ***
[10/17 23:12:32    432s] Saving property file DLX.dat.tmp/DLX.prop
[10/17 23:12:32    432s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2143.8M) ***
[10/17 23:12:32    432s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:12:32    432s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:12:32    432s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:12:33    432s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2135.8M) ***
[10/17 23:12:33    432s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[10/17 23:12:33    432s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:12:34    432s] #Saving pin access data to file DLX.dat.tmp/DLX.apa ...
[10/17 23:12:34    432s] #
[10/17 23:12:34    432s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[10/17 23:12:34    432s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[10/17 23:12:34    432s] % Begin Save power constraints data ... (date=10/17 23:12:34, mem=1515.5M)
[10/17 23:12:34    432s] % End Save power constraints data ... (date=10/17 23:12:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=1515.5M, current mem=1515.5M)
[10/17 23:12:48    445s] Generated self-contained design DLX.dat.tmp
[10/17 23:12:48    445s] #% End save design ... (date=10/17 23:12:48, total cpu=0:00:14.5, real=0:00:17.0, peak res=1515.8M, current mem=1515.8M)
[10/17 23:12:48    445s] *** Message Summary: 0 warning(s), 0 error(s)
[10/17 23:12:48    445s] 
[10/17 23:13:55    458s] <CMD> win
[10/17 23:13:55    458s] XWindow dump put in file report/screendump
[10/17 23:15:34    471s] <CMD> dumpToGIF report/dlx.gif
[10/17 23:19:13    491s] <CMD> summaryReport -outdir summaryReport
[10/17 23:19:13    491s] Creating directory summaryReport.
[10/17 23:19:13    491s] Start to collect the design information.
[10/17 23:19:13    491s] Build netlist information for Cell DLX.
[10/17 23:19:13    491s] Found 8 instances for Non-leaf cell CARRY_SELECT.
[10/17 23:19:13    491s] Finished collecting the design information.
[10/17 23:19:13    491s] Generating standard cells used in the design report.
[10/17 23:19:13    491s] Analyze library ... 
[10/17 23:19:13    491s] Analyze netlist ... 
[10/17 23:19:13    491s] Generating HFO information report.
[10/17 23:19:13    491s] Generate no-driven nets information report.
[10/17 23:19:13    491s] Generating design unique report.
[10/17 23:19:13    491s] 
[10/17 23:19:13    491s] **WARN: (IMPDB-1270):	Some nets (1) did not have valid net lengths.
[10/17 23:19:13    491s] Analyze timing ... 
[10/17 23:19:13    491s] Analyze floorplan/placement ... 
[10/17 23:19:13    491s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2093.8M
[10/17 23:19:13    491s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2093.8M
[10/17 23:19:13    491s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2093.8M
[10/17 23:19:13    491s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.030, REAL:0.042, MEM:2093.8M
[10/17 23:19:13    491s] Fast DP-INIT is on for default
[10/17 23:19:13    491s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.092, MEM:2093.8M
[10/17 23:19:13    491s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.100, MEM:2093.8M
[10/17 23:19:13    491s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2093.8M
[10/17 23:19:13    491s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2093.8M
[10/17 23:19:13    491s] Analysis Routing ...
[10/17 23:19:13    491s] Report saved in file summaryReport/DLX.main.htm.ascii
[10/17 23:19:15    492s] <CMD> summaryReport -outdir summaryReport
[10/17 23:19:15    492s] Start to collect the design information.
[10/17 23:19:15    492s] Build netlist information for Cell DLX.
[10/17 23:19:15    492s] Found 8 instances for Non-leaf cell CARRY_SELECT.
[10/17 23:19:15    492s] Finished collecting the design information.
[10/17 23:19:15    492s] Generating standard cells used in the design report.
[10/17 23:19:15    492s] Analyze library ... 
[10/17 23:19:15    492s] Analyze netlist ... 
[10/17 23:19:15    492s] Generating HFO information report.
[10/17 23:19:15    492s] Generate no-driven nets information report.
[10/17 23:19:15    492s] Generating design unique report.
[10/17 23:19:15    492s] 
[10/17 23:19:15    492s] **WARN: (IMPDB-1270):	Some nets (1) did not have valid net lengths.
[10/17 23:19:15    492s] Analyze timing ... 
[10/17 23:19:15    492s] Analyze floorplan/placement ... 
[10/17 23:19:15    492s] All LLGs are deleted
[10/17 23:19:15    492s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2093.8M
[10/17 23:19:15    492s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:2093.8M
[10/17 23:19:15    492s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2093.8M
[10/17 23:19:15    492s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2093.8M
[10/17 23:19:15    492s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2093.8M
[10/17 23:19:15    492s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.050, REAL:0.029, MEM:2093.8M
[10/17 23:19:15    492s] Fast DP-INIT is on for default
[10/17 23:19:15    492s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.057, MEM:2093.8M
[10/17 23:19:15    492s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.067, MEM:2093.8M
[10/17 23:19:15    492s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2093.8M
[10/17 23:19:15    492s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2093.8M
[10/17 23:19:15    492s] Analysis Routing ...
[10/17 23:19:15    492s] Report saved in file summaryReport/DLX.main.htm.ascii
[10/17 23:19:57    496s] <CMD> saveDesign DLX
[10/17 23:19:57    496s] The in-memory database contained RC information but was not saved. To save 
[10/17 23:19:57    496s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[10/17 23:19:57    496s] so it should only be saved when it is really desired.
[10/17 23:19:57    496s] #% Begin save design ... (date=10/17 23:19:57, mem=1516.1M)
[10/17 23:19:57    496s] % Begin Save ccopt configuration ... (date=10/17 23:19:57, mem=1516.1M)
[10/17 23:19:57    496s] % End Save ccopt configuration ... (date=10/17 23:19:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=1516.2M, current mem=1516.2M)
[10/17 23:19:57    496s] % Begin Save netlist data ... (date=10/17 23:19:57, mem=1516.2M)
[10/17 23:19:57    496s] Writing Binary DB to DLX.dat.tmp/vbin/DLX.v.bin in multi-threaded mode...
[10/17 23:19:57    496s] % End Save netlist data ... (date=10/17 23:19:57, total cpu=0:00:00.2, real=0:00:00.0, peak res=1517.3M, current mem=1517.3M)
[10/17 23:19:57    496s] Saving symbol-table file in separate thread ...
[10/17 23:19:57    496s] Saving congestion map file in separate thread ...
[10/17 23:19:57    496s] Saving congestion map file DLX.dat.tmp/DLX.route.congmap.gz ...
[10/17 23:19:58    496s] % Begin Save AAE data ... (date=10/17 23:19:57, mem=1517.3M)
[10/17 23:19:58    496s] Saving AAE Data ...
[10/17 23:19:58    496s] % End Save AAE data ... (date=10/17 23:19:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1517.3M, current mem=1517.3M)
[10/17 23:19:58    497s] Saving preference file DLX.dat.tmp/gui.pref.tcl ...
[10/17 23:19:58    497s] Saving mode setting ...
[10/17 23:19:58    497s] Saving global file ...
[10/17 23:19:59    497s] Saving Drc markers ...
[10/17 23:19:59    497s] ... No Drc file written since there is no markers found.
[10/17 23:19:59    497s] Saving special route data file in separate thread ...
[10/17 23:19:59    497s] Saving PG Conn data in separate thread ...
[10/17 23:19:59    497s] Saving placement file in separate thread ...
[10/17 23:19:59    497s] Saving route file in separate thread ...
[10/17 23:19:59    497s] Saving property file in separate thread ...
[10/17 23:19:59    497s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/17 23:19:59    497s] Saving property file DLX.dat.tmp/DLX.prop
[10/17 23:19:59    497s] Save Adaptive View Pruning View Names to Binary file
[10/17 23:19:59    497s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2155.4M) ***
[10/17 23:19:59    497s] *** Completed savePlace (cpu=0:00:00.1 real=0:00:00.0 mem=2155.4M) ***
[10/17 23:19:59    497s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:19:59    497s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:19:59    497s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:19:59    497s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=2147.4M) ***
[10/17 23:19:59    497s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:19:59    497s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:20:00    497s] #Saving pin access data to file DLX.dat.tmp/DLX.apa ...
[10/17 23:20:00    497s] #
[10/17 23:20:01    497s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[10/17 23:20:01    497s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[10/17 23:20:01    497s] % Begin Save power constraints data ... (date=10/17 23:20:01, mem=1517.5M)
[10/17 23:20:01    497s] % End Save power constraints data ... (date=10/17 23:20:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1517.5M, current mem=1517.5M)
[10/17 23:20:15    511s] Generated self-contained design DLX.dat.tmp
[10/17 23:20:16    511s] #% End save design ... (date=10/17 23:20:16, total cpu=0:00:15.5, real=0:00:19.0, peak res=1517.6M, current mem=1517.6M)
[10/17 23:20:16    511s] *** Message Summary: 0 warning(s), 0 error(s)
[10/17 23:20:16    511s] 
[10/17 23:20:16    511s] <CMD> saveDesign DLX
[10/17 23:20:16    511s] The in-memory database contained RC information but was not saved. To save 
[10/17 23:20:16    511s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[10/17 23:20:16    511s] so it should only be saved when it is really desired.
[10/17 23:20:16    512s] #% Begin save design ... (date=10/17 23:20:16, mem=1517.6M)
[10/17 23:20:16    512s] % Begin Save ccopt configuration ... (date=10/17 23:20:16, mem=1517.6M)
[10/17 23:20:16    512s] % End Save ccopt configuration ... (date=10/17 23:20:16, total cpu=0:00:00.1, real=0:00:00.0, peak res=1517.6M, current mem=1517.6M)
[10/17 23:20:16    512s] % Begin Save netlist data ... (date=10/17 23:20:16, mem=1517.6M)
[10/17 23:20:16    512s] Writing Binary DB to DLX.dat.tmp/vbin/DLX.v.bin in multi-threaded mode...
[10/17 23:20:16    512s] % End Save netlist data ... (date=10/17 23:20:16, total cpu=0:00:00.2, real=0:00:00.0, peak res=1517.6M, current mem=1517.6M)
[10/17 23:20:16    512s] Saving symbol-table file in separate thread ...
[10/17 23:20:16    512s] Saving congestion map file in separate thread ...
[10/17 23:20:16    512s] Saving congestion map file DLX.dat.tmp/DLX.route.congmap.gz ...
[10/17 23:20:16    512s] % Begin Save AAE data ... (date=10/17 23:20:16, mem=1517.6M)
[10/17 23:20:16    512s] Saving AAE Data ...
[10/17 23:20:17    512s] % End Save AAE data ... (date=10/17 23:20:16, total cpu=0:00:00.1, real=0:00:01.0, peak res=1517.6M, current mem=1517.6M)
[10/17 23:20:17    512s] Saving preference file DLX.dat.tmp/gui.pref.tcl ...
[10/17 23:20:17    512s] Saving mode setting ...
[10/17 23:20:17    512s] Saving global file ...
[10/17 23:20:18    512s] Saving Drc markers ...
[10/17 23:20:18    512s] ... No Drc file written since there is no markers found.
[10/17 23:20:18    512s] Saving special route data file in separate thread ...
[10/17 23:20:18    512s] Saving PG Conn data in separate thread ...
[10/17 23:20:18    512s] Saving placement file in separate thread ...
[10/17 23:20:18    512s] Saving route file in separate thread ...
[10/17 23:20:18    512s] Saving property file in separate thread ...
[10/17 23:20:18    512s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/17 23:20:18    512s] Save Adaptive View Pruning View Names to Binary file
[10/17 23:20:18    512s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2155.9M) ***
[10/17 23:20:18    512s] Saving property file DLX.dat.tmp/DLX.prop
[10/17 23:20:18    512s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2155.9M) ***
[10/17 23:20:18    512s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:20:18    512s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:20:18    512s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:20:19    513s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2147.9M) ***
[10/17 23:20:19    513s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[10/17 23:20:19    513s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:20:19    513s] #Saving pin access data to file DLX.dat.tmp/DLX.apa ...
[10/17 23:20:20    513s] #
[10/17 23:20:20    513s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[10/17 23:20:20    513s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[10/17 23:20:20    513s] % Begin Save power constraints data ... (date=10/17 23:20:20, mem=1517.8M)
[10/17 23:20:20    513s] % End Save power constraints data ... (date=10/17 23:20:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1517.8M, current mem=1517.8M)
[10/17 23:20:31    524s] Generated self-contained design DLX.dat.tmp
[10/17 23:20:32    524s] #% End save design ... (date=10/17 23:20:32, total cpu=0:00:12.7, real=0:00:16.0, peak res=1548.1M, current mem=1517.8M)
[10/17 23:20:32    524s] *** Message Summary: 0 warning(s), 0 error(s)
[10/17 23:20:32    524s] 
[10/17 23:20:32    524s] <CMD> saveDesign DLX
[10/17 23:20:32    524s] The in-memory database contained RC information but was not saved. To save 
[10/17 23:20:32    524s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[10/17 23:20:32    524s] so it should only be saved when it is really desired.
[10/17 23:20:32    524s] #% Begin save design ... (date=10/17 23:20:32, mem=1517.8M)
[10/17 23:20:32    524s] % Begin Save ccopt configuration ... (date=10/17 23:20:32, mem=1517.8M)
[10/17 23:20:32    525s] % End Save ccopt configuration ... (date=10/17 23:20:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1517.8M, current mem=1517.8M)
[10/17 23:20:32    525s] % Begin Save netlist data ... (date=10/17 23:20:32, mem=1517.8M)
[10/17 23:20:32    525s] Writing Binary DB to DLX.dat.tmp/vbin/DLX.v.bin in multi-threaded mode...
[10/17 23:20:32    525s] % End Save netlist data ... (date=10/17 23:20:32, total cpu=0:00:00.2, real=0:00:00.0, peak res=1517.8M, current mem=1517.8M)
[10/17 23:20:32    525s] Saving symbol-table file in separate thread ...
[10/17 23:20:32    525s] Saving congestion map file in separate thread ...
[10/17 23:20:32    525s] Saving congestion map file DLX.dat.tmp/DLX.route.congmap.gz ...
[10/17 23:20:32    525s] % Begin Save AAE data ... (date=10/17 23:20:32, mem=1517.9M)
[10/17 23:20:32    525s] Saving AAE Data ...
[10/17 23:20:32    525s] % End Save AAE data ... (date=10/17 23:20:32, total cpu=0:00:00.1, real=0:00:00.0, peak res=1517.9M, current mem=1517.9M)
[10/17 23:20:32    525s] Saving preference file DLX.dat.tmp/gui.pref.tcl ...
[10/17 23:20:32    525s] Saving mode setting ...
[10/17 23:20:32    525s] Saving global file ...
[10/17 23:20:33    525s] Saving Drc markers ...
[10/17 23:20:33    525s] ... No Drc file written since there is no markers found.
[10/17 23:20:33    525s] Saving special route data file in separate thread ...
[10/17 23:20:33    525s] Saving PG Conn data in separate thread ...
[10/17 23:20:33    525s] Saving placement file in separate thread ...
[10/17 23:20:33    525s] Saving route file in separate thread ...
[10/17 23:20:33    525s] Saving property file in separate thread ...
[10/17 23:20:33    525s] Saving property file DLX.dat.tmp/DLX.prop
[10/17 23:20:33    525s] ** Saving stdCellPlacement_binary (version# 2) ...
[10/17 23:20:33    525s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2156.5M) ***
[10/17 23:20:33    525s] Save Adaptive View Pruning View Names to Binary file
[10/17 23:20:33    525s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2156.5M) ***
[10/17 23:20:33    525s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:20:33    525s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:20:33    525s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:20:34    525s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:01.0 mem=2148.5M) ***
[10/17 23:20:34    525s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[10/17 23:20:34    525s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[10/17 23:20:35    525s] #Saving pin access data to file DLX.dat.tmp/DLX.apa ...
[10/17 23:20:35    525s] #
[10/17 23:20:35    526s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[10/17 23:20:35    526s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[10/17 23:20:35    526s] % Begin Save power constraints data ... (date=10/17 23:20:35, mem=1518.0M)
[10/17 23:20:35    526s] % End Save power constraints data ... (date=10/17 23:20:35, total cpu=0:00:00.1, real=0:00:00.0, peak res=1518.0M, current mem=1518.0M)
[10/17 23:20:49    539s] Generated self-contained design DLX.dat.tmp
[10/17 23:20:50    540s] #% End save design ... (date=10/17 23:20:50, total cpu=0:00:15.4, real=0:00:18.0, peak res=1518.1M, current mem=1518.1M)
[10/17 23:20:50    540s] *** Message Summary: 0 warning(s), 0 error(s)
[10/17 23:20:50    540s] 
[10/17 23:40:17    763s] <CMD> zoomIn
[10/17 23:40:34    765s] <CMD> zoomIn
[10/17 23:40:41    765s] <CMD> zoomIn
[10/17 23:40:49    766s] <CMD> zoomOut
[10/17 23:40:54    767s] <CMD> zoomOut
[10/17 23:40:55    767s] <CMD> zoomOut
