{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1536735997564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1536735997564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 12 04:06:37 2018 " "Processing started: Wed Sep 12 04:06:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1536735997564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1536735997564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Carry_Select32bits -c Carry_Select32bits --generate_functional_sim_netlist " "Command: quartus_map Carry_Select32bits -c Carry_Select32bits --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1536735997565 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1536735997935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux8x4-Arq_Mux8x4 " "Found design unit 1: Mux8x4-Arq_Mux8x4" {  } { { "Mux8x4.vhd" "" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Mux8x4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536735998392 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux8x4 " "Found entity 1: Mux8x4" {  } { { "Mux8x4.vhd" "" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Mux8x4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536735998392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536735998392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_select4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carry_Select4bits-Arq_Carry_Select4bits " "Found design unit 1: Carry_Select4bits-Arq_Carry_Select4bits" {  } { { "Carry_Select4bits.vhd" "" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Carry_Select4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536735998394 ""} { "Info" "ISGN_ENTITY_NAME" "1 Carry_Select4bits " "Found entity 1: Carry_Select4bits" {  } { { "Carry_Select4bits.vhd" "" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Carry_Select4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536735998394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536735998394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder4bits-Arq_Adder4bits " "Found design unit 1: Adder4bits-Arq_Adder4bits" {  } { { "Adder4bits.vhd" "" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Adder4bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536735998396 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder4bits " "Found entity 1: Adder4bits" {  } { { "Adder4bits.vhd" "" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Adder4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536735998396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536735998396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder1bit-Arq_Adder1bit " "Found design unit 1: Adder1bit-Arq_Adder1bit" {  } { { "Adder1bit.vhd" "" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Adder1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536735998398 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder1bit " "Found entity 1: Adder1bit" {  } { { "Adder1bit.vhd" "" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Adder1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536735998398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536735998398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file carry_select32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Carry_Select32bits-Arq_Carry_Select32bits " "Found design unit 1: Carry_Select32bits-Arq_Carry_Select32bits" {  } { { "Carry_Select32bits.vhd" "" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Carry_Select32bits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536735998400 ""} { "Info" "ISGN_ENTITY_NAME" "1 Carry_Select32bits " "Found entity 1: Carry_Select32bits" {  } { { "Carry_Select32bits.vhd" "" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Carry_Select32bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1536735998400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1536735998400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Carry_Select32bits " "Elaborating entity \"Carry_Select32bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1536735998432 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "s_carry1\[0\] Carry_Select32bits.vhd(15) " "Using initial value X (don't care) for net \"s_carry1\[0\]\" at Carry_Select32bits.vhd(15)" {  } { { "Carry_Select32bits.vhd" "" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Carry_Select32bits.vhd" 15 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1536735998436 "|Carry_Select32bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_Select4bits Carry_Select4bits:Carry_Select_Block1 " "Elaborating entity \"Carry_Select4bits\" for hierarchy \"Carry_Select4bits:Carry_Select_Block1\"" {  } { { "Carry_Select32bits.vhd" "Carry_Select_Block1" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Carry_Select32bits.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536735998442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder4bits Carry_Select4bits:Carry_Select_Block1\|Adder4bits:Carry_Select_Adder0 " "Elaborating entity \"Adder4bits\" for hierarchy \"Carry_Select4bits:Carry_Select_Block1\|Adder4bits:Carry_Select_Adder0\"" {  } { { "Carry_Select4bits.vhd" "Carry_Select_Adder0" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Carry_Select4bits.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536735998446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder1bit Carry_Select4bits:Carry_Select_Block1\|Adder4bits:Carry_Select_Adder0\|Adder1bit:SC0 " "Elaborating entity \"Adder1bit\" for hierarchy \"Carry_Select4bits:Carry_Select_Block1\|Adder4bits:Carry_Select_Adder0\|Adder1bit:SC0\"" {  } { { "Adder4bits.vhd" "SC0" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Adder4bits.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536735998449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux8x4 Carry_Select4bits:Carry_Select_Block1\|Mux8x4:Carry_Select_Mux " "Elaborating entity \"Mux8x4\" for hierarchy \"Carry_Select4bits:Carry_Select_Block1\|Mux8x4:Carry_Select_Mux\"" {  } { { "Carry_Select4bits.vhd" "Carry_Select_Mux" { Text "D:/GitHub/ULA-SDA/Carry Select/cs32/Carry_Select4bits.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1536735998458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1536735998651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 12 04:06:38 2018 " "Processing ended: Wed Sep 12 04:06:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1536735998651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1536735998651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1536735998651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1536735998651 ""}
