Vivado Simulator 2020.2
Time resolution is 1 ps
$finish called at time : 50 ns : File "D:/work_FPGA/20240508_Combinational_Logic_Circuit/20240508_Combinational_Logic_Circuit.srcs/sim_1/new/tb_half_Adder.v" Line 83
