{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736937940390 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736937940390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 15 16:15:40 2025 " "Processing started: Wed Jan 15 16:15:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736937940390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736937940390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Tx_Wrapper -c UART_Tx_Wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Tx_Wrapper -c UART_Tx_Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736937940390 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736937940783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736937940783 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(59) " "Verilog HDL information at uart_tx.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/uart_tx.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1736937949052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/uart_tx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736937949052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736937949052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START UART_Tx_Wrapper.v(6) " "Verilog HDL Declaration information at UART_Tx_Wrapper.v(6): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/UART_Tx_Wrapper.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736937949052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data UART_Tx_Wrapper.v(25) " "Verilog HDL Declaration information at UART_Tx_Wrapper.v(25): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/UART_Tx_Wrapper.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1736937949052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Wrapper " "Found entity 1: UART_Tx_Wrapper" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/UART_Tx_Wrapper.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736937949052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736937949052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/frequency_scaling.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/frequency_scaling.v" { { "Info" "ISGN_ENTITY_NAME" "1 Frequency_Scaling " "Found entity 1: Frequency_Scaling" {  } { { "output_files/Frequency_Scaling.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/output_files/Frequency_Scaling.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736937949052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736937949052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/uart_tx_wrapperr.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/uart_tx_wrapperr.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx_Wrapperr " "Found entity 1: UART_Tx_Wrapperr" {  } { { "output_files/UART_Tx_Wrapperr.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/output_files/UART_Tx_Wrapperr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736937949052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736937949052 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART_Tx_Wrapperr " "Elaborating entity \"UART_Tx_Wrapperr\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736937949099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx_Wrapper UART_Tx_Wrapper:u_UART_Tx_Wrapper " "Elaborating entity \"UART_Tx_Wrapper\" for hierarchy \"UART_Tx_Wrapper:u_UART_Tx_Wrapper\"" {  } { { "output_files/UART_Tx_Wrapperr.v" "u_UART_Tx_Wrapper" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/output_files/UART_Tx_Wrapperr.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736937949099 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter UART_Tx_Wrapper.v(37) " "Verilog HDL or VHDL warning at UART_Tx_Wrapper.v(37): object \"counter\" assigned a value but never read" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/UART_Tx_Wrapper.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1736937949099 "|UART_Tx_Wrapperr|UART_Tx_Wrapper:u_UART_Tx_Wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_Tx_Wrapper.v(137) " "Verilog HDL assignment warning at UART_Tx_Wrapper.v(137): truncated value with size 32 to match size of target (4)" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/UART_Tx_Wrapper.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736937949099 "|UART_Tx_Wrapperr|UART_Tx_Wrapper:u_UART_Tx_Wrapper"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "done UART_Tx_Wrapper.v(21) " "Output port \"done\" at UART_Tx_Wrapper.v(21) has no driver" {  } { { "UART_Tx_Wrapper.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/UART_Tx_Wrapper.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1736937949099 "|UART_Tx_Wrapperr|UART_Tx_Wrapper:u_UART_Tx_Wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx UART_Tx_Wrapper:u_UART_Tx_Wrapper\|uart_tx:u_uart_tx " "Elaborating entity \"uart_tx\" for hierarchy \"UART_Tx_Wrapper:u_UART_Tx_Wrapper\|uart_tx:u_uart_tx\"" {  } { { "UART_Tx_Wrapper.v" "u_uart_tx" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/UART_Tx_Wrapper.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736937949099 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_tx.v(78) " "Verilog HDL assignment warning at uart_tx.v(78): truncated value with size 32 to match size of target (25)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/uart_tx.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736937949099 "|UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(95) " "Verilog HDL assignment warning at uart_tx.v(95): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/uart_tx.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736937949099 "|UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_tx.v(100) " "Verilog HDL assignment warning at uart_tx.v(100): truncated value with size 32 to match size of target (25)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/uart_tx.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736937949099 "|UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_tx.v(110) " "Verilog HDL assignment warning at uart_tx.v(110): truncated value with size 32 to match size of target (25)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/uart_tx.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736937949099 "|UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 uart_tx.v(122) " "Verilog HDL assignment warning at uart_tx.v(122): truncated value with size 32 to match size of target (25)" {  } { { "uart_tx.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/uart_tx.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1736937949099 "|UART_Tx_Wrapper|uart_tx:u_uart_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frequency_Scaling UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling " "Elaborating entity \"Frequency_Scaling\" for hierarchy \"UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\"" {  } { { "UART_Tx_Wrapper.v" "u_Frequency_Scaling" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/UART_Tx_Wrapper.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736937949099 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1736937949526 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1736937949633 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1736937949946 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/output_files/UART_Tx_Wrapper.map.smsg " "Generated suppressed messages file C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/output_files/UART_Tx_Wrapper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736937949978 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1736937950088 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736937950088 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "138 " "Implemented 138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1736937950135 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1736937950135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "136 " "Implemented 136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1736937950135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1736937950135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736937950150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 15 16:15:50 2025 " "Processing ended: Wed Jan 15 16:15:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736937950150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736937950150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736937950150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736937950150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1736937951500 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736937951500 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 15 16:15:51 2025 " "Processing started: Wed Jan 15 16:15:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736937951500 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1736937951500 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off UART_Tx_Wrapper -c UART_Tx_Wrapper " "Command: quartus_fit --read_settings_files=off --write_settings_files=off UART_Tx_Wrapper -c UART_Tx_Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1736937951500 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1736937951625 ""}
{ "Info" "0" "" "Project  = UART_Tx_Wrapper" {  } {  } 0 0 "Project  = UART_Tx_Wrapper" 0 0 "Fitter" 0 0 1736937951625 ""}
{ "Info" "0" "" "Revision = UART_Tx_Wrapper" {  } {  } 0 0 "Revision = UART_Tx_Wrapper" 0 0 "Fitter" 0 0 1736937951625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1736937951688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1736937951688 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "UART_Tx_Wrapper EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"UART_Tx_Wrapper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1736937951704 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736937951751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1736937951751 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1736937951892 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1736937951892 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736937952018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736937952018 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1736937952018 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1736937952018 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736937952018 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736937952018 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736937952018 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736937952018 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1736937952018 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1736937952018 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1736937952018 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_Tx_Wrapper.sdc " "Synopsys Design Constraints File file not found: 'UART_Tx_Wrapper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1736937952442 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1736937952442 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1736937952457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1736937952457 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1736937952457 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk_50M~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736937952473 ""}  } { { "output_files/UART_Tx_Wrapperr.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/output_files/UART_Tx_Wrapperr.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/" { { 0 { 0 ""} 0 344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736937952473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out  " "Automatically promoted node UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1736937952473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out~0 " "Destination node UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out~0" {  } { { "output_files/Frequency_Scaling.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/output_files/Frequency_Scaling.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1736937952473 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1736937952473 ""}  } { { "output_files/Frequency_Scaling.v" "" { Text "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/output_files/Frequency_Scaling.v" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1736937952473 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1736937952661 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736937952661 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1736937952661 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736937952661 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1736937952661 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1736937952661 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1736937952661 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1736937952661 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1736937952677 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1736937952677 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1736937952677 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736937952692 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1736937952692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1736937953351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736937953413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1736937953429 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1736937954198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736937954198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1736937954371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X43_Y11 X53_Y22 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22" {  } { { "loc" "" { Generic "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22"} { { 12 { 0 ""} 43 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1736937955156 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1736937955156 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1736937955689 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1736937955689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736937955689 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1736937955815 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736937955815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736937955956 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1736937955956 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1736937956066 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1736937956379 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/output_files/UART_Tx_Wrapper.fit.smsg " "Generated suppressed messages file C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/output_files/UART_Tx_Wrapper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1736937956673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5529 " "Peak virtual memory: 5529 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736937956908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 15 16:15:56 2025 " "Processing ended: Wed Jan 15 16:15:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736937956908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736937956908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736937956908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1736937956908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1736937957961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736937957961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 15 16:15:57 2025 " "Processing started: Wed Jan 15 16:15:57 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736937957961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1736937957961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off UART_Tx_Wrapper -c UART_Tx_Wrapper " "Command: quartus_asm --read_settings_files=off --write_settings_files=off UART_Tx_Wrapper -c UART_Tx_Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1736937957961 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1736937958275 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1736937958855 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1736937958871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736937959028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 15 16:15:59 2025 " "Processing ended: Wed Jan 15 16:15:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736937959028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736937959028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736937959028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1736937959028 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1736937959641 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1736937960268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736937960268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 15 16:15:59 2025 " "Processing started: Wed Jan 15 16:15:59 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736937960268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1736937960268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta UART_Tx_Wrapper -c UART_Tx_Wrapper " "Command: quartus_sta UART_Tx_Wrapper -c UART_Tx_Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1736937960268 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1736937960394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1736937960566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1736937960566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736937960613 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736937960613 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "UART_Tx_Wrapper.sdc " "Synopsys Design Constraints File file not found: 'UART_Tx_Wrapper.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1736937960801 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1736937960817 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out " "create_clock -period 1.000 -name UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736937960817 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50M clk_50M " "create_clock -period 1.000 -name clk_50M clk_50M" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1736937960817 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736937960817 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1736937960817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736937960817 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1736937960817 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1736937960817 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736937960833 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736937960833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.313 " "Worst-case setup slack is -2.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937960850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937960850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.313             -74.207 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out  " "   -2.313             -74.207 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937960850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.207             -51.466 clk_50M  " "   -2.207             -51.466 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937960850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736937960850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937960850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937960850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out  " "    0.343               0.000 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937960850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clk_50M  " "    0.357               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937960850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736937960850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736937960850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736937960850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937960850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937960850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.000 clk_50M  " "   -3.000             -42.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937960850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -51.000 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out  " "   -1.000             -51.000 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937960850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736937960850 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736937960896 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1736937960911 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1736937961251 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736937961272 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736937961272 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736937961272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.019 " "Worst-case setup slack is -2.019" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.019             -61.261 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out  " "   -2.019             -61.261 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.891             -40.798 clk_50M  " "   -1.891             -40.798 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736937961288 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out  " "    0.298               0.000 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk_50M  " "    0.312               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736937961288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736937961288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736937961304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.000 clk_50M  " "   -3.000             -42.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -51.000 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out  " "   -1.000             -51.000 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736937961304 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1736937961351 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1736937961429 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1736937961429 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1736937961429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.852 " "Worst-case setup slack is -0.852" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.852             -20.962 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out  " "   -0.852             -20.962 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.847             -14.010 clk_50M  " "   -0.847             -14.010 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736937961445 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out  " "    0.178               0.000 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 clk_50M  " "    0.185               0.000 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736937961452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736937961461 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1736937961461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.967 clk_50M  " "   -3.000             -45.967 clk_50M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -51.000 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out  " "   -1.000             -51.000 UART_Tx_Wrapper:u_UART_Tx_Wrapper\|Frequency_Scaling:u_Frequency_Scaling\|adc_clk_out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1736937961461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1736937961461 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736937961853 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1736937961853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736937961916 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 15 16:16:01 2025 " "Processing ended: Wed Jan 15 16:16:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736937961916 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736937961916 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736937961916 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1736937961916 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1736937962970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736937962970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 15 16:16:02 2025 " "Processing started: Wed Jan 15 16:16:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736937962970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1736937962970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off UART_Tx_Wrapper -c UART_Tx_Wrapper " "Command: quartus_eda --read_settings_files=off --write_settings_files=off UART_Tx_Wrapper -c UART_Tx_Wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1736937962970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1736937963424 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "UART_Tx_Wrapper.vo C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/simulation/modelsim/ simulation " "Generated file UART_Tx_Wrapper.vo in folder \"C:/Users/dell/Desktop/Final_E-Yantra/Main-Version-In-Use(T4)/UART/UART_testing/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1736937963487 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736937963556 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 15 16:16:03 2025 " "Processing ended: Wed Jan 15 16:16:03 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736937963556 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736937963556 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736937963556 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1736937963556 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1736937964240 ""}
