Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri May 30 21:53:47 2025
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/backprop_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
|                                                  Instance                                                  |                                                   Module                                                   | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | URAM | DSP Blocks |
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
| bd_0_wrapper                                                                                               |                                                                                                      (top) |      14779 |      14047 |     512 |  220 | 11292 |      3 |      0 |    1 |         48 |
|   bd_0_i                                                                                                   |                                                                                                       bd_0 |      14779 |      14047 |     512 |  220 | 11292 |      3 |      0 |    1 |         48 |
|     hls_inst                                                                                               |                                                                                            bd_0_hls_inst_0 |      14779 |      14047 |     512 |  220 | 11292 |      3 |      0 |    1 |         48 |
|       inst                                                                                                 |                                                                                   bd_0_hls_inst_0_backprop |      14779 |      14047 |     512 |  220 | 11292 |      3 |      0 |    1 |         48 |
|         (inst)                                                                                             |                                                                                   bd_0_hls_inst_0_backprop |         20 |         20 |       0 |    0 |  1088 |      0 |      0 |    0 |          0 |
|         activations1_U                                                                                     |                                                        bd_0_hls_inst_0_backprop_activations1_RAM_AUTO_1R1W |        128 |          0 |     128 |    0 |   128 |      0 |      0 |    0 |          0 |
|         activations2_U                                                                                     |                                                      bd_0_hls_inst_0_backprop_activations1_RAM_AUTO_1R1W_0 |        256 |        128 |     128 |    0 |   128 |      0 |      0 |    0 |          0 |
|         dactivations1_U                                                                                    |                                                       bd_0_hls_inst_0_backprop_dactivations1_RAM_AUTO_1R1W |         64 |          0 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|         dactivations2_U                                                                                    |                                                     bd_0_hls_inst_0_backprop_dactivations1_RAM_AUTO_1R1W_1 |        128 |         64 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|         dadd_64ns_64ns_64_4_full_dsp_1_U168                                                                |                                                    bd_0_hls_inst_0_backprop_dadd_64ns_64ns_64_4_full_dsp_1 |        700 |        700 |       0 |    0 |   366 |      0 |      0 |    0 |          3 |
|           (dadd_64ns_64ns_64_4_full_dsp_1_U168)                                                            |                                                    bd_0_hls_inst_0_backprop_dadd_64ns_64ns_64_4_full_dsp_1 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip_u                                                     |                                                 bd_0_hls_inst_0_backprop_dadd_64ns_64ns_64_4_full_dsp_1_ip |        700 |        700 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                                                           |                                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized2 |        700 |        700 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                                                                      |                                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized5 |        700 |        700 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         dadddsub_64ns_64ns_64_4_full_dsp_1_U166                                                            |                                                bd_0_hls_inst_0_backprop_dadddsub_64ns_64ns_64_4_full_dsp_1 |        704 |        704 |       0 |    0 |   367 |      0 |      0 |    0 |          3 |
|           (dadddsub_64ns_64ns_64_4_full_dsp_1_U166)                                                        |                                                bd_0_hls_inst_0_backprop_dadddsub_64ns_64ns_64_4_full_dsp_1 |          3 |          3 |       0 |    0 |   129 |      0 |      0 |    0 |          0 |
|           backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip_u                                                 |                                             bd_0_hls_inst_0_backprop_dadddsub_64ns_64ns_64_4_full_dsp_1_ip |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|             inst                                                                                           |                                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized0 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|               i_synth                                                                                      |                                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized1 |        701 |        701 |       0 |    0 |   238 |      0 |      0 |    0 |          3 |
|         ddiv_64ns_64ns_64_14_no_dsp_1_U169                                                                 |                                                     bd_0_hls_inst_0_backprop_ddiv_64ns_64ns_64_14_no_dsp_1 |       3299 |       3243 |       0 |   56 |  1330 |      0 |      0 |    0 |          0 |
|           (ddiv_64ns_64ns_64_14_no_dsp_1_U169)                                                             |                                                     bd_0_hls_inst_0_backprop_ddiv_64ns_64ns_64_14_no_dsp_1 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u                                                      |                                                  bd_0_hls_inst_0_backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip |       3299 |       3243 |       0 |   56 |  1202 |      0 |      0 |    0 |          0 |
|             (backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip_u)                                                  |                                                  bd_0_hls_inst_0_backprop_ddiv_64ns_64ns_64_14_no_dsp_1_ip |         96 |         96 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                           |                                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized3 |       3203 |       3147 |       0 |   56 |  1202 |      0 |      0 |    0 |          0 |
|               i_synth                                                                                      |                                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized7 |       3203 |       3147 |       0 |   56 |  1202 |      0 |      0 |    0 |          0 |
|         delta_weights1_U                                                                                   |                                                      bd_0_hls_inst_0_backprop_delta_weights1_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |      2 |      0 |    0 |          0 |
|         delta_weights2_U                                                                                   |                                                      bd_0_hls_inst_0_backprop_delta_weights2_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |      0 |      0 |    1 |          0 |
|         delta_weights3_U                                                                                   |                                                      bd_0_hls_inst_0_backprop_delta_weights3_RAM_AUTO_1R1W |          0 |          0 |       0 |    0 |     0 |      1 |      0 |    0 |          0 |
|         dexp_64ns_64ns_64_10_full_dsp_1_U170                                                               |                                                   bd_0_hls_inst_0_backprop_dexp_64ns_64ns_64_10_full_dsp_1 |       1788 |       1775 |       0 |   13 |   775 |      0 |      0 |    0 |         26 |
|           (dexp_64ns_64ns_64_10_full_dsp_1_U170)                                                           |                                                   bd_0_hls_inst_0_backprop_dexp_64ns_64ns_64_10_full_dsp_1 |          0 |          0 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|           backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip_u                                                    |                                                bd_0_hls_inst_0_backprop_dexp_64ns_64ns_64_10_full_dsp_1_ip |       1788 |       1775 |       0 |   13 |   711 |      0 |      0 |    0 |         26 |
|             inst                                                                                           |                                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized4 |       1788 |       1775 |       0 |   13 |   711 |      0 |      0 |    0 |         26 |
|               i_synth                                                                                      |                                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized9 |       1788 |       1775 |       0 |   13 |   711 |      0 |      0 |    0 |         26 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U167                                                                 |                                                     bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1 |        199 |        199 |       0 |    0 |   211 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U167)                                                             |                                                     bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1 |          3 |          3 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u                                                      |                                               bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_22 |        196 |        196 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             (backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u)                                                  |                                               bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_22 |         96 |         96 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|             inst                                                                                           |                                                  bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1__1 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                                                                      |                                              bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3__1 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         dmul_64ns_64ns_64_4_max_dsp_1_U171                                                                 |                                                   bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1_2 |        100 |        100 |       0 |    0 |   211 |      0 |      0 |    0 |          8 |
|           (dmul_64ns_64ns_64_4_max_dsp_1_U171)                                                             |                                                   bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1_2 |          0 |          0 |       0 |    0 |   128 |      0 |      0 |    0 |          0 |
|           backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip_u                                                      |                                                  bd_0_hls_inst_0_backprop_dmul_64ns_64ns_64_4_max_dsp_1_ip |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|             inst                                                                                           |                                                     bd_0_hls_inst_0_floating_point_v7_1_16__parameterized1 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|               i_synth                                                                                      |                                                 bd_0_hls_inst_0_floating_point_v7_1_16_viv__parameterized3 |        100 |        100 |       0 |    0 |    83 |      0 |      0 |    0 |          8 |
|         grp_backprop_Pipeline_RELU_loop11_fu_286                                                           |                                                     bd_0_hls_inst_0_backprop_backprop_Pipeline_RELU_loop11 |         69 |         22 |       0 |   47 |   160 |      0 |      0 |    0 |          0 |
|           (grp_backprop_Pipeline_RELU_loop11_fu_286)                                                       |                                                     bd_0_hls_inst_0_backprop_backprop_Pipeline_RELU_loop11 |         55 |          8 |       0 |   47 |   158 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                                         |                                         bd_0_hls_inst_0_backprop_flow_control_loop_pipe_sequential_init_15 |         14 |         14 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_backprop_Pipeline_RELU_loop12_fu_304                                                           |                                                     bd_0_hls_inst_0_backprop_backprop_Pipeline_RELU_loop12 |       1042 |       1042 |       0 |    0 |   679 |      0 |      0 |    0 |          0 |
|           (grp_backprop_Pipeline_RELU_loop12_fu_304)                                                       |                                                     bd_0_hls_inst_0_backprop_backprop_Pipeline_RELU_loop12 |        650 |        650 |       0 |    0 |   677 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                                         |                                         bd_0_hls_inst_0_backprop_flow_control_loop_pipe_sequential_init_14 |        393 |        393 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_backprop_Pipeline_RELU_loop1_fu_270                                                            |                                                      bd_0_hls_inst_0_backprop_backprop_Pipeline_RELU_loop1 |        366 |        319 |       0 |   47 |   334 |      0 |      0 |    0 |          0 |
|           (grp_backprop_Pipeline_RELU_loop1_fu_270)                                                        |                                                      bd_0_hls_inst_0_backprop_backprop_Pipeline_RELU_loop1 |        352 |        305 |       0 |   47 |   332 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                                         |                                         bd_0_hls_inst_0_backprop_flow_control_loop_pipe_sequential_init_13 |         14 |         14 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_backprop_Pipeline_backprop_loop1_1_fu_246                                                      |                                                bd_0_hls_inst_0_backprop_backprop_Pipeline_backprop_loop1_1 |         43 |         43 |       0 |    0 |   201 |      0 |      0 |    0 |          0 |
|           (grp_backprop_Pipeline_backprop_loop1_1_fu_246)                                                  |                                                bd_0_hls_inst_0_backprop_backprop_Pipeline_backprop_loop1_1 |          1 |          1 |       0 |    0 |   199 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                                         |                                         bd_0_hls_inst_0_backprop_flow_control_loop_pipe_sequential_init_12 |         43 |         43 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_backprop_Pipeline_soft_max_loop1_fu_320                                                        |                                                  bd_0_hls_inst_0_backprop_backprop_Pipeline_soft_max_loop1 |        147 |        146 |       0 |    1 |   205 |      0 |      0 |    0 |          0 |
|           (grp_backprop_Pipeline_soft_max_loop1_fu_320)                                                    |                                                  bd_0_hls_inst_0_backprop_backprop_Pipeline_soft_max_loop1 |         72 |         71 |       0 |    1 |   203 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                                         |                                         bd_0_hls_inst_0_backprop_flow_control_loop_pipe_sequential_init_11 |         75 |         75 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_backprop_Pipeline_soft_max_loop2_fu_328                                                        |                                                  bd_0_hls_inst_0_backprop_backprop_Pipeline_soft_max_loop2 |        112 |        108 |       0 |    4 |   351 |      0 |      0 |    0 |          0 |
|           (grp_backprop_Pipeline_soft_max_loop2_fu_328)                                                    |                                                  bd_0_hls_inst_0_backprop_backprop_Pipeline_soft_max_loop2 |        102 |         98 |       0 |    4 |   349 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                                         |                                         bd_0_hls_inst_0_backprop_flow_control_loop_pipe_sequential_init_10 |         10 |         10 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_backprop_Pipeline_take_difference_loop1_fu_342                                                 |                                           bd_0_hls_inst_0_backprop_backprop_Pipeline_take_difference_loop1 |        274 |        268 |       0 |    6 |   223 |      0 |      0 |    0 |          0 |
|           (grp_backprop_Pipeline_take_difference_loop1_fu_342)                                             |                                           bd_0_hls_inst_0_backprop_backprop_Pipeline_take_difference_loop1 |        190 |        184 |       0 |    6 |   221 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                                                         |                                          bd_0_hls_inst_0_backprop_flow_control_loop_pipe_sequential_init_9 |         20 |         20 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|           mux_3_2_64_1_1_U99                                                                               |                                                                    bd_0_hls_inst_0_backprop_mux_3_2_64_1_1 |         64 |         64 |       0 |    0 |     0 |      0 |      0 |    0 |          0 |
|         grp_get_delta_matrix_weights1_1_fu_397                                                             |                                                       bd_0_hls_inst_0_backprop_get_delta_matrix_weights1_1 |         31 |         31 |       0 |    0 |   108 |      0 |      0 |    0 |          0 |
|         grp_get_delta_matrix_weights2_fu_381                                                               |                                                         bd_0_hls_inst_0_backprop_get_delta_matrix_weights2 |         86 |         86 |       0 |    0 |   189 |      0 |      0 |    0 |          0 |
|         grp_get_delta_matrix_weights3_fu_361                                                               |                                                         bd_0_hls_inst_0_backprop_get_delta_matrix_weights3 |         28 |         28 |       0 |    0 |   105 |      0 |      0 |    0 |          0 |
|         grp_get_oracle_activations1_1_fu_388                                                               |                                                         bd_0_hls_inst_0_backprop_get_oracle_activations1_1 |        292 |        292 |       0 |    0 |   242 |      0 |      0 |    0 |          0 |
|         grp_get_oracle_activations2_1_fu_370                                                               |                                                         bd_0_hls_inst_0_backprop_get_oracle_activations2_1 |        109 |        109 |       0 |    0 |   238 |      0 |      0 |    0 |          0 |
|         grp_matrix_vector_product_with_bias_input_layer_1_fu_258                                           |                                     bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_input_layer_1 |        274 |        265 |       0 |    9 |   280 |      0 |      0 |    0 |          0 |
|           (grp_matrix_vector_product_with_bias_input_layer_1_fu_258)                                       |                                     bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_input_layer_1 |        232 |        230 |       0 |    2 |   260 |      0 |      0 |    0 |          0 |
|           grp_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l_fu_134      |  bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l |         42 |         35 |       0 |    7 |    20 |      0 |      0 |    0 |          0 |
|             (grp_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l_fu_134)  |  bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_input_layer_1_Pipeline_add_bias_to_activations_l |         14 |          7 |       0 |    7 |    18 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                       |                                          bd_0_hls_inst_0_backprop_flow_control_loop_pipe_sequential_init_8 |         28 |         28 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_matrix_vector_product_with_bias_output_layer_1_fu_292                                          |                                    bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_output_layer_1 |        669 |        667 |       0 |    2 |   559 |      0 |      0 |    0 |          0 |
|           (grp_matrix_vector_product_with_bias_output_layer_1_fu_292)                                      |                                    bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_output_layer_1 |        267 |        265 |       0 |    2 |   353 |      0 |      0 |    0 |          0 |
|           grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_159     | bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s |        402 |        402 |       0 |    0 |   206 |      0 |      0 |    0 |          0 |
|             (grp_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s_fu_159) | bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_output_layer_1_Pipeline_add_bias_to_activations_s |        201 |        201 |       0 |    0 |   204 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                       |                                          bd_0_hls_inst_0_backprop_flow_control_loop_pipe_sequential_init_7 |        201 |        201 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_matrix_vector_product_with_bias_second_layer_1_fu_276                                          |                                    bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_second_layer_1 |        230 |        220 |       0 |   10 |   254 |      0 |      0 |    0 |          0 |
|           (grp_matrix_vector_product_with_bias_second_layer_1_fu_276)                                      |                                    bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_second_layer_1 |        183 |        181 |       0 |    2 |   236 |      0 |      0 |    0 |          0 |
|           grp_matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s_fu_113     | bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s |         47 |         39 |       0 |    8 |    18 |      0 |      0 |    0 |          0 |
|             (grp_matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s_fu_113) | bd_0_hls_inst_0_backprop_matrix_vector_product_with_bias_second_layer_1_Pipeline_add_bias_to_activations_s |         16 |          8 |       0 |    8 |    16 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                                       |                                            bd_0_hls_inst_0_backprop_flow_control_loop_pipe_sequential_init |         31 |         31 |       0 |    0 |     2 |      0 |      0 |    0 |          0 |
|         grp_update_weights_1_fu_406                                                                        |                                                                  bd_0_hls_inst_0_backprop_update_weights_1 |       3435 |       3410 |       0 |   25 |  2304 |      0 |      0 |    0 |          0 |
|           (grp_update_weights_1_fu_406)                                                                    |                                                                  bd_0_hls_inst_0_backprop_update_weights_1 |       1565 |       1565 |       0 |    0 |  1594 |      0 |      0 |    0 |          0 |
|           dsqrt_64ns_64ns_64_12_no_dsp_1_U149                                                              |                                                    bd_0_hls_inst_0_backprop_dsqrt_64ns_64ns_64_12_no_dsp_1 |       1870 |       1845 |       0 |   25 |   710 |      0 |      0 |    0 |          0 |
|             (dsqrt_64ns_64ns_64_12_no_dsp_1_U149)                                                          |                                                    bd_0_hls_inst_0_backprop_dsqrt_64ns_64ns_64_12_no_dsp_1 |        192 |        192 |       0 |    0 |    64 |      0 |      0 |    0 |          0 |
|             backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip_u                                                   |                                                 bd_0_hls_inst_0_backprop_dsqrt_64ns_64ns_64_12_no_dsp_1_ip |       1678 |       1653 |       0 |   25 |   646 |      0 |      0 |    0 |          0 |
|               inst                                                                                         |                                                                     bd_0_hls_inst_0_floating_point_v7_1_16 |       1678 |       1653 |       0 |   25 |   646 |      0 |      0 |    0 |          0 |
|         oracle_activations1_U                                                                              |                                                     bd_0_hls_inst_0_backprop_dactivations1_RAM_AUTO_1R1W_3 |        128 |         64 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
|         oracle_activations2_U                                                                              |                                                     bd_0_hls_inst_0_backprop_dactivations1_RAM_AUTO_1R1W_4 |         64 |          0 |      64 |    0 |    64 |      0 |      0 |    0 |          0 |
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


