/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [3:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire [17:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [13:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_19z = ~((celloutsig_0_4z | in_data[13]) & celloutsig_0_16z);
  assign celloutsig_1_10z = ~((celloutsig_1_3z | celloutsig_1_2z) & (celloutsig_1_2z | 1'h1));
  assign celloutsig_0_9z = ~((celloutsig_0_3z | celloutsig_0_2z) & (celloutsig_0_3z | celloutsig_0_7z));
  assign celloutsig_1_6z = celloutsig_1_0z[1] | in_data[123];
  assign celloutsig_1_1z = in_data[158] | in_data[170];
  assign celloutsig_1_5z = ~(celloutsig_1_3z ^ celloutsig_1_0z[3]);
  assign celloutsig_1_12z = ~(celloutsig_1_0z[0] ^ celloutsig_1_0z[2]);
  assign celloutsig_1_17z = ~(celloutsig_1_10z ^ celloutsig_1_6z);
  assign celloutsig_0_7z = ~(celloutsig_0_2z ^ celloutsig_0_6z[11]);
  assign celloutsig_0_15z = ~(celloutsig_0_12z ^ celloutsig_0_11z);
  assign celloutsig_0_4z = in_data[67:62] == { in_data[55:51], celloutsig_0_1z };
  assign celloutsig_1_15z = { celloutsig_1_0z[2:0], celloutsig_1_3z } == { celloutsig_1_11z[9:7], celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[83:77] === in_data[71:65];
  assign celloutsig_1_19z = { celloutsig_1_13z[8:1], celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_5z } === celloutsig_1_11z[13:3];
  assign celloutsig_1_18z = 1'h1 && { celloutsig_1_13z[7:3], celloutsig_1_16z, celloutsig_1_16z, celloutsig_1_1z };
  assign celloutsig_0_1z = { in_data[18:15], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } && { in_data[76:71], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_18z = in_data[50:36] && { celloutsig_0_6z[15:3], celloutsig_0_14z, celloutsig_0_1z };
  assign celloutsig_0_10z = celloutsig_0_5z[13] & ~(in_data[88]);
  assign celloutsig_0_28z = celloutsig_0_13z ? { celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_4z } : { celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_18z };
  assign celloutsig_1_2z = in_data[105:99] !== in_data[136:130];
  assign celloutsig_1_0z = ~ in_data[186:182];
  assign celloutsig_1_3z = & in_data[104:98];
  assign celloutsig_1_4z = & in_data[187:181];
  assign celloutsig_1_14z = & { celloutsig_1_10z, celloutsig_1_1z };
  assign celloutsig_1_16z = & { celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, in_data[187:181] };
  assign celloutsig_0_16z = & { celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_2z = & { celloutsig_0_1z, in_data[95], celloutsig_0_0z };
  assign celloutsig_0_3z = & { celloutsig_0_1z, in_data[95], in_data[12], celloutsig_0_0z };
  assign celloutsig_0_11z = | { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z, in_data[24:21] };
  assign celloutsig_0_14z = ~^ { celloutsig_0_6z[7], celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_1_9z = ^ { in_data[112:109], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_5z = in_data[63:49] << { in_data[60:47], celloutsig_0_1z };
  assign celloutsig_0_8z = { celloutsig_0_6z[6], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z } << { in_data[11:9], celloutsig_0_1z };
  assign celloutsig_1_13z = { celloutsig_1_0z[4:3], celloutsig_1_4z, 1'h1, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_9z } >> { in_data[155:147], celloutsig_1_9z };
  assign celloutsig_0_6z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z } >> { in_data[50:35], celloutsig_0_3z, celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 14'h0000;
    else if (clkin_data[0]) celloutsig_1_11z = { celloutsig_1_6z, celloutsig_1_2z, 1'h1, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_9z };
  always_latch
    if (clkin_data[32]) celloutsig_0_27z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_27z = { celloutsig_0_8z[3], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_0_12z = ~((celloutsig_0_5z[5] & celloutsig_0_9z) | (celloutsig_0_9z & celloutsig_0_1z));
  assign celloutsig_0_13z = ~((in_data[55] & celloutsig_0_9z) | (celloutsig_0_3z & celloutsig_0_6z[13]));
  assign { out_data[128], out_data[96], out_data[35:32], out_data[2:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
