{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725643877272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725643877272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 06 11:31:17 2024 " "Processing started: Fri Sep 06 11:31:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725643877272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643877272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU-Pipelined -c CPU-Pipelined " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU-Pipelined -c CPU-Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643877272 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725643877615 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725643877615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/regfile_vector.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/regfile_vector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_vector " "Found entity 1: Regfile_vector" {  } { { "core/Regfile_vector.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/Regfile_vector.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/memoryloader.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/memoryloader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryLoader " "Found entity 1: MemoryLoader" {  } { { "core/MemoryLoader.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/MemoryLoader.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_register " "Found entity 1: PC_register" {  } { { "core/PC_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/PC_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_2inputs.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_2inputs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2inputs " "Found entity 1: mux_2inputs" {  } { { "core/mux_2inputs.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/mux_2inputs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/fetchdecode_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/fetchdecode_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FetchDecode_register " "Found entity 1: FetchDecode_register" {  } { { "core/FetchDecode_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/FetchDecode_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_tb " "Found entity 1: ROM_tb" {  } { { "testbenches/ROM_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/ROM_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/fetch_stage_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/fetch_stage_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Fetch_Stage_tb " "Found entity 1: Fetch_Stage_tb" {  } { { "testbenches/Fetch_Stage_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/Fetch_Stage_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/regfile_scalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/regfile_scalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Regfile_scalar " "Found entity 1: Regfile_scalar" {  } { { "core/Regfile_scalar.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/Regfile_scalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "core/controlUnit.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/controlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/decodeexecute_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/decodeexecute_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DecodeExecute_register " "Found entity 1: DecodeExecute_register" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "core/ALU.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "core/adder.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/executememory_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/executememory_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ExecuteMemory_register " "Found entity 1: ExecuteMemory_register" {  } { { "core/ExecuteMemory_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/memorywriteback_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/memorywriteback_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryWriteback_register " "Found entity 1: MemoryWriteback_register" {  } { { "core/MemoryWriteback_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/MemoryWriteback_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/add_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/add_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add_tb " "Found entity 1: Add_tb" {  } { { "testbenches/Add_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/Add_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signExtend " "Found entity 1: signExtend" {  } { { "core/signExtend.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/signExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/comparator_branch.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/comparator_branch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comparator_branch " "Found entity 1: comparator_branch" {  } { { "core/comparator_branch.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/comparator_branch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux_3inputs.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/mux_3inputs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3inputs " "Found entity 1: mux_3inputs" {  } { { "core/mux_3inputs.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/mux_3inputs.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "core/hazard_detection_unit.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/hazard_detection_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "core/forwarding_unit.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/forwarding_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbenches/cpu_top_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbenches/cpu_top_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_top_tb " "Found entity 1: cpu_top_tb" {  } { { "testbenches/cpu_top_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/zeroextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file core/zeroextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 zeroExtend " "Found entity 1: zeroExtend" {  } { { "core/zeroExtend.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/zeroExtend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file memory/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vector_data top.sv(199) " "Verilog HDL Implicit Net warning at top.sv(199): created implicit net for \"vector_data\"" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address_data_vector_execute top.sv(333) " "Verilog HDL Implicit Net warning at top.sv(333): created implicit net for \"address_data_vector_execute\"" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address_data_vector_memory top.sv(347) " "Verilog HDL Implicit Net warning at top.sv(347): created implicit net for \"address_data_vector_memory\"" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "srcA_out_vector DecodeExecute_register.sv(66) " "Verilog HDL Implicit Net warning at DecodeExecute_register.sv(66): created implicit net for \"srcA_out_vector\"" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "srcB_out_vector DecodeExecute_register.sv(67) " "Verilog HDL Implicit Net warning at DecodeExecute_register.sv(67): created implicit net for \"srcB_out_vector\"" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "vector_data cpu_top_tb.sv(199) " "Verilog HDL Implicit Net warning at cpu_top_tb.sv(199): created implicit net for \"vector_data\"" {  } { { "testbenches/cpu_top_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv" 199 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address_data_vector_execute cpu_top_tb.sv(333) " "Verilog HDL Implicit Net warning at cpu_top_tb.sv(333): created implicit net for \"address_data_vector_execute\"" {  } { { "testbenches/cpu_top_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv" 333 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883475 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "address_data_vector_memory cpu_top_tb.sv(347) " "Verilog HDL Implicit Net warning at cpu_top_tb.sv(347): created implicit net for \"address_data_vector_memory\"" {  } { { "testbenches/cpu_top_tb.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv" 347 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883475 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725643883519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:pc_add " "Elaborating entity \"adder\" for hierarchy \"adder:pc_add\"" {  } { { "top.sv" "pc_add" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2inputs mux_2inputs:mux_2inputs_PC " "Elaborating entity \"mux_2inputs\" for hierarchy \"mux_2inputs:mux_2inputs_PC\"" {  } { { "top.sv" "mux_2inputs_PC" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_register PC_register:pc_reg " "Elaborating entity \"PC_register\" for hierarchy \"PC_register:pc_reg\"" {  } { { "top.sv" "pc_reg" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:rom_memory " "Elaborating entity \"ROM\" for hierarchy \"ROM:rom_memory\"" {  } { { "top.sv" "rom_memory" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM:rom_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\"" {  } { { "memory/ROM.v" "altsyncram_component" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM:rom_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM:rom_memory\|altsyncram:altsyncram_component\"" {  } { { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM:rom_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM:rom_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ROM.mif " "Parameter \"init_file\" = \"./ROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883562 ""}  } { { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725643883562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q4g1 " "Found entity 1: altsyncram_q4g1" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q4g1 ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated " "Elaborating entity \"altsyncram_q4g1\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_q4g1.tdf" "rden_decode" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_chb ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|mux_chb:mux2 " "Elaborating entity \"mux_chb\" for hierarchy \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|mux_chb:mux2\"" {  } { { "db/altsyncram_q4g1.tdf" "mux2" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchDecode_register FetchDecode_register:FetchDecode_register_instance " "Elaborating entity \"FetchDecode_register\" for hierarchy \"FetchDecode_register:FetchDecode_register_instance\"" {  } { { "top.sv" "FetchDecode_register_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit hazard_detection_unit:u_hazard_detection " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"hazard_detection_unit:u_hazard_detection\"" {  } { { "top.sv" "u_hazard_detection" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control_unit_instance " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control_unit_instance\"" {  } { { "top.sv" "control_unit_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroExtend zeroExtend:zero_extend_instance " "Elaborating entity \"zeroExtend\" for hierarchy \"zeroExtend:zero_extend_instance\"" {  } { { "top.sv" "zero_extend_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_scalar Regfile_scalar:regfile_instance " "Elaborating entity \"Regfile_scalar\" for hierarchy \"Regfile_scalar:regfile_instance\"" {  } { { "top.sv" "regfile_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Regfile_vector Regfile_vector:vector_instance " "Elaborating entity \"Regfile_vector\" for hierarchy \"Regfile_vector:vector_instance\"" {  } { { "top.sv" "vector_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryLoader MemoryLoader:MemoryLoader_instance " "Elaborating entity \"MemoryLoader\" for hierarchy \"MemoryLoader:MemoryLoader_instance\"" {  } { { "top.sv" "MemoryLoader_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_branch comparator_branch:comparator_instance " "Elaborating entity \"comparator_branch\" for hierarchy \"comparator_branch:comparator_instance\"" {  } { { "top.sv" "comparator_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeExecute_register DecodeExecute_register:DecodeExecute_register_instance " "Elaborating entity \"DecodeExecute_register\" for hierarchy \"DecodeExecute_register:DecodeExecute_register_instance\"" {  } { { "top.sv" "DecodeExecute_register_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883798 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "srcA_out_vector DecodeExecute_register.sv(66) " "Verilog HDL or VHDL warning at DecodeExecute_register.sv(66): object \"srcA_out_vector\" assigned a value but never read" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725643883799 "|top|DecodeExecute_register:DecodeExecute_register_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "srcB_out_vector DecodeExecute_register.sv(67) " "Verilog HDL or VHDL warning at DecodeExecute_register.sv(67): object \"srcB_out_vector\" assigned a value but never read" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1725643883799 "|top|DecodeExecute_register:DecodeExecute_register_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 DecodeExecute_register.sv(47) " "Verilog HDL assignment warning at DecodeExecute_register.sv(47): truncated value with size 4 to match size of target (1)" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725643883799 "|top|DecodeExecute_register:DecodeExecute_register_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 16 DecodeExecute_register.sv(56) " "Verilog HDL assignment warning at DecodeExecute_register.sv(56): truncated value with size 128 to match size of target (16)" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725643883799 "|top|DecodeExecute_register:DecodeExecute_register_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "128 16 DecodeExecute_register.sv(57) " "Verilog HDL assignment warning at DecodeExecute_register.sv(57): truncated value with size 128 to match size of target (16)" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725643883799 "|top|DecodeExecute_register:DecodeExecute_register_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 DecodeExecute_register.sv(66) " "Verilog HDL assignment warning at DecodeExecute_register.sv(66): truncated value with size 16 to match size of target (1)" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725643883799 "|top|DecodeExecute_register:DecodeExecute_register_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 DecodeExecute_register.sv(67) " "Verilog HDL assignment warning at DecodeExecute_register.sv(67): truncated value with size 16 to match size of target (1)" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725643883799 "|top|DecodeExecute_register:DecodeExecute_register_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "srcA_vector_out DecodeExecute_register.sv(19) " "Output port \"srcA_vector_out\" at DecodeExecute_register.sv(19) has no driver" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1725643883799 "|top|DecodeExecute_register:DecodeExecute_register_instance"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "srcB_vector_out DecodeExecute_register.sv(20) " "Output port \"srcB_vector_out\" at DecodeExecute_register.sv(20) has no driver" {  } { { "core/DecodeExecute_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1725643883799 "|top|DecodeExecute_register:DecodeExecute_register_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3inputs mux_3inputs:mux_alu_forward_A " "Elaborating entity \"mux_3inputs\" for hierarchy \"mux_3inputs:mux_alu_forward_A\"" {  } { { "top.sv" "mux_alu_forward_A" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_escalar " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_escalar\"" {  } { { "top.sv" "ALU_escalar" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forwarding_unit_instance " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forwarding_unit_instance\"" {  } { { "top.sv" "forwarding_unit_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteMemory_register ExecuteMemory_register:ExecuteMemory_register_instance " "Elaborating entity \"ExecuteMemory_register\" for hierarchy \"ExecuteMemory_register:ExecuteMemory_register_instance\"" {  } { { "top.sv" "ExecuteMemory_register_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883805 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 ExecuteMemory_register.sv(45) " "Verilog HDL assignment warning at ExecuteMemory_register.sv(45): truncated value with size 16 to match size of target (4)" {  } { { "core/ExecuteMemory_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725643883807 "|top|ExecuteMemory_register:ExecuteMemory_register_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 ExecuteMemory_register.sv(46) " "Verilog HDL assignment warning at ExecuteMemory_register.sv(46): truncated value with size 16 to match size of target (4)" {  } { { "core/ExecuteMemory_register.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1725643883807 "|top|ExecuteMemory_register:ExecuteMemory_register_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM_instance " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM_instance\"" {  } { { "top.sv" "RAM_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM_instance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM.v" "altsyncram_component" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM_instance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM_instance\|altsyncram:altsyncram_component\"" {  } { { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM_instance\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM_instance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./memory/RAM.mif " "Parameter \"init_file\" = \"./memory/RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1725643883821 ""}  } { { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1725643883821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kcr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kcr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kcr2 " "Found entity 1: altsyncram_kcr2" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725643883862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643883862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kcr2 RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated " "Elaborating entity \"altsyncram_kcr2\" for hierarchy \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryWriteback_register MemoryWriteback_register:MemoryWriteback_register_instance " "Elaborating entity \"MemoryWriteback_register\" for hierarchy \"MemoryWriteback_register:MemoryWriteback_register_instance\"" {  } { { "top.sv" "MemoryWriteback_register_instance" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643883865 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643883994 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643883994 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643883997 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643883997 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643883999 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643883999 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643883999 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884000 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884000 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884000 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884000 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884000 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884001 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884001 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884001 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884001 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884001 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884002 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884002 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884002 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884002 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884002 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884003 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884003 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884003 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884003 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884003 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884003 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884003 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884003 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884003 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884004 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884004 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884004 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884004 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884004 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884005 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884005 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884005 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884009 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884009 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884009 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884009 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884009 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884009 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884010 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884010 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884010 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884011 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884011 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884011 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884012 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884012 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884012 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884012 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884012 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884013 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884013 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884013 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884013 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884013 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884013 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884013 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884014 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884014 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884014 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884014 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884014 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884015 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884015 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884015 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884015 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884015 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884016 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884016 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_memory\[1\] " "Net \"select_writeback_data_mux_memory\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_memory\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 59 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884016 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "select_writeback_data_mux_writeback\[1\] " "Net \"select_writeback_data_mux_writeback\[1\]\" is missing source, defaulting to GND" {  } { { "top.sv" "select_writeback_data_mux_writeback\[1\]" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1725643884016 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1725643884016 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[0\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[1\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[2\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[3\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[4\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[5\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[6\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[7\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[8\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[9\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 401 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[10\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[11\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[12\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[13\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[14\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[15\] " "Synthesized away node \"RAM:RAM_instance\|altsyncram:altsyncram_component\|altsyncram_kcr2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_kcr2.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_kcr2.tdf" 641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/RAM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v" 98 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 368 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|RAM:RAM_instance|altsyncram:altsyncram_component|altsyncram_kcr2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a0 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 42 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a1 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 63 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a2 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a3 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a4 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 126 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a5 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a6 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a7 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 189 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a8 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a9 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a10 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 252 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a11 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 273 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a12 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 294 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a13 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a14 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a15 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 357 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a16 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 378 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a17 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 399 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a18 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 420 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a19 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a20 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a21 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 483 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a22 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a23 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 525 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a24 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 546 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a25 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 567 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a26 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a27 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a28 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 630 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a29 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 651 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a30 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a31 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 693 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a32 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a33 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a34 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 756 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a35 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 777 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a36 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 798 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a37 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 819 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a38 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 840 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a39 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 861 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a40 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 882 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a41 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 903 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a42 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 924 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a43 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a44 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 966 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a45 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 987 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a46 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1008 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a47 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a48 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1050 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a49 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1071 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a50 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1092 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a51 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1113 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a52 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1134 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a53 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a54 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1176 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a55 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1197 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a56 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1218 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a57 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a58 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1260 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a59 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1281 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a60 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1302 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a61 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1323 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a62 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1344 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a63 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a64 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1386 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a65 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1407 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a66 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1428 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a67 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1449 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a68 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a69 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1491 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a70 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1512 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a71 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1533 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a72 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a73 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a74 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1596 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a75 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1617 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a76 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1638 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a77 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1659 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a78 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a79 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1701 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a80 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1722 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a81 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1743 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a82 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1764 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a83 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a84 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1806 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a85 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1827 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a86 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1848 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a87 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1869 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a88 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a89 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1911 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a90 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1932 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a91 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1953 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a92 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1974 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a93 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 1995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a94 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2016 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a95 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2037 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a96 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2058 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a97 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2079 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a98 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a99 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2121 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a100 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a101 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a102 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2184 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a103 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a104 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2226 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a105 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2247 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a106 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2268 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a107 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2289 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a108 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a109 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2331 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a110 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2352 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a111 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a112 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2394 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a113 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a114 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2436 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a115 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2457 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a116 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a117 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2499 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a118 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2520 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a119 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a120 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2562 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a121 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2583 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a122 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2604 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a123 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2625 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a124 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a125 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2667 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a126 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2688 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a127 " "Synthesized away node \"ROM:rom_memory\|altsyncram:altsyncram_component\|altsyncram_q4g1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_q4g1.tdf" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/db/altsyncram_q4g1.tdf" 2709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "memory/ROM.v" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v" 81 0 0 } } { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 115 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884096 "|top|ROM:rom_memory|altsyncram:altsyncram_component|altsyncram_q4g1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1725643884096 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1725643884096 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1725643884294 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "446 " "446 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725643884329 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725643884457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725643884457 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884492 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top.sv" "" { Text "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1725643884492 "|top|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1725643884492 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725643884492 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725643884492 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725643884492 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 258 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 258 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725643884525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 06 11:31:24 2024 " "Processing ended: Fri Sep 06 11:31:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725643884525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725643884525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725643884525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725643884525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1725643886069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725643886069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 06 11:31:25 2024 " "Processing started: Fri Sep 06 11:31:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725643886069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1725643886069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU-Pipelined -c CPU-Pipelined " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU-Pipelined -c CPU-Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1725643886069 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1725643886195 ""}
{ "Info" "0" "" "Project  = CPU-Pipelined" {  } {  } 0 0 "Project  = CPU-Pipelined" 0 0 "Fitter" 0 0 1725643886195 ""}
{ "Info" "0" "" "Revision = CPU-Pipelined" {  } {  } 0 0 "Revision = CPU-Pipelined" 0 0 "Fitter" 0 0 1725643886195 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1725643886317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1725643886317 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU-Pipelined 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"CPU-Pipelined\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1725643886327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725643886364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1725643886364 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1725643886730 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1725643886808 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1725643886985 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1725643887122 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1725643896777 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725643896807 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1725643896847 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725643896847 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1725643896847 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1725643896848 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1725643896848 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1725643896848 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1725643896848 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1725643896848 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1725643896848 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725643896857 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU-Pipelined.sdc " "Synopsys Design Constraints File file not found: 'CPU-Pipelined.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1725643901161 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1725643901162 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1725643901163 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1725643901163 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1725643901163 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1725643901163 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1725643901164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1725643901172 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1725643901215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725643903868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1725643906355 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1725643906723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725643906723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1725643907623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 12 { 0 ""} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1725643910491 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1725643910491 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1725643910634 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1725643910634 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1725643910634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725643910637 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1725643912687 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725643912722 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725643913021 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1725643913021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1725643913233 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1725643914029 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/output_files/CPU-Pipelined.fit.smsg " "Generated suppressed messages file C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/output_files/CPU-Pipelined.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1725643914238 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7791 " "Peak virtual memory: 7791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725643914625 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 06 11:31:54 2024 " "Processing ended: Fri Sep 06 11:31:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725643914625 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725643914625 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:26 " "Total CPU time (on all processors): 00:01:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725643914625 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1725643914625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1725643915914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725643915915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 06 11:31:55 2024 " "Processing started: Fri Sep 06 11:31:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725643915915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1725643915915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU-Pipelined -c CPU-Pipelined " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU-Pipelined -c CPU-Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1725643915915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1725643916527 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1725643923025 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725643923483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 06 11:32:03 2024 " "Processing ended: Fri Sep 06 11:32:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725643923483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725643923483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725643923483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1725643923483 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1725643924131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1725643924772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725643924773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 06 11:32:04 2024 " "Processing started: Fri Sep 06 11:32:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725643924773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1725643924773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU-Pipelined -c CPU-Pipelined " "Command: quartus_sta CPU-Pipelined -c CPU-Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1725643924773 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1725643924873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1725643925375 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1725643925375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725643925409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1725643925409 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU-Pipelined.sdc " "Synopsys Design Constraints File file not found: 'CPU-Pipelined.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1725643925845 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1725643925845 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1725643925845 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1725643925845 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1725643925846 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1725643925846 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1725643925846 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1725643925858 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1725643925860 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643925862 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643925870 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643925872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643925874 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643925877 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643925879 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725643925883 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1725643925915 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1725643926501 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1725643926527 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1725643926528 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1725643926528 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1725643926528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643926528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643926533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643926536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643926538 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643926540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643926543 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1725643926545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1725643926698 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1725643927173 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1725643927200 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1725643927200 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1725643927202 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1725643927202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643927204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643927206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643927209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643927211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643927214 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1725643927216 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1725643927342 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1725643927342 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1725643927342 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1725643927342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643927345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643927346 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643927350 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643927352 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1725643927353 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725643927781 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1725643927781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5265 " "Peak virtual memory: 5265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725643927828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 06 11:32:07 2024 " "Processing ended: Fri Sep 06 11:32:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725643927828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725643927828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725643927828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1725643927828 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1725643928904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725643928905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 06 11:32:08 2024 " "Processing started: Fri Sep 06 11:32:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725643928905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725643928905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU-Pipelined -c CPU-Pipelined " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU-Pipelined -c CPU-Pipelined" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1725643928905 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1725643929624 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU-Pipelined.svo C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/simulation/modelsim/ simulation " "Generated file CPU-Pipelined.svo in folder \"C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1725643929647 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725643929679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 06 11:32:09 2024 " "Processing ended: Fri Sep 06 11:32:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725643929679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725643929679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725643929679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725643929679 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 272 s " "Quartus Prime Full Compilation was successful. 0 errors, 272 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1725643930335 ""}
