
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.525735                       # Number of seconds simulated
sim_ticks                                525735036000                       # Number of ticks simulated
final_tick                               525735036000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1756827                       # Simulator instruction rate (inst/s)
host_op_rate                                  1991931                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1491222473                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733032                       # Number of bytes of host memory used
host_seconds                                   352.55                       # Real time elapsed on the host
sim_insts                                   619374513                       # Number of instructions simulated
sim_ops                                     702261213                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          68672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data        2670144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         534656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3277184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        68672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         72384                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst            1073                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           41721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            8354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               51206                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst            130621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data           5078878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst              7061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           1016969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               6233528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst       130621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst         7061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           137682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst           130621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data          5078878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst             7061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          1016969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6233528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       51206                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     51206                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                3277184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3277184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  525734917500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 51206                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36421                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     89.954257                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.022309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    83.296219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        32690     89.76%     89.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          466      1.28%     91.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2522      6.92%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          674      1.85%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      0.04%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      0.04%     99.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      0.02%     99.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.02%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           25      0.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36421                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   8084628000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              9044740500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  256030000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                    157884.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               176634.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         6.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      6.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    14780                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 28.86                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   10267056.94                       # Average gap between requests
system.mem_ctrls.pageHitRate                    28.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                129683820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 68920995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               183762180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14179130160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3019232430                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            858545760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     29354687070                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     22889249280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      97860789435                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           168554057310                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            320.606475                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         516855758000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1762969000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6037450000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 392874061500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  59607365750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1078801000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  64374388750                       # Time in different power states
system.mem_ctrls_1.actEnergy                130397820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 69296700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               181848660                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         14435435040.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3064844970                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            884830560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     29745637530                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     23121444000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      97592297400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           169234724760                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            321.901173                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         516689606250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1821826000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6147106000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 391246570500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  60212097500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1076289500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  65231146500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.numSyscalls                   46                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   525735036000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                      1051470072                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  444776882                       # Number of instructions committed
system.cpu0.committedOps                    505607192                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            460688723                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    16                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                   25002139                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     58047761                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   460688723                       # number of integer instructions
system.cpu0.num_fp_insts                           16                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads          700391883                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         352923326                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  16                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads          1631377861                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          319470254                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     74480404                       # number of memory refs
system.cpu0.num_load_insts                   38123128                       # Number of load instructions
system.cpu0.num_store_insts                  36357276                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                1051470072                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                         77938381                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                427936311     83.37%     83.37% # Class of executed instruction
system.cpu0.op_class::IntMult                10834226      2.11%     85.48% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     85.48% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             65794      0.01%     85.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     85.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     85.49% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     85.49% # Class of executed instruction
system.cpu0.op_class::MemRead                38123128      7.43%     92.92% # Class of executed instruction
system.cpu0.op_class::MemWrite               36357260      7.08%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                16      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 513316735                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements           107789                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1022.752081                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           67120929                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           108813                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           616.846599                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle       1608689000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1022.752081                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.998781                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998781                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          843                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        134568393                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       134568393                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     30861817                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       30861817                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     36258639                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      36258639                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data          300                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          300                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data          135                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          135                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     67120456                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        67120456                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     67120456                       # number of overall hits
system.cpu0.dcache.overall_hits::total       67120456                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        50535                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        50535                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        58314                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        58314                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data           16                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           18                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data       108849                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        108849                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data       108849                       # number of overall misses
system.cpu0.dcache.overall_misses::total       108849                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    976592500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    976592500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  12103818000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  12103818000                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       622000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       622000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data       542000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       542000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  13080410500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13080410500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  13080410500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13080410500                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     30912352                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30912352                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     36316953                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     36316953                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data          316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          316                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     67229305                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     67229305                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     67229305                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     67229305                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.001635                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001635                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.001606                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001606                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.050633                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.050633                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.117647                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.117647                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.001619                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001619                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.001619                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001619                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 19325.071732                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19325.071732                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 207562.815104                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 207562.815104                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        38875                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        38875                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 30111.111111                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 30111.111111                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 120170.240425                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 120170.240425                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 120170.240425                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 120170.240425                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks        93115                       # number of writebacks
system.cpu0.dcache.writebacks::total            93115                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data        50535                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        50535                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        58314                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        58314                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data           18                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data       108849                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       108849                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data       108849                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       108849                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    926057500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    926057500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  12045504000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  12045504000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       606000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       606000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data       524000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       524000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  12971561500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12971561500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  12971561500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12971561500                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.001635                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001635                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.001606                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001606                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.050633                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.050633                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.117647                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.001619                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001619                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.001619                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001619                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 18325.071732                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18325.071732                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 206562.815104                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 206562.815104                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        37875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        37875                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 29111.111111                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 29111.111111                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 119170.240425                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 119170.240425                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 119170.240425                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 119170.240425                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            66846                       # number of replacements
system.cpu0.icache.tags.tagsinuse          496.196647                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          444765673                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            67357                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          6603.109892                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   496.196647                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.969134                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.969134                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          262                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        889733417                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       889733417                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst    444765673                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      444765673                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    444765673                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       444765673                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    444765673                       # number of overall hits
system.cpu0.icache.overall_hits::total      444765673                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst        67357                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        67357                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst        67357                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         67357                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst        67357                       # number of overall misses
system.cpu0.icache.overall_misses::total        67357                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    996333000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    996333000                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    996333000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    996333000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    996333000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    996333000                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst    444833030                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    444833030                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    444833030                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    444833030                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    444833030                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    444833030                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000151                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000151                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000151                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000151                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000151                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000151                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14791.825645                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14791.825645                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14791.825645                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14791.825645                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14791.825645                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14791.825645                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        66846                       # number of writebacks
system.cpu0.icache.writebacks::total            66846                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst        67357                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        67357                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst        67357                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        67357                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst        67357                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        67357                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    928976000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    928976000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    928976000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    928976000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    928976000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    928976000                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000151                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000151                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000151                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000151                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000151                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 13791.825645                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13791.825645                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 13791.825645                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13791.825645                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 13791.825645                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13791.825645                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   525735036000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                      1051470072                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  174597631                       # Number of instructions committed
system.cpu1.committedOps                    196654021                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            178531704                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                    9409028                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     23238155                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   178531704                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads          278574762                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         138611042                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads           637318920                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          125979878                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     30188754                       # number of memory refs
system.cpu1.num_load_insts                   15785542                       # Number of load instructions
system.cpu1.num_store_insts                  14403212                       # Number of store instructions
system.cpu1.num_idle_cycles              641121290.000781                       # Number of idle cycles
system.cpu1.num_busy_cycles              410348781.999219                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.390262                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.609738                       # Percentage of idle cycles
system.cpu1.Branches                         30546551                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                165808404     83.04%     83.04% # Class of executed instruction
system.cpu1.op_class::IntMult                 3672093      1.84%     84.88% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     84.88% # Class of executed instruction
system.cpu1.op_class::MemRead                15785542      7.91%     92.79% # Class of executed instruction
system.cpu1.op_class::MemWrite               14403212      7.21%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 199669251                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            73736                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          399.592013                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28737003                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            74756                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           384.410656                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     320729047000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   399.592013                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.390227                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.390227                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          806                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         57698648                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        57698648                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data     14358807                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14358807                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     14378254                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      14378254                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data           56                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           56                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            6                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            6                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     28737061                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        28737061                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     28737061                       # number of overall hits
system.cpu1.dcache.overall_hits::total       28737061                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        49900                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        49900                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        24887                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        24887                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data           11                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data           13                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data        74787                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         74787                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        74787                       # number of overall misses
system.cpu1.dcache.overall_misses::total        74787                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1174545000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1174545000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   1526413500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   1526413500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data       419500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       419500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data       463000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       463000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   2700958500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2700958500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   2700958500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2700958500                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     14408707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14408707                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     14403141                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14403141                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data           67                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           67                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     28811848                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     28811848                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     28811848                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     28811848                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.003463                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.003463                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.001728                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.001728                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.164179                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.164179                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.684211                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.684211                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.002596                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002596                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.002596                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002596                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 23537.975952                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23537.975952                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 61333.768634                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 61333.768634                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 38136.363636                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38136.363636                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 35615.384615                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 35615.384615                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 36115.347587                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36115.347587                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 36115.347587                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36115.347587                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks        48635                       # number of writebacks
system.cpu1.dcache.writebacks::total            48635                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data        49900                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49900                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data        24887                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        24887                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           11                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data           13                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        74787                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        74787                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        74787                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        74787                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   1124645000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1124645000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1501526500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1501526500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       408500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       408500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data       450000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       450000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   2626171500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2626171500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   2626171500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2626171500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.003463                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003463                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.001728                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.001728                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.164179                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.164179                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.684211                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.684211                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.002596                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002596                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.002596                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002596                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 22537.975952                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22537.975952                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 60333.768634                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 60333.768634                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 37136.363636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37136.363636                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 34615.384615                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 34615.384615                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 35115.347587                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 35115.347587                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 35115.347587                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 35115.347587                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           53.847698                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          174597529                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              161                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1084456.701863                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    53.847698                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.105171                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.105171                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          161                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          142                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.314453                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        349195541                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       349195541                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst    174597529                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      174597529                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst    174597529                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       174597529                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst    174597529                       # number of overall hits
system.cpu1.icache.overall_hits::total      174597529                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst          161                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          161                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst          161                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           161                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst          161                       # number of overall misses
system.cpu1.icache.overall_misses::total          161                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     13427500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     13427500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     13427500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     13427500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     13427500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     13427500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst    174597690                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    174597690                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst    174597690                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    174597690                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst    174597690                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    174597690                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 83400.621118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 83400.621118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 83400.621118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 83400.621118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 83400.621118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 83400.621118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          161                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          161                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          161                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          161                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          161                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     13266500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     13266500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     13266500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     13266500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     13266500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     13266500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 82400.621118                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 82400.621118                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 82400.621118                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 82400.621118                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 82400.621118                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 82400.621118                       # average overall mshr miss latency
system.l20.tags.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.l20.tags.replacements                    21983                       # number of replacements
system.l20.tags.tagsinuse                27942.355300                       # Cycle average of tags in use
system.l20.tags.total_refs                     287450                       # Total number of references to valid blocks.
system.l20.tags.sampled_refs                    52991                       # Sample count of references to valid blocks.
system.l20.tags.avg_refs                     5.424506                       # Average number of references to valid blocks.
system.l20.tags.warmup_cycle             317911418500                       # Cycle when the warmup percentage was hit.
system.l20.tags.occ_blocks::writebacks      12.242557                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu0.inst      577.052503                       # Average occupied blocks per requestor
system.l20.tags.occ_blocks::cpu0.data    27353.060240                       # Average occupied blocks per requestor
system.l20.tags.occ_percent::writebacks      0.000374                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu0.inst       0.017610                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::cpu0.data       0.834749                       # Average percentage of cache occupancy
system.l20.tags.occ_percent::total           0.852733                       # Average percentage of cache occupancy
system.l20.tags.occ_task_id_blocks::1024        31008                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::1          458                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::2         4182                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l20.tags.age_task_id_blocks_1024::4        26276                       # Occupied blocks per task id
system.l20.tags.occ_task_id_percent::1024     0.946289                       # Percentage of cache occupancy per task id
system.l20.tags.tag_accesses                  2867063                       # Number of tag accesses
system.l20.tags.data_accesses                 2867063                       # Number of data accesses
system.l20.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.l20.WritebackDirty_hits::writebacks        93115                       # number of WritebackDirty hits
system.l20.WritebackDirty_hits::total           93115                       # number of WritebackDirty hits
system.l20.WritebackClean_hits::writebacks        66835                       # number of WritebackClean hits
system.l20.WritebackClean_hits::total           66835                       # number of WritebackClean hits
system.l20.UpgradeReq_hits::cpu0.data               7                       # number of UpgradeReq hits
system.l20.UpgradeReq_hits::total                   7                       # number of UpgradeReq hits
system.l20.SCUpgradeReq_hits::cpu0.data             4                       # number of SCUpgradeReq hits
system.l20.SCUpgradeReq_hits::total                 4                       # number of SCUpgradeReq hits
system.l20.ReadExReq_hits::cpu0.data             8473                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                 8473                       # number of ReadExReq hits
system.l20.ReadCleanReq_hits::cpu0.inst         66167                       # number of ReadCleanReq hits
system.l20.ReadCleanReq_hits::total             66167                       # number of ReadCleanReq hits
system.l20.ReadSharedReq_hits::cpu0.data        36255                       # number of ReadSharedReq hits
system.l20.ReadSharedReq_hits::total            36255                       # number of ReadSharedReq hits
system.l20.demand_hits::cpu0.inst               66167                       # number of demand (read+write) hits
system.l20.demand_hits::cpu0.data               44728                       # number of demand (read+write) hits
system.l20.demand_hits::total                  110895                       # number of demand (read+write) hits
system.l20.overall_hits::cpu0.inst              66167                       # number of overall hits
system.l20.overall_hits::cpu0.data              44728                       # number of overall hits
system.l20.overall_hits::total                 110895                       # number of overall hits
system.l20.UpgradeReq_misses::cpu0.data            13                       # number of UpgradeReq misses
system.l20.UpgradeReq_misses::total                13                       # number of UpgradeReq misses
system.l20.SCUpgradeReq_misses::cpu0.data           14                       # number of SCUpgradeReq misses
system.l20.SCUpgradeReq_misses::total              14                       # number of SCUpgradeReq misses
system.l20.ReadExReq_misses::cpu0.data          49821                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total              49821                       # number of ReadExReq misses
system.l20.ReadCleanReq_misses::cpu0.inst         1190                       # number of ReadCleanReq misses
system.l20.ReadCleanReq_misses::total            1190                       # number of ReadCleanReq misses
system.l20.ReadSharedReq_misses::cpu0.data        14296                       # number of ReadSharedReq misses
system.l20.ReadSharedReq_misses::total          14296                       # number of ReadSharedReq misses
system.l20.demand_misses::cpu0.inst              1190                       # number of demand (read+write) misses
system.l20.demand_misses::cpu0.data             64117                       # number of demand (read+write) misses
system.l20.demand_misses::total                 65307                       # number of demand (read+write) misses
system.l20.overall_misses::cpu0.inst             1190                       # number of overall misses
system.l20.overall_misses::cpu0.data            64117                       # number of overall misses
system.l20.overall_misses::total                65307                       # number of overall misses
system.l20.UpgradeReq_miss_latency::cpu0.data       478500                       # number of UpgradeReq miss cycles
system.l20.UpgradeReq_miss_latency::total       478500                       # number of UpgradeReq miss cycles
system.l20.SCUpgradeReq_miss_latency::cpu0.data       454000                       # number of SCUpgradeReq miss cycles
system.l20.SCUpgradeReq_miss_latency::total       454000                       # number of SCUpgradeReq miss cycles
system.l20.ReadExReq_miss_latency::cpu0.data  11868512500                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total  11868512500                       # number of ReadExReq miss cycles
system.l20.ReadCleanReq_miss_latency::cpu0.inst    128071500                       # number of ReadCleanReq miss cycles
system.l20.ReadCleanReq_miss_latency::total    128071500                       # number of ReadCleanReq miss cycles
system.l20.ReadSharedReq_miss_latency::cpu0.data    470025000                       # number of ReadSharedReq miss cycles
system.l20.ReadSharedReq_miss_latency::total    470025000                       # number of ReadSharedReq miss cycles
system.l20.demand_miss_latency::cpu0.inst    128071500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::cpu0.data  12338537500                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     12466609000                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::cpu0.inst    128071500                       # number of overall miss cycles
system.l20.overall_miss_latency::cpu0.data  12338537500                       # number of overall miss cycles
system.l20.overall_miss_latency::total    12466609000                       # number of overall miss cycles
system.l20.WritebackDirty_accesses::writebacks        93115                       # number of WritebackDirty accesses(hits+misses)
system.l20.WritebackDirty_accesses::total        93115                       # number of WritebackDirty accesses(hits+misses)
system.l20.WritebackClean_accesses::writebacks        66835                       # number of WritebackClean accesses(hits+misses)
system.l20.WritebackClean_accesses::total        66835                       # number of WritebackClean accesses(hits+misses)
system.l20.UpgradeReq_accesses::cpu0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l20.UpgradeReq_accesses::total              20                       # number of UpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::cpu0.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.SCUpgradeReq_accesses::total            18                       # number of SCUpgradeReq accesses(hits+misses)
system.l20.ReadExReq_accesses::cpu0.data        58294                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total            58294                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::cpu0.inst        67357                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadCleanReq_accesses::total         67357                       # number of ReadCleanReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::cpu0.data        50551                       # number of ReadSharedReq accesses(hits+misses)
system.l20.ReadSharedReq_accesses::total        50551                       # number of ReadSharedReq accesses(hits+misses)
system.l20.demand_accesses::cpu0.inst           67357                       # number of demand (read+write) accesses
system.l20.demand_accesses::cpu0.data          108845                       # number of demand (read+write) accesses
system.l20.demand_accesses::total              176202                       # number of demand (read+write) accesses
system.l20.overall_accesses::cpu0.inst          67357                       # number of overall (read+write) accesses
system.l20.overall_accesses::cpu0.data         108845                       # number of overall (read+write) accesses
system.l20.overall_accesses::total             176202                       # number of overall (read+write) accesses
system.l20.UpgradeReq_miss_rate::cpu0.data     0.650000                       # miss rate for UpgradeReq accesses
system.l20.UpgradeReq_miss_rate::total       0.650000                       # miss rate for UpgradeReq accesses
system.l20.SCUpgradeReq_miss_rate::cpu0.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l20.SCUpgradeReq_miss_rate::total     0.777778                       # miss rate for SCUpgradeReq accesses
system.l20.ReadExReq_miss_rate::cpu0.data     0.854651                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.854651                       # miss rate for ReadExReq accesses
system.l20.ReadCleanReq_miss_rate::cpu0.inst     0.017667                       # miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_miss_rate::total     0.017667                       # miss rate for ReadCleanReq accesses
system.l20.ReadSharedReq_miss_rate::cpu0.data     0.282804                       # miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_miss_rate::total     0.282804                       # miss rate for ReadSharedReq accesses
system.l20.demand_miss_rate::cpu0.inst       0.017667                       # miss rate for demand accesses
system.l20.demand_miss_rate::cpu0.data       0.589067                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.370637                       # miss rate for demand accesses
system.l20.overall_miss_rate::cpu0.inst      0.017667                       # miss rate for overall accesses
system.l20.overall_miss_rate::cpu0.data      0.589067                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.370637                       # miss rate for overall accesses
system.l20.UpgradeReq_avg_miss_latency::cpu0.data 36807.692308                       # average UpgradeReq miss latency
system.l20.UpgradeReq_avg_miss_latency::total 36807.692308                       # average UpgradeReq miss latency
system.l20.SCUpgradeReq_avg_miss_latency::cpu0.data 32428.571429                       # average SCUpgradeReq miss latency
system.l20.SCUpgradeReq_avg_miss_latency::total 32428.571429                       # average SCUpgradeReq miss latency
system.l20.ReadExReq_avg_miss_latency::cpu0.data 238223.088657                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total 238223.088657                       # average ReadExReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::cpu0.inst 107623.109244                       # average ReadCleanReq miss latency
system.l20.ReadCleanReq_avg_miss_latency::total 107623.109244                       # average ReadCleanReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::cpu0.data 32878.077784                       # average ReadSharedReq miss latency
system.l20.ReadSharedReq_avg_miss_latency::total 32878.077784                       # average ReadSharedReq miss latency
system.l20.demand_avg_miss_latency::cpu0.inst 107623.109244                       # average overall miss latency
system.l20.demand_avg_miss_latency::cpu0.data 192437.847997                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 190892.385196                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu0.inst 107623.109244                       # average overall miss latency
system.l20.overall_avg_miss_latency::cpu0.data 192437.847997                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 190892.385196                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.writebacks::writebacks               21022                       # number of writebacks
system.l20.writebacks::total                    21022                       # number of writebacks
system.l20.UpgradeReq_mshr_misses::cpu0.data           13                       # number of UpgradeReq MSHR misses
system.l20.UpgradeReq_mshr_misses::total           13                       # number of UpgradeReq MSHR misses
system.l20.SCUpgradeReq_mshr_misses::cpu0.data           14                       # number of SCUpgradeReq MSHR misses
system.l20.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l20.ReadExReq_mshr_misses::cpu0.data        49821                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total         49821                       # number of ReadExReq MSHR misses
system.l20.ReadCleanReq_mshr_misses::cpu0.inst         1190                       # number of ReadCleanReq MSHR misses
system.l20.ReadCleanReq_mshr_misses::total         1190                       # number of ReadCleanReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::cpu0.data        14296                       # number of ReadSharedReq MSHR misses
system.l20.ReadSharedReq_mshr_misses::total        14296                       # number of ReadSharedReq MSHR misses
system.l20.demand_mshr_misses::cpu0.inst         1190                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::cpu0.data        64117                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            65307                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::cpu0.inst         1190                       # number of overall MSHR misses
system.l20.overall_mshr_misses::cpu0.data        64117                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           65307                       # number of overall MSHR misses
system.l20.UpgradeReq_mshr_miss_latency::cpu0.data       348500                       # number of UpgradeReq MSHR miss cycles
system.l20.UpgradeReq_mshr_miss_latency::total       348500                       # number of UpgradeReq MSHR miss cycles
system.l20.SCUpgradeReq_mshr_miss_latency::cpu0.data       314000                       # number of SCUpgradeReq MSHR miss cycles
system.l20.SCUpgradeReq_mshr_miss_latency::total       314000                       # number of SCUpgradeReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::cpu0.data  11370302500                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total  11370302500                       # number of ReadExReq MSHR miss cycles
system.l20.ReadCleanReq_mshr_miss_latency::cpu0.inst    116171500                       # number of ReadCleanReq MSHR miss cycles
system.l20.ReadCleanReq_mshr_miss_latency::total    116171500                       # number of ReadCleanReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::cpu0.data    327065000                       # number of ReadSharedReq MSHR miss cycles
system.l20.ReadSharedReq_mshr_miss_latency::total    327065000                       # number of ReadSharedReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu0.inst    116171500                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::cpu0.data  11697367500                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  11813539000                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu0.inst    116171500                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::cpu0.data  11697367500                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  11813539000                       # number of overall MSHR miss cycles
system.l20.UpgradeReq_mshr_miss_rate::cpu0.data     0.650000                       # mshr miss rate for UpgradeReq accesses
system.l20.UpgradeReq_mshr_miss_rate::total     0.650000                       # mshr miss rate for UpgradeReq accesses
system.l20.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l20.SCUpgradeReq_mshr_miss_rate::total     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l20.ReadExReq_mshr_miss_rate::cpu0.data     0.854651                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.854651                       # mshr miss rate for ReadExReq accesses
system.l20.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.017667                       # mshr miss rate for ReadCleanReq accesses
system.l20.ReadCleanReq_mshr_miss_rate::total     0.017667                       # mshr miss rate for ReadCleanReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::cpu0.data     0.282804                       # mshr miss rate for ReadSharedReq accesses
system.l20.ReadSharedReq_mshr_miss_rate::total     0.282804                       # mshr miss rate for ReadSharedReq accesses
system.l20.demand_mshr_miss_rate::cpu0.inst     0.017667                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::cpu0.data     0.589067                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.370637                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::cpu0.inst     0.017667                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::cpu0.data     0.589067                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.370637                       # mshr miss rate for overall accesses
system.l20.UpgradeReq_avg_mshr_miss_latency::cpu0.data 26807.692308                       # average UpgradeReq mshr miss latency
system.l20.UpgradeReq_avg_mshr_miss_latency::total 26807.692308                       # average UpgradeReq mshr miss latency
system.l20.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 22428.571429                       # average SCUpgradeReq mshr miss latency
system.l20.SCUpgradeReq_avg_mshr_miss_latency::total 22428.571429                       # average SCUpgradeReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::cpu0.data 228223.088657                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total 228223.088657                       # average ReadExReq mshr miss latency
system.l20.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 97623.109244                       # average ReadCleanReq mshr miss latency
system.l20.ReadCleanReq_avg_mshr_miss_latency::total 97623.109244                       # average ReadCleanReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 22878.077784                       # average ReadSharedReq mshr miss latency
system.l20.ReadSharedReq_avg_mshr_miss_latency::total 22878.077784                       # average ReadSharedReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu0.inst 97623.109244                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::cpu0.data 182437.847997                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 180892.385196                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu0.inst 97623.109244                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::cpu0.data 182437.847997                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 180892.385196                       # average overall mshr miss latency
system.l21.tags.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.l21.tags.replacements                      533                       # number of replacements
system.l21.tags.tagsinuse                 9635.977381                       # Cycle average of tags in use
system.l21.tags.total_refs                     108703                       # Total number of references to valid blocks.
system.l21.tags.sampled_refs                    29452                       # Sample count of references to valid blocks.
system.l21.tags.avg_refs                     3.690853                       # Average number of references to valid blocks.
system.l21.tags.warmup_cycle                        0                       # Cycle when the warmup percentage was hit.
system.l21.tags.occ_blocks::cpu1.inst       44.421067                       # Average occupied blocks per requestor
system.l21.tags.occ_blocks::cpu1.data     9591.556315                       # Average occupied blocks per requestor
system.l21.tags.occ_percent::cpu1.inst       0.001356                       # Average percentage of cache occupancy
system.l21.tags.occ_percent::cpu1.data       0.292711                       # Average percentage of cache occupancy
system.l21.tags.occ_percent::total           0.294067                       # Average percentage of cache occupancy
system.l21.tags.occ_task_id_blocks::1024        28919                       # Occupied blocks per task id
system.l21.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l21.tags.age_task_id_blocks_1024::2         4177                       # Occupied blocks per task id
system.l21.tags.age_task_id_blocks_1024::4        24720                       # Occupied blocks per task id
system.l21.tags.occ_task_id_percent::1024     0.882538                       # Percentage of cache occupancy per task id
system.l21.tags.tag_accesses                  1227281                       # Number of tag accesses
system.l21.tags.data_accesses                 1227281                       # Number of data accesses
system.l21.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.l21.WritebackDirty_hits::writebacks        48635                       # number of WritebackDirty hits
system.l21.WritebackDirty_hits::total           48635                       # number of WritebackDirty hits
system.l21.UpgradeReq_hits::cpu1.data               1                       # number of UpgradeReq hits
system.l21.UpgradeReq_hits::total                   1                       # number of UpgradeReq hits
system.l21.ReadExReq_hits::cpu1.data             6215                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                 6215                       # number of ReadExReq hits
system.l21.ReadCleanReq_hits::cpu1.inst             3                       # number of ReadCleanReq hits
system.l21.ReadCleanReq_hits::total                 3                       # number of ReadCleanReq hits
system.l21.ReadSharedReq_hits::cpu1.data        24899                       # number of ReadSharedReq hits
system.l21.ReadSharedReq_hits::total            24899                       # number of ReadSharedReq hits
system.l21.demand_hits::cpu1.inst                   3                       # number of demand (read+write) hits
system.l21.demand_hits::cpu1.data               31114                       # number of demand (read+write) hits
system.l21.demand_hits::total                   31117                       # number of demand (read+write) hits
system.l21.overall_hits::cpu1.inst                  3                       # number of overall hits
system.l21.overall_hits::cpu1.data              31114                       # number of overall hits
system.l21.overall_hits::total                  31117                       # number of overall hits
system.l21.UpgradeReq_misses::cpu1.data            17                       # number of UpgradeReq misses
system.l21.UpgradeReq_misses::total                17                       # number of UpgradeReq misses
system.l21.SCUpgradeReq_misses::cpu1.data           13                       # number of SCUpgradeReq misses
system.l21.SCUpgradeReq_misses::total              13                       # number of SCUpgradeReq misses
system.l21.ReadExReq_misses::cpu1.data          18654                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total              18654                       # number of ReadExReq misses
system.l21.ReadCleanReq_misses::cpu1.inst          158                       # number of ReadCleanReq misses
system.l21.ReadCleanReq_misses::total             158                       # number of ReadCleanReq misses
system.l21.ReadSharedReq_misses::cpu1.data        25012                       # number of ReadSharedReq misses
system.l21.ReadSharedReq_misses::total          25012                       # number of ReadSharedReq misses
system.l21.demand_misses::cpu1.inst               158                       # number of demand (read+write) misses
system.l21.demand_misses::cpu1.data             43666                       # number of demand (read+write) misses
system.l21.demand_misses::total                 43824                       # number of demand (read+write) misses
system.l21.overall_misses::cpu1.inst              158                       # number of overall misses
system.l21.overall_misses::cpu1.data            43666                       # number of overall misses
system.l21.overall_misses::total                43824                       # number of overall misses
system.l21.UpgradeReq_miss_latency::cpu1.data       618500                       # number of UpgradeReq miss cycles
system.l21.UpgradeReq_miss_latency::total       618500                       # number of UpgradeReq miss cycles
system.l21.SCUpgradeReq_miss_latency::cpu1.data       430500                       # number of SCUpgradeReq miss cycles
system.l21.SCUpgradeReq_miss_latency::total       430500                       # number of SCUpgradeReq miss cycles
system.l21.ReadExReq_miss_latency::cpu1.data   1398309500                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total   1398309500                       # number of ReadExReq miss cycles
system.l21.ReadCleanReq_miss_latency::cpu1.inst     12990000                       # number of ReadCleanReq miss cycles
system.l21.ReadCleanReq_miss_latency::total     12990000                       # number of ReadCleanReq miss cycles
system.l21.ReadSharedReq_miss_latency::cpu1.data    788746500                       # number of ReadSharedReq miss cycles
system.l21.ReadSharedReq_miss_latency::total    788746500                       # number of ReadSharedReq miss cycles
system.l21.demand_miss_latency::cpu1.inst     12990000                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::cpu1.data   2187056000                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      2200046000                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::cpu1.inst     12990000                       # number of overall miss cycles
system.l21.overall_miss_latency::cpu1.data   2187056000                       # number of overall miss cycles
system.l21.overall_miss_latency::total     2200046000                       # number of overall miss cycles
system.l21.WritebackDirty_accesses::writebacks        48635                       # number of WritebackDirty accesses(hits+misses)
system.l21.WritebackDirty_accesses::total        48635                       # number of WritebackDirty accesses(hits+misses)
system.l21.UpgradeReq_accesses::cpu1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l21.UpgradeReq_accesses::total              18                       # number of UpgradeReq accesses(hits+misses)
system.l21.SCUpgradeReq_accesses::cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l21.SCUpgradeReq_accesses::total            13                       # number of SCUpgradeReq accesses(hits+misses)
system.l21.ReadExReq_accesses::cpu1.data        24869                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total            24869                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadCleanReq_accesses::cpu1.inst          161                       # number of ReadCleanReq accesses(hits+misses)
system.l21.ReadCleanReq_accesses::total           161                       # number of ReadCleanReq accesses(hits+misses)
system.l21.ReadSharedReq_accesses::cpu1.data        49911                       # number of ReadSharedReq accesses(hits+misses)
system.l21.ReadSharedReq_accesses::total        49911                       # number of ReadSharedReq accesses(hits+misses)
system.l21.demand_accesses::cpu1.inst             161                       # number of demand (read+write) accesses
system.l21.demand_accesses::cpu1.data           74780                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               74941                       # number of demand (read+write) accesses
system.l21.overall_accesses::cpu1.inst            161                       # number of overall (read+write) accesses
system.l21.overall_accesses::cpu1.data          74780                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              74941                       # number of overall (read+write) accesses
system.l21.UpgradeReq_miss_rate::cpu1.data     0.944444                       # miss rate for UpgradeReq accesses
system.l21.UpgradeReq_miss_rate::total       0.944444                       # miss rate for UpgradeReq accesses
system.l21.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l21.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l21.ReadExReq_miss_rate::cpu1.data     0.750090                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.750090                       # miss rate for ReadExReq accesses
system.l21.ReadCleanReq_miss_rate::cpu1.inst     0.981366                       # miss rate for ReadCleanReq accesses
system.l21.ReadCleanReq_miss_rate::total     0.981366                       # miss rate for ReadCleanReq accesses
system.l21.ReadSharedReq_miss_rate::cpu1.data     0.501132                       # miss rate for ReadSharedReq accesses
system.l21.ReadSharedReq_miss_rate::total     0.501132                       # miss rate for ReadSharedReq accesses
system.l21.demand_miss_rate::cpu1.inst       0.981366                       # miss rate for demand accesses
system.l21.demand_miss_rate::cpu1.data       0.583926                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.584780                       # miss rate for demand accesses
system.l21.overall_miss_rate::cpu1.inst      0.981366                       # miss rate for overall accesses
system.l21.overall_miss_rate::cpu1.data      0.583926                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.584780                       # miss rate for overall accesses
system.l21.UpgradeReq_avg_miss_latency::cpu1.data 36382.352941                       # average UpgradeReq miss latency
system.l21.UpgradeReq_avg_miss_latency::total 36382.352941                       # average UpgradeReq miss latency
system.l21.SCUpgradeReq_avg_miss_latency::cpu1.data 33115.384615                       # average SCUpgradeReq miss latency
system.l21.SCUpgradeReq_avg_miss_latency::total 33115.384615                       # average SCUpgradeReq miss latency
system.l21.ReadExReq_avg_miss_latency::cpu1.data 74960.303420                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 74960.303420                       # average ReadExReq miss latency
system.l21.ReadCleanReq_avg_miss_latency::cpu1.inst 82215.189873                       # average ReadCleanReq miss latency
system.l21.ReadCleanReq_avg_miss_latency::total 82215.189873                       # average ReadCleanReq miss latency
system.l21.ReadSharedReq_avg_miss_latency::cpu1.data 31534.723333                       # average ReadSharedReq miss latency
system.l21.ReadSharedReq_avg_miss_latency::total 31534.723333                       # average ReadSharedReq miss latency
system.l21.demand_avg_miss_latency::cpu1.inst 82215.189873                       # average overall miss latency
system.l21.demand_avg_miss_latency::cpu1.data 50086.016580                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 50201.852866                       # average overall miss latency
system.l21.overall_avg_miss_latency::cpu1.inst 82215.189873                       # average overall miss latency
system.l21.overall_avg_miss_latency::cpu1.data 50086.016580                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 50201.852866                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.writebacks::writebacks                  95                       # number of writebacks
system.l21.writebacks::total                       95                       # number of writebacks
system.l21.UpgradeReq_mshr_misses::cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l21.UpgradeReq_mshr_misses::total           17                       # number of UpgradeReq MSHR misses
system.l21.SCUpgradeReq_mshr_misses::cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l21.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l21.ReadExReq_mshr_misses::cpu1.data        18654                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total         18654                       # number of ReadExReq MSHR misses
system.l21.ReadCleanReq_mshr_misses::cpu1.inst          158                       # number of ReadCleanReq MSHR misses
system.l21.ReadCleanReq_mshr_misses::total          158                       # number of ReadCleanReq MSHR misses
system.l21.ReadSharedReq_mshr_misses::cpu1.data        25012                       # number of ReadSharedReq MSHR misses
system.l21.ReadSharedReq_mshr_misses::total        25012                       # number of ReadSharedReq MSHR misses
system.l21.demand_mshr_misses::cpu1.inst          158                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::cpu1.data        43666                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            43824                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::cpu1.inst          158                       # number of overall MSHR misses
system.l21.overall_mshr_misses::cpu1.data        43666                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           43824                       # number of overall MSHR misses
system.l21.UpgradeReq_mshr_miss_latency::cpu1.data       448500                       # number of UpgradeReq MSHR miss cycles
system.l21.UpgradeReq_mshr_miss_latency::total       448500                       # number of UpgradeReq MSHR miss cycles
system.l21.SCUpgradeReq_mshr_miss_latency::cpu1.data       300500                       # number of SCUpgradeReq MSHR miss cycles
system.l21.SCUpgradeReq_mshr_miss_latency::total       300500                       # number of SCUpgradeReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::cpu1.data   1211769500                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total   1211769500                       # number of ReadExReq MSHR miss cycles
system.l21.ReadCleanReq_mshr_miss_latency::cpu1.inst     11410000                       # number of ReadCleanReq MSHR miss cycles
system.l21.ReadCleanReq_mshr_miss_latency::total     11410000                       # number of ReadCleanReq MSHR miss cycles
system.l21.ReadSharedReq_mshr_miss_latency::cpu1.data    538626500                       # number of ReadSharedReq MSHR miss cycles
system.l21.ReadSharedReq_mshr_miss_latency::total    538626500                       # number of ReadSharedReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::cpu1.inst     11410000                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::cpu1.data   1750396000                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   1761806000                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::cpu1.inst     11410000                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::cpu1.data   1750396000                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   1761806000                       # number of overall MSHR miss cycles
system.l21.UpgradeReq_mshr_miss_rate::cpu1.data     0.944444                       # mshr miss rate for UpgradeReq accesses
system.l21.UpgradeReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for UpgradeReq accesses
system.l21.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l21.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l21.ReadExReq_mshr_miss_rate::cpu1.data     0.750090                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.750090                       # mshr miss rate for ReadExReq accesses
system.l21.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.981366                       # mshr miss rate for ReadCleanReq accesses
system.l21.ReadCleanReq_mshr_miss_rate::total     0.981366                       # mshr miss rate for ReadCleanReq accesses
system.l21.ReadSharedReq_mshr_miss_rate::cpu1.data     0.501132                       # mshr miss rate for ReadSharedReq accesses
system.l21.ReadSharedReq_mshr_miss_rate::total     0.501132                       # mshr miss rate for ReadSharedReq accesses
system.l21.demand_mshr_miss_rate::cpu1.inst     0.981366                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::cpu1.data     0.583926                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.584780                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::cpu1.inst     0.981366                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::cpu1.data     0.583926                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.584780                       # mshr miss rate for overall accesses
system.l21.UpgradeReq_avg_mshr_miss_latency::cpu1.data 26382.352941                       # average UpgradeReq mshr miss latency
system.l21.UpgradeReq_avg_mshr_miss_latency::total 26382.352941                       # average UpgradeReq mshr miss latency
system.l21.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 23115.384615                       # average SCUpgradeReq mshr miss latency
system.l21.SCUpgradeReq_avg_mshr_miss_latency::total 23115.384615                       # average SCUpgradeReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::cpu1.data 64960.303420                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 64960.303420                       # average ReadExReq mshr miss latency
system.l21.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 72215.189873                       # average ReadCleanReq mshr miss latency
system.l21.ReadCleanReq_avg_mshr_miss_latency::total 72215.189873                       # average ReadCleanReq mshr miss latency
system.l21.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 21534.723333                       # average ReadSharedReq mshr miss latency
system.l21.ReadSharedReq_avg_mshr_miss_latency::total 21534.723333                       # average ReadSharedReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::cpu1.inst 72215.189873                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::cpu1.data 40086.016580                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 40201.852866                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::cpu1.inst 72215.189873                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::cpu1.data 40086.016580                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 40201.852866                       # average overall mshr miss latency
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                         0                       # number of replacements
system.l3.tags.tagsinuse                 35132.875294                       # Cycle average of tags in use
system.l3.tags.total_refs                       44497                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     51206                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.868980                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst       840.348430                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     31029.381638                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst        17.723755                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      3245.421470                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.003206                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.118368                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.000068                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.012380                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.134021                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         51206                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        50985                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.195335                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1582486                       # Number of tag accesses
system.l3.tags.data_accesses                  1582486                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21116                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21116                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu0.data             4175                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu1.data             6134                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                10309                       # number of UpgradeReq hits
system.l3.SCUpgradeReq_hits::cpu1.data              1                       # number of SCUpgradeReq hits
system.l3.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l3.ReadExReq_hits::cpu0.data              2611                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data                19                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  2630                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst           116                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data          5671                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst            99                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data          3751                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              9637                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                  116                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                 8282                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                   99                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                 3770                       # number of demand (read+write) hits
system.l3.demand_hits::total                    12267                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                 116                       # number of overall hits
system.l3.overall_hits::cpu0.data                8282                       # number of overall hits
system.l3.overall_hits::cpu1.inst                  99                       # number of overall hits
system.l3.overall_hits::cpu1.data                3770                       # number of overall hits
system.l3.overall_hits::total                   12267                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data           41486                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data            8346                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               49832                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1074                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data          235                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst           59                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data            8                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1376                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1074                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data              41721                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                 59                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data               8354                       # number of demand (read+write) misses
system.l3.demand_misses::total                  51208                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1074                       # number of overall misses
system.l3.overall_misses::cpu0.data             41721                       # number of overall misses
system.l3.overall_misses::cpu1.inst                59                       # number of overall misses
system.l3.overall_misses::cpu1.data              8354                       # number of overall misses
system.l3.overall_misses::total                 51208                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data  10668733000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data    856571000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   11525304000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst    101660000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data     21713500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst      7580000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data       646000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    131599500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst    101660000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data  10690446500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst      7580000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data    857217000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      11656903500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst    101660000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data  10690446500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst      7580000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data    857217000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     11656903500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21116                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21116                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu0.data         4175                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu1.data         6134                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            10309                       # number of UpgradeReq accesses(hits+misses)
system.l3.SCUpgradeReq_accesses::cpu1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l3.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data         44097                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data          8365                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             52462                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         1190                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data         5906                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst          158                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data         3759                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         11013                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             1190                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data            50003                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst              158                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data            12124                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                63475                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            1190                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data           50003                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst             158                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data           12124                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               63475                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.940790                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.997729                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.949868                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.902521                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.039790                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.373418                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.002128                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.124943                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.902521                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.834370                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.373418                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.689047                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.806743                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.902521                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.834370                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.373418                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.689047                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.806743                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 257164.657957                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 102632.518572                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 231283.191524                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 94655.493482                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 92397.872340                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 128474.576271                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data        80750                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 95639.171512                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 94655.493482                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 256236.583495                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 128474.576271                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 102611.563323                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 227638.327996                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 94655.493482                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 256236.583495                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 128474.576271                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 102611.563323                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 227638.327996                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadSharedReq_mshr_hits::cpu0.inst            1                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::cpu1.inst            1                       # number of ReadSharedReq MSHR hits
system.l3.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l3.demand_mshr_hits::cpu0.inst               1                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::cpu1.inst               1                       # number of demand (read+write) MSHR hits
system.l3.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l3.overall_mshr_hits::cpu0.inst              1                       # number of overall MSHR hits
system.l3.overall_mshr_hits::cpu1.inst              1                       # number of overall MSHR hits
system.l3.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l3.ReadExReq_mshr_misses::cpu0.data        41486                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data         8346                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          49832                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1073                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data          235                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst           58                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data            8                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1374                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1073                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data         41721                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst            58                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data          8354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             51206                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1073                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data        41721                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst           58                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data         8354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            51206                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data  10253873000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data    773111000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  11026984000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     90602500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data     19363500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst      6974500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data       566000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    117506500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     90602500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data  10273236500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst      6974500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data    773677000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  11144490500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     90602500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data  10273236500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst      6974500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data    773677000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  11144490500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.940790                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.997729                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.949868                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.901681                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.039790                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.367089                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.002128                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.124762                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.901681                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.834370                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.367089                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.689047                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.806711                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.901681                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.834370                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.367089                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.689047                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.806711                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 247164.657957                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 92632.518572                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 221283.191524                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 84438.490214                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 82397.872340                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst       120250                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data        70750                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 85521.470160                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 84438.490214                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 246236.583495                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst       120250                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 92611.563323                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 217640.325352                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 84438.490214                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 246236.583495                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst       120250                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 92611.563323                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 217640.325352                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests         51360                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          154                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1374                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              121                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             26                       # Transaction distribution
system.membus.trans_dist::ReadExReq             49839                       # Transaction distribution
system.membus.trans_dist::ReadExResp            49832                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1374                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       102566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 102566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      3277184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3277184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              154                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             51360                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   51360    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               51360                       # Request fanout histogram
system.membus.reqLayer0.occupancy            52150000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          280959000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus0.snoop_filter.tot_requests       350875                       # Total number of requests made to the snoop filter.
system.tol2bus0.snoop_filter.hit_single_requests       174686                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus0.snoop_filter.hit_multi_requests          160                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus0.snoop_filter.tot_snoops           683                       # Total number of snoops made to the snoop filter.
system.tol2bus0.snoop_filter.hit_single_snoops          683                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus0.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus0.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.tol2bus0.trans_dist::ReadResp           117995                       # Transaction distribution
system.tol2bus0.trans_dist::WritebackDirty       114137                       # Transaction distribution
system.tol2bus0.trans_dist::WritebackClean        66846                       # Transaction distribution
system.tol2bus0.trans_dist::CleanEvict          15635                       # Transaction distribution
system.tol2bus0.trans_dist::UpgradeReq           4247                       # Transaction distribution
system.tol2bus0.trans_dist::SCUpgradeReq           31                       # Transaction distribution
system.tol2bus0.trans_dist::UpgradeResp            55                       # Transaction distribution
system.tol2bus0.trans_dist::ReadExReq           62406                       # Transaction distribution
system.tol2bus0.trans_dist::ReadExResp          58299                       # Transaction distribution
system.tol2bus0.trans_dist::ReadCleanReq        67357                       # Transaction distribution
system.tol2bus0.trans_dist::ReadSharedReq        71904                       # Transaction distribution
system.tol2bus0.pkt_count_system.cpu0.icache.mem_side::system.l20.cpu_side       201560                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l20.cpu_side       325664                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_count::total               527224                       # Packet count per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu0.icache.mem_side::system.l20.cpu_side      8588992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l20.cpu_side     12931328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.pkt_size::total              21520320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus0.snoops                          51797                       # Total snoops (count)
system.tol2bus0.snoopTraffic                  1351296                       # Total snoop traffic (bytes)
system.tol2bus0.snoop_fanout::samples          227928                       # Request fanout histogram
system.tol2bus0.snoop_fanout::mean           0.003751                       # Request fanout histogram
system.tol2bus0.snoop_fanout::stdev          0.061132                       # Request fanout histogram
system.tol2bus0.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::0                227073     99.62%     99.62% # Request fanout histogram
system.tol2bus0.snoop_fanout::1                   855      0.38%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.tol2bus0.snoop_fanout::min_value             0                       # Request fanout histogram
system.tol2bus0.snoop_fanout::max_value             1                       # Request fanout histogram
system.tol2bus0.snoop_fanout::total            227928                       # Request fanout histogram
system.tol2bus0.reqLayer0.occupancy         335398500                       # Layer occupancy (ticks)
system.tol2bus0.reqLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus0.snoopLayer0.occupancy          146500                       # Layer occupancy (ticks)
system.tol2bus0.snoopLayer0.utilization           0.0                       # Layer utilization (%)
system.tol2bus0.respLayer0.occupancy        101035500                       # Layer occupancy (ticks)
system.tol2bus0.respLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus0.respLayer1.occupancy        163286500                       # Layer occupancy (ticks)
system.tol2bus0.respLayer1.utilization            0.0                       # Layer utilization (%)
system.tol2bus1.snoop_filter.tot_requests       148708                       # Total number of requests made to the snoop filter.
system.tol2bus1.snoop_filter.hit_single_requests        73769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus1.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus1.snoop_filter.tot_snoops           158                       # Total number of snoops made to the snoop filter.
system.tol2bus1.snoop_filter.hit_single_snoops          158                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus1.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus1.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.tol2bus1.trans_dist::ReadResp            50099                       # Transaction distribution
system.tol2bus1.trans_dist::WritebackDirty        48730                       # Transaction distribution
system.tol2bus1.trans_dist::CleanEvict          25539                       # Transaction distribution
system.tol2bus1.trans_dist::UpgradeReq           4239                       # Transaction distribution
system.tol2bus1.trans_dist::SCUpgradeReq           27                       # Transaction distribution
system.tol2bus1.trans_dist::UpgradeResp            49                       # Transaction distribution
system.tol2bus1.trans_dist::ReadExReq           28815                       # Transaction distribution
system.tol2bus1.trans_dist::ReadExResp          24871                       # Transaction distribution
system.tol2bus1.trans_dist::ReadCleanReq          161                       # Transaction distribution
system.tol2bus1.trans_dist::ReadSharedReq        58348                       # Transaction distribution
system.tol2bus1.pkt_count_system.cpu1.icache.mem_side::system.l21.cpu_side          322                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_count_system.cpu1.dcache.mem_side::system.l21.cpu_side       223405                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_count::total               223727                       # Packet count per connected master and slave (bytes)
system.tol2bus1.pkt_size_system.cpu1.icache.mem_side::system.l21.cpu_side        10304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.pkt_size_system.cpu1.dcache.mem_side::system.l21.cpu_side      7900416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.pkt_size::total               7910720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus1.snoops                          17198                       # Total snoops (count)
system.tol2bus1.snoopTraffic                     7936                       # Total snoop traffic (bytes)
system.tol2bus1.snoop_fanout::samples           92123                       # Request fanout histogram
system.tol2bus1.snoop_fanout::mean           0.001759                       # Request fanout histogram
system.tol2bus1.snoop_fanout::stdev          0.041898                       # Request fanout histogram
system.tol2bus1.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::0                 91961     99.82%     99.82% # Request fanout histogram
system.tol2bus1.snoop_fanout::1                   162      0.18%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::2                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::overflows             0      0.00%    100.00% # Request fanout histogram
system.tol2bus1.snoop_fanout::min_value             0                       # Request fanout histogram
system.tol2bus1.snoop_fanout::max_value             1                       # Request fanout histogram
system.tol2bus1.snoop_fanout::total             92123                       # Request fanout histogram
system.tol2bus1.reqLayer0.occupancy         122989000                       # Layer occupancy (ticks)
system.tol2bus1.reqLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus1.snoopLayer0.occupancy           52500                       # Layer occupancy (ticks)
system.tol2bus1.snoopLayer0.utilization           0.0                       # Layer utilization (%)
system.tol2bus1.respLayer0.occupancy           241500                       # Layer occupancy (ticks)
system.tol2bus1.respLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus1.respLayer1.occupancy        112185500                       # Layer occupancy (ticks)
system.tol2bus1.respLayer1.utilization            0.0                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       131151                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        47947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests        22323                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 525735036000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             40656                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21116                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             847                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           10430                       # Transaction distribution
system.tol3bus.trans_dist::SCUpgradeReq            27                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          10457                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            58075                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           58075                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        40656                       # Transaction distribution
system.tol3bus.pkt_count_system.l20.mem_side::system.l3.cpu_side       142218                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.l21.mem_side::system.l3.cpu_side        62718                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                204936                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l20.mem_side::system.l3.cpu_side      4621696                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l21.mem_side::system.l3.cpu_side       792128                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                5413824                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           35403                       # Total snoops (count)
system.tol3bus.snoopTraffic                   2256384                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           109188                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.424268                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.494234                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  62863     57.57%     57.57% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  46325     42.43%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             109188                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           86691500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          93772485                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          59565489                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
