
bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000258  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c30  08000258  08000258  00001258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000878  08007e88  08007e88  00008e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008700  08008700  0000a030  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008700  08008700  00009700  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008708  08008708  0000a030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008708  08008708  00009708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800870c  0800870c  0000970c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  08008710  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000397c  20000030  08008740  0000a030  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200039ac  08008740  0000a9ac  2**0
                  ALLOC
 11 .ARM.attributes 00000036  00000000  00000000  0000a030  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001290b  00000000  00000000  0000a066  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f9d  00000000  00000000  0001c971  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d50  00000000  00000000  0001f910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a1c  00000000  00000000  00020660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00020f61  00000000  00000000  0002107c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012eae  00000000  00000000  00041fdd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c32ca  00000000  00000000  00054e8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00118155  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003558  00000000  00000000  00118198  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  0011b6f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000258 <__do_global_dtors_aux>:
 8000258:	b510      	push	{r4, lr}
 800025a:	4c05      	ldr	r4, [pc, #20]	@ (8000270 <__do_global_dtors_aux+0x18>)
 800025c:	7823      	ldrb	r3, [r4, #0]
 800025e:	b933      	cbnz	r3, 800026e <__do_global_dtors_aux+0x16>
 8000260:	4b04      	ldr	r3, [pc, #16]	@ (8000274 <__do_global_dtors_aux+0x1c>)
 8000262:	b113      	cbz	r3, 800026a <__do_global_dtors_aux+0x12>
 8000264:	4804      	ldr	r0, [pc, #16]	@ (8000278 <__do_global_dtors_aux+0x20>)
 8000266:	f3af 8000 	nop.w
 800026a:	2301      	movs	r3, #1
 800026c:	7023      	strb	r3, [r4, #0]
 800026e:	bd10      	pop	{r4, pc}
 8000270:	20000030 	.word	0x20000030
 8000274:	00000000 	.word	0x00000000
 8000278:	08007e70 	.word	0x08007e70

0800027c <frame_dummy>:
 800027c:	b508      	push	{r3, lr}
 800027e:	4b03      	ldr	r3, [pc, #12]	@ (800028c <frame_dummy+0x10>)
 8000280:	b11b      	cbz	r3, 800028a <frame_dummy+0xe>
 8000282:	4903      	ldr	r1, [pc, #12]	@ (8000290 <frame_dummy+0x14>)
 8000284:	4803      	ldr	r0, [pc, #12]	@ (8000294 <frame_dummy+0x18>)
 8000286:	f3af 8000 	nop.w
 800028a:	bd08      	pop	{r3, pc}
 800028c:	00000000 	.word	0x00000000
 8000290:	20000034 	.word	0x20000034
 8000294:	08007e70 	.word	0x08007e70

08000298 <strcmp>:
 8000298:	f810 2b01 	ldrb.w	r2, [r0], #1
 800029c:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002a0:	2a01      	cmp	r2, #1
 80002a2:	bf28      	it	cs
 80002a4:	429a      	cmpcs	r2, r3
 80002a6:	d0f7      	beq.n	8000298 <strcmp>
 80002a8:	1ad0      	subs	r0, r2, r3
 80002aa:	4770      	bx	lr

080002ac <strlen>:
 80002ac:	4603      	mov	r3, r0
 80002ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b2:	2a00      	cmp	r2, #0
 80002b4:	d1fb      	bne.n	80002ae <strlen+0x2>
 80002b6:	1a18      	subs	r0, r3, r0
 80002b8:	3801      	subs	r0, #1
 80002ba:	4770      	bx	lr

080002bc <__aeabi_uldivmod>:
 80002bc:	b953      	cbnz	r3, 80002d4 <__aeabi_uldivmod+0x18>
 80002be:	b94a      	cbnz	r2, 80002d4 <__aeabi_uldivmod+0x18>
 80002c0:	2900      	cmp	r1, #0
 80002c2:	bf08      	it	eq
 80002c4:	2800      	cmpeq	r0, #0
 80002c6:	bf1c      	itt	ne
 80002c8:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002cc:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d0:	f000 b9b0 	b.w	8000634 <__aeabi_idiv0>
 80002d4:	f1ad 0c08 	sub.w	ip, sp, #8
 80002d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002dc:	f000 f806 	bl	80002ec <__udivmoddi4>
 80002e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002e8:	b004      	add	sp, #16
 80002ea:	4770      	bx	lr

080002ec <__udivmoddi4>:
 80002ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002f0:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002f2:	4688      	mov	r8, r1
 80002f4:	4604      	mov	r4, r0
 80002f6:	468e      	mov	lr, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14a      	bne.n	8000392 <__udivmoddi4+0xa6>
 80002fc:	428a      	cmp	r2, r1
 80002fe:	4617      	mov	r7, r2
 8000300:	d95f      	bls.n	80003c2 <__udivmoddi4+0xd6>
 8000302:	fab2 f682 	clz	r6, r2
 8000306:	b14e      	cbz	r6, 800031c <__udivmoddi4+0x30>
 8000308:	f1c6 0320 	rsb	r3, r6, #32
 800030c:	fa01 fe06 	lsl.w	lr, r1, r6
 8000310:	40b7      	lsls	r7, r6
 8000312:	40b4      	lsls	r4, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	ea43 0e0e 	orr.w	lr, r3, lr
 800031c:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000320:	fa1f fc87 	uxth.w	ip, r7
 8000324:	0c23      	lsrs	r3, r4, #16
 8000326:	fbbe f1f8 	udiv	r1, lr, r8
 800032a:	fb08 ee11 	mls	lr, r8, r1, lr
 800032e:	fb01 f20c 	mul.w	r2, r1, ip
 8000332:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x5e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x5c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 8154 	bhi.w	80005f0 <__udivmoddi4+0x304>
 8000348:	4601      	mov	r1, r0
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	b2a2      	uxth	r2, r4
 800034e:	fbb3 f0f8 	udiv	r0, r3, r8
 8000352:	fb08 3310 	mls	r3, r8, r0, r3
 8000356:	fb00 fc0c 	mul.w	ip, r0, ip
 800035a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800035e:	4594      	cmp	ip, r2
 8000360:	d90b      	bls.n	800037a <__udivmoddi4+0x8e>
 8000362:	18ba      	adds	r2, r7, r2
 8000364:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000368:	bf2c      	ite	cs
 800036a:	2401      	movcs	r4, #1
 800036c:	2400      	movcc	r4, #0
 800036e:	4594      	cmp	ip, r2
 8000370:	d902      	bls.n	8000378 <__udivmoddi4+0x8c>
 8000372:	2c00      	cmp	r4, #0
 8000374:	f000 813f 	beq.w	80005f6 <__udivmoddi4+0x30a>
 8000378:	4618      	mov	r0, r3
 800037a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800037e:	eba2 020c 	sub.w	r2, r2, ip
 8000382:	2100      	movs	r1, #0
 8000384:	b11d      	cbz	r5, 800038e <__udivmoddi4+0xa2>
 8000386:	40f2      	lsrs	r2, r6
 8000388:	2300      	movs	r3, #0
 800038a:	e9c5 2300 	strd	r2, r3, [r5]
 800038e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000392:	428b      	cmp	r3, r1
 8000394:	d905      	bls.n	80003a2 <__udivmoddi4+0xb6>
 8000396:	b10d      	cbz	r5, 800039c <__udivmoddi4+0xb0>
 8000398:	e9c5 0100 	strd	r0, r1, [r5]
 800039c:	2100      	movs	r1, #0
 800039e:	4608      	mov	r0, r1
 80003a0:	e7f5      	b.n	800038e <__udivmoddi4+0xa2>
 80003a2:	fab3 f183 	clz	r1, r3
 80003a6:	2900      	cmp	r1, #0
 80003a8:	d14e      	bne.n	8000448 <__udivmoddi4+0x15c>
 80003aa:	4543      	cmp	r3, r8
 80003ac:	f0c0 8112 	bcc.w	80005d4 <__udivmoddi4+0x2e8>
 80003b0:	4282      	cmp	r2, r0
 80003b2:	f240 810f 	bls.w	80005d4 <__udivmoddi4+0x2e8>
 80003b6:	4608      	mov	r0, r1
 80003b8:	2d00      	cmp	r5, #0
 80003ba:	d0e8      	beq.n	800038e <__udivmoddi4+0xa2>
 80003bc:	e9c5 4e00 	strd	r4, lr, [r5]
 80003c0:	e7e5      	b.n	800038e <__udivmoddi4+0xa2>
 80003c2:	2a00      	cmp	r2, #0
 80003c4:	f000 80ac 	beq.w	8000520 <__udivmoddi4+0x234>
 80003c8:	fab2 f682 	clz	r6, r2
 80003cc:	2e00      	cmp	r6, #0
 80003ce:	f040 80bb 	bne.w	8000548 <__udivmoddi4+0x25c>
 80003d2:	1a8b      	subs	r3, r1, r2
 80003d4:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80003d8:	b2bc      	uxth	r4, r7
 80003da:	2101      	movs	r1, #1
 80003dc:	0c02      	lsrs	r2, r0, #16
 80003de:	b280      	uxth	r0, r0
 80003e0:	fbb3 fcfe 	udiv	ip, r3, lr
 80003e4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003e8:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003ec:	fb04 f20c 	mul.w	r2, r4, ip
 80003f0:	429a      	cmp	r2, r3
 80003f2:	d90e      	bls.n	8000412 <__udivmoddi4+0x126>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003fa:	bf2c      	ite	cs
 80003fc:	f04f 0901 	movcs.w	r9, #1
 8000400:	f04f 0900 	movcc.w	r9, #0
 8000404:	429a      	cmp	r2, r3
 8000406:	d903      	bls.n	8000410 <__udivmoddi4+0x124>
 8000408:	f1b9 0f00 	cmp.w	r9, #0
 800040c:	f000 80ec 	beq.w	80005e8 <__udivmoddi4+0x2fc>
 8000410:	46c4      	mov	ip, r8
 8000412:	1a9b      	subs	r3, r3, r2
 8000414:	fbb3 f8fe 	udiv	r8, r3, lr
 8000418:	fb0e 3318 	mls	r3, lr, r8, r3
 800041c:	fb04 f408 	mul.w	r4, r4, r8
 8000420:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 8000424:	4294      	cmp	r4, r2
 8000426:	d90b      	bls.n	8000440 <__udivmoddi4+0x154>
 8000428:	18ba      	adds	r2, r7, r2
 800042a:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 800042e:	bf2c      	ite	cs
 8000430:	2001      	movcs	r0, #1
 8000432:	2000      	movcc	r0, #0
 8000434:	4294      	cmp	r4, r2
 8000436:	d902      	bls.n	800043e <__udivmoddi4+0x152>
 8000438:	2800      	cmp	r0, #0
 800043a:	f000 80d1 	beq.w	80005e0 <__udivmoddi4+0x2f4>
 800043e:	4698      	mov	r8, r3
 8000440:	1b12      	subs	r2, r2, r4
 8000442:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000446:	e79d      	b.n	8000384 <__udivmoddi4+0x98>
 8000448:	f1c1 0620 	rsb	r6, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa08 f401 	lsl.w	r4, r8, r1
 8000452:	fa00 f901 	lsl.w	r9, r0, r1
 8000456:	fa22 f706 	lsr.w	r7, r2, r6
 800045a:	fa28 f806 	lsr.w	r8, r8, r6
 800045e:	408a      	lsls	r2, r1
 8000460:	431f      	orrs	r7, r3
 8000462:	fa20 f306 	lsr.w	r3, r0, r6
 8000466:	0c38      	lsrs	r0, r7, #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa1f fc87 	uxth.w	ip, r7
 800046e:	0c1c      	lsrs	r4, r3, #16
 8000470:	fbb8 fef0 	udiv	lr, r8, r0
 8000474:	fb00 881e 	mls	r8, r0, lr, r8
 8000478:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 800047c:	fb0e f80c 	mul.w	r8, lr, ip
 8000480:	45a0      	cmp	r8, r4
 8000482:	d90e      	bls.n	80004a2 <__udivmoddi4+0x1b6>
 8000484:	193c      	adds	r4, r7, r4
 8000486:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 800048a:	bf2c      	ite	cs
 800048c:	f04f 0b01 	movcs.w	fp, #1
 8000490:	f04f 0b00 	movcc.w	fp, #0
 8000494:	45a0      	cmp	r8, r4
 8000496:	d903      	bls.n	80004a0 <__udivmoddi4+0x1b4>
 8000498:	f1bb 0f00 	cmp.w	fp, #0
 800049c:	f000 80b8 	beq.w	8000610 <__udivmoddi4+0x324>
 80004a0:	46d6      	mov	lr, sl
 80004a2:	eba4 0408 	sub.w	r4, r4, r8
 80004a6:	fa1f f883 	uxth.w	r8, r3
 80004aa:	fbb4 f3f0 	udiv	r3, r4, r0
 80004ae:	fb00 4413 	mls	r4, r0, r3, r4
 80004b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b6:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d90e      	bls.n	80004dc <__udivmoddi4+0x1f0>
 80004be:	193c      	adds	r4, r7, r4
 80004c0:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004c4:	bf2c      	ite	cs
 80004c6:	f04f 0801 	movcs.w	r8, #1
 80004ca:	f04f 0800 	movcc.w	r8, #0
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d903      	bls.n	80004da <__udivmoddi4+0x1ee>
 80004d2:	f1b8 0f00 	cmp.w	r8, #0
 80004d6:	f000 809f 	beq.w	8000618 <__udivmoddi4+0x32c>
 80004da:	4603      	mov	r3, r0
 80004dc:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004e0:	eba4 040c 	sub.w	r4, r4, ip
 80004e4:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e8:	4564      	cmp	r4, ip
 80004ea:	4673      	mov	r3, lr
 80004ec:	46e0      	mov	r8, ip
 80004ee:	d302      	bcc.n	80004f6 <__udivmoddi4+0x20a>
 80004f0:	d107      	bne.n	8000502 <__udivmoddi4+0x216>
 80004f2:	45f1      	cmp	r9, lr
 80004f4:	d205      	bcs.n	8000502 <__udivmoddi4+0x216>
 80004f6:	ebbe 0302 	subs.w	r3, lr, r2
 80004fa:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004fe:	3801      	subs	r0, #1
 8000500:	46e0      	mov	r8, ip
 8000502:	b15d      	cbz	r5, 800051c <__udivmoddi4+0x230>
 8000504:	ebb9 0203 	subs.w	r2, r9, r3
 8000508:	eb64 0408 	sbc.w	r4, r4, r8
 800050c:	fa04 f606 	lsl.w	r6, r4, r6
 8000510:	fa22 f301 	lsr.w	r3, r2, r1
 8000514:	40cc      	lsrs	r4, r1
 8000516:	431e      	orrs	r6, r3
 8000518:	e9c5 6400 	strd	r6, r4, [r5]
 800051c:	2100      	movs	r1, #0
 800051e:	e736      	b.n	800038e <__udivmoddi4+0xa2>
 8000520:	fbb1 fcf2 	udiv	ip, r1, r2
 8000524:	0c01      	lsrs	r1, r0, #16
 8000526:	4614      	mov	r4, r2
 8000528:	b280      	uxth	r0, r0
 800052a:	4696      	mov	lr, r2
 800052c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000530:	2620      	movs	r6, #32
 8000532:	4690      	mov	r8, r2
 8000534:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000538:	4610      	mov	r0, r2
 800053a:	fbb1 f1f2 	udiv	r1, r1, r2
 800053e:	eba3 0308 	sub.w	r3, r3, r8
 8000542:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000546:	e74b      	b.n	80003e0 <__udivmoddi4+0xf4>
 8000548:	40b7      	lsls	r7, r6
 800054a:	f1c6 0320 	rsb	r3, r6, #32
 800054e:	fa01 f206 	lsl.w	r2, r1, r6
 8000552:	fa21 f803 	lsr.w	r8, r1, r3
 8000556:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800055a:	fa20 f303 	lsr.w	r3, r0, r3
 800055e:	b2bc      	uxth	r4, r7
 8000560:	40b0      	lsls	r0, r6
 8000562:	4313      	orrs	r3, r2
 8000564:	0c02      	lsrs	r2, r0, #16
 8000566:	0c19      	lsrs	r1, r3, #16
 8000568:	b280      	uxth	r0, r0
 800056a:	fbb8 f9fe 	udiv	r9, r8, lr
 800056e:	fb0e 8819 	mls	r8, lr, r9, r8
 8000572:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000576:	fb09 f804 	mul.w	r8, r9, r4
 800057a:	4588      	cmp	r8, r1
 800057c:	d951      	bls.n	8000622 <__udivmoddi4+0x336>
 800057e:	1879      	adds	r1, r7, r1
 8000580:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000584:	bf2c      	ite	cs
 8000586:	f04f 0a01 	movcs.w	sl, #1
 800058a:	f04f 0a00 	movcc.w	sl, #0
 800058e:	4588      	cmp	r8, r1
 8000590:	d902      	bls.n	8000598 <__udivmoddi4+0x2ac>
 8000592:	f1ba 0f00 	cmp.w	sl, #0
 8000596:	d031      	beq.n	80005fc <__udivmoddi4+0x310>
 8000598:	eba1 0108 	sub.w	r1, r1, r8
 800059c:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a0:	fb09 f804 	mul.w	r8, r9, r4
 80005a4:	fb0e 1119 	mls	r1, lr, r9, r1
 80005a8:	b29b      	uxth	r3, r3
 80005aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80005ae:	4543      	cmp	r3, r8
 80005b0:	d235      	bcs.n	800061e <__udivmoddi4+0x332>
 80005b2:	18fb      	adds	r3, r7, r3
 80005b4:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80005b8:	bf2c      	ite	cs
 80005ba:	f04f 0a01 	movcs.w	sl, #1
 80005be:	f04f 0a00 	movcc.w	sl, #0
 80005c2:	4543      	cmp	r3, r8
 80005c4:	d2bb      	bcs.n	800053e <__udivmoddi4+0x252>
 80005c6:	f1ba 0f00 	cmp.w	sl, #0
 80005ca:	d1b8      	bne.n	800053e <__udivmoddi4+0x252>
 80005cc:	f1a9 0102 	sub.w	r1, r9, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e7b4      	b.n	800053e <__udivmoddi4+0x252>
 80005d4:	1a84      	subs	r4, r0, r2
 80005d6:	eb68 0203 	sbc.w	r2, r8, r3
 80005da:	2001      	movs	r0, #1
 80005dc:	4696      	mov	lr, r2
 80005de:	e6eb      	b.n	80003b8 <__udivmoddi4+0xcc>
 80005e0:	443a      	add	r2, r7
 80005e2:	f1a8 0802 	sub.w	r8, r8, #2
 80005e6:	e72b      	b.n	8000440 <__udivmoddi4+0x154>
 80005e8:	f1ac 0c02 	sub.w	ip, ip, #2
 80005ec:	443b      	add	r3, r7
 80005ee:	e710      	b.n	8000412 <__udivmoddi4+0x126>
 80005f0:	3902      	subs	r1, #2
 80005f2:	443b      	add	r3, r7
 80005f4:	e6a9      	b.n	800034a <__udivmoddi4+0x5e>
 80005f6:	443a      	add	r2, r7
 80005f8:	3802      	subs	r0, #2
 80005fa:	e6be      	b.n	800037a <__udivmoddi4+0x8e>
 80005fc:	eba7 0808 	sub.w	r8, r7, r8
 8000600:	f1a9 0c02 	sub.w	ip, r9, #2
 8000604:	4441      	add	r1, r8
 8000606:	fbb1 f9fe 	udiv	r9, r1, lr
 800060a:	fb09 f804 	mul.w	r8, r9, r4
 800060e:	e7c9      	b.n	80005a4 <__udivmoddi4+0x2b8>
 8000610:	f1ae 0e02 	sub.w	lr, lr, #2
 8000614:	443c      	add	r4, r7
 8000616:	e744      	b.n	80004a2 <__udivmoddi4+0x1b6>
 8000618:	3b02      	subs	r3, #2
 800061a:	443c      	add	r4, r7
 800061c:	e75e      	b.n	80004dc <__udivmoddi4+0x1f0>
 800061e:	4649      	mov	r1, r9
 8000620:	e78d      	b.n	800053e <__udivmoddi4+0x252>
 8000622:	eba1 0108 	sub.w	r1, r1, r8
 8000626:	46cc      	mov	ip, r9
 8000628:	fbb1 f9fe 	udiv	r9, r1, lr
 800062c:	fb09 f804 	mul.w	r8, r9, r4
 8000630:	e7b8      	b.n	80005a4 <__udivmoddi4+0x2b8>
 8000632:	bf00      	nop

08000634 <__aeabi_idiv0>:
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop

08000638 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000638:	b480      	push	{r7}
 800063a:	b083      	sub	sp, #12
 800063c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800063e:	4b12      	ldr	r3, [pc, #72]	@ (8000688 <MX_GPIO_Init+0x50>)
 8000640:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000644:	4a10      	ldr	r2, [pc, #64]	@ (8000688 <MX_GPIO_Init+0x50>)
 8000646:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800064a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800064e:	4b0e      	ldr	r3, [pc, #56]	@ (8000688 <MX_GPIO_Init+0x50>)
 8000650:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000658:	607b      	str	r3, [r7, #4]
 800065a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800065c:	4b0a      	ldr	r3, [pc, #40]	@ (8000688 <MX_GPIO_Init+0x50>)
 800065e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000662:	4a09      	ldr	r2, [pc, #36]	@ (8000688 <MX_GPIO_Init+0x50>)
 8000664:	f043 0301 	orr.w	r3, r3, #1
 8000668:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800066c:	4b06      	ldr	r3, [pc, #24]	@ (8000688 <MX_GPIO_Init+0x50>)
 800066e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000672:	f003 0301 	and.w	r3, r3, #1
 8000676:	603b      	str	r3, [r7, #0]
 8000678:	683b      	ldr	r3, [r7, #0]

}
 800067a:	bf00      	nop
 800067c:	370c      	adds	r7, #12
 800067e:	46bd      	mov	sp, r7
 8000680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop
 8000688:	44020c00 	.word	0x44020c00

0800068c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000690:	f000 fac8 	bl	8000c24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000694:	f000 f852 	bl	800073c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000698:	f7ff ffce 	bl	8000638 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800069c:	f000 f97c 	bl	8000998 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  IAP_Init();
 80006a0:	f006 fc81 	bl	8006fa6 <IAP_Init>
  IAP_WriteFlag(INIT_FLAG_DATA);
 80006a4:	2000      	movs	r0, #0
 80006a6:	f006 fc5b 	bl	8006f60 <IAP_WriteFlag>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  switch(IAP_ReadFlag())
 80006aa:	f006 fc6b 	bl	8006f84 <IAP_ReadFlag>
 80006ae:	4603      	mov	r3, r0
 80006b0:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d025      	beq.n	8000704 <main+0x78>
 80006b8:	f64e 62ee 	movw	r2, #61166	@ 0xeeee
 80006bc:	4293      	cmp	r3, r2
 80006be:	dc35      	bgt.n	800072c <main+0xa0>
 80006c0:	f64d 52dd 	movw	r2, #56797	@ 0xdddd
 80006c4:	4293      	cmp	r3, r2
 80006c6:	d035      	beq.n	8000734 <main+0xa8>
 80006c8:	f64d 52dd 	movw	r2, #56797	@ 0xdddd
 80006cc:	4293      	cmp	r3, r2
 80006ce:	dc2d      	bgt.n	800072c <main+0xa0>
 80006d0:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80006d4:	4293      	cmp	r3, r2
 80006d6:	d023      	beq.n	8000720 <main+0x94>
 80006d8:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80006dc:	4293      	cmp	r3, r2
 80006de:	dc25      	bgt.n	800072c <main+0xa0>
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d00c      	beq.n	80006fe <main+0x72>
 80006e4:	f645 225a 	movw	r2, #23130	@ 0x5a5a
 80006e8:	4293      	cmp	r3, r2
 80006ea:	d11f      	bne.n	800072c <main+0xa0>
	{
		case APPRUN_FLAG_DATA://jump to app
			if( IAP_RunApp())
 80006ec:	f006 fc62 	bl	8006fb4 <IAP_RunApp>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d020      	beq.n	8000738 <main+0xac>
				IAP_WriteFlag(INIT_FLAG_DATA);
 80006f6:	2000      	movs	r0, #0
 80006f8:	f006 fc32 	bl	8006f60 <IAP_WriteFlag>
			break;
 80006fc:	e01c      	b.n	8000738 <main+0xac>
		case INIT_FLAG_DATA://initialze state (blank mcu)
			IAP_Main_Menu();
 80006fe:	f006 fcc9 	bl	8007094 <IAP_Main_Menu>
			break;
 8000702:	e01a      	b.n	800073a <main+0xae>
		case UPDATE_FLAG_DATA:// download app state
			if( !IAP_Update())
 8000704:	f006 fd78 	bl	80071f8 <IAP_Update>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d104      	bne.n	8000718 <main+0x8c>
				IAP_WriteFlag(APPRUN_FLAG_DATA);
 800070e:	f645 205a 	movw	r0, #23130	@ 0x5a5a
 8000712:	f006 fc25 	bl	8006f60 <IAP_WriteFlag>
			else
				IAP_WriteFlag(INIT_FLAG_DATA);
			break;
 8000716:	e010      	b.n	800073a <main+0xae>
				IAP_WriteFlag(INIT_FLAG_DATA);
 8000718:	2000      	movs	r0, #0
 800071a:	f006 fc21 	bl	8006f60 <IAP_WriteFlag>
			break;
 800071e:	e00c      	b.n	800073a <main+0xae>
//					IAP_WriteFlag(APPRUN_FLAG_DATA);
//				else
//					IAP_WriteFlag(INIT_FLAG_DATA);
			break;
		case ERASE_FLAG_DATA:// erase app state
			IAP_Erase();
 8000720:	f006 fe9a 	bl	8007458 <IAP_Erase>
			IAP_WriteFlag(INIT_FLAG_DATA);
 8000724:	2000      	movs	r0, #0
 8000726:	f006 fc1b 	bl	8006f60 <IAP_WriteFlag>
			break;
 800072a:	e006      	b.n	800073a <main+0xae>
		default:
			IAP_WriteFlag(INIT_FLAG_DATA);
 800072c:	2000      	movs	r0, #0
 800072e:	f006 fc17 	bl	8006f60 <IAP_WriteFlag>
			break;
 8000732:	e002      	b.n	800073a <main+0xae>
			break;
 8000734:	bf00      	nop
 8000736:	e7b8      	b.n	80006aa <main+0x1e>
			break;
 8000738:	bf00      	nop
	  switch(IAP_ReadFlag())
 800073a:	e7b6      	b.n	80006aa <main+0x1e>

0800073c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b09c      	sub	sp, #112	@ 0x70
 8000740:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000742:	f107 0320 	add.w	r3, r7, #32
 8000746:	2250      	movs	r2, #80	@ 0x50
 8000748:	2100      	movs	r1, #0
 800074a:	4618      	mov	r0, r3
 800074c:	f007 fb56 	bl	8007dfc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000750:	f107 0308 	add.w	r3, r7, #8
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	605a      	str	r2, [r3, #4]
 800075a:	609a      	str	r2, [r3, #8]
 800075c:	60da      	str	r2, [r3, #12]
 800075e:	611a      	str	r2, [r3, #16]
 8000760:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000762:	4b2f      	ldr	r3, [pc, #188]	@ (8000820 <SystemClock_Config+0xe4>)
 8000764:	691b      	ldr	r3, [r3, #16]
 8000766:	4a2e      	ldr	r2, [pc, #184]	@ (8000820 <SystemClock_Config+0xe4>)
 8000768:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800076c:	6113      	str	r3, [r2, #16]
 800076e:	4b2c      	ldr	r3, [pc, #176]	@ (8000820 <SystemClock_Config+0xe4>)
 8000770:	691b      	ldr	r3, [r3, #16]
 8000772:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8000776:	607b      	str	r3, [r7, #4]
 8000778:	687b      	ldr	r3, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800077a:	bf00      	nop
 800077c:	4b28      	ldr	r3, [pc, #160]	@ (8000820 <SystemClock_Config+0xe4>)
 800077e:	695b      	ldr	r3, [r3, #20]
 8000780:	f003 0308 	and.w	r3, r3, #8
 8000784:	2b08      	cmp	r3, #8
 8000786:	d1f9      	bne.n	800077c <SystemClock_Config+0x40>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_CSI;
 8000788:	2311      	movs	r3, #17
 800078a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800078c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000790:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000792:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000796:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 8000798:	2320      	movs	r3, #32
 800079a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800079c:	2302      	movs	r3, #2
 800079e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLL1_SOURCE_HSE;
 80007a0:	2303      	movs	r3, #3
 80007a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80007a4:	2304      	movs	r3, #4
 80007a6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 100;
 80007a8:	2364      	movs	r3, #100	@ 0x64
 80007aa:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80007ac:	2302      	movs	r3, #2
 80007ae:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007b0:	2302      	movs	r3, #2
 80007b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007b4:	2302      	movs	r3, #2
 80007b6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1_VCIRANGE_1;
 80007b8:	2304      	movs	r3, #4
 80007ba:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1_VCORANGE_WIDE;
 80007bc:	2300      	movs	r3, #0
 80007be:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80007c0:	2300      	movs	r3, #0
 80007c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c4:	f107 0320 	add.w	r3, r7, #32
 80007c8:	4618      	mov	r0, r3
 80007ca:	f001 f9d7 	bl	8001b7c <HAL_RCC_OscConfig>
 80007ce:	4603      	mov	r3, r0
 80007d0:	2b00      	cmp	r3, #0
 80007d2:	d001      	beq.n	80007d8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80007d4:	f000 f828 	bl	8000828 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d8:	231f      	movs	r3, #31
 80007da:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007dc:	2303      	movs	r3, #3
 80007de:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007e0:	2300      	movs	r3, #0
 80007e2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007e4:	2300      	movs	r3, #0
 80007e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e8:	2300      	movs	r3, #0
 80007ea:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80007ec:	2300      	movs	r3, #0
 80007ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80007f0:	f107 0308 	add.w	r3, r7, #8
 80007f4:	2104      	movs	r1, #4
 80007f6:	4618      	mov	r0, r3
 80007f8:	f001 fdf8 	bl	80023ec <HAL_RCC_ClockConfig>
 80007fc:	4603      	mov	r3, r0
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d001      	beq.n	8000806 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000802:	f000 f811 	bl	8000828 <Error_Handler>
  }

  /** Configure the programming delay
  */
  __HAL_FLASH_SET_PROGRAM_DELAY(FLASH_PROGRAMMING_DELAY_2);
 8000806:	4b07      	ldr	r3, [pc, #28]	@ (8000824 <SystemClock_Config+0xe8>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800080e:	4a05      	ldr	r2, [pc, #20]	@ (8000824 <SystemClock_Config+0xe8>)
 8000810:	f043 0320 	orr.w	r3, r3, #32
 8000814:	6013      	str	r3, [r2, #0]
}
 8000816:	bf00      	nop
 8000818:	3770      	adds	r7, #112	@ 0x70
 800081a:	46bd      	mov	sp, r7
 800081c:	bd80      	pop	{r7, pc}
 800081e:	bf00      	nop
 8000820:	44020800 	.word	0x44020800
 8000824:	40022000 	.word	0x40022000

08000828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800082c:	b672      	cpsid	i
}
 800082e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000830:	bf00      	nop
 8000832:	e7fd      	b.n	8000830 <Error_Handler+0x8>

08000834 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr

08000842 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000842:	b480      	push	{r7}
 8000844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000846:	bf00      	nop
 8000848:	e7fd      	b.n	8000846 <NMI_Handler+0x4>

0800084a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800084a:	b480      	push	{r7}
 800084c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800084e:	bf00      	nop
 8000850:	e7fd      	b.n	800084e <HardFault_Handler+0x4>

08000852 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000856:	bf00      	nop
 8000858:	e7fd      	b.n	8000856 <MemManage_Handler+0x4>

0800085a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800085a:	b480      	push	{r7}
 800085c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800085e:	bf00      	nop
 8000860:	e7fd      	b.n	800085e <BusFault_Handler+0x4>

08000862 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000862:	b480      	push	{r7}
 8000864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000866:	bf00      	nop
 8000868:	e7fd      	b.n	8000866 <UsageFault_Handler+0x4>

0800086a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800086a:	b480      	push	{r7}
 800086c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800086e:	bf00      	nop
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr

08000878 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000878:	b480      	push	{r7}
 800087a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr

08000886 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000886:	b480      	push	{r7}
 8000888:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800088a:	bf00      	nop
 800088c:	46bd      	mov	sp, r7
 800088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000892:	4770      	bx	lr

08000894 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000898:	f000 faa6 	bl	8000de8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800089c:	bf00      	nop
 800089e:	bd80      	pop	{r7, pc}

080008a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80008a4:	4802      	ldr	r0, [pc, #8]	@ (80008b0 <USART1_IRQHandler+0x10>)
 80008a6:	f004 faa3 	bl	8004df0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	2000004c 	.word	0x2000004c

080008b4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
  uint32_t reg_opsr;

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80008ba:	4b30      	ldr	r3, [pc, #192]	@ (800097c <SystemInit+0xc8>)
 80008bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008c0:	4a2e      	ldr	r2, [pc, #184]	@ (800097c <SystemInit+0xc8>)
 80008c2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008c6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR = RCC_CR_HSION;
 80008ca:	4b2d      	ldr	r3, [pc, #180]	@ (8000980 <SystemInit+0xcc>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80008d0:	4b2b      	ldr	r3, [pc, #172]	@ (8000980 <SystemInit+0xcc>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80008d6:	4b2a      	ldr	r3, [pc, #168]	@ (8000980 <SystemInit+0xcc>)
 80008d8:	2200      	movs	r2, #0
 80008da:	621a      	str	r2, [r3, #32]
  /* Reset HSEON, HSECSSON, HSEBYP, HSEEXT, HSIDIV, HSIKERON, CSION, CSIKERON, HSI48 and PLLxON bits */
#if defined(RCC_CR_PLL3ON)
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
#else
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_HSECSSON | RCC_CR_HSEBYP | RCC_CR_HSEEXT | RCC_CR_HSIDIV | RCC_CR_HSIKERON | \
 80008dc:	4b28      	ldr	r3, [pc, #160]	@ (8000980 <SystemInit+0xcc>)
 80008de:	681a      	ldr	r2, [r3, #0]
 80008e0:	4927      	ldr	r1, [pc, #156]	@ (8000980 <SystemInit+0xcc>)
 80008e2:	4b28      	ldr	r3, [pc, #160]	@ (8000984 <SystemInit+0xd0>)
 80008e4:	4013      	ands	r3, r2
 80008e6:	600b      	str	r3, [r1, #0]
               RCC_CR_CSION | RCC_CR_CSIKERON |RCC_CR_HSI48ON | RCC_CR_PLL1ON | RCC_CR_PLL2ON);
#endif

  /* Reset PLLxCFGR register */
  RCC->PLL1CFGR = 0U;
 80008e8:	4b25      	ldr	r3, [pc, #148]	@ (8000980 <SystemInit+0xcc>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC->PLL2CFGR = 0U;
 80008ee:	4b24      	ldr	r3, [pc, #144]	@ (8000980 <SystemInit+0xcc>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	62da      	str	r2, [r3, #44]	@ 0x2c
#if defined(RCC_CR_PLL3ON)
  RCC->PLL3CFGR = 0U;
#endif /* RCC_CR_PLL3ON */

  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280U;
 80008f4:	4b22      	ldr	r3, [pc, #136]	@ (8000980 <SystemInit+0xcc>)
 80008f6:	4a24      	ldr	r2, [pc, #144]	@ (8000988 <SystemInit+0xd4>)
 80008f8:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000U;
 80008fa:	4b21      	ldr	r3, [pc, #132]	@ (8000980 <SystemInit+0xcc>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280U;
 8000900:	4b1f      	ldr	r3, [pc, #124]	@ (8000980 <SystemInit+0xcc>)
 8000902:	4a21      	ldr	r2, [pc, #132]	@ (8000988 <SystemInit+0xd4>)
 8000904:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL2FRACR register */
  RCC->PLL2FRACR = 0x00000000U;
 8000906:	4b1e      	ldr	r3, [pc, #120]	@ (8000980 <SystemInit+0xcc>)
 8000908:	2200      	movs	r2, #0
 800090a:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000U;
#endif /* RCC_CR_PLL3ON */

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 800090c:	4b1c      	ldr	r3, [pc, #112]	@ (8000980 <SystemInit+0xcc>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a1b      	ldr	r2, [pc, #108]	@ (8000980 <SystemInit+0xcc>)
 8000912:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000916:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 8000918:	4b19      	ldr	r3, [pc, #100]	@ (8000980 <SystemInit+0xcc>)
 800091a:	2200      	movs	r2, #0
 800091c:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800091e:	4b17      	ldr	r3, [pc, #92]	@ (800097c <SystemInit+0xc8>)
 8000920:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000924:	609a      	str	r2, [r3, #8]
  #endif /* VECT_TAB_SRAM */

  /* Check OPSR register to verify if there is an ongoing swap or option bytes update interrupted by a reset */
  reg_opsr = FLASH->OPSR & FLASH_OPSR_CODE_OP;
 8000926:	4b19      	ldr	r3, [pc, #100]	@ (800098c <SystemInit+0xd8>)
 8000928:	699b      	ldr	r3, [r3, #24]
 800092a:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
 800092e:	607b      	str	r3, [r7, #4]
  if ((reg_opsr == FLASH_OPSR_CODE_OP) || (reg_opsr == (FLASH_OPSR_CODE_OP_2 | FLASH_OPSR_CODE_OP_1)))
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	f1b3 4f60 	cmp.w	r3, #3758096384	@ 0xe0000000
 8000936:	d003      	beq.n	8000940 <SystemInit+0x8c>
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800093e:	d117      	bne.n	8000970 <SystemInit+0xbc>
  {
    /* Check FLASH Option Control Register access */
    if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != 0U)
 8000940:	4b12      	ldr	r3, [pc, #72]	@ (800098c <SystemInit+0xd8>)
 8000942:	69db      	ldr	r3, [r3, #28]
 8000944:	f003 0301 	and.w	r3, r3, #1
 8000948:	2b00      	cmp	r3, #0
 800094a:	d005      	beq.n	8000958 <SystemInit+0xa4>
    {
      /* Authorizes the Option Byte registers programming */
      FLASH->OPTKEYR = 0x08192A3BU;
 800094c:	4b0f      	ldr	r3, [pc, #60]	@ (800098c <SystemInit+0xd8>)
 800094e:	4a10      	ldr	r2, [pc, #64]	@ (8000990 <SystemInit+0xdc>)
 8000950:	60da      	str	r2, [r3, #12]
      FLASH->OPTKEYR = 0x4C5D6E7FU;
 8000952:	4b0e      	ldr	r3, [pc, #56]	@ (800098c <SystemInit+0xd8>)
 8000954:	4a0f      	ldr	r2, [pc, #60]	@ (8000994 <SystemInit+0xe0>)
 8000956:	60da      	str	r2, [r3, #12]
    }
    /* Launch the option bytes change operation */
    FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8000958:	4b0c      	ldr	r3, [pc, #48]	@ (800098c <SystemInit+0xd8>)
 800095a:	69db      	ldr	r3, [r3, #28]
 800095c:	4a0b      	ldr	r2, [pc, #44]	@ (800098c <SystemInit+0xd8>)
 800095e:	f043 0302 	orr.w	r3, r3, #2
 8000962:	61d3      	str	r3, [r2, #28]

    /* Lock the FLASH Option Control Register access */
    FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 8000964:	4b09      	ldr	r3, [pc, #36]	@ (800098c <SystemInit+0xd8>)
 8000966:	69db      	ldr	r3, [r3, #28]
 8000968:	4a08      	ldr	r2, [pc, #32]	@ (800098c <SystemInit+0xd8>)
 800096a:	f043 0301 	orr.w	r3, r3, #1
 800096e:	61d3      	str	r3, [r2, #28]
  }
}
 8000970:	bf00      	nop
 8000972:	370c      	adds	r7, #12
 8000974:	46bd      	mov	sp, r7
 8000976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097a:	4770      	bx	lr
 800097c:	e000ed00 	.word	0xe000ed00
 8000980:	44020c00 	.word	0x44020c00
 8000984:	fae2eae3 	.word	0xfae2eae3
 8000988:	01010280 	.word	0x01010280
 800098c:	40022000 	.word	0x40022000
 8000990:	08192a3b 	.word	0x08192a3b
 8000994:	4c5d6e7f 	.word	0x4c5d6e7f

08000998 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800099c:	4b22      	ldr	r3, [pc, #136]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 800099e:	4a23      	ldr	r2, [pc, #140]	@ (8000a2c <MX_USART1_UART_Init+0x94>)
 80009a0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009a2:	4b21      	ldr	r3, [pc, #132]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009a4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009a8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009b0:	4b1d      	ldr	r3, [pc, #116]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009b6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009bc:	4b1a      	ldr	r3, [pc, #104]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009be:	220c      	movs	r2, #12
 80009c0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c2:	4b19      	ldr	r3, [pc, #100]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c8:	4b17      	ldr	r3, [pc, #92]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009ca:	2200      	movs	r2, #0
 80009cc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ce:	4b16      	ldr	r3, [pc, #88]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009d4:	4b14      	ldr	r3, [pc, #80]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009da:	4b13      	ldr	r3, [pc, #76]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009dc:	2200      	movs	r2, #0
 80009de:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009e0:	4811      	ldr	r0, [pc, #68]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009e2:	f004 f917 	bl	8004c14 <HAL_UART_Init>
 80009e6:	4603      	mov	r3, r0
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d001      	beq.n	80009f0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80009ec:	f7ff ff1c 	bl	8000828 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009f0:	2100      	movs	r1, #0
 80009f2:	480d      	ldr	r0, [pc, #52]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 80009f4:	f005 ff7d 	bl	80068f2 <HAL_UARTEx_SetTxFifoThreshold>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80009fe:	f7ff ff13 	bl	8000828 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a02:	2100      	movs	r1, #0
 8000a04:	4808      	ldr	r0, [pc, #32]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 8000a06:	f005 ffb2 	bl	800696e <HAL_UARTEx_SetRxFifoThreshold>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a10:	f7ff ff0a 	bl	8000828 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a14:	4804      	ldr	r0, [pc, #16]	@ (8000a28 <MX_USART1_UART_Init+0x90>)
 8000a16:	f005 ff33 	bl	8006880 <HAL_UARTEx_DisableFifoMode>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a20:	f7ff ff02 	bl	8000828 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	2000004c 	.word	0x2000004c
 8000a2c:	40013800 	.word	0x40013800

08000a30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b0ac      	sub	sp, #176	@ 0xb0
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a38:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	601a      	str	r2, [r3, #0]
 8000a40:	605a      	str	r2, [r3, #4]
 8000a42:	609a      	str	r2, [r3, #8]
 8000a44:	60da      	str	r2, [r3, #12]
 8000a46:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a48:	f107 0310 	add.w	r3, r7, #16
 8000a4c:	2288      	movs	r2, #136	@ 0x88
 8000a4e:	2100      	movs	r1, #0
 8000a50:	4618      	mov	r0, r3
 8000a52:	f007 f9d3 	bl	8007dfc <memset>
  if(uartHandle->Instance==USART1)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	4a34      	ldr	r2, [pc, #208]	@ (8000b2c <HAL_UART_MspInit+0xfc>)
 8000a5c:	4293      	cmp	r3, r2
 8000a5e:	d161      	bne.n	8000b24 <HAL_UART_MspInit+0xf4>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000a60:	f04f 0201 	mov.w	r2, #1
 8000a64:	f04f 0300 	mov.w	r3, #0
 8000a68:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2Source = RCC_PLL2_SOURCE_CSI;
 8000a6c:	2302      	movs	r3, #2
 8000a6e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2M = 1;
 8000a70:	2301      	movs	r3, #1
 8000a72:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2N = 36;
 8000a74:	2324      	movs	r3, #36	@ 0x24
 8000a76:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000a7c:	2302      	movs	r3, #2
 8000a7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000a80:	2302      	movs	r3, #2
 8000a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2_VCIRANGE_2;
 8000a84:	2308      	movs	r3, #8
 8000a86:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2_VCORANGE_WIDE;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLL2.PLL2ClockOut = RCC_PLL2_DIVQ;
 8000a90:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PLL2Q;
 8000a96:	2301      	movs	r3, #1
 8000a98:	647b      	str	r3, [r7, #68]	@ 0x44
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a9a:	f107 0310 	add.w	r3, r7, #16
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f001 ffe6 	bl	8002a70 <HAL_RCCEx_PeriphCLKConfig>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <HAL_UART_MspInit+0x7e>
    {
      Error_Handler();
 8000aaa:	f7ff febd 	bl	8000828 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000aae:	4b20      	ldr	r3, [pc, #128]	@ (8000b30 <HAL_UART_MspInit+0x100>)
 8000ab0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000ab4:	4a1e      	ldr	r2, [pc, #120]	@ (8000b30 <HAL_UART_MspInit+0x100>)
 8000ab6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000aba:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 8000abe:	4b1c      	ldr	r3, [pc, #112]	@ (8000b30 <HAL_UART_MspInit+0x100>)
 8000ac0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000ac4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ac8:	60fb      	str	r3, [r7, #12]
 8000aca:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000acc:	4b18      	ldr	r3, [pc, #96]	@ (8000b30 <HAL_UART_MspInit+0x100>)
 8000ace:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ad2:	4a17      	ldr	r2, [pc, #92]	@ (8000b30 <HAL_UART_MspInit+0x100>)
 8000ad4:	f043 0301 	orr.w	r3, r3, #1
 8000ad8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000adc:	4b14      	ldr	r3, [pc, #80]	@ (8000b30 <HAL_UART_MspInit+0x100>)
 8000ade:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ae2:	f003 0301 	and.w	r3, r3, #1
 8000ae6:	60bb      	str	r3, [r7, #8]
 8000ae8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000aea:	2306      	movs	r3, #6
 8000aec:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000af0:	2302      	movs	r3, #2
 8000af2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afc:	2300      	movs	r3, #0
 8000afe:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_USART1;
 8000b02:	2308      	movs	r3, #8
 8000b04:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b08:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000b0c:	4619      	mov	r1, r3
 8000b0e:	4809      	ldr	r0, [pc, #36]	@ (8000b34 <HAL_UART_MspInit+0x104>)
 8000b10:	f000 fe1a 	bl	8001748 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000b14:	2200      	movs	r2, #0
 8000b16:	2100      	movs	r1, #0
 8000b18:	203a      	movs	r0, #58	@ 0x3a
 8000b1a:	f000 fa85 	bl	8001028 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b1e:	203a      	movs	r0, #58	@ 0x3a
 8000b20:	f000 fa9c 	bl	800105c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000b24:	bf00      	nop
 8000b26:	37b0      	adds	r7, #176	@ 0xb0
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	40013800 	.word	0x40013800
 8000b30:	44020c00 	.word	0x44020c00
 8000b34:	42020000 	.word	0x42020000

08000b38 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b082      	sub	sp, #8
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a0a      	ldr	r2, [pc, #40]	@ (8000b70 <HAL_UART_MspDeInit+0x38>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d10e      	bne.n	8000b68 <HAL_UART_MspDeInit+0x30>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8000b4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b74 <HAL_UART_MspDeInit+0x3c>)
 8000b4c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8000b50:	4a08      	ldr	r2, [pc, #32]	@ (8000b74 <HAL_UART_MspDeInit+0x3c>)
 8000b52:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000b56:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    /**USART1 GPIO Configuration
    PA1     ------> USART1_RX
    PA2     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_1|GPIO_PIN_2);
 8000b5a:	2106      	movs	r1, #6
 8000b5c:	4806      	ldr	r0, [pc, #24]	@ (8000b78 <HAL_UART_MspDeInit+0x40>)
 8000b5e:	f000 ff51 	bl	8001a04 <HAL_GPIO_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8000b62:	203a      	movs	r0, #58	@ 0x3a
 8000b64:	f000 fa88 	bl	8001078 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8000b68:	bf00      	nop
 8000b6a:	3708      	adds	r7, #8
 8000b6c:	46bd      	mov	sp, r7
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	40013800 	.word	0x40013800
 8000b74:	44020c00 	.word	0x44020c00
 8000b78:	42020000 	.word	0x42020000

08000b7c <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 1 */
uint8_t UART1_flag=0;
extern uint8_t cmdStr[128];
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b084      	sub	sp, #16
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
 8000b84:	460b      	mov	r3, r1
 8000b86:	807b      	strh	r3, [r7, #2]
	if (huart->Instance == USART1)
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a0c      	ldr	r2, [pc, #48]	@ (8000bc0 <HAL_UARTEx_RxEventCallback+0x44>)
 8000b8e:	4293      	cmp	r3, r2
 8000b90:	d112      	bne.n	8000bb8 <HAL_UARTEx_RxEventCallback+0x3c>
	{
  //  Protocol_Receive(uart_rx_buffer, rx_length);
		uint32_t event_type = HAL_UARTEx_GetRxEventType(huart);
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f006 f899 	bl	8006cca <HAL_UARTEx_GetRxEventType>
 8000b98:	60f8      	str	r0, [r7, #12]
		// 
		if (event_type == HAL_UART_RXEVENT_IDLE)  //  HAL_UART_RXEVENT_TC
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	2b02      	cmp	r3, #2
 8000b9e:	d106      	bne.n	8000bae <HAL_UARTEx_RxEventCallback+0x32>
		{
			__HAL_UART_CLEAR_IDLEFLAG(huart);
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2210      	movs	r2, #16
 8000ba6:	621a      	str	r2, [r3, #32]
			UART1_flag=1;
 8000ba8:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <HAL_UARTEx_RxEventCallback+0x48>)
 8000baa:	2201      	movs	r2, #1
 8000bac:	701a      	strb	r2, [r3, #0]
		}
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, 128);
 8000bae:	2280      	movs	r2, #128	@ 0x80
 8000bb0:	4905      	ldr	r1, [pc, #20]	@ (8000bc8 <HAL_UARTEx_RxEventCallback+0x4c>)
 8000bb2:	4806      	ldr	r0, [pc, #24]	@ (8000bcc <HAL_UARTEx_RxEventCallback+0x50>)
 8000bb4:	f006 f82a 	bl	8006c0c <HAL_UARTEx_ReceiveToIdle_IT>
	}
}
 8000bb8:	bf00      	nop
 8000bba:	3710      	adds	r7, #16
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40013800 	.word	0x40013800
 8000bc4:	200000e0 	.word	0x200000e0
 8000bc8:	200000fc 	.word	0x200000fc
 8000bcc:	2000004c 	.word	0x2000004c

08000bd0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8000bd0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c08 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8000bd4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8000bd6:	e003      	b.n	8000be0 <LoopCopyDataInit>

08000bd8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8000bd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000c0c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8000bda:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8000bdc:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8000bde:	3104      	adds	r1, #4

08000be0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8000be0:	480b      	ldr	r0, [pc, #44]	@ (8000c10 <LoopForever+0xa>)
	ldr	r3, =_edata
 8000be2:	4b0c      	ldr	r3, [pc, #48]	@ (8000c14 <LoopForever+0xe>)
	adds	r2, r0, r1
 8000be4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8000be6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8000be8:	d3f6      	bcc.n	8000bd8 <CopyDataInit>
	ldr	r2, =_sbss
 8000bea:	4a0b      	ldr	r2, [pc, #44]	@ (8000c18 <LoopForever+0x12>)
	b	LoopFillZerobss
 8000bec:	e002      	b.n	8000bf4 <LoopFillZerobss>

08000bee <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8000bee:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8000bf0:	f842 3b04 	str.w	r3, [r2], #4

08000bf4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8000bf4:	4b09      	ldr	r3, [pc, #36]	@ (8000c1c <LoopForever+0x16>)
	cmp	r2, r3
 8000bf6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8000bf8:	d3f9      	bcc.n	8000bee <FillZerobss>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000bfa:	f7ff fe5b 	bl	80008b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000bfe:	f007 f905 	bl	8007e0c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c02:	f7ff fd43 	bl	800068c <main>

08000c06 <LoopForever>:

LoopForever:
    b LoopForever
 8000c06:	e7fe      	b.n	8000c06 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8000c08:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8000c0c:	08008710 	.word	0x08008710
	ldr	r0, =_sdata
 8000c10:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8000c14:	20000030 	.word	0x20000030
	ldr	r2, =_sbss
 8000c18:	20000030 	.word	0x20000030
	ldr	r3, = _ebss
 8000c1c:	200039ac 	.word	0x200039ac

08000c20 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000c20:	e7fe      	b.n	8000c20 <ADC1_IRQHandler>
	...

08000c24 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c28:	2003      	movs	r0, #3
 8000c2a:	f000 f9f2 	bl	8001012 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8000c2e:	f001 fd95 	bl	800275c <HAL_RCC_GetSysClockFreq>
 8000c32:	4602      	mov	r2, r0
 8000c34:	4b0c      	ldr	r3, [pc, #48]	@ (8000c68 <HAL_Init+0x44>)
 8000c36:	6a1b      	ldr	r3, [r3, #32]
 8000c38:	f003 030f 	and.w	r3, r3, #15
 8000c3c:	490b      	ldr	r1, [pc, #44]	@ (8000c6c <HAL_Init+0x48>)
 8000c3e:	5ccb      	ldrb	r3, [r1, r3]
 8000c40:	fa22 f303 	lsr.w	r3, r2, r3
 8000c44:	4a0a      	ldr	r2, [pc, #40]	@ (8000c70 <HAL_Init+0x4c>)
 8000c46:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000c48:	2004      	movs	r0, #4
 8000c4a:	f000 fa45 	bl	80010d8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c4e:	200f      	movs	r0, #15
 8000c50:	f000 f854 	bl	8000cfc <HAL_InitTick>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <HAL_Init+0x3a>
  {
    return HAL_ERROR;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	e002      	b.n	8000c64 <HAL_Init+0x40>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8000c5e:	f7ff fde9 	bl	8000834 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c62:	2300      	movs	r3, #0
}
 8000c64:	4618      	mov	r0, r3
 8000c66:	bd80      	pop	{r7, pc}
 8000c68:	44020c00 	.word	0x44020c00
 8000c6c:	080082c0 	.word	0x080082c0
 8000c70:	20000000 	.word	0x20000000

08000c74 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8000c78:	4b15      	ldr	r3, [pc, #84]	@ (8000cd0 <HAL_DeInit+0x5c>)
 8000c7a:	4a16      	ldr	r2, [pc, #88]	@ (8000cd4 <HAL_DeInit+0x60>)
 8000c7c:	675a      	str	r2, [r3, #116]	@ 0x74
 8000c7e:	4b14      	ldr	r3, [pc, #80]	@ (8000cd0 <HAL_DeInit+0x5c>)
 8000c80:	4a15      	ldr	r2, [pc, #84]	@ (8000cd8 <HAL_DeInit+0x64>)
 8000c82:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 8000c84:	4b12      	ldr	r3, [pc, #72]	@ (8000cd0 <HAL_DeInit+0x5c>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	675a      	str	r2, [r3, #116]	@ 0x74
 8000c8a:	4b11      	ldr	r3, [pc, #68]	@ (8000cd0 <HAL_DeInit+0x5c>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 8000c90:	4b0f      	ldr	r3, [pc, #60]	@ (8000cd0 <HAL_DeInit+0x5c>)
 8000c92:	4a12      	ldr	r2, [pc, #72]	@ (8000cdc <HAL_DeInit+0x68>)
 8000c94:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 8000c96:	4b0e      	ldr	r3, [pc, #56]	@ (8000cd0 <HAL_DeInit+0x5c>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_APB3_FORCE_RESET();
 8000c9c:	4b0c      	ldr	r3, [pc, #48]	@ (8000cd0 <HAL_DeInit+0x5c>)
 8000c9e:	4a10      	ldr	r2, [pc, #64]	@ (8000ce0 <HAL_DeInit+0x6c>)
 8000ca0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  __HAL_RCC_APB3_RELEASE_RESET();
 8000ca4:	4b0a      	ldr	r3, [pc, #40]	@ (8000cd0 <HAL_DeInit+0x5c>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  __HAL_RCC_AHB1_FORCE_RESET();
 8000cac:	4b08      	ldr	r3, [pc, #32]	@ (8000cd0 <HAL_DeInit+0x5c>)
 8000cae:	4a0d      	ldr	r2, [pc, #52]	@ (8000ce4 <HAL_DeInit+0x70>)
 8000cb0:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 8000cb2:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <HAL_DeInit+0x5c>)
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 8000cb8:	4b05      	ldr	r3, [pc, #20]	@ (8000cd0 <HAL_DeInit+0x5c>)
 8000cba:	4a0b      	ldr	r2, [pc, #44]	@ (8000ce8 <HAL_DeInit+0x74>)
 8000cbc:	665a      	str	r2, [r3, #100]	@ 0x64
  __HAL_RCC_AHB2_RELEASE_RESET();
 8000cbe:	4b04      	ldr	r3, [pc, #16]	@ (8000cd0 <HAL_DeInit+0x5c>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	665a      	str	r2, [r3, #100]	@ 0x64
  __HAL_RCC_AHB4_FORCE_RESET();
  __HAL_RCC_AHB4_RELEASE_RESET();
#endif /* AHB4PERIPH_BASE */

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8000cc4:	f000 f812 	bl	8000cec <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8000cc8:	2300      	movs	r3, #0
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	44020c00 	.word	0x44020c00
 8000cd4:	dffec1ff 	.word	0xdffec1ff
 8000cd8:	4080062b 	.word	0x4080062b
 8000cdc:	017f7800 	.word	0x017f7800
 8000ce0:	001008e0 	.word	0x001008e0
 8000ce4:	010ad003 	.word	0x010ad003
 8000ce8:	001f1dff 	.word	0x001f1dff

08000cec <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 8000cf0:	bf00      	nop
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr
	...

08000cfc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b084      	sub	sp, #16
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000d04:	2300      	movs	r3, #0
 8000d06:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000d08:	4b33      	ldr	r3, [pc, #204]	@ (8000dd8 <HAL_InitTick+0xdc>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d101      	bne.n	8000d14 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 8000d10:	2301      	movs	r3, #1
 8000d12:	e05c      	b.n	8000dce <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 8000d14:	4b31      	ldr	r3, [pc, #196]	@ (8000ddc <HAL_InitTick+0xe0>)
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	f003 0304 	and.w	r3, r3, #4
 8000d1c:	2b04      	cmp	r3, #4
 8000d1e:	d10c      	bne.n	8000d3a <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 8000d20:	4b2f      	ldr	r3, [pc, #188]	@ (8000de0 <HAL_InitTick+0xe4>)
 8000d22:	681a      	ldr	r2, [r3, #0]
 8000d24:	4b2c      	ldr	r3, [pc, #176]	@ (8000dd8 <HAL_InitTick+0xdc>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	4619      	mov	r1, r3
 8000d2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d36:	60fb      	str	r3, [r7, #12]
 8000d38:	e037      	b.n	8000daa <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 8000d3a:	f000 fa25 	bl	8001188 <HAL_SYSTICK_GetCLKSourceConfig>
 8000d3e:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 8000d40:	68bb      	ldr	r3, [r7, #8]
 8000d42:	2b02      	cmp	r3, #2
 8000d44:	d023      	beq.n	8000d8e <HAL_InitTick+0x92>
 8000d46:	68bb      	ldr	r3, [r7, #8]
 8000d48:	2b02      	cmp	r3, #2
 8000d4a:	d82d      	bhi.n	8000da8 <HAL_InitTick+0xac>
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d003      	beq.n	8000d5a <HAL_InitTick+0x5e>
 8000d52:	68bb      	ldr	r3, [r7, #8]
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d00d      	beq.n	8000d74 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8000d58:	e026      	b.n	8000da8 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8000d5a:	4b21      	ldr	r3, [pc, #132]	@ (8000de0 <HAL_InitTick+0xe4>)
 8000d5c:	681a      	ldr	r2, [r3, #0]
 8000d5e:	4b1e      	ldr	r3, [pc, #120]	@ (8000dd8 <HAL_InitTick+0xdc>)
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	4619      	mov	r1, r3
 8000d64:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8000d68:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d70:	60fb      	str	r3, [r7, #12]
        break;
 8000d72:	e01a      	b.n	8000daa <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000d74:	4b18      	ldr	r3, [pc, #96]	@ (8000dd8 <HAL_InitTick+0xdc>)
 8000d76:	781b      	ldrb	r3, [r3, #0]
 8000d78:	461a      	mov	r2, r3
 8000d7a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d82:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d8a:	60fb      	str	r3, [r7, #12]
        break;
 8000d8c:	e00d      	b.n	8000daa <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000d8e:	4b12      	ldr	r3, [pc, #72]	@ (8000dd8 <HAL_InitTick+0xdc>)
 8000d90:	781b      	ldrb	r3, [r3, #0]
 8000d92:	461a      	mov	r2, r3
 8000d94:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000d98:	fbb3 f3f2 	udiv	r3, r3, r2
 8000d9c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000da4:	60fb      	str	r3, [r7, #12]
        break;
 8000da6:	e000      	b.n	8000daa <HAL_InitTick+0xae>
        break;
 8000da8:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000daa:	68f8      	ldr	r0, [r7, #12]
 8000dac:	f000 f972 	bl	8001094 <HAL_SYSTICK_Config>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
 8000db8:	e009      	b.n	8000dce <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dba:	2200      	movs	r2, #0
 8000dbc:	6879      	ldr	r1, [r7, #4]
 8000dbe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000dc2:	f000 f931 	bl	8001028 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000dc6:	4a07      	ldr	r2, [pc, #28]	@ (8000de4 <HAL_InitTick+0xe8>)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000dcc:	2300      	movs	r3, #0
}
 8000dce:	4618      	mov	r0, r3
 8000dd0:	3710      	adds	r7, #16
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	20000008 	.word	0x20000008
 8000ddc:	e000e010 	.word	0xe000e010
 8000de0:	20000000 	.word	0x20000000
 8000de4:	20000004 	.word	0x20000004

08000de8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000de8:	b480      	push	{r7}
 8000dea:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000dec:	4b06      	ldr	r3, [pc, #24]	@ (8000e08 <HAL_IncTick+0x20>)
 8000dee:	781b      	ldrb	r3, [r3, #0]
 8000df0:	461a      	mov	r2, r3
 8000df2:	4b06      	ldr	r3, [pc, #24]	@ (8000e0c <HAL_IncTick+0x24>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4413      	add	r3, r2
 8000df8:	4a04      	ldr	r2, [pc, #16]	@ (8000e0c <HAL_IncTick+0x24>)
 8000dfa:	6013      	str	r3, [r2, #0]
}
 8000dfc:	bf00      	nop
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	20000008 	.word	0x20000008
 8000e0c:	200000e4 	.word	0x200000e4

08000e10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  return uwTick;
 8000e14:	4b03      	ldr	r3, [pc, #12]	@ (8000e24 <HAL_GetTick+0x14>)
 8000e16:	681b      	ldr	r3, [r3, #0]
}
 8000e18:	4618      	mov	r0, r3
 8000e1a:	46bd      	mov	sp, r7
 8000e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e20:	4770      	bx	lr
 8000e22:	bf00      	nop
 8000e24:	200000e4 	.word	0x200000e4

08000e28 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b084      	sub	sp, #16
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e30:	f7ff ffee 	bl	8000e10 <HAL_GetTick>
 8000e34:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000e40:	d005      	beq.n	8000e4e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e42:	4b0a      	ldr	r3, [pc, #40]	@ (8000e6c <HAL_Delay+0x44>)
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	461a      	mov	r2, r3
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	4413      	add	r3, r2
 8000e4c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e4e:	bf00      	nop
 8000e50:	f7ff ffde 	bl	8000e10 <HAL_GetTick>
 8000e54:	4602      	mov	r2, r0
 8000e56:	68bb      	ldr	r3, [r7, #8]
 8000e58:	1ad3      	subs	r3, r2, r3
 8000e5a:	68fa      	ldr	r2, [r7, #12]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	d8f7      	bhi.n	8000e50 <HAL_Delay+0x28>
  {
  }
}
 8000e60:	bf00      	nop
 8000e62:	bf00      	nop
 8000e64:	3710      	adds	r7, #16
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}
 8000e6a:	bf00      	nop
 8000e6c:	20000008 	.word	0x20000008

08000e70 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b085      	sub	sp, #20
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f003 0307 	and.w	r3, r3, #7
 8000e7e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e80:	4b0c      	ldr	r3, [pc, #48]	@ (8000eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000e82:	68db      	ldr	r3, [r3, #12]
 8000e84:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e86:	68ba      	ldr	r2, [r7, #8]
 8000e88:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e94:	68bb      	ldr	r3, [r7, #8]
 8000e96:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e98:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e9c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ea0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ea2:	4a04      	ldr	r2, [pc, #16]	@ (8000eb4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	60d3      	str	r3, [r2, #12]
}
 8000ea8:	bf00      	nop
 8000eaa:	3714      	adds	r7, #20
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	e000ed00 	.word	0xe000ed00

08000eb8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ebc:	4b04      	ldr	r3, [pc, #16]	@ (8000ed0 <__NVIC_GetPriorityGrouping+0x18>)
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	0a1b      	lsrs	r3, r3, #8
 8000ec2:	f003 0307 	and.w	r3, r3, #7
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ece:	4770      	bx	lr
 8000ed0:	e000ed00 	.word	0xe000ed00

08000ed4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b083      	sub	sp, #12
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	4603      	mov	r3, r0
 8000edc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000ede:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	db0b      	blt.n	8000efe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ee6:	88fb      	ldrh	r3, [r7, #6]
 8000ee8:	f003 021f 	and.w	r2, r3, #31
 8000eec:	4907      	ldr	r1, [pc, #28]	@ (8000f0c <__NVIC_EnableIRQ+0x38>)
 8000eee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000ef2:	095b      	lsrs	r3, r3, #5
 8000ef4:	2001      	movs	r0, #1
 8000ef6:	fa00 f202 	lsl.w	r2, r0, r2
 8000efa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000efe:	bf00      	nop
 8000f00:	370c      	adds	r7, #12
 8000f02:	46bd      	mov	sp, r7
 8000f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop
 8000f0c:	e000e100 	.word	0xe000e100

08000f10 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000f1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	db12      	blt.n	8000f48 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f22:	88fb      	ldrh	r3, [r7, #6]
 8000f24:	f003 021f 	and.w	r2, r3, #31
 8000f28:	490a      	ldr	r1, [pc, #40]	@ (8000f54 <__NVIC_DisableIRQ+0x44>)
 8000f2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f2e:	095b      	lsrs	r3, r3, #5
 8000f30:	2001      	movs	r0, #1
 8000f32:	fa00 f202 	lsl.w	r2, r0, r2
 8000f36:	3320      	adds	r3, #32
 8000f38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8000f3c:	f3bf 8f4f 	dsb	sy
}
 8000f40:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000f42:	f3bf 8f6f 	isb	sy
}
 8000f46:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8000f48:	bf00      	nop
 8000f4a:	370c      	adds	r7, #12
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr
 8000f54:	e000e100 	.word	0xe000e100

08000f58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	4603      	mov	r3, r0
 8000f60:	6039      	str	r1, [r7, #0]
 8000f62:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000f64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	db0a      	blt.n	8000f82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	b2da      	uxtb	r2, r3
 8000f70:	490c      	ldr	r1, [pc, #48]	@ (8000fa4 <__NVIC_SetPriority+0x4c>)
 8000f72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000f76:	0112      	lsls	r2, r2, #4
 8000f78:	b2d2      	uxtb	r2, r2
 8000f7a:	440b      	add	r3, r1
 8000f7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f80:	e00a      	b.n	8000f98 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	4908      	ldr	r1, [pc, #32]	@ (8000fa8 <__NVIC_SetPriority+0x50>)
 8000f88:	88fb      	ldrh	r3, [r7, #6]
 8000f8a:	f003 030f 	and.w	r3, r3, #15
 8000f8e:	3b04      	subs	r3, #4
 8000f90:	0112      	lsls	r2, r2, #4
 8000f92:	b2d2      	uxtb	r2, r2
 8000f94:	440b      	add	r3, r1
 8000f96:	761a      	strb	r2, [r3, #24]
}
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	e000e100 	.word	0xe000e100
 8000fa8:	e000ed00 	.word	0xe000ed00

08000fac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b089      	sub	sp, #36	@ 0x24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	60b9      	str	r1, [r7, #8]
 8000fb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	f003 0307 	and.w	r3, r3, #7
 8000fbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	f1c3 0307 	rsb	r3, r3, #7
 8000fc6:	2b04      	cmp	r3, #4
 8000fc8:	bf28      	it	cs
 8000fca:	2304      	movcs	r3, #4
 8000fcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	3304      	adds	r3, #4
 8000fd2:	2b06      	cmp	r3, #6
 8000fd4:	d902      	bls.n	8000fdc <NVIC_EncodePriority+0x30>
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	3b03      	subs	r3, #3
 8000fda:	e000      	b.n	8000fde <NVIC_EncodePriority+0x32>
 8000fdc:	2300      	movs	r3, #0
 8000fde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fea:	43da      	mvns	r2, r3
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	401a      	ands	r2, r3
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ff4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8000ffe:	43d9      	mvns	r1, r3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001004:	4313      	orrs	r3, r2
         );
}
 8001006:	4618      	mov	r0, r3
 8001008:	3724      	adds	r7, #36	@ 0x24
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr

08001012 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001012:	b580      	push	{r7, lr}
 8001014:	b082      	sub	sp, #8
 8001016:	af00      	add	r7, sp, #0
 8001018:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800101a:	6878      	ldr	r0, [r7, #4]
 800101c:	f7ff ff28 	bl	8000e70 <__NVIC_SetPriorityGrouping>
}
 8001020:	bf00      	nop
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b086      	sub	sp, #24
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	60b9      	str	r1, [r7, #8]
 8001032:	607a      	str	r2, [r7, #4]
 8001034:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001036:	f7ff ff3f 	bl	8000eb8 <__NVIC_GetPriorityGrouping>
 800103a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	68b9      	ldr	r1, [r7, #8]
 8001040:	6978      	ldr	r0, [r7, #20]
 8001042:	f7ff ffb3 	bl	8000fac <NVIC_EncodePriority>
 8001046:	4602      	mov	r2, r0
 8001048:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800104c:	4611      	mov	r1, r2
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff ff82 	bl	8000f58 <__NVIC_SetPriority>
}
 8001054:	bf00      	nop
 8001056:	3718      	adds	r7, #24
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}

0800105c <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001066:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800106a:	4618      	mov	r0, r3
 800106c:	f7ff ff32 	bl	8000ed4 <__NVIC_EnableIRQ>
}
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32h5xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	4603      	mov	r3, r0
 8001080:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001082:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001086:	4618      	mov	r0, r3
 8001088:	f7ff ff42 	bl	8000f10 <__NVIC_DisableIRQ>
}
 800108c:	bf00      	nop
 800108e:	3708      	adds	r7, #8
 8001090:	46bd      	mov	sp, r7
 8001092:	bd80      	pop	{r7, pc}

08001094 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001094:	b480      	push	{r7}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	3b01      	subs	r3, #1
 80010a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80010a4:	d301      	bcc.n	80010aa <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 80010a6:	2301      	movs	r3, #1
 80010a8:	e00d      	b.n	80010c6 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 80010aa:	4a0a      	ldr	r2, [pc, #40]	@ (80010d4 <HAL_SYSTICK_Config+0x40>)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	3b01      	subs	r3, #1
 80010b0:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 80010b2:	4b08      	ldr	r3, [pc, #32]	@ (80010d4 <HAL_SYSTICK_Config+0x40>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 80010b8:	4b06      	ldr	r3, [pc, #24]	@ (80010d4 <HAL_SYSTICK_Config+0x40>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4a05      	ldr	r2, [pc, #20]	@ (80010d4 <HAL_SYSTICK_Config+0x40>)
 80010be:	f043 0303 	orr.w	r3, r3, #3
 80010c2:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 80010c4:	2300      	movs	r3, #0
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d0:	4770      	bx	lr
 80010d2:	bf00      	nop
 80010d4:	e000e010 	.word	0xe000e010

080010d8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80010d8:	b480      	push	{r7}
 80010da:	b083      	sub	sp, #12
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2b04      	cmp	r3, #4
 80010e4:	d844      	bhi.n	8001170 <HAL_SYSTICK_CLKSourceConfig+0x98>
 80010e6:	a201      	add	r2, pc, #4	@ (adr r2, 80010ec <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80010e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010ec:	0800110f 	.word	0x0800110f
 80010f0:	0800112d 	.word	0x0800112d
 80010f4:	0800114f 	.word	0x0800114f
 80010f8:	08001171 	.word	0x08001171
 80010fc:	08001101 	.word	0x08001101
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 8001100:	4b1f      	ldr	r3, [pc, #124]	@ (8001180 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4a1e      	ldr	r2, [pc, #120]	@ (8001180 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001106:	f043 0304 	orr.w	r3, r3, #4
 800110a:	6013      	str	r3, [r2, #0]
      break;
 800110c:	e031      	b.n	8001172 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800110e:	4b1c      	ldr	r3, [pc, #112]	@ (8001180 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4a1b      	ldr	r2, [pc, #108]	@ (8001180 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001114:	f023 0304 	bic.w	r3, r3, #4
 8001118:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, (0x00000000U));
 800111a:	4b1a      	ldr	r3, [pc, #104]	@ (8001184 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800111c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001120:	4a18      	ldr	r2, [pc, #96]	@ (8001184 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001122:	f023 030c 	bic.w	r3, r3, #12
 8001126:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800112a:	e022      	b.n	8001172 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800112c:	4b14      	ldr	r3, [pc, #80]	@ (8001180 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a13      	ldr	r2, [pc, #76]	@ (8001180 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001132:	f023 0304 	bic.w	r3, r3, #4
 8001136:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_0);
 8001138:	4b12      	ldr	r3, [pc, #72]	@ (8001184 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800113a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800113e:	f023 030c 	bic.w	r3, r3, #12
 8001142:	4a10      	ldr	r2, [pc, #64]	@ (8001184 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001144:	f043 0304 	orr.w	r3, r3, #4
 8001148:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800114c:	e011      	b.n	8001172 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SYSTICK_CLKSOURCE_HCLK);
 800114e:	4b0c      	ldr	r3, [pc, #48]	@ (8001180 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a0b      	ldr	r2, [pc, #44]	@ (8001180 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001154:	f023 0304 	bic.w	r3, r3, #4
 8001158:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL, RCC_CCIPR4_SYSTICKSEL_1);
 800115a:	4b0a      	ldr	r3, [pc, #40]	@ (8001184 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 800115c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8001160:	f023 030c 	bic.w	r3, r3, #12
 8001164:	4a07      	ldr	r2, [pc, #28]	@ (8001184 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001166:	f043 0308 	orr.w	r3, r3, #8
 800116a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
      break;
 800116e:	e000      	b.n	8001172 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001170:	bf00      	nop
  }
}
 8001172:	bf00      	nop
 8001174:	370c      	adds	r7, #12
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	e000e010 	.word	0xe000e010
 8001184:	44020c00 	.word	0x44020c00

08001188 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001188:	b480      	push	{r7}
 800118a:	b083      	sub	sp, #12
 800118c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 800118e:	4b17      	ldr	r3, [pc, #92]	@ (80011ec <HAL_SYSTICK_GetCLKSourceConfig+0x64>)
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 0304 	and.w	r3, r3, #4
 8001196:	2b00      	cmp	r3, #0
 8001198:	d002      	beq.n	80011a0 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 800119a:	2304      	movs	r3, #4
 800119c:	607b      	str	r3, [r7, #4]
 800119e:	e01e      	b.n	80011de <HAL_SYSTICK_GetCLKSourceConfig+0x56>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR4, RCC_CCIPR4_SYSTICKSEL);
 80011a0:	4b13      	ldr	r3, [pc, #76]	@ (80011f0 <HAL_SYSTICK_GetCLKSourceConfig+0x68>)
 80011a2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80011a6:	f003 030c 	and.w	r3, r3, #12
 80011aa:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	2b08      	cmp	r3, #8
 80011b0:	d00f      	beq.n	80011d2 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	2b08      	cmp	r3, #8
 80011b6:	d80f      	bhi.n	80011d8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d003      	beq.n	80011c6 <HAL_SYSTICK_GetCLKSourceConfig+0x3e>
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	2b04      	cmp	r3, #4
 80011c2:	d003      	beq.n	80011cc <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 80011c4:	e008      	b.n	80011d8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80011c6:	2300      	movs	r3, #0
 80011c8:	607b      	str	r3, [r7, #4]
        break;
 80011ca:	e008      	b.n	80011de <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 80011cc:	2301      	movs	r3, #1
 80011ce:	607b      	str	r3, [r7, #4]
        break;
 80011d0:	e005      	b.n	80011de <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      case (RCC_CCIPR4_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 80011d2:	2302      	movs	r3, #2
 80011d4:	607b      	str	r3, [r7, #4]
        break;
 80011d6:	e002      	b.n	80011de <HAL_SYSTICK_GetCLKSourceConfig+0x56>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 80011d8:	2300      	movs	r3, #0
 80011da:	607b      	str	r3, [r7, #4]
        break;
 80011dc:	bf00      	nop
    }
  }
  return systick_source;
 80011de:	687b      	ldr	r3, [r7, #4]
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	e000e010 	.word	0xe000e010
 80011f0:	44020c00 	.word	0x44020c00

080011f4 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80011fc:	f7ff fe08 	bl	8000e10 <HAL_GetTick>
 8001200:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d101      	bne.n	800120c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8001208:	2301      	movs	r3, #1
 800120a:	e06b      	b.n	80012e4 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001212:	b2db      	uxtb	r3, r3
 8001214:	2b02      	cmp	r3, #2
 8001216:	d008      	beq.n	800122a <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	2220      	movs	r2, #32
 800121c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2200      	movs	r2, #0
 8001222:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8001226:	2301      	movs	r3, #1
 8001228:	e05c      	b.n	80012e4 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	695a      	ldr	r2, [r3, #20]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f042 0204 	orr.w	r2, r2, #4
 8001238:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2205      	movs	r2, #5
 800123e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001242:	e020      	b.n	8001286 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 8001244:	f7ff fde4 	bl	8000e10 <HAL_GetTick>
 8001248:	4602      	mov	r2, r0
 800124a:	68fb      	ldr	r3, [r7, #12]
 800124c:	1ad3      	subs	r3, r2, r3
 800124e:	2b05      	cmp	r3, #5
 8001250:	d919      	bls.n	8001286 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001256:	f043 0210 	orr.w	r2, r3, #16
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	2203      	movs	r2, #3
 8001262:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800126a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800126e:	2b00      	cmp	r3, #0
 8001270:	d003      	beq.n	800127a <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001276:	2201      	movs	r2, #1
 8001278:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2200      	movs	r2, #0
 800127e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e02e      	b.n	80012e4 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	691b      	ldr	r3, [r3, #16]
 800128c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001290:	2b00      	cmp	r3, #0
 8001292:	d0d7      	beq.n	8001244 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	695a      	ldr	r2, [r3, #20]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f042 0202 	orr.w	r2, r2, #2
 80012a2:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	2204      	movs	r2, #4
 80012a8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 80012b4:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	2201      	movs	r2, #1
 80012ba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80012c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d007      	beq.n	80012da <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80012ce:	2201      	movs	r2, #1
 80012d0:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	2200      	movs	r2, #0
 80012d8:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2200      	movs	r2, #0
 80012de:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80012e2:	2300      	movs	r3, #0
}
 80012e4:	4618      	mov	r0, r3
 80012e6:	3710      	adds	r7, #16
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}

080012ec <HAL_DMA_Abort_IT>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *const hdma)
{
 80012ec:	b480      	push	{r7}
 80012ee:	b083      	sub	sp, #12
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d101      	bne.n	80012fe <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e019      	b.n	8001332 <HAL_DMA_Abort_IT+0x46>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001304:	b2db      	uxtb	r3, r3
 8001306:	2b02      	cmp	r3, #2
 8001308:	d004      	beq.n	8001314 <HAL_DMA_Abort_IT+0x28>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2220      	movs	r2, #32
 800130e:	659a      	str	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	e00e      	b.n	8001332 <HAL_DMA_Abort_IT+0x46>
  }
  else
  {
    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2204      	movs	r2, #4
 8001318:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Suspend the channel and activate suspend interrupt */
    hdma->Instance->CCR |= (DMA_CCR_SUSP | DMA_CCR_SUSPIE);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	695b      	ldr	r3, [r3, #20]
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	6812      	ldr	r2, [r2, #0]
 8001326:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800132a:	f043 0304 	orr.w	r3, r3, #4
 800132e:	6153      	str	r3, [r2, #20]
  }

  return HAL_OK;
 8001330:	2300      	movs	r3, #0
}
 8001332:	4618      	mov	r0, r3
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
	...

08001340 <HAL_FLASH_Program>:
  * @param  DataAddress specifies the address of data to be programmed
  *         This parameter shall be 32-bit aligned
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t FlashAddress, uint32_t DataAddress)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b086      	sub	sp, #24
 8001344:	af00      	add	r7, sp, #0
 8001346:	60f8      	str	r0, [r7, #12]
 8001348:	60b9      	str	r1, [r7, #8]
 800134a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800134c:	4b19      	ldr	r3, [pc, #100]	@ (80013b4 <HAL_FLASH_Program+0x74>)
 800134e:	2200      	movs	r2, #0
 8001350:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001352:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001356:	f000 f873 	bl	8001440 <FLASH_WaitForLastOperation>
 800135a:	4603      	mov	r3, r0
 800135c:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 800135e:	7dfb      	ldrb	r3, [r7, #23]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d121      	bne.n	80013a8 <HAL_FLASH_Program+0x68>
  {
    /* Set current operation type */
    pFlash.ProcedureOnGoing = TypeProgram;
 8001364:	4a13      	ldr	r2, [pc, #76]	@ (80013b4 <HAL_FLASH_Program+0x74>)
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
    reg_cr = &(FLASH_NS->NSCR);
 800136a:	4b13      	ldr	r3, [pc, #76]	@ (80013b8 <HAL_FLASH_Program+0x78>)
 800136c:	613b      	str	r3, [r7, #16]
#endif /* FLASH_OPTSR2_TZEN */

    if ((TypeProgram & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEPROGRAM_QUADWORD)
 800136e:	68fb      	ldr	r3, [r7, #12]
 8001370:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001374:	2b02      	cmp	r3, #2
 8001376:	d104      	bne.n	8001382 <HAL_FLASH_Program+0x42>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_USER_MEM_ADDRESS(FlashAddress));

      /* Program a quad-word (128-bit) at a specified address */
      FLASH_Program_QuadWord(FlashAddress, DataAddress);
 8001378:	6879      	ldr	r1, [r7, #4]
 800137a:	68b8      	ldr	r0, [r7, #8]
 800137c:	f000 f8ae 	bl	80014dc <FLASH_Program_QuadWord>
 8001380:	e003      	b.n	800138a <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_OTP_ADDRESS(FlashAddress));

      /* Program an OTP half-word at a specified address */
      FLASH_Program_HalfWord(FlashAddress, DataAddress);
 8001382:	6879      	ldr	r1, [r7, #4]
 8001384:	68b8      	ldr	r0, [r7, #8]
 8001386:	f000 f8e5 	bl	8001554 <FLASH_Program_HalfWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800138a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800138e:	f000 f857 	bl	8001440 <FLASH_WaitForLastOperation>
 8001392:	4603      	mov	r3, r0
 8001394:	75fb      	strb	r3, [r7, #23]
      reg_obkcfgr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECOBKCFGR) : &(FLASH_NS->NSOBKCFGR);
      CLEAR_BIT((*reg_obkcfgr), FLASH_OBKCFGR_ALT_SECT);
    }
#else
    /* If the program operation is completed, disable the PG */
    CLEAR_BIT((*reg_cr), (TypeProgram & ~(FLASH_NON_SECURE_MASK |  FLASH_OTP)));
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80013a0:	43db      	mvns	r3, r3
 80013a2:	401a      	ands	r2, r3
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	601a      	str	r2, [r3, #0]
#endif /* FLASH_SR_OBKERR */
  }
  /* return status */
  return status;
 80013a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80013aa:	4618      	mov	r0, r3
 80013ac:	3718      	adds	r7, #24
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	2000000c 	.word	0x2000000c
 80013b8:	40022028 	.word	0x40022028

080013bc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	b083      	sub	sp, #12
 80013c0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80013c2:	2300      	movs	r3, #0
 80013c4:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 80013c6:	4b0d      	ldr	r3, [pc, #52]	@ (80013fc <HAL_FLASH_Unlock+0x40>)
 80013c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013ca:	f003 0301 	and.w	r3, r3, #1
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d00d      	beq.n	80013ee <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Control Register access */
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY1);
 80013d2:	4b0a      	ldr	r3, [pc, #40]	@ (80013fc <HAL_FLASH_Unlock+0x40>)
 80013d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001400 <HAL_FLASH_Unlock+0x44>)
 80013d6:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->NSKEYR, FLASH_KEY2);
 80013d8:	4b08      	ldr	r3, [pc, #32]	@ (80013fc <HAL_FLASH_Unlock+0x40>)
 80013da:	4a0a      	ldr	r2, [pc, #40]	@ (8001404 <HAL_FLASH_Unlock+0x48>)
 80013dc:	605a      	str	r2, [r3, #4]

    /* Verify Flash CR is unlocked */
    if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) != 0U)
 80013de:	4b07      	ldr	r3, [pc, #28]	@ (80013fc <HAL_FLASH_Unlock+0x40>)
 80013e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	71fb      	strb	r3, [r7, #7]
      }
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 80013ee:	79fb      	ldrb	r3, [r7, #7]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr
 80013fc:	40022000 	.word	0x40022000
 8001400:	45670123 	.word	0x45670123
 8001404:	cdef89ab 	.word	0xcdef89ab

08001408 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control registers access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800140e:	2300      	movs	r3, #0
 8001410:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Control Register access */
  SET_BIT(FLASH->NSCR, FLASH_CR_LOCK);
 8001412:	4b0a      	ldr	r3, [pc, #40]	@ (800143c <HAL_FLASH_Lock+0x34>)
 8001414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001416:	4a09      	ldr	r2, [pc, #36]	@ (800143c <HAL_FLASH_Lock+0x34>)
 8001418:	f043 0301 	orr.w	r3, r3, #1
 800141c:	6293      	str	r3, [r2, #40]	@ 0x28

  /* Verify Flash is locked */
  if (READ_BIT(FLASH->NSCR, FLASH_CR_LOCK) == 0U)
 800141e:	4b07      	ldr	r3, [pc, #28]	@ (800143c <HAL_FLASH_Lock+0x34>)
 8001420:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001422:	f003 0301 	and.w	r3, r3, #1
 8001426:	2b00      	cmp	r3, #0
 8001428:	d101      	bne.n	800142e <HAL_FLASH_Lock+0x26>
  {
    status = HAL_ERROR;
 800142a:	2301      	movs	r3, #1
 800142c:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* __ARM_FEATURE_CMSE */

  return status;
 800142e:	79fb      	ldrb	r3, [r7, #7]
}
 8001430:	4618      	mov	r0, r3
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143a:	4770      	bx	lr
 800143c:	40022000 	.word	0x40022000

08001440 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]

  uint32_t errorflag;
  const __IO uint32_t *reg_sr;
  __IO uint32_t *reg_ccr;

  uint32_t tickstart = HAL_GetTick();
 8001448:	f7ff fce2 	bl	8000e10 <HAL_GetTick>
 800144c:	6178      	str	r0, [r7, #20]

  /* Access to SR register depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_sr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECSR) : &(FLASH_NS->NSSR);
#else
  reg_sr = &(FLASH_NS->NSSR);
 800144e:	4b20      	ldr	r3, [pc, #128]	@ (80014d0 <FLASH_WaitForLastOperation+0x90>)
 8001450:	613b      	str	r3, [r7, #16]
#endif /* FLASH_OPTSR2_TZEN */

  /* Wait on BSY, WBNE and DBNE flags to be reset */
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 8001452:	e010      	b.n	8001476 <FLASH_WaitForLastOperation+0x36>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800145a:	d00c      	beq.n	8001476 <FLASH_WaitForLastOperation+0x36>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800145c:	f7ff fcd8 	bl	8000e10 <HAL_GetTick>
 8001460:	4602      	mov	r2, r0
 8001462:	697b      	ldr	r3, [r7, #20]
 8001464:	1ad3      	subs	r3, r2, r3
 8001466:	687a      	ldr	r2, [r7, #4]
 8001468:	429a      	cmp	r2, r3
 800146a:	d302      	bcc.n	8001472 <FLASH_WaitForLastOperation+0x32>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d101      	bne.n	8001476 <FLASH_WaitForLastOperation+0x36>
      {
        return HAL_TIMEOUT;
 8001472:	2303      	movs	r3, #3
 8001474:	e027      	b.n	80014c6 <FLASH_WaitForLastOperation+0x86>
  while (((*reg_sr) & (FLASH_FLAG_BSY | FLASH_FLAG_WBNE | FLASH_FLAG_DBNE)) != 0U)
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f003 030b 	and.w	r3, r3, #11
 800147e:	2b00      	cmp	r3, #0
 8001480:	d1e8      	bne.n	8001454 <FLASH_WaitForLastOperation+0x14>

  /* Access to CCR register depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_ccr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCCR) : &(FLASH_NS->NSCCR);
#else
  reg_ccr = &(FLASH_NS->NSCCR);
 8001482:	4b14      	ldr	r3, [pc, #80]	@ (80014d4 <FLASH_WaitForLastOperation+0x94>)
 8001484:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Check FLASH operation error flags */
  errorflag = ((*reg_sr) & FLASH_FLAG_SR_ERRORS);
 8001486:	693b      	ldr	r3, [r7, #16]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f403 031e 	and.w	r3, r3, #10354688	@ 0x9e0000
 800148e:	60bb      	str	r3, [r7, #8]
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  errorflag |= (FLASH->NSSR & FLASH_FLAG_OPTCHANGEERR);
#endif /* __ARM_FEATURE_CMSE */

  /* In case of error reported in Flash SR or OPTSR registers */
  if (errorflag != 0U)
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d00c      	beq.n	80014b0 <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= errorflag;
 8001496:	4b10      	ldr	r3, [pc, #64]	@ (80014d8 <FLASH_WaitForLastOperation+0x98>)
 8001498:	685a      	ldr	r2, [r3, #4]
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	4313      	orrs	r3, r2
 800149e:	4a0e      	ldr	r2, [pc, #56]	@ (80014d8 <FLASH_WaitForLastOperation+0x98>)
 80014a0:	6053      	str	r3, [r2, #4]

    /* Clear error flags */
    (*reg_ccr) = errorflag & FLASH_FLAG_SR_ERRORS;
 80014a2:	68bb      	ldr	r3, [r7, #8]
 80014a4:	f403 021e 	and.w	r2, r3, #10354688	@ 0x9e0000
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	601a      	str	r2, [r3, #0]
    {
      FLASH->NSCCR = FLASH_FLAG_OPTCHANGEERR;
    }
#endif /* __ARM_FEATURE_CMSE */

    return HAL_ERROR;
 80014ac:	2301      	movs	r3, #1
 80014ae:	e00a      	b.n	80014c6 <FLASH_WaitForLastOperation+0x86>
  }

  /* Check FLASH End of Operation flag  */
  if (((*reg_sr) & FLASH_FLAG_EOP) != 0U)
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d003      	beq.n	80014c4 <FLASH_WaitForLastOperation+0x84>
  {
    /* Clear FLASH End of Operation pending bit */
    (*reg_ccr) = FLASH_FLAG_EOP;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80014c2:	601a      	str	r2, [r3, #0]
  }

  /* If there is no error flag set */
  return HAL_OK;
 80014c4:	2300      	movs	r3, #0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3718      	adds	r7, #24
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40022020 	.word	0x40022020
 80014d4:	40022030 	.word	0x40022030
 80014d8:	2000000c 	.word	0x2000000c

080014dc <FLASH_Program_QuadWord>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
static void FLASH_Program_QuadWord(uint32_t FlashAddress, uint32_t DataAddress)
{
 80014dc:	b480      	push	{r7}
 80014de:	b08b      	sub	sp, #44	@ 0x2c
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  uint8_t index = 4;
 80014e6:	2304      	movs	r3, #4
 80014e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t *dest_addr = (uint32_t *)FlashAddress;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	623b      	str	r3, [r7, #32]
  uint32_t *src_addr  = (uint32_t *)DataAddress;
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	61fb      	str	r3, [r7, #28]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 80014f4:	4b16      	ldr	r3, [pc, #88]	@ (8001550 <FLASH_Program_QuadWord+0x74>)
 80014f6:	61bb      	str	r3, [r7, #24]
#endif /* FLASH_OPTSR2_TZEN */

  /* Set PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 80014f8:	69bb      	ldr	r3, [r7, #24]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	f043 0202 	orr.w	r2, r3, #2
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	601a      	str	r2, [r3, #0]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8001504:	f3ef 8310 	mrs	r3, PRIMASK
 8001508:	613b      	str	r3, [r7, #16]
  return(result);
 800150a:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section: Disable interrupts to avoid any interruption during the loop */
  primask_bit = __get_PRIMASK();
 800150c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800150e:	b672      	cpsid	i
}
 8001510:	bf00      	nop
  __disable_irq();

  /* Program the quad-word */
  do
  {
    *dest_addr = *src_addr;
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	6a3b      	ldr	r3, [r7, #32]
 8001518:	601a      	str	r2, [r3, #0]
    dest_addr++;
 800151a:	6a3b      	ldr	r3, [r7, #32]
 800151c:	3304      	adds	r3, #4
 800151e:	623b      	str	r3, [r7, #32]
    src_addr++;
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	3304      	adds	r3, #4
 8001524:	61fb      	str	r3, [r7, #28]
    index--;
 8001526:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800152a:	3b01      	subs	r3, #1
 800152c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  } while (index != 0U);
 8001530:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001534:	2b00      	cmp	r3, #0
 8001536:	d1ec      	bne.n	8001512 <FLASH_Program_QuadWord+0x36>
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	f383 8810 	msr	PRIMASK, r3
}
 8001542:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8001544:	bf00      	nop
 8001546:	372c      	adds	r7, #44	@ 0x2c
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr
 8001550:	40022028 	.word	0x40022028

08001554 <FLASH_Program_HalfWord>:
  * @param  FlashAddress specifies the address to be programmed.
  * @param  DataAddress specifies the address of data to be programmed.
  * @retval None
  */
void FLASH_Program_HalfWord(uint32_t FlashAddress, uint32_t DataAddress)
{
 8001554:	b480      	push	{r7}
 8001556:	b085      	sub	sp, #20
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	6039      	str	r1, [r7, #0]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 800155e:	4b09      	ldr	r3, [pc, #36]	@ (8001584 <FLASH_Program_HalfWord+0x30>)
 8001560:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Set HalfWord_PG bit */
  SET_BIT((*reg_cr), FLASH_CR_PG);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f043 0202 	orr.w	r2, r3, #2
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	601a      	str	r2, [r3, #0]

  /* Program a halfword word (16 bits) */
  *(__IO uint16_t *)FlashAddress = *(__IO uint16_t *)DataAddress;
 800156e:	683a      	ldr	r2, [r7, #0]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	8812      	ldrh	r2, [r2, #0]
 8001574:	b292      	uxth	r2, r2
 8001576:	801a      	strh	r2, [r3, #0]
}
 8001578:	bf00      	nop
 800157a:	3714      	adds	r7, #20
 800157c:	46bd      	mov	sp, r7
 800157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001582:	4770      	bx	lr
 8001584:	40022028 	.word	0x40022028

08001588 <HAL_FLASHEx_Erase>:
  *          the sectors have been correctly erased).
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b086      	sub	sp, #24
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
 8001590:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001592:	4b33      	ldr	r3, [pc, #204]	@ (8001660 <HAL_FLASHEx_Erase+0xd8>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	2b01      	cmp	r3, #1
 8001598:	d101      	bne.n	800159e <HAL_FLASHEx_Erase+0x16>
 800159a:	2302      	movs	r3, #2
 800159c:	e05c      	b.n	8001658 <HAL_FLASHEx_Erase+0xd0>
 800159e:	4b30      	ldr	r3, [pc, #192]	@ (8001660 <HAL_FLASHEx_Erase+0xd8>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80015a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001660 <HAL_FLASHEx_Erase+0xd8>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80015aa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015ae:	f7ff ff47 	bl	8001440 <FLASH_WaitForLastOperation>
 80015b2:	4603      	mov	r3, r0
 80015b4:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80015b6:	7dfb      	ldrb	r3, [r7, #23]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d149      	bne.n	8001650 <HAL_FLASHEx_Erase+0xc8>
  {
    /* Current operation type */
    pFlash.ProcedureOnGoing = pEraseInit->TypeErase;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a27      	ldr	r2, [pc, #156]	@ (8001660 <HAL_FLASHEx_Erase+0xd8>)
 80015c2:	6093      	str	r3, [r2, #8]

    /* Access to SECCR or NSCR depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
    reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
    reg_cr = &(FLASH_NS->NSCR);
 80015c4:	4b27      	ldr	r3, [pc, #156]	@ (8001664 <HAL_FLASHEx_Erase+0xdc>)
 80015c6:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

    if ((pEraseInit->TypeErase & (~FLASH_NON_SECURE_MASK)) == FLASH_TYPEERASE_MASSERASE)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80015d0:	f248 0208 	movw	r2, #32776	@ 0x8008
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d10b      	bne.n	80015f0 <HAL_FLASHEx_Erase+0x68>
    {
      /* Mass erase to be done */
      FLASH_MassErase(pEraseInit->Banks);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	4618      	mov	r0, r3
 80015de:	f000 f843 	bl	8001668 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80015e2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80015e6:	f7ff ff2b 	bl	8001440 <FLASH_WaitForLastOperation>
 80015ea:	4603      	mov	r3, r0
 80015ec:	75fb      	strb	r3, [r7, #23]
 80015ee:	e025      	b.n	800163c <HAL_FLASHEx_Erase+0xb4>
    }
#endif /* FLASH_SR_OBKERR */
    else
    {
      /* Initialization of SectorError variable */
      *SectorError = 0xFFFFFFFFU;
 80015f0:	683b      	ldr	r3, [r7, #0]
 80015f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80015f6:	601a      	str	r2, [r3, #0]

      /* Erase by sector by sector to be done*/
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	689b      	ldr	r3, [r3, #8]
 80015fc:	613b      	str	r3, [r7, #16]
 80015fe:	e015      	b.n	800162c <HAL_FLASHEx_Erase+0xa4>
           sector_index++)
      {
        FLASH_Erase_Sector(sector_index, pEraseInit->Banks);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	4619      	mov	r1, r3
 8001606:	6938      	ldr	r0, [r7, #16]
 8001608:	f000 f866 	bl	80016d8 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 800160c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001610:	f7ff ff16 	bl	8001440 <FLASH_WaitForLastOperation>
 8001614:	4603      	mov	r3, r0
 8001616:	75fb      	strb	r3, [r7, #23]

        if (status != HAL_OK)
 8001618:	7dfb      	ldrb	r3, [r7, #23]
 800161a:	2b00      	cmp	r3, #0
 800161c:	d003      	beq.n	8001626 <HAL_FLASHEx_Erase+0x9e>
        {
          /* In case of error, stop erase procedure and return the faulty sector */
          *SectorError = sector_index;
 800161e:	683b      	ldr	r3, [r7, #0]
 8001620:	693a      	ldr	r2, [r7, #16]
 8001622:	601a      	str	r2, [r3, #0]
          break;
 8001624:	e00a      	b.n	800163c <HAL_FLASHEx_Erase+0xb4>
           sector_index++)
 8001626:	693b      	ldr	r3, [r7, #16]
 8001628:	3301      	adds	r3, #1
 800162a:	613b      	str	r3, [r7, #16]
      for (sector_index = pEraseInit->Sector; sector_index < (pEraseInit->NbSectors + pEraseInit->Sector); \
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	68da      	ldr	r2, [r3, #12]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	4413      	add	r3, r2
 8001636:	693a      	ldr	r2, [r7, #16]
 8001638:	429a      	cmp	r2, r3
 800163a:	d3e1      	bcc.n	8001600 <HAL_FLASHEx_Erase+0x78>
        }
      }
    }

    /* If the erase operation is completed, disable the associated bits */
    CLEAR_BIT((*reg_cr), (pEraseInit->TypeErase) & (~(FLASH_NON_SECURE_MASK)));
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001648:	43db      	mvns	r3, r3
 800164a:	401a      	ands	r2, r3
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001650:	4b03      	ldr	r3, [pc, #12]	@ (8001660 <HAL_FLASHEx_Erase+0xd8>)
 8001652:	2200      	movs	r2, #0
 8001654:	701a      	strb	r2, [r3, #0]

  return status;
 8001656:	7dfb      	ldrb	r3, [r7, #23]
}
 8001658:	4618      	mov	r0, r3
 800165a:	3718      	adds	r7, #24
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	2000000c 	.word	0x2000000c
 8001664:	40022028 	.word	0x40022028

08001668 <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001668:	b480      	push	{r7}
 800166a:	b085      	sub	sp, #20
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 8001670:	4b18      	ldr	r3, [pc, #96]	@ (80016d4 <FLASH_MassErase+0x6c>)
 8001672:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  /* Flash Mass Erase */
  if ((Banks & FLASH_BANK_BOTH) == FLASH_BANK_BOTH)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	f003 0303 	and.w	r3, r3, #3
 800167a:	2b03      	cmp	r3, #3
 800167c:	d108      	bne.n	8001690 <FLASH_MassErase+0x28>
  {
    /* Set Mass Erase Bit */
    SET_BIT((*reg_cr), FLASH_CR_MER | FLASH_CR_START);
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001686:	f043 0320 	orr.w	r3, r3, #32
 800168a:	68fa      	ldr	r2, [r7, #12]
 800168c:	6013      	str	r3, [r2, #0]
    {
      /* Erase Bank2 */
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
    }
  }
}
 800168e:	e01b      	b.n	80016c8 <FLASH_MassErase+0x60>
    if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f003 0301 	and.w	r3, r3, #1
 8001696:	2b00      	cmp	r3, #0
 8001698:	d009      	beq.n	80016ae <FLASH_MassErase+0x46>
      MODIFY_REG((*reg_cr), (FLASH_CR_BKSEL | FLASH_CR_BER | FLASH_CR_START), (FLASH_CR_BER | FLASH_CR_START));
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80016a2:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80016a6:	f043 0228 	orr.w	r2, r3, #40	@ 0x28
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	601a      	str	r2, [r3, #0]
    if ((Banks & FLASH_BANK_2) == FLASH_BANK_2)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f003 0302 	and.w	r3, r3, #2
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d007      	beq.n	80016c8 <FLASH_MassErase+0x60>
      SET_BIT((*reg_cr), (FLASH_CR_BER | FLASH_CR_BKSEL | FLASH_CR_START));
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80016c0:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 80016c4:	68fa      	ldr	r2, [r7, #12]
 80016c6:	6013      	str	r3, [r2, #0]
}
 80016c8:	bf00      	nop
 80016ca:	3714      	adds	r7, #20
 80016cc:	46bd      	mov	sp, r7
 80016ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d2:	4770      	bx	lr
 80016d4:	40022028 	.word	0x40022028

080016d8 <FLASH_Erase_Sector>:
  *            @arg FLASH_BANK_1: Sector in bank 1 to be erased
  *            @arg FLASH_BANK_2: Sector in bank 2 to be erased
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint32_t Banks)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
 80016e0:	6039      	str	r1, [r7, #0]

  /* Access to SECCR or NSCR registers depends on operation type */
#if defined (FLASH_OPTSR2_TZEN)
  reg_cr = IS_FLASH_SECURE_OPERATION() ? &(FLASH->SECCR) : &(FLASH_NS->NSCR);
#else
  reg_cr = &(FLASH_NS->NSCR);
 80016e2:	4b18      	ldr	r3, [pc, #96]	@ (8001744 <FLASH_Erase_Sector+0x6c>)
 80016e4:	60fb      	str	r3, [r7, #12]
#endif /* FLASH_OPTSR2_TZEN */

  if ((Banks & FLASH_BANK_1) == FLASH_BANK_1)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	f003 0301 	and.w	r3, r3, #1
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d011      	beq.n	8001714 <FLASH_Erase_Sector+0x3c>
  {
    /* Reset Sector Number for Bank1 */
    (*reg_cr) &= ~(FLASH_CR_SNB | FLASH_CR_BKSEL);
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80016f8:	f423 53fe 	bic.w	r3, r3, #8128	@ 0x1fc0
 80016fc:	68fa      	ldr	r2, [r7, #12]
 80016fe:	6013      	str	r3, [r2, #0]

    (*reg_cr) |= (FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	019b      	lsls	r3, r3, #6
 8001708:	4313      	orrs	r3, r2
 800170a:	f043 0224 	orr.w	r2, r3, #36	@ 0x24
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	601a      	str	r2, [r3, #0]
    /* Reset Sector Number for Bank2 */
    (*reg_cr) &= ~(FLASH_CR_SNB);

    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
  }
}
 8001712:	e010      	b.n	8001736 <FLASH_Erase_Sector+0x5e>
    (*reg_cr) &= ~(FLASH_CR_SNB);
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f423 52fe 	bic.w	r2, r3, #8128	@ 0x1fc0
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	601a      	str	r2, [r3, #0]
    (*reg_cr) |= (FLASH_CR_SER | FLASH_CR_BKSEL | (Sector << FLASH_CR_SNB_Pos) | FLASH_CR_START);
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	019b      	lsls	r3, r3, #6
 8001728:	4313      	orrs	r3, r2
 800172a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800172e:	f043 0324 	orr.w	r3, r3, #36	@ 0x24
 8001732:	68fa      	ldr	r2, [r7, #12]
 8001734:	6013      	str	r3, [r2, #0]
}
 8001736:	bf00      	nop
 8001738:	3714      	adds	r7, #20
 800173a:	46bd      	mov	sp, r7
 800173c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001740:	4770      	bx	lr
 8001742:	bf00      	nop
 8001744:	40022028 	.word	0x40022028

08001748 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001748:	b480      	push	{r7}
 800174a:	b087      	sub	sp, #28
 800174c:	af00      	add	r7, sp, #0
 800174e:	6078      	str	r0, [r7, #4]
 8001750:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001752:	2300      	movs	r3, #0
 8001754:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001756:	e142      	b.n	80019de <HAL_GPIO_Init+0x296>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	2101      	movs	r1, #1
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	fa01 f303 	lsl.w	r3, r1, r3
 8001764:	4013      	ands	r3, r2
 8001766:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	2b00      	cmp	r3, #0
 800176c:	f000 8134 	beq.w	80019d8 <HAL_GPIO_Init+0x290>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	2b02      	cmp	r3, #2
 8001776:	d003      	beq.n	8001780 <HAL_GPIO_Init+0x38>
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	2b12      	cmp	r3, #18
 800177e:	d125      	bne.n	80017cc <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	08da      	lsrs	r2, r3, #3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	3208      	adds	r2, #8
 8001788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800178c:	617b      	str	r3, [r7, #20]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	f003 0307 	and.w	r3, r3, #7
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	220f      	movs	r2, #15
 8001798:	fa02 f303 	lsl.w	r3, r2, r3
 800179c:	43db      	mvns	r3, r3
 800179e:	697a      	ldr	r2, [r7, #20]
 80017a0:	4013      	ands	r3, r2
 80017a2:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	691b      	ldr	r3, [r3, #16]
 80017a8:	f003 020f 	and.w	r2, r3, #15
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	f003 0307 	and.w	r3, r3, #7
 80017b2:	009b      	lsls	r3, r3, #2
 80017b4:	fa02 f303 	lsl.w	r3, r2, r3
 80017b8:	697a      	ldr	r2, [r7, #20]
 80017ba:	4313      	orrs	r3, r2
 80017bc:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 80017be:	693b      	ldr	r3, [r7, #16]
 80017c0:	08da      	lsrs	r2, r3, #3
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	3208      	adds	r2, #8
 80017c6:	6979      	ldr	r1, [r7, #20]
 80017c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	2203      	movs	r2, #3
 80017d8:	fa02 f303 	lsl.w	r3, r2, r3
 80017dc:	43db      	mvns	r3, r3
 80017de:	697a      	ldr	r2, [r7, #20]
 80017e0:	4013      	ands	r3, r2
 80017e2:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	f003 0203 	and.w	r2, r3, #3
 80017ec:	693b      	ldr	r3, [r7, #16]
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	697a      	ldr	r2, [r7, #20]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	697a      	ldr	r2, [r7, #20]
 80017fe:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	685b      	ldr	r3, [r3, #4]
 8001804:	2b01      	cmp	r3, #1
 8001806:	d00b      	beq.n	8001820 <HAL_GPIO_Init+0xd8>
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	2b02      	cmp	r3, #2
 800180e:	d007      	beq.n	8001820 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001814:	2b11      	cmp	r3, #17
 8001816:	d003      	beq.n	8001820 <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	2b12      	cmp	r3, #18
 800181e:	d130      	bne.n	8001882 <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	689b      	ldr	r3, [r3, #8]
 8001824:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	005b      	lsls	r3, r3, #1
 800182a:	2203      	movs	r2, #3
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	43db      	mvns	r3, r3
 8001832:	697a      	ldr	r2, [r7, #20]
 8001834:	4013      	ands	r3, r2
 8001836:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	68da      	ldr	r2, [r3, #12]
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	005b      	lsls	r3, r3, #1
 8001840:	fa02 f303 	lsl.w	r3, r2, r3
 8001844:	697a      	ldr	r2, [r7, #20]
 8001846:	4313      	orrs	r3, r2
 8001848:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	697a      	ldr	r2, [r7, #20]
 800184e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001856:	2201      	movs	r2, #1
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	fa02 f303 	lsl.w	r3, r2, r3
 800185e:	43db      	mvns	r3, r3
 8001860:	697a      	ldr	r2, [r7, #20]
 8001862:	4013      	ands	r3, r2
 8001864:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	091b      	lsrs	r3, r3, #4
 800186c:	f003 0201 	and.w	r2, r3, #1
 8001870:	693b      	ldr	r3, [r7, #16]
 8001872:	fa02 f303 	lsl.w	r3, r2, r3
 8001876:	697a      	ldr	r2, [r7, #20]
 8001878:	4313      	orrs	r3, r2
 800187a:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	697a      	ldr	r2, [r7, #20]
 8001880:	605a      	str	r2, [r3, #4]
      }

      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f003 0303 	and.w	r3, r3, #3
 800188a:	2b03      	cmp	r3, #3
 800188c:	d109      	bne.n	80018a2 <HAL_GPIO_Init+0x15a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800188e:	683b      	ldr	r3, [r7, #0]
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	f003 0303 	and.w	r3, r3, #3
      if (((pGPIO_Init->Mode & GPIO_MODE) != GPIO_MODE_ANALOG) ||
 8001896:	2b03      	cmp	r3, #3
 8001898:	d11b      	bne.n	80018d2 <HAL_GPIO_Init+0x18a>
          (((pGPIO_Init->Mode & GPIO_MODE) == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	689b      	ldr	r3, [r3, #8]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d017      	beq.n	80018d2 <HAL_GPIO_Init+0x18a>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	68db      	ldr	r3, [r3, #12]
 80018a6:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80018a8:	693b      	ldr	r3, [r7, #16]
 80018aa:	005b      	lsls	r3, r3, #1
 80018ac:	2203      	movs	r2, #3
 80018ae:	fa02 f303 	lsl.w	r3, r2, r3
 80018b2:	43db      	mvns	r3, r3
 80018b4:	697a      	ldr	r2, [r7, #20]
 80018b6:	4013      	ands	r3, r2
 80018b8:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	689a      	ldr	r2, [r3, #8]
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	005b      	lsls	r3, r3, #1
 80018c2:	fa02 f303 	lsl.w	r3, r2, r3
 80018c6:	697a      	ldr	r2, [r7, #20]
 80018c8:	4313      	orrs	r3, r2
 80018ca:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	697a      	ldr	r2, [r7, #20]
 80018d0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685b      	ldr	r3, [r3, #4]
 80018d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d07c      	beq.n	80019d8 <HAL_GPIO_Init+0x290>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 80018de:	4a47      	ldr	r2, [pc, #284]	@ (80019fc <HAL_GPIO_Init+0x2b4>)
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	089b      	lsrs	r3, r3, #2
 80018e4:	3318      	adds	r3, #24
 80018e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018ea:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	f003 0303 	and.w	r3, r3, #3
 80018f2:	00db      	lsls	r3, r3, #3
 80018f4:	220f      	movs	r2, #15
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	43db      	mvns	r3, r3
 80018fc:	697a      	ldr	r2, [r7, #20]
 80018fe:	4013      	ands	r3, r2
 8001900:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	0a9a      	lsrs	r2, r3, #10
 8001906:	4b3e      	ldr	r3, [pc, #248]	@ (8001a00 <HAL_GPIO_Init+0x2b8>)
 8001908:	4013      	ands	r3, r2
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	f002 0203 	and.w	r2, r2, #3
 8001910:	00d2      	lsls	r2, r2, #3
 8001912:	4093      	lsls	r3, r2
 8001914:	697a      	ldr	r2, [r7, #20]
 8001916:	4313      	orrs	r3, r2
 8001918:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 800191a:	4938      	ldr	r1, [pc, #224]	@ (80019fc <HAL_GPIO_Init+0x2b4>)
 800191c:	693b      	ldr	r3, [r7, #16]
 800191e:	089b      	lsrs	r3, r3, #2
 8001920:	3318      	adds	r3, #24
 8001922:	697a      	ldr	r2, [r7, #20]
 8001924:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8001928:	4b34      	ldr	r3, [pc, #208]	@ (80019fc <HAL_GPIO_Init+0x2b4>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	43db      	mvns	r3, r3
 8001932:	697a      	ldr	r2, [r7, #20]
 8001934:	4013      	ands	r3, r2
 8001936:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001940:	2b00      	cmp	r3, #0
 8001942:	d003      	beq.n	800194c <HAL_GPIO_Init+0x204>
        {
          tmp |= iocurrent;
 8001944:	697a      	ldr	r2, [r7, #20]
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	4313      	orrs	r3, r2
 800194a:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 800194c:	4a2b      	ldr	r2, [pc, #172]	@ (80019fc <HAL_GPIO_Init+0x2b4>)
 800194e:	697b      	ldr	r3, [r7, #20]
 8001950:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8001952:	4b2a      	ldr	r3, [pc, #168]	@ (80019fc <HAL_GPIO_Init+0x2b4>)
 8001954:	685b      	ldr	r3, [r3, #4]
 8001956:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	43db      	mvns	r3, r3
 800195c:	697a      	ldr	r2, [r7, #20]
 800195e:	4013      	ands	r3, r2
 8001960:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800196a:	2b00      	cmp	r3, #0
 800196c:	d003      	beq.n	8001976 <HAL_GPIO_Init+0x22e>
        {
          tmp |= iocurrent;
 800196e:	697a      	ldr	r2, [r7, #20]
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	4313      	orrs	r3, r2
 8001974:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8001976:	4a21      	ldr	r2, [pc, #132]	@ (80019fc <HAL_GPIO_Init+0x2b4>)
 8001978:	697b      	ldr	r3, [r7, #20]
 800197a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800197c:	4b1f      	ldr	r3, [pc, #124]	@ (80019fc <HAL_GPIO_Init+0x2b4>)
 800197e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001982:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	43db      	mvns	r3, r3
 8001988:	697a      	ldr	r2, [r7, #20]
 800198a:	4013      	ands	r3, r2
 800198c:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d003      	beq.n	80019a2 <HAL_GPIO_Init+0x25a>
        {
          tmp |= iocurrent;
 800199a:	697a      	ldr	r2, [r7, #20]
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	4313      	orrs	r3, r2
 80019a0:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 80019a2:	4a16      	ldr	r2, [pc, #88]	@ (80019fc <HAL_GPIO_Init+0x2b4>)
 80019a4:	697b      	ldr	r3, [r7, #20]
 80019a6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 80019aa:	4b14      	ldr	r3, [pc, #80]	@ (80019fc <HAL_GPIO_Init+0x2b4>)
 80019ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80019b0:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	43db      	mvns	r3, r3
 80019b6:	697a      	ldr	r2, [r7, #20]
 80019b8:	4013      	ands	r3, r2
 80019ba:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d003      	beq.n	80019d0 <HAL_GPIO_Init+0x288>
        {
          tmp |= iocurrent;
 80019c8:	697a      	ldr	r2, [r7, #20]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	4313      	orrs	r3, r2
 80019ce:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 80019d0:	4a0a      	ldr	r2, [pc, #40]	@ (80019fc <HAL_GPIO_Init+0x2b4>)
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	3301      	adds	r3, #1
 80019dc:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80019de:	683b      	ldr	r3, [r7, #0]
 80019e0:	681a      	ldr	r2, [r3, #0]
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	fa22 f303 	lsr.w	r3, r2, r3
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	f47f aeb5 	bne.w	8001758 <HAL_GPIO_Init+0x10>
  }
}
 80019ee:	bf00      	nop
 80019f0:	bf00      	nop
 80019f2:	371c      	adds	r7, #28
 80019f4:	46bd      	mov	sp, r7
 80019f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fa:	4770      	bx	lr
 80019fc:	44022000 	.word	0x44022000
 8001a00:	002f7f7f 	.word	0x002f7f7f

08001a04 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001a04:	b480      	push	{r7}
 8001a06:	b087      	sub	sp, #28
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	6078      	str	r0, [r7, #4]
 8001a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8001a12:	e0a0      	b.n	8001b56 <HAL_GPIO_DeInit+0x152>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8001a14:	2201      	movs	r2, #1
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1c:	683a      	ldr	r2, [r7, #0]
 8001a1e:	4013      	ands	r3, r2
 8001a20:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0U)
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	f000 8093 	beq.w	8001b50 <HAL_GPIO_DeInit+0x14c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = EXTI->EXTICR[position >> 2U];
 8001a2a:	4a52      	ldr	r2, [pc, #328]	@ (8001b74 <HAL_GPIO_DeInit+0x170>)
 8001a2c:	697b      	ldr	r3, [r7, #20]
 8001a2e:	089b      	lsrs	r3, r3, #2
 8001a30:	3318      	adds	r3, #24
 8001a32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a36:	60fb      	str	r3, [r7, #12]
      tmp &= ((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	f003 0303 	and.w	r3, r3, #3
 8001a3e:	00db      	lsls	r3, r3, #3
 8001a40:	220f      	movs	r2, #15
 8001a42:	fa02 f303 	lsl.w	r3, r2, r3
 8001a46:	68fa      	ldr	r2, [r7, #12]
 8001a48:	4013      	ands	r3, r2
 8001a4a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos)))
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	0a9a      	lsrs	r2, r3, #10
 8001a50:	4b49      	ldr	r3, [pc, #292]	@ (8001b78 <HAL_GPIO_DeInit+0x174>)
 8001a52:	4013      	ands	r3, r2
 8001a54:	697a      	ldr	r2, [r7, #20]
 8001a56:	f002 0203 	and.w	r2, r2, #3
 8001a5a:	00d2      	lsls	r2, r2, #3
 8001a5c:	4093      	lsls	r3, r2
 8001a5e:	68fa      	ldr	r2, [r7, #12]
 8001a60:	429a      	cmp	r2, r3
 8001a62:	d136      	bne.n	8001ad2 <HAL_GPIO_DeInit+0xce>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001a64:	4b43      	ldr	r3, [pc, #268]	@ (8001b74 <HAL_GPIO_DeInit+0x170>)
 8001a66:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	43db      	mvns	r3, r3
 8001a6e:	4941      	ldr	r1, [pc, #260]	@ (8001b74 <HAL_GPIO_DeInit+0x170>)
 8001a70:	4013      	ands	r3, r2
 8001a72:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8001a76:	4b3f      	ldr	r3, [pc, #252]	@ (8001b74 <HAL_GPIO_DeInit+0x170>)
 8001a78:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	43db      	mvns	r3, r3
 8001a80:	493c      	ldr	r1, [pc, #240]	@ (8001b74 <HAL_GPIO_DeInit+0x170>)
 8001a82:	4013      	ands	r3, r2
 8001a84:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8001a88:	4b3a      	ldr	r3, [pc, #232]	@ (8001b74 <HAL_GPIO_DeInit+0x170>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	43db      	mvns	r3, r3
 8001a90:	4938      	ldr	r1, [pc, #224]	@ (8001b74 <HAL_GPIO_DeInit+0x170>)
 8001a92:	4013      	ands	r3, r2
 8001a94:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8001a96:	4b37      	ldr	r3, [pc, #220]	@ (8001b74 <HAL_GPIO_DeInit+0x170>)
 8001a98:	685a      	ldr	r2, [r3, #4]
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	43db      	mvns	r3, r3
 8001a9e:	4935      	ldr	r1, [pc, #212]	@ (8001b74 <HAL_GPIO_DeInit+0x170>)
 8001aa0:	4013      	ands	r3, r2
 8001aa2:	604b      	str	r3, [r1, #4]

        tmp = (0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos);
 8001aa4:	697b      	ldr	r3, [r7, #20]
 8001aa6:	f003 0303 	and.w	r3, r3, #3
 8001aaa:	00db      	lsls	r3, r3, #3
 8001aac:	220f      	movs	r2, #15
 8001aae:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab2:	60fb      	str	r3, [r7, #12]
        EXTI->EXTICR[position >> 2U] &= ~tmp;
 8001ab4:	4a2f      	ldr	r2, [pc, #188]	@ (8001b74 <HAL_GPIO_DeInit+0x170>)
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	089b      	lsrs	r3, r3, #2
 8001aba:	3318      	adds	r3, #24
 8001abc:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	43da      	mvns	r2, r3
 8001ac4:	482b      	ldr	r0, [pc, #172]	@ (8001b74 <HAL_GPIO_DeInit+0x170>)
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	089b      	lsrs	r3, r3, #2
 8001aca:	400a      	ands	r2, r1
 8001acc:	3318      	adds	r3, #24
 8001ace:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	005b      	lsls	r3, r3, #1
 8001ada:	2103      	movs	r1, #3
 8001adc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ae0:	431a      	orrs	r2, r3
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8001ae6:	697b      	ldr	r3, [r7, #20]
 8001ae8:	08da      	lsrs	r2, r3, #3
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	3208      	adds	r2, #8
 8001aee:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	f003 0307 	and.w	r3, r3, #7
 8001af8:	009b      	lsls	r3, r3, #2
 8001afa:	220f      	movs	r2, #15
 8001afc:	fa02 f303 	lsl.w	r3, r2, r3
 8001b00:	43db      	mvns	r3, r3
 8001b02:	697a      	ldr	r2, [r7, #20]
 8001b04:	08d2      	lsrs	r2, r2, #3
 8001b06:	4019      	ands	r1, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	3208      	adds	r2, #8
 8001b0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689a      	ldr	r2, [r3, #8]
 8001b14:	697b      	ldr	r3, [r7, #20]
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	2103      	movs	r1, #3
 8001b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8001b1e:	43db      	mvns	r3, r3
 8001b20:	401a      	ands	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	685a      	ldr	r2, [r3, #4]
 8001b2a:	2101      	movs	r1, #1
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b32:	43db      	mvns	r3, r3
 8001b34:	401a      	ands	r2, r3
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	68da      	ldr	r2, [r3, #12]
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	005b      	lsls	r3, r3, #1
 8001b42:	2103      	movs	r1, #3
 8001b44:	fa01 f303 	lsl.w	r3, r1, r3
 8001b48:	43db      	mvns	r3, r3
 8001b4a:	401a      	ands	r2, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	60da      	str	r2, [r3, #12]
    }

    position++;
 8001b50:	697b      	ldr	r3, [r7, #20]
 8001b52:	3301      	adds	r3, #1
 8001b54:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 8001b56:	683a      	ldr	r2, [r7, #0]
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	f47f af58 	bne.w	8001a14 <HAL_GPIO_DeInit+0x10>
  }
}
 8001b64:	bf00      	nop
 8001b66:	bf00      	nop
 8001b68:	371c      	adds	r7, #28
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	44022000 	.word	0x44022000
 8001b78:	002f7f7f 	.word	0x002f7f7f

08001b7c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pOscInitStruct)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b088      	sub	sp, #32
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  uint32_t temp_pllckselr;
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pOscInitStruct == NULL)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d102      	bne.n	8001b90 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	f000 bc28 	b.w	80023e0 <HAL_RCC_OscConfig+0x864>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pOscInitStruct->OscillatorType));
  temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b90:	4b94      	ldr	r3, [pc, #592]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001b92:	69db      	ldr	r3, [r3, #28]
 8001b94:	f003 0318 	and.w	r3, r3, #24
 8001b98:	61fb      	str	r3, [r7, #28]
  temp_pllckselr = __HAL_RCC_GET_PLL1_OSCSOURCE();
 8001b9a:	4b92      	ldr	r3, [pc, #584]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001b9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b9e:	f003 0303 	and.w	r3, r3, #3
 8001ba2:	61bb      	str	r3, [r7, #24]

  /*----------------------------- CSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f003 0310 	and.w	r3, r3, #16
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d05b      	beq.n	8001c68 <HAL_RCC_OscConfig+0xec>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(pOscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(pOscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 8001bb0:	69fb      	ldr	r3, [r7, #28]
 8001bb2:	2b08      	cmp	r3, #8
 8001bb4:	d005      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x46>
 8001bb6:	69fb      	ldr	r3, [r7, #28]
 8001bb8:	2b18      	cmp	r3, #24
 8001bba:	d114      	bne.n	8001be6 <HAL_RCC_OscConfig+0x6a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_CSI)))
 8001bbc:	69bb      	ldr	r3, [r7, #24]
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d111      	bne.n	8001be6 <HAL_RCC_OscConfig+0x6a>
    {
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	69db      	ldr	r3, [r3, #28]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d102      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	f000 bc08 	b.w	80023e0 <HAL_RCC_OscConfig+0x864>

      /* Otherwise, just the calibration and CSI is allowed */
      else
      {
        /* Adjusts the Internal Low-power oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001bd0:	4b84      	ldr	r3, [pc, #528]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001bd2:	699b      	ldr	r3, [r3, #24]
 8001bd4:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6a1b      	ldr	r3, [r3, #32]
 8001bdc:	041b      	lsls	r3, r3, #16
 8001bde:	4981      	ldr	r1, [pc, #516]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001be0:	4313      	orrs	r3, r2
 8001be2:	618b      	str	r3, [r1, #24]
      if (pOscInitStruct->CSIState == RCC_CSI_OFF)
 8001be4:	e040      	b.n	8001c68 <HAL_RCC_OscConfig+0xec>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((pOscInitStruct->CSIState) != RCC_CSI_OFF)
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	69db      	ldr	r3, [r3, #28]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d023      	beq.n	8001c36 <HAL_RCC_OscConfig+0xba>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8001bee:	4b7d      	ldr	r3, [pc, #500]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	4a7c      	ldr	r2, [pc, #496]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001bf4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bf8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bfa:	f7ff f909 	bl	8000e10 <HAL_GetTick>
 8001bfe:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001c00:	e008      	b.n	8001c14 <HAL_RCC_OscConfig+0x98>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001c02:	f7ff f905 	bl	8000e10 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e3e5      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8001c14:	4b73      	ldr	r3, [pc, #460]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d0f0      	beq.n	8001c02 <HAL_RCC_OscConfig+0x86>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->CSICalibrationValue);
 8001c20:	4b70      	ldr	r3, [pc, #448]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6a1b      	ldr	r3, [r3, #32]
 8001c2c:	041b      	lsls	r3, r3, #16
 8001c2e:	496d      	ldr	r1, [pc, #436]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001c30:	4313      	orrs	r3, r2
 8001c32:	618b      	str	r3, [r1, #24]
 8001c34:	e018      	b.n	8001c68 <HAL_RCC_OscConfig+0xec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8001c36:	4b6b      	ldr	r3, [pc, #428]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4a6a      	ldr	r2, [pc, #424]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001c3c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c40:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c42:	f7ff f8e5 	bl	8000e10 <HAL_GetTick>
 8001c46:	6178      	str	r0, [r7, #20]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001c48:	e008      	b.n	8001c5c <HAL_RCC_OscConfig+0xe0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 8001c4a:	f7ff f8e1 	bl	8000e10 <HAL_GetTick>
 8001c4e:	4602      	mov	r2, r0
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	1ad3      	subs	r3, r2, r3
 8001c54:	2b02      	cmp	r3, #2
 8001c56:	d901      	bls.n	8001c5c <HAL_RCC_OscConfig+0xe0>
          {
            return HAL_TIMEOUT;
 8001c58:	2303      	movs	r3, #3
 8001c5a:	e3c1      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8001c5c:	4b61      	ldr	r3, [pc, #388]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d1f0      	bne.n	8001c4a <HAL_RCC_OscConfig+0xce>
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0301 	and.w	r3, r3, #1
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	f000 80a0 	beq.w	8001db6 <HAL_RCC_OscConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pOscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	2b10      	cmp	r3, #16
 8001c7a:	d005      	beq.n	8001c88 <HAL_RCC_OscConfig+0x10c>
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	2b18      	cmp	r3, #24
 8001c80:	d109      	bne.n	8001c96 <HAL_RCC_OscConfig+0x11a>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSE)))
 8001c82:	69bb      	ldr	r3, [r7, #24]
 8001c84:	2b03      	cmp	r3, #3
 8001c86:	d106      	bne.n	8001c96 <HAL_RCC_OscConfig+0x11a>
    {
      if (pOscInitStruct->HSEState == RCC_HSE_OFF)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	f040 8092 	bne.w	8001db6 <HAL_RCC_OscConfig+0x23a>
      {
        return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e3a4      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pOscInitStruct->HSEState);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	685b      	ldr	r3, [r3, #4]
 8001c9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001c9e:	d106      	bne.n	8001cae <HAL_RCC_OscConfig+0x132>
 8001ca0:	4b50      	ldr	r3, [pc, #320]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a4f      	ldr	r2, [pc, #316]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001ca6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001caa:	6013      	str	r3, [r2, #0]
 8001cac:	e058      	b.n	8001d60 <HAL_RCC_OscConfig+0x1e4>
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	685b      	ldr	r3, [r3, #4]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d112      	bne.n	8001cdc <HAL_RCC_OscConfig+0x160>
 8001cb6:	4b4b      	ldr	r3, [pc, #300]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	4a4a      	ldr	r2, [pc, #296]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001cbc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001cc0:	6013      	str	r3, [r2, #0]
 8001cc2:	4b48      	ldr	r3, [pc, #288]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4a47      	ldr	r2, [pc, #284]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001cc8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001ccc:	6013      	str	r3, [r2, #0]
 8001cce:	4b45      	ldr	r3, [pc, #276]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a44      	ldr	r2, [pc, #272]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001cd4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001cd8:	6013      	str	r3, [r2, #0]
 8001cda:	e041      	b.n	8001d60 <HAL_RCC_OscConfig+0x1e4>
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	685b      	ldr	r3, [r3, #4]
 8001ce0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001ce4:	d112      	bne.n	8001d0c <HAL_RCC_OscConfig+0x190>
 8001ce6:	4b3f      	ldr	r3, [pc, #252]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4a3e      	ldr	r2, [pc, #248]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001cec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001cf0:	6013      	str	r3, [r2, #0]
 8001cf2:	4b3c      	ldr	r3, [pc, #240]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a3b      	ldr	r2, [pc, #236]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001cf8:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001cfc:	6013      	str	r3, [r2, #0]
 8001cfe:	4b39      	ldr	r3, [pc, #228]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a38      	ldr	r2, [pc, #224]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d08:	6013      	str	r3, [r2, #0]
 8001d0a:	e029      	b.n	8001d60 <HAL_RCC_OscConfig+0x1e4>
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8001d14:	d112      	bne.n	8001d3c <HAL_RCC_OscConfig+0x1c0>
 8001d16:	4b33      	ldr	r3, [pc, #204]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4a32      	ldr	r2, [pc, #200]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001d20:	6013      	str	r3, [r2, #0]
 8001d22:	4b30      	ldr	r3, [pc, #192]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a2f      	ldr	r2, [pc, #188]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d28:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001d2c:	6013      	str	r3, [r2, #0]
 8001d2e:	4b2d      	ldr	r3, [pc, #180]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a2c      	ldr	r2, [pc, #176]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d38:	6013      	str	r3, [r2, #0]
 8001d3a:	e011      	b.n	8001d60 <HAL_RCC_OscConfig+0x1e4>
 8001d3c:	4b29      	ldr	r3, [pc, #164]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	4a28      	ldr	r2, [pc, #160]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d42:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d46:	6013      	str	r3, [r2, #0]
 8001d48:	4b26      	ldr	r3, [pc, #152]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a25      	ldr	r2, [pc, #148]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d4e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001d52:	6013      	str	r3, [r2, #0]
 8001d54:	4b23      	ldr	r3, [pc, #140]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a22      	ldr	r2, [pc, #136]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d5a:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001d5e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pOscInitStruct->HSEState != RCC_HSE_OFF)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d013      	beq.n	8001d90 <HAL_RCC_OscConfig+0x214>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d68:	f7ff f852 	bl	8000e10 <HAL_GetTick>
 8001d6c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d6e:	e008      	b.n	8001d82 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001d70:	f7ff f84e 	bl	8000e10 <HAL_GetTick>
 8001d74:	4602      	mov	r2, r0
 8001d76:	697b      	ldr	r3, [r7, #20]
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	2b64      	cmp	r3, #100	@ 0x64
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e32e      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d82:	4b18      	ldr	r3, [pc, #96]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d0f0      	beq.n	8001d70 <HAL_RCC_OscConfig+0x1f4>
 8001d8e:	e012      	b.n	8001db6 <HAL_RCC_OscConfig+0x23a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d90:	f7ff f83e 	bl	8000e10 <HAL_GetTick>
 8001d94:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001d96:	e008      	b.n	8001daa <HAL_RCC_OscConfig+0x22e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8001d98:	f7ff f83a 	bl	8000e10 <HAL_GetTick>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	1ad3      	subs	r3, r2, r3
 8001da2:	2b64      	cmp	r3, #100	@ 0x64
 8001da4:	d901      	bls.n	8001daa <HAL_RCC_OscConfig+0x22e>
          {
            return HAL_TIMEOUT;
 8001da6:	2303      	movs	r3, #3
 8001da8:	e31a      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001daa:	4b0e      	ldr	r3, [pc, #56]	@ (8001de4 <HAL_RCC_OscConfig+0x268>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d1f0      	bne.n	8001d98 <HAL_RCC_OscConfig+0x21c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0302 	and.w	r3, r3, #2
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	f000 809a 	beq.w	8001ef8 <HAL_RCC_OscConfig+0x37c>
    assert_param(IS_RCC_HSI(pOscInitStruct->HSIState));
    assert_param(IS_RCC_HSIDIV(pOscInitStruct->HSIDiv));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pOscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8001dc4:	69fb      	ldr	r3, [r7, #28]
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d005      	beq.n	8001dd6 <HAL_RCC_OscConfig+0x25a>
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	2b18      	cmp	r3, #24
 8001dce:	d149      	bne.n	8001e64 <HAL_RCC_OscConfig+0x2e8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckselr == RCC_PLL1_SOURCE_HSI)))
 8001dd0:	69bb      	ldr	r3, [r7, #24]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d146      	bne.n	8001e64 <HAL_RCC_OscConfig+0x2e8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d104      	bne.n	8001de8 <HAL_RCC_OscConfig+0x26c>
      {
        return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e2fe      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
 8001de2:	bf00      	nop
 8001de4:	44020c00 	.word	0x44020c00
      /* Otherwise, HSI calibration and division may be allowed */
      else
      {

        /* HSI division is allowed if HSI is used as system clock */
        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d11c      	bne.n	8001e28 <HAL_RCC_OscConfig+0x2ac>
        {
          if (__HAL_RCC_GET_HSI_DIVIDER() != (pOscInitStruct->HSIDiv))
 8001dee:	4b9a      	ldr	r3, [pc, #616]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0218 	and.w	r2, r3, #24
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	691b      	ldr	r3, [r3, #16]
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d014      	beq.n	8001e28 <HAL_RCC_OscConfig+0x2ac>
          {
            /* Adjust the HSI division factor */
            __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001dfe:	4b96      	ldr	r3, [pc, #600]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f023 0218 	bic.w	r2, r3, #24
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	691b      	ldr	r3, [r3, #16]
 8001e0a:	4993      	ldr	r1, [pc, #588]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	600b      	str	r3, [r1, #0]

            /* Update the SystemCoreClock global variable with new HSI value  */
            (void) HAL_RCC_GetHCLKFreq();
 8001e10:	f000 fdd0 	bl	80029b4 <HAL_RCC_GetHCLKFreq>

            /* Configure the source of time base considering new system clocks settings*/
            if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001e14:	4b91      	ldr	r3, [pc, #580]	@ (800205c <HAL_RCC_OscConfig+0x4e0>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7fe ff6f 	bl	8000cfc <HAL_InitTick>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <HAL_RCC_OscConfig+0x2ac>
            {
              return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e2db      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
            }
          }
        }

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e28:	f7fe fff2 	bl	8000e10 <HAL_GetTick>
 8001e2c:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e2e:	e008      	b.n	8001e42 <HAL_RCC_OscConfig+0x2c6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001e30:	f7fe ffee 	bl	8000e10 <HAL_GetTick>
 8001e34:	4602      	mov	r2, r0
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d901      	bls.n	8001e42 <HAL_RCC_OscConfig+0x2c6>
          {
            return HAL_TIMEOUT;
 8001e3e:	2303      	movs	r3, #3
 8001e40:	e2ce      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e42:	4b85      	ldr	r3, [pc, #532]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 0302 	and.w	r3, r3, #2
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d0f0      	beq.n	8001e30 <HAL_RCC_OscConfig+0x2b4>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001e4e:	4b82      	ldr	r3, [pc, #520]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001e50:	691b      	ldr	r3, [r3, #16]
 8001e52:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	695b      	ldr	r3, [r3, #20]
 8001e5a:	041b      	lsls	r3, r3, #16
 8001e5c:	497e      	ldr	r1, [pc, #504]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	610b      	str	r3, [r1, #16]
      if (pOscInitStruct->HSIState == RCC_HSI_OFF)
 8001e62:	e049      	b.n	8001ef8 <HAL_RCC_OscConfig+0x37c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pOscInitStruct->HSIState != RCC_HSI_OFF)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	68db      	ldr	r3, [r3, #12]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d02c      	beq.n	8001ec6 <HAL_RCC_OscConfig+0x34a>
      {
        /* Adjust the HSI division factor */
        __HAL_RCC_HSI_DIVIDER_CONFIG(pOscInitStruct->HSIDiv);
 8001e6c:	4b7a      	ldr	r3, [pc, #488]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f023 0218 	bic.w	r2, r3, #24
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	691b      	ldr	r3, [r3, #16]
 8001e78:	4977      	ldr	r1, [pc, #476]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	600b      	str	r3, [r1, #0]

        /* Enable the HSI oscillator */
        __HAL_RCC_HSI_ENABLE();
 8001e7e:	4b76      	ldr	r3, [pc, #472]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a75      	ldr	r2, [pc, #468]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001e84:	f043 0301 	orr.w	r3, r3, #1
 8001e88:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e8a:	f7fe ffc1 	bl	8000e10 <HAL_GetTick>
 8001e8e:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e90:	e008      	b.n	8001ea4 <HAL_RCC_OscConfig+0x328>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001e92:	f7fe ffbd 	bl	8000e10 <HAL_GetTick>
 8001e96:	4602      	mov	r2, r0
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	1ad3      	subs	r3, r2, r3
 8001e9c:	2b02      	cmp	r3, #2
 8001e9e:	d901      	bls.n	8001ea4 <HAL_RCC_OscConfig+0x328>
          {
            return HAL_TIMEOUT;
 8001ea0:	2303      	movs	r3, #3
 8001ea2:	e29d      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ea4:	4b6c      	ldr	r3, [pc, #432]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0302 	and.w	r3, r3, #2
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d0f0      	beq.n	8001e92 <HAL_RCC_OscConfig+0x316>
          }
        }

        /* Adjust the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pOscInitStruct->HSICalibrationValue);
 8001eb0:	4b69      	ldr	r3, [pc, #420]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001eb2:	691b      	ldr	r3, [r3, #16]
 8001eb4:	f423 02fe 	bic.w	r2, r3, #8323072	@ 0x7f0000
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	695b      	ldr	r3, [r3, #20]
 8001ebc:	041b      	lsls	r3, r3, #16
 8001ebe:	4966      	ldr	r1, [pc, #408]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	610b      	str	r3, [r1, #16]
 8001ec4:	e018      	b.n	8001ef8 <HAL_RCC_OscConfig+0x37c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ec6:	4b64      	ldr	r3, [pc, #400]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4a63      	ldr	r2, [pc, #396]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001ecc:	f023 0301 	bic.w	r3, r3, #1
 8001ed0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ed2:	f7fe ff9d 	bl	8000e10 <HAL_GetTick>
 8001ed6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001ed8:	e008      	b.n	8001eec <HAL_RCC_OscConfig+0x370>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8001eda:	f7fe ff99 	bl	8000e10 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	2b02      	cmp	r3, #2
 8001ee6:	d901      	bls.n	8001eec <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8001ee8:	2303      	movs	r3, #3
 8001eea:	e279      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001eec:	4b5a      	ldr	r3, [pc, #360]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0302 	and.w	r3, r3, #2
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d1f0      	bne.n	8001eda <HAL_RCC_OscConfig+0x35e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0308 	and.w	r3, r3, #8
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d03c      	beq.n	8001f7e <HAL_RCC_OscConfig+0x402>
    assert_param(IS_RCC_LSI(pOscInitStruct->LSIState));

    /* Update LSI configuration in Backup Domain control register    */

    /* Check the LSI State */
    if (pOscInitStruct->LSIState != RCC_LSI_OFF)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	699b      	ldr	r3, [r3, #24]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d01c      	beq.n	8001f46 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001f0c:	4b52      	ldr	r3, [pc, #328]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001f0e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f12:	4a51      	ldr	r2, [pc, #324]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001f14:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001f18:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f1c:	f7fe ff78 	bl	8000e10 <HAL_GetTick>
 8001f20:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001f22:	e008      	b.n	8001f36 <HAL_RCC_OscConfig+0x3ba>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001f24:	f7fe ff74 	bl	8000e10 <HAL_GetTick>
 8001f28:	4602      	mov	r2, r0
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	1ad3      	subs	r3, r2, r3
 8001f2e:	2b02      	cmp	r3, #2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e254      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8001f36:	4b48      	ldr	r3, [pc, #288]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001f38:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d0ef      	beq.n	8001f24 <HAL_RCC_OscConfig+0x3a8>
 8001f44:	e01b      	b.n	8001f7e <HAL_RCC_OscConfig+0x402>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f46:	4b44      	ldr	r3, [pc, #272]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001f48:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f4c:	4a42      	ldr	r2, [pc, #264]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001f4e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8001f52:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001f56:	f7fe ff5b 	bl	8000e10 <HAL_GetTick>
 8001f5a:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001f5c:	e008      	b.n	8001f70 <HAL_RCC_OscConfig+0x3f4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8001f5e:	f7fe ff57 	bl	8000e10 <HAL_GetTick>
 8001f62:	4602      	mov	r2, r0
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	1ad3      	subs	r3, r2, r3
 8001f68:	2b02      	cmp	r3, #2
 8001f6a:	d901      	bls.n	8001f70 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001f6c:	2303      	movs	r3, #3
 8001f6e:	e237      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8001f70:	4b39      	ldr	r3, [pc, #228]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001f72:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1ef      	bne.n	8001f5e <HAL_RCC_OscConfig+0x3e2>
      }
    }

  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f003 0304 	and.w	r3, r3, #4
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	f000 80d2 	beq.w	8002130 <HAL_RCC_OscConfig+0x5b4>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pOscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain */
    if (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001f8c:	4b34      	ldr	r3, [pc, #208]	@ (8002060 <HAL_RCC_OscConfig+0x4e4>)
 8001f8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f90:	f003 0301 	and.w	r3, r3, #1
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d118      	bne.n	8001fca <HAL_RCC_OscConfig+0x44e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 8001f98:	4b31      	ldr	r3, [pc, #196]	@ (8002060 <HAL_RCC_OscConfig+0x4e4>)
 8001f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f9c:	4a30      	ldr	r2, [pc, #192]	@ (8002060 <HAL_RCC_OscConfig+0x4e4>)
 8001f9e:	f043 0301 	orr.w	r3, r3, #1
 8001fa2:	6253      	str	r3, [r2, #36]	@ 0x24

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fa4:	f7fe ff34 	bl	8000e10 <HAL_GetTick>
 8001fa8:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001faa:	e008      	b.n	8001fbe <HAL_RCC_OscConfig+0x442>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fac:	f7fe ff30 	bl	8000e10 <HAL_GetTick>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	697b      	ldr	r3, [r7, #20]
 8001fb4:	1ad3      	subs	r3, r2, r3
 8001fb6:	2b02      	cmp	r3, #2
 8001fb8:	d901      	bls.n	8001fbe <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8001fba:	2303      	movs	r3, #3
 8001fbc:	e210      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
      while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8001fbe:	4b28      	ldr	r3, [pc, #160]	@ (8002060 <HAL_RCC_OscConfig+0x4e4>)
 8001fc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc2:	f003 0301 	and.w	r3, r3, #1
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d0f0      	beq.n	8001fac <HAL_RCC_OscConfig+0x430>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(pOscInitStruct->LSEState);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	2b01      	cmp	r3, #1
 8001fd0:	d108      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x468>
 8001fd2:	4b21      	ldr	r3, [pc, #132]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001fd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001fd8:	4a1f      	ldr	r2, [pc, #124]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001fda:	f043 0301 	orr.w	r3, r3, #1
 8001fde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001fe2:	e074      	b.n	80020ce <HAL_RCC_OscConfig+0x552>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	689b      	ldr	r3, [r3, #8]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d118      	bne.n	800201e <HAL_RCC_OscConfig+0x4a2>
 8001fec:	4b1a      	ldr	r3, [pc, #104]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001fee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001ff2:	4a19      	ldr	r2, [pc, #100]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001ff4:	f023 0301 	bic.w	r3, r3, #1
 8001ff8:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001ffc:	4b16      	ldr	r3, [pc, #88]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8001ffe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002002:	4a15      	ldr	r2, [pc, #84]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8002004:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002008:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800200c:	4b12      	ldr	r3, [pc, #72]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 800200e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002012:	4a11      	ldr	r2, [pc, #68]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8002014:	f023 0304 	bic.w	r3, r3, #4
 8002018:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800201c:	e057      	b.n	80020ce <HAL_RCC_OscConfig+0x552>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	2b05      	cmp	r3, #5
 8002024:	d11e      	bne.n	8002064 <HAL_RCC_OscConfig+0x4e8>
 8002026:	4b0c      	ldr	r3, [pc, #48]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8002028:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800202c:	4a0a      	ldr	r2, [pc, #40]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 800202e:	f043 0304 	orr.w	r3, r3, #4
 8002032:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002036:	4b08      	ldr	r3, [pc, #32]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8002038:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800203c:	4a06      	ldr	r2, [pc, #24]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 800203e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002042:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002046:	4b04      	ldr	r3, [pc, #16]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 8002048:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800204c:	4a02      	ldr	r2, [pc, #8]	@ (8002058 <HAL_RCC_OscConfig+0x4dc>)
 800204e:	f043 0301 	orr.w	r3, r3, #1
 8002052:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002056:	e03a      	b.n	80020ce <HAL_RCC_OscConfig+0x552>
 8002058:	44020c00 	.word	0x44020c00
 800205c:	20000004 	.word	0x20000004
 8002060:	44020800 	.word	0x44020800
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	689b      	ldr	r3, [r3, #8]
 8002068:	2b85      	cmp	r3, #133	@ 0x85
 800206a:	d118      	bne.n	800209e <HAL_RCC_OscConfig+0x522>
 800206c:	4ba2      	ldr	r3, [pc, #648]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 800206e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002072:	4aa1      	ldr	r2, [pc, #644]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 8002074:	f043 0304 	orr.w	r3, r3, #4
 8002078:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800207c:	4b9e      	ldr	r3, [pc, #632]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 800207e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002082:	4a9d      	ldr	r2, [pc, #628]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 8002084:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002088:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800208c:	4b9a      	ldr	r3, [pc, #616]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 800208e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002092:	4a99      	ldr	r2, [pc, #612]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 8002094:	f043 0301 	orr.w	r3, r3, #1
 8002098:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800209c:	e017      	b.n	80020ce <HAL_RCC_OscConfig+0x552>
 800209e:	4b96      	ldr	r3, [pc, #600]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80020a0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020a4:	4a94      	ldr	r2, [pc, #592]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80020a6:	f023 0301 	bic.w	r3, r3, #1
 80020aa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80020ae:	4b92      	ldr	r3, [pc, #584]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80020b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020b4:	4a90      	ldr	r2, [pc, #576]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80020b6:	f023 0304 	bic.w	r3, r3, #4
 80020ba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80020be:	4b8e      	ldr	r3, [pc, #568]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80020c0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020c4:	4a8c      	ldr	r2, [pc, #560]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80020c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80020ca:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

    /* Check the LSE State */
    if (pOscInitStruct->LSEState != RCC_LSE_OFF)
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d016      	beq.n	8002104 <HAL_RCC_OscConfig+0x588>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d6:	f7fe fe9b 	bl	8000e10 <HAL_GetTick>
 80020da:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020dc:	e00a      	b.n	80020f4 <HAL_RCC_OscConfig+0x578>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80020de:	f7fe fe97 	bl	8000e10 <HAL_GetTick>
 80020e2:	4602      	mov	r2, r0
 80020e4:	697b      	ldr	r3, [r7, #20]
 80020e6:	1ad3      	subs	r3, r2, r3
 80020e8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d901      	bls.n	80020f4 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e175      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80020f4:	4b80      	ldr	r3, [pc, #512]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80020f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d0ed      	beq.n	80020de <HAL_RCC_OscConfig+0x562>
 8002102:	e015      	b.n	8002130 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002104:	f7fe fe84 	bl	8000e10 <HAL_GetTick>
 8002108:	6178      	str	r0, [r7, #20]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800210a:	e00a      	b.n	8002122 <HAL_RCC_OscConfig+0x5a6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800210c:	f7fe fe80 	bl	8000e10 <HAL_GetTick>
 8002110:	4602      	mov	r2, r0
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	1ad3      	subs	r3, r2, r3
 8002116:	f241 3288 	movw	r2, #5000	@ 0x1388
 800211a:	4293      	cmp	r3, r2
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0x5a6>
        {
          return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e15e      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002122:	4b75      	ldr	r3, [pc, #468]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 8002124:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002128:	f003 0302 	and.w	r3, r3, #2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d1ed      	bne.n	800210c <HAL_RCC_OscConfig+0x590>
      }
    }

  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pOscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f003 0320 	and.w	r3, r3, #32
 8002138:	2b00      	cmp	r3, #0
 800213a:	d036      	beq.n	80021aa <HAL_RCC_OscConfig+0x62e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pOscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pOscInitStruct->HSI48State != RCC_HSI48_OFF)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002140:	2b00      	cmp	r3, #0
 8002142:	d019      	beq.n	8002178 <HAL_RCC_OscConfig+0x5fc>
    {
      /* Enable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002144:	4b6c      	ldr	r3, [pc, #432]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a6b      	ldr	r2, [pc, #428]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 800214a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800214e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002150:	f7fe fe5e 	bl	8000e10 <HAL_GetTick>
 8002154:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002156:	e008      	b.n	800216a <HAL_RCC_OscConfig+0x5ee>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 8002158:	f7fe fe5a 	bl	8000e10 <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b02      	cmp	r3, #2
 8002164:	d901      	bls.n	800216a <HAL_RCC_OscConfig+0x5ee>
        {
          return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e13a      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800216a:	4b63      	ldr	r3, [pc, #396]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d0f0      	beq.n	8002158 <HAL_RCC_OscConfig+0x5dc>
 8002176:	e018      	b.n	80021aa <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002178:	4b5f      	ldr	r3, [pc, #380]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a5e      	ldr	r2, [pc, #376]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 800217e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002182:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002184:	f7fe fe44 	bl	8000e10 <HAL_GetTick>
 8002188:	6178      	str	r0, [r7, #20]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800218a:	e008      	b.n	800219e <HAL_RCC_OscConfig+0x622>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 800218c:	f7fe fe40 	bl	8000e10 <HAL_GetTick>
 8002190:	4602      	mov	r2, r0
 8002192:	697b      	ldr	r3, [r7, #20]
 8002194:	1ad3      	subs	r3, r2, r3
 8002196:	2b02      	cmp	r3, #2
 8002198:	d901      	bls.n	800219e <HAL_RCC_OscConfig+0x622>
        {
          return HAL_TIMEOUT;
 800219a:	2303      	movs	r3, #3
 800219c:	e120      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800219e:	4b56      	ldr	r3, [pc, #344]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1f0      	bne.n	800218c <HAL_RCC_OscConfig+0x610>

  /*-------------------------------- PLL1 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pOscInitStruct->PLL.PLLState));

  if ((pOscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	f000 8115 	beq.w	80023de <HAL_RCC_OscConfig+0x862>
  {
    /* Check if the PLL1 is used as system clock or not */
    if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	2b18      	cmp	r3, #24
 80021b8:	f000 80af 	beq.w	800231a <HAL_RCC_OscConfig+0x79e>
    {
      if ((pOscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021c0:	2b02      	cmp	r3, #2
 80021c2:	f040 8086 	bne.w	80022d2 <HAL_RCC_OscConfig+0x756>
        assert_param(IS_RCC_PLL1_DIVP_VALUE(pOscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL1_DIVQ_VALUE(pOscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL1_DIVR_VALUE(pOscInitStruct->PLL.PLLR));

        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80021c6:	4b4c      	ldr	r3, [pc, #304]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4a4b      	ldr	r2, [pc, #300]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80021cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80021d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021d2:	f7fe fe1d 	bl	8000e10 <HAL_GetTick>
 80021d6:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80021d8:	e008      	b.n	80021ec <HAL_RCC_OscConfig+0x670>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80021da:	f7fe fe19 	bl	8000e10 <HAL_GetTick>
 80021de:	4602      	mov	r2, r0
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	1ad3      	subs	r3, r2, r3
 80021e4:	2b02      	cmp	r3, #2
 80021e6:	d901      	bls.n	80021ec <HAL_RCC_OscConfig+0x670>
          {
            return HAL_TIMEOUT;
 80021e8:	2303      	movs	r3, #3
 80021ea:	e0f9      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80021ec:	4b42      	ldr	r3, [pc, #264]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d1f0      	bne.n	80021da <HAL_RCC_OscConfig+0x65e>
          }
        }

        /* Configure the PLL1 clock source, multiplication and division factors. */
        __HAL_RCC_PLL1_CONFIG(pOscInitStruct->PLL.PLLSource,
 80021f8:	4b3f      	ldr	r3, [pc, #252]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80021fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021fc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8002200:	f023 0303 	bic.w	r3, r3, #3
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002208:	687a      	ldr	r2, [r7, #4]
 800220a:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800220c:	0212      	lsls	r2, r2, #8
 800220e:	430a      	orrs	r2, r1
 8002210:	4939      	ldr	r1, [pc, #228]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 8002212:	4313      	orrs	r3, r2
 8002214:	628b      	str	r3, [r1, #40]	@ 0x28
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800221a:	3b01      	subs	r3, #1
 800221c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002224:	3b01      	subs	r3, #1
 8002226:	025b      	lsls	r3, r3, #9
 8002228:	b29b      	uxth	r3, r3
 800222a:	431a      	orrs	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002230:	3b01      	subs	r3, #1
 8002232:	041b      	lsls	r3, r3, #16
 8002234:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002238:	431a      	orrs	r2, r3
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800223e:	3b01      	subs	r3, #1
 8002240:	061b      	lsls	r3, r3, #24
 8002242:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002246:	492c      	ldr	r1, [pc, #176]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 8002248:	4313      	orrs	r3, r2
 800224a:	634b      	str	r3, [r1, #52]	@ 0x34
                              pOscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 800224c:	4b2a      	ldr	r3, [pc, #168]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 800224e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002250:	4a29      	ldr	r2, [pc, #164]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 8002252:	f023 0310 	bic.w	r3, r3, #16
 8002256:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800225c:	4a26      	ldr	r2, [pc, #152]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 800225e:	00db      	lsls	r3, r3, #3
 8002260:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 8002262:	4b25      	ldr	r3, [pc, #148]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 8002264:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002266:	4a24      	ldr	r2, [pc, #144]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 8002268:	f043 0310 	orr.w	r3, r3, #16
 800226c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCIRGE_VALUE(pOscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL1_VCIRANGE(pOscInitStruct->PLL.PLLRGE) ;
 800226e:	4b22      	ldr	r3, [pc, #136]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 8002270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002272:	f023 020c 	bic.w	r2, r3, #12
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800227a:	491f      	ldr	r1, [pc, #124]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 800227c:	4313      	orrs	r3, r2
 800227e:	628b      	str	r3, [r1, #40]	@ 0x28

        assert_param(IS_RCC_PLL1_VCORGE_VALUE(pOscInitStruct->PLL.PLLVCOSEL));

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL1_VCORANGE(pOscInitStruct->PLL.PLLVCOSEL) ;
 8002280:	4b1d      	ldr	r3, [pc, #116]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 8002282:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002284:	f023 0220 	bic.w	r2, r3, #32
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800228c:	491a      	ldr	r1, [pc, #104]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 800228e:	4313      	orrs	r3, r2
 8002290:	628b      	str	r3, [r1, #40]	@ 0x28

        /* Enable PLL1 System Clock output. */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002292:	4b19      	ldr	r3, [pc, #100]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 8002294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002296:	4a18      	ldr	r2, [pc, #96]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 8002298:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800229c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Enable the PLL1. */
        __HAL_RCC_PLL1_ENABLE();
 800229e:	4b16      	ldr	r3, [pc, #88]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	4a15      	ldr	r2, [pc, #84]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80022a4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80022a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022aa:	f7fe fdb1 	bl	8000e10 <HAL_GetTick>
 80022ae:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80022b0:	e008      	b.n	80022c4 <HAL_RCC_OscConfig+0x748>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80022b2:	f7fe fdad 	bl	8000e10 <HAL_GetTick>
 80022b6:	4602      	mov	r2, r0
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	1ad3      	subs	r3, r2, r3
 80022bc:	2b02      	cmp	r3, #2
 80022be:	d901      	bls.n	80022c4 <HAL_RCC_OscConfig+0x748>
          {
            return HAL_TIMEOUT;
 80022c0:	2303      	movs	r3, #3
 80022c2:	e08d      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80022c4:	4b0c      	ldr	r3, [pc, #48]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d0f0      	beq.n	80022b2 <HAL_RCC_OscConfig+0x736>
 80022d0:	e085      	b.n	80023de <HAL_RCC_OscConfig+0x862>
        }
      }
      else
      {
        /* Disable the PLL1. */
        __HAL_RCC_PLL1_DISABLE();
 80022d2:	4b09      	ldr	r3, [pc, #36]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a08      	ldr	r2, [pc, #32]	@ (80022f8 <HAL_RCC_OscConfig+0x77c>)
 80022d8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80022dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80022de:	f7fe fd97 	bl	8000e10 <HAL_GetTick>
 80022e2:	6178      	str	r0, [r7, #20]

        /* Wait till PLL1 is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80022e4:	e00a      	b.n	80022fc <HAL_RCC_OscConfig+0x780>
        {
          if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 80022e6:	f7fe fd93 	bl	8000e10 <HAL_GetTick>
 80022ea:	4602      	mov	r2, r0
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	2b02      	cmp	r3, #2
 80022f2:	d903      	bls.n	80022fc <HAL_RCC_OscConfig+0x780>
          {
            return HAL_TIMEOUT;
 80022f4:	2303      	movs	r3, #3
 80022f6:	e073      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
 80022f8:	44020c00 	.word	0x44020c00
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80022fc:	4b3a      	ldr	r3, [pc, #232]	@ (80023e8 <HAL_RCC_OscConfig+0x86c>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1ee      	bne.n	80022e6 <HAL_RCC_OscConfig+0x76a>
          }
        }

        /* Unselect PLL1 clock source and disable all PLL1 outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8002308:	4b37      	ldr	r3, [pc, #220]	@ (80023e8 <HAL_RCC_OscConfig+0x86c>)
 800230a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800230c:	4a36      	ldr	r2, [pc, #216]	@ (80023e8 <HAL_RCC_OscConfig+0x86c>)
 800230e:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8002312:	f023 0303 	bic.w	r3, r3, #3
 8002316:	6293      	str	r3, [r2, #40]	@ 0x28
 8002318:	e061      	b.n	80023de <HAL_RCC_OscConfig+0x862>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 800231a:	4b33      	ldr	r3, [pc, #204]	@ (80023e8 <HAL_RCC_OscConfig+0x86c>)
 800231c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231e:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002320:	4b31      	ldr	r3, [pc, #196]	@ (80023e8 <HAL_RCC_OscConfig+0x86c>)
 8002322:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002324:	60fb      	str	r3, [r7, #12]
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800232a:	2b01      	cmp	r3, #1
 800232c:	d031      	beq.n	8002392 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	f003 0203 	and.w	r2, r3, #3
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
      if (((pOscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002338:	429a      	cmp	r2, r3
 800233a:	d12a      	bne.n	8002392 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 800233c:	693b      	ldr	r3, [r7, #16]
 800233e:	0a1b      	lsrs	r3, r3, #8
 8002340:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pOscInitStruct->PLL.PLLSource) ||
 8002348:	429a      	cmp	r2, r3
 800234a:	d122      	bne.n	8002392 <HAL_RCC_OscConfig+0x816>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002356:	3b01      	subs	r3, #1
            RCC_PLL1CFGR_PLL1M_Pos) != (pOscInitStruct->PLL.PLLM)) ||
 8002358:	429a      	cmp	r2, r3
 800235a:	d11a      	bne.n	8002392 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	0a5b      	lsrs	r3, r3, #9
 8002360:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002368:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pOscInitStruct->PLL.PLLN - 1U)) ||
 800236a:	429a      	cmp	r2, r3
 800236c:	d111      	bne.n	8002392 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	0c1b      	lsrs	r3, r3, #16
 8002372:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800237a:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pOscInitStruct->PLL.PLLP - 1U)) ||
 800237c:	429a      	cmp	r2, r3
 800237e:	d108      	bne.n	8002392 <HAL_RCC_OscConfig+0x816>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	0e1b      	lsrs	r3, r3, #24
 8002384:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pOscInitStruct->PLL.PLLR - 1U)))
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800238c:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pOscInitStruct->PLL.PLLQ - 1U)) ||
 800238e:	429a      	cmp	r2, r3
 8002390:	d001      	beq.n	8002396 <HAL_RCC_OscConfig+0x81a>
      {
        return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e024      	b.n	80023e0 <HAL_RCC_OscConfig+0x864>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8002396:	4b14      	ldr	r3, [pc, #80]	@ (80023e8 <HAL_RCC_OscConfig+0x86c>)
 8002398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800239a:	08db      	lsrs	r3, r3, #3
 800239c:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pOscInitStruct->PLL.PLLFRACN))
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d01a      	beq.n	80023de <HAL_RCC_OscConfig+0x862>
      {
        assert_param(IS_RCC_PLL1_FRACN_VALUE(pOscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN . */
        __HAL_RCC_PLL1_FRACN_DISABLE();
 80023a8:	4b0f      	ldr	r3, [pc, #60]	@ (80023e8 <HAL_RCC_OscConfig+0x86c>)
 80023aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023ac:	4a0e      	ldr	r2, [pc, #56]	@ (80023e8 <HAL_RCC_OscConfig+0x86c>)
 80023ae:	f023 0310 	bic.w	r3, r3, #16
 80023b2:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023b4:	f7fe fd2c 	bl	8000e10 <HAL_GetTick>
 80023b8:	6178      	str	r0, [r7, #20]

        /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 80023ba:	bf00      	nop
 80023bc:	f7fe fd28 	bl	8000e10 <HAL_GetTick>
 80023c0:	4602      	mov	r2, r0
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d0f9      	beq.n	80023bc <HAL_RCC_OscConfig+0x840>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL1_FRACN_CONFIG(pOscInitStruct->PLL.PLLFRACN);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80023cc:	4a06      	ldr	r2, [pc, #24]	@ (80023e8 <HAL_RCC_OscConfig+0x86c>)
 80023ce:	00db      	lsls	r3, r3, #3
 80023d0:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL1_FRACN_ENABLE();
 80023d2:	4b05      	ldr	r3, [pc, #20]	@ (80023e8 <HAL_RCC_OscConfig+0x86c>)
 80023d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d6:	4a04      	ldr	r2, [pc, #16]	@ (80023e8 <HAL_RCC_OscConfig+0x86c>)
 80023d8:	f043 0310 	orr.w	r3, r3, #16
 80023dc:	6293      	str	r3, [r2, #40]	@ 0x28
      }

    }
  }
  return HAL_OK;
 80023de:	2300      	movs	r3, #0
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3720      	adds	r7, #32
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	44020c00 	.word	0x44020c00

080023ec <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *pClkInitStruct, uint32_t FLatency)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pClkInitStruct == NULL)
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d101      	bne.n	8002400 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e19e      	b.n	800273e <HAL_RCC_ClockConfig+0x352>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002400:	4b83      	ldr	r3, [pc, #524]	@ (8002610 <HAL_RCC_ClockConfig+0x224>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 030f 	and.w	r3, r3, #15
 8002408:	683a      	ldr	r2, [r7, #0]
 800240a:	429a      	cmp	r2, r3
 800240c:	d910      	bls.n	8002430 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800240e:	4b80      	ldr	r3, [pc, #512]	@ (8002610 <HAL_RCC_ClockConfig+0x224>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	f023 020f 	bic.w	r2, r3, #15
 8002416:	497e      	ldr	r1, [pc, #504]	@ (8002610 <HAL_RCC_ClockConfig+0x224>)
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	4313      	orrs	r3, r2
 800241c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800241e:	4b7c      	ldr	r3, [pc, #496]	@ (8002610 <HAL_RCC_ClockConfig+0x224>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	f003 030f 	and.w	r3, r3, #15
 8002426:	683a      	ldr	r2, [r7, #0]
 8002428:	429a      	cmp	r2, r3
 800242a:	d001      	beq.n	8002430 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800242c:	2301      	movs	r3, #1
 800242e:	e186      	b.n	800273e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f003 0310 	and.w	r3, r3, #16
 8002438:	2b00      	cmp	r3, #0
 800243a:	d012      	beq.n	8002462 <HAL_RCC_ClockConfig+0x76>
  {
    if ((pClkInitStruct->APB3CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	695a      	ldr	r2, [r3, #20]
 8002440:	4b74      	ldr	r3, [pc, #464]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 8002442:	6a1b      	ldr	r3, [r3, #32]
 8002444:	0a1b      	lsrs	r3, r3, #8
 8002446:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800244a:	429a      	cmp	r2, r3
 800244c:	d909      	bls.n	8002462 <HAL_RCC_ClockConfig+0x76>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 800244e:	4b71      	ldr	r3, [pc, #452]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 8002450:	6a1b      	ldr	r3, [r3, #32]
 8002452:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	021b      	lsls	r3, r3, #8
 800245c:	496d      	ldr	r1, [pc, #436]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 800245e:	4313      	orrs	r3, r2
 8002460:	620b      	str	r3, [r1, #32]
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f003 0308 	and.w	r3, r3, #8
 800246a:	2b00      	cmp	r3, #0
 800246c:	d012      	beq.n	8002494 <HAL_RCC_ClockConfig+0xa8>
  {
    if ((pClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	691a      	ldr	r2, [r3, #16]
 8002472:	4b68      	ldr	r3, [pc, #416]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 8002474:	6a1b      	ldr	r3, [r3, #32]
 8002476:	091b      	lsrs	r3, r3, #4
 8002478:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800247c:	429a      	cmp	r2, r3
 800247e:	d909      	bls.n	8002494 <HAL_RCC_ClockConfig+0xa8>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 8002480:	4b64      	ldr	r3, [pc, #400]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 8002482:	6a1b      	ldr	r3, [r3, #32]
 8002484:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	011b      	lsls	r3, r3, #4
 800248e:	4961      	ldr	r1, [pc, #388]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 8002490:	4313      	orrs	r3, r2
 8002492:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0304 	and.w	r3, r3, #4
 800249c:	2b00      	cmp	r3, #0
 800249e:	d010      	beq.n	80024c2 <HAL_RCC_ClockConfig+0xd6>
  {
    if ((pClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68da      	ldr	r2, [r3, #12]
 80024a4:	4b5b      	ldr	r3, [pc, #364]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 80024a6:	6a1b      	ldr	r3, [r3, #32]
 80024a8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d908      	bls.n	80024c2 <HAL_RCC_ClockConfig+0xd6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 80024b0:	4b58      	ldr	r3, [pc, #352]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 80024b2:	6a1b      	ldr	r3, [r3, #32]
 80024b4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	68db      	ldr	r3, [r3, #12]
 80024bc:	4955      	ldr	r1, [pc, #340]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 80024be:	4313      	orrs	r3, r2
 80024c0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 0302 	and.w	r3, r3, #2
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d010      	beq.n	80024f0 <HAL_RCC_ClockConfig+0x104>
  {
    if ((pClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	689a      	ldr	r2, [r3, #8]
 80024d2:	4b50      	ldr	r3, [pc, #320]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 80024d4:	6a1b      	ldr	r3, [r3, #32]
 80024d6:	f003 030f 	and.w	r3, r3, #15
 80024da:	429a      	cmp	r2, r3
 80024dc:	d908      	bls.n	80024f0 <HAL_RCC_ClockConfig+0x104>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 80024de:	4b4d      	ldr	r3, [pc, #308]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 80024e0:	6a1b      	ldr	r3, [r3, #32]
 80024e2:	f023 020f 	bic.w	r2, r3, #15
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	689b      	ldr	r3, [r3, #8]
 80024ea:	494a      	ldr	r1, [pc, #296]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 80024ec:	4313      	orrs	r3, r2
 80024ee:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f003 0301 	and.w	r3, r3, #1
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	f000 8093 	beq.w	8002624 <HAL_RCC_ClockConfig+0x238>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	2b03      	cmp	r3, #3
 8002504:	d107      	bne.n	8002516 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8002506:	4b43      	ldr	r3, [pc, #268]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800250e:	2b00      	cmp	r3, #0
 8002510:	d121      	bne.n	8002556 <HAL_RCC_ClockConfig+0x16a>
      {
        return HAL_ERROR;
 8002512:	2301      	movs	r3, #1
 8002514:	e113      	b.n	800273e <HAL_RCC_ClockConfig+0x352>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	2b02      	cmp	r3, #2
 800251c:	d107      	bne.n	800252e <HAL_RCC_ClockConfig+0x142>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800251e:	4b3d      	ldr	r3, [pc, #244]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002526:	2b00      	cmp	r3, #0
 8002528:	d115      	bne.n	8002556 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 800252a:	2301      	movs	r3, #1
 800252c:	e107      	b.n	800273e <HAL_RCC_ClockConfig+0x352>
        }
      }
      /* CSI is selected as System Clock Source */
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	685b      	ldr	r3, [r3, #4]
 8002532:	2b01      	cmp	r3, #1
 8002534:	d107      	bne.n	8002546 <HAL_RCC_ClockConfig+0x15a>
      {
        /* Check the CSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8002536:	4b37      	ldr	r3, [pc, #220]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800253e:	2b00      	cmp	r3, #0
 8002540:	d109      	bne.n	8002556 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002542:	2301      	movs	r3, #1
 8002544:	e0fb      	b.n	800273e <HAL_RCC_ClockConfig+0x352>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002546:	4b33      	ldr	r3, [pc, #204]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f003 0302 	and.w	r3, r3, #2
 800254e:	2b00      	cmp	r3, #0
 8002550:	d101      	bne.n	8002556 <HAL_RCC_ClockConfig+0x16a>
        {
          return HAL_ERROR;
 8002552:	2301      	movs	r3, #1
 8002554:	e0f3      	b.n	800273e <HAL_RCC_ClockConfig+0x352>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pClkInitStruct->SYSCLKSource);
 8002556:	4b2f      	ldr	r3, [pc, #188]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	f023 0203 	bic.w	r2, r3, #3
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	492c      	ldr	r1, [pc, #176]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 8002564:	4313      	orrs	r3, r2
 8002566:	61cb      	str	r3, [r1, #28]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002568:	f7fe fc52 	bl	8000e10 <HAL_GetTick>
 800256c:	60f8      	str	r0, [r7, #12]

    if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	2b03      	cmp	r3, #3
 8002574:	d112      	bne.n	800259c <HAL_RCC_ClockConfig+0x1b0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002576:	e00a      	b.n	800258e <HAL_RCC_ClockConfig+0x1a2>
      {
        if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002578:	f7fe fc4a 	bl	8000e10 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002586:	4293      	cmp	r3, r2
 8002588:	d901      	bls.n	800258e <HAL_RCC_ClockConfig+0x1a2>
        {
          return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e0d7      	b.n	800273e <HAL_RCC_ClockConfig+0x352>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800258e:	4b21      	ldr	r3, [pc, #132]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 8002590:	69db      	ldr	r3, [r3, #28]
 8002592:	f003 0318 	and.w	r3, r3, #24
 8002596:	2b18      	cmp	r3, #24
 8002598:	d1ee      	bne.n	8002578 <HAL_RCC_ClockConfig+0x18c>
 800259a:	e043      	b.n	8002624 <HAL_RCC_ClockConfig+0x238>
        }
      }
    }
    else
    {
      if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d112      	bne.n	80025ca <HAL_RCC_ClockConfig+0x1de>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80025a4:	e00a      	b.n	80025bc <HAL_RCC_ClockConfig+0x1d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80025a6:	f7fe fc33 	bl	8000e10 <HAL_GetTick>
 80025aa:	4602      	mov	r2, r0
 80025ac:	68fb      	ldr	r3, [r7, #12]
 80025ae:	1ad3      	subs	r3, r2, r3
 80025b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d901      	bls.n	80025bc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80025b8:	2303      	movs	r3, #3
 80025ba:	e0c0      	b.n	800273e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80025bc:	4b15      	ldr	r3, [pc, #84]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 80025be:	69db      	ldr	r3, [r3, #28]
 80025c0:	f003 0318 	and.w	r3, r3, #24
 80025c4:	2b10      	cmp	r3, #16
 80025c6:	d1ee      	bne.n	80025a6 <HAL_RCC_ClockConfig+0x1ba>
 80025c8:	e02c      	b.n	8002624 <HAL_RCC_ClockConfig+0x238>
          }
        }
      }
      else if (pClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	2b01      	cmp	r3, #1
 80025d0:	d122      	bne.n	8002618 <HAL_RCC_ClockConfig+0x22c>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80025d2:	e00a      	b.n	80025ea <HAL_RCC_ClockConfig+0x1fe>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80025d4:	f7fe fc1c 	bl	8000e10 <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d901      	bls.n	80025ea <HAL_RCC_ClockConfig+0x1fe>
          {
            return HAL_TIMEOUT;
 80025e6:	2303      	movs	r3, #3
 80025e8:	e0a9      	b.n	800273e <HAL_RCC_ClockConfig+0x352>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_CSI)
 80025ea:	4b0a      	ldr	r3, [pc, #40]	@ (8002614 <HAL_RCC_ClockConfig+0x228>)
 80025ec:	69db      	ldr	r3, [r3, #28]
 80025ee:	f003 0318 	and.w	r3, r3, #24
 80025f2:	2b08      	cmp	r3, #8
 80025f4:	d1ee      	bne.n	80025d4 <HAL_RCC_ClockConfig+0x1e8>
 80025f6:	e015      	b.n	8002624 <HAL_RCC_ClockConfig+0x238>
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80025f8:	f7fe fc0a 	bl	8000e10 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002606:	4293      	cmp	r3, r2
 8002608:	d906      	bls.n	8002618 <HAL_RCC_ClockConfig+0x22c>
          {
            return HAL_TIMEOUT;
 800260a:	2303      	movs	r3, #3
 800260c:	e097      	b.n	800273e <HAL_RCC_ClockConfig+0x352>
 800260e:	bf00      	nop
 8002610:	40022000 	.word	0x40022000
 8002614:	44020c00 	.word	0x44020c00
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002618:	4b4b      	ldr	r3, [pc, #300]	@ (8002748 <HAL_RCC_ClockConfig+0x35c>)
 800261a:	69db      	ldr	r3, [r3, #28]
 800261c:	f003 0318 	and.w	r3, r3, #24
 8002620:	2b00      	cmp	r3, #0
 8002622:	d1e9      	bne.n	80025f8 <HAL_RCC_ClockConfig+0x20c>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f003 0302 	and.w	r3, r3, #2
 800262c:	2b00      	cmp	r3, #0
 800262e:	d010      	beq.n	8002652 <HAL_RCC_ClockConfig+0x266>
  {
    if ((pClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	4b44      	ldr	r3, [pc, #272]	@ (8002748 <HAL_RCC_ClockConfig+0x35c>)
 8002636:	6a1b      	ldr	r3, [r3, #32]
 8002638:	f003 030f 	and.w	r3, r3, #15
 800263c:	429a      	cmp	r2, r3
 800263e:	d208      	bcs.n	8002652 <HAL_RCC_ClockConfig+0x266>
    {
      assert_param(IS_RCC_HCLK(pClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pClkInitStruct->AHBCLKDivider);
 8002640:	4b41      	ldr	r3, [pc, #260]	@ (8002748 <HAL_RCC_ClockConfig+0x35c>)
 8002642:	6a1b      	ldr	r3, [r3, #32]
 8002644:	f023 020f 	bic.w	r2, r3, #15
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	689b      	ldr	r3, [r3, #8]
 800264c:	493e      	ldr	r1, [pc, #248]	@ (8002748 <HAL_RCC_ClockConfig+0x35c>)
 800264e:	4313      	orrs	r3, r2
 8002650:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002652:	4b3e      	ldr	r3, [pc, #248]	@ (800274c <HAL_RCC_ClockConfig+0x360>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 030f 	and.w	r3, r3, #15
 800265a:	683a      	ldr	r2, [r7, #0]
 800265c:	429a      	cmp	r2, r3
 800265e:	d210      	bcs.n	8002682 <HAL_RCC_ClockConfig+0x296>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002660:	4b3a      	ldr	r3, [pc, #232]	@ (800274c <HAL_RCC_ClockConfig+0x360>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f023 020f 	bic.w	r2, r3, #15
 8002668:	4938      	ldr	r1, [pc, #224]	@ (800274c <HAL_RCC_ClockConfig+0x360>)
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	4313      	orrs	r3, r2
 800266e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002670:	4b36      	ldr	r3, [pc, #216]	@ (800274c <HAL_RCC_ClockConfig+0x360>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f003 030f 	and.w	r3, r3, #15
 8002678:	683a      	ldr	r2, [r7, #0]
 800267a:	429a      	cmp	r2, r3
 800267c:	d001      	beq.n	8002682 <HAL_RCC_ClockConfig+0x296>
    {
      return HAL_ERROR;
 800267e:	2301      	movs	r3, #1
 8002680:	e05d      	b.n	800273e <HAL_RCC_ClockConfig+0x352>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f003 0304 	and.w	r3, r3, #4
 800268a:	2b00      	cmp	r3, #0
 800268c:	d010      	beq.n	80026b0 <HAL_RCC_ClockConfig+0x2c4>
  {
    if ((pClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	68da      	ldr	r2, [r3, #12]
 8002692:	4b2d      	ldr	r3, [pc, #180]	@ (8002748 <HAL_RCC_ClockConfig+0x35c>)
 8002694:	6a1b      	ldr	r3, [r3, #32]
 8002696:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800269a:	429a      	cmp	r2, r3
 800269c:	d208      	bcs.n	80026b0 <HAL_RCC_ClockConfig+0x2c4>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pClkInitStruct->APB1CLKDivider);
 800269e:	4b2a      	ldr	r3, [pc, #168]	@ (8002748 <HAL_RCC_ClockConfig+0x35c>)
 80026a0:	6a1b      	ldr	r3, [r3, #32]
 80026a2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	68db      	ldr	r3, [r3, #12]
 80026aa:	4927      	ldr	r1, [pc, #156]	@ (8002748 <HAL_RCC_ClockConfig+0x35c>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0308 	and.w	r3, r3, #8
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d012      	beq.n	80026e2 <HAL_RCC_ClockConfig+0x2f6>
  {
    if ((pClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	691a      	ldr	r2, [r3, #16]
 80026c0:	4b21      	ldr	r3, [pc, #132]	@ (8002748 <HAL_RCC_ClockConfig+0x35c>)
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	091b      	lsrs	r3, r3, #4
 80026c6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d209      	bcs.n	80026e2 <HAL_RCC_ClockConfig+0x2f6>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pClkInitStruct->APB2CLKDivider) << 4));
 80026ce:	4b1e      	ldr	r3, [pc, #120]	@ (8002748 <HAL_RCC_ClockConfig+0x35c>)
 80026d0:	6a1b      	ldr	r3, [r3, #32]
 80026d2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	691b      	ldr	r3, [r3, #16]
 80026da:	011b      	lsls	r3, r3, #4
 80026dc:	491a      	ldr	r1, [pc, #104]	@ (8002748 <HAL_RCC_ClockConfig+0x35c>)
 80026de:	4313      	orrs	r3, r2
 80026e0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f003 0310 	and.w	r3, r3, #16
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d012      	beq.n	8002714 <HAL_RCC_ClockConfig+0x328>
  {
    if ((pClkInitStruct->APB3CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE3) >> 8))
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	695a      	ldr	r2, [r3, #20]
 80026f2:	4b15      	ldr	r3, [pc, #84]	@ (8002748 <HAL_RCC_ClockConfig+0x35c>)
 80026f4:	6a1b      	ldr	r3, [r3, #32]
 80026f6:	0a1b      	lsrs	r3, r3, #8
 80026f8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026fc:	429a      	cmp	r2, r3
 80026fe:	d209      	bcs.n	8002714 <HAL_RCC_ClockConfig+0x328>
    {
      assert_param(IS_RCC_PCLK(pClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE3, ((pClkInitStruct->APB3CLKDivider) << 8));
 8002700:	4b11      	ldr	r3, [pc, #68]	@ (8002748 <HAL_RCC_ClockConfig+0x35c>)
 8002702:	6a1b      	ldr	r3, [r3, #32]
 8002704:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	695b      	ldr	r3, [r3, #20]
 800270c:	021b      	lsls	r3, r3, #8
 800270e:	490e      	ldr	r1, [pc, #56]	@ (8002748 <HAL_RCC_ClockConfig+0x35c>)
 8002710:	4313      	orrs	r3, r2
 8002712:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8002714:	f000 f822 	bl	800275c <HAL_RCC_GetSysClockFreq>
 8002718:	4602      	mov	r2, r0
 800271a:	4b0b      	ldr	r3, [pc, #44]	@ (8002748 <HAL_RCC_ClockConfig+0x35c>)
 800271c:	6a1b      	ldr	r3, [r3, #32]
 800271e:	f003 030f 	and.w	r3, r3, #15
 8002722:	490b      	ldr	r1, [pc, #44]	@ (8002750 <HAL_RCC_ClockConfig+0x364>)
 8002724:	5ccb      	ldrb	r3, [r1, r3]
 8002726:	fa22 f303 	lsr.w	r3, r2, r3
 800272a:	4a0a      	ldr	r2, [pc, #40]	@ (8002754 <HAL_RCC_ClockConfig+0x368>)
 800272c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800272e:	4b0a      	ldr	r3, [pc, #40]	@ (8002758 <HAL_RCC_ClockConfig+0x36c>)
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	4618      	mov	r0, r3
 8002734:	f7fe fae2 	bl	8000cfc <HAL_InitTick>
 8002738:	4603      	mov	r3, r0
 800273a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 800273c:	7afb      	ldrb	r3, [r7, #11]
}
 800273e:	4618      	mov	r0, r3
 8002740:	3710      	adds	r7, #16
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
 8002746:	bf00      	nop
 8002748:	44020c00 	.word	0x44020c00
 800274c:	40022000 	.word	0x40022000
 8002750:	080082c0 	.word	0x080082c0
 8002754:	20000000 	.word	0x20000000
 8002758:	20000004 	.word	0x20000004

0800275c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800275c:	b480      	push	{r7}
 800275e:	b089      	sub	sp, #36	@ 0x24
 8002760:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t hsivalue;
  float_t fracn1;
  float_t pllvco;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_CSI)
 8002762:	4b8c      	ldr	r3, [pc, #560]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 8002764:	69db      	ldr	r3, [r3, #28]
 8002766:	f003 0318 	and.w	r3, r3, #24
 800276a:	2b08      	cmp	r3, #8
 800276c:	d102      	bne.n	8002774 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800276e:	4b8a      	ldr	r3, [pc, #552]	@ (8002998 <HAL_RCC_GetSysClockFreq+0x23c>)
 8002770:	61fb      	str	r3, [r7, #28]
 8002772:	e107      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x228>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002774:	4b87      	ldr	r3, [pc, #540]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 8002776:	69db      	ldr	r3, [r3, #28]
 8002778:	f003 0318 	and.w	r3, r3, #24
 800277c:	2b00      	cmp	r3, #0
 800277e:	d112      	bne.n	80027a6 <HAL_RCC_GetSysClockFreq+0x4a>
  {
    /* HSI used as system clock source */
    if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 8002780:	4b84      	ldr	r3, [pc, #528]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f003 0320 	and.w	r3, r3, #32
 8002788:	2b00      	cmp	r3, #0
 800278a:	d009      	beq.n	80027a0 <HAL_RCC_GetSysClockFreq+0x44>
    {
      sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800278c:	4b81      	ldr	r3, [pc, #516]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	08db      	lsrs	r3, r3, #3
 8002792:	f003 0303 	and.w	r3, r3, #3
 8002796:	4a81      	ldr	r2, [pc, #516]	@ (800299c <HAL_RCC_GetSysClockFreq+0x240>)
 8002798:	fa22 f303 	lsr.w	r3, r2, r3
 800279c:	61fb      	str	r3, [r7, #28]
 800279e:	e0f1      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = (uint32_t) HSI_VALUE;
 80027a0:	4b7e      	ldr	r3, [pc, #504]	@ (800299c <HAL_RCC_GetSysClockFreq+0x240>)
 80027a2:	61fb      	str	r3, [r7, #28]
 80027a4:	e0ee      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x228>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80027a6:	4b7b      	ldr	r3, [pc, #492]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 80027a8:	69db      	ldr	r3, [r3, #28]
 80027aa:	f003 0318 	and.w	r3, r3, #24
 80027ae:	2b10      	cmp	r3, #16
 80027b0:	d102      	bne.n	80027b8 <HAL_RCC_GetSysClockFreq+0x5c>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80027b2:	4b7b      	ldr	r3, [pc, #492]	@ (80029a0 <HAL_RCC_GetSysClockFreq+0x244>)
 80027b4:	61fb      	str	r3, [r7, #28]
 80027b6:	e0e5      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027b8:	4b76      	ldr	r3, [pc, #472]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 80027ba:	69db      	ldr	r3, [r3, #28]
 80027bc:	f003 0318 	and.w	r3, r3, #24
 80027c0:	2b18      	cmp	r3, #24
 80027c2:	f040 80dd 	bne.w	8002980 <HAL_RCC_GetSysClockFreq+0x224>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80027c6:	4b73      	ldr	r3, [pc, #460]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 80027c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027ca:	f003 0303 	and.w	r3, r3, #3
 80027ce:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80027d0:	4b70      	ldr	r3, [pc, #448]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 80027d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027d4:	0a1b      	lsrs	r3, r3, #8
 80027d6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80027da:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80027dc:	4b6d      	ldr	r3, [pc, #436]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 80027de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027e0:	091b      	lsrs	r3, r3, #4
 80027e2:	f003 0301 	and.w	r3, r3, #1
 80027e6:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80027e8:	4b6a      	ldr	r3, [pc, #424]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 80027ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                               RCC_PLL1FRACR_PLL1FRACN) >> RCC_PLL1FRACR_PLL1FRACN_Pos));
 80027ec:	08db      	lsrs	r3, r3, #3
 80027ee:	f3c3 030c 	ubfx	r3, r3, #0, #13
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & \
 80027f2:	68fa      	ldr	r2, [r7, #12]
 80027f4:	fb02 f303 	mul.w	r3, r2, r3
 80027f8:	ee07 3a90 	vmov	s15, r3
 80027fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002800:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	2b00      	cmp	r3, #0
 8002808:	f000 80b7 	beq.w	800297a <HAL_RCC_GetSysClockFreq+0x21e>
    {
      switch (pllsource)
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	2b01      	cmp	r3, #1
 8002810:	d003      	beq.n	800281a <HAL_RCC_GetSysClockFreq+0xbe>
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	2b03      	cmp	r3, #3
 8002816:	d056      	beq.n	80028c6 <HAL_RCC_GetSysClockFreq+0x16a>
 8002818:	e077      	b.n	800290a <HAL_RCC_GetSysClockFreq+0x1ae>
      {
        case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */

          if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIVF) != 0U)
 800281a:	4b5e      	ldr	r3, [pc, #376]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0320 	and.w	r3, r3, #32
 8002822:	2b00      	cmp	r3, #0
 8002824:	d02d      	beq.n	8002882 <HAL_RCC_GetSysClockFreq+0x126>
          {
            hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8002826:	4b5b      	ldr	r3, [pc, #364]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	08db      	lsrs	r3, r3, #3
 800282c:	f003 0303 	and.w	r3, r3, #3
 8002830:	4a5a      	ldr	r2, [pc, #360]	@ (800299c <HAL_RCC_GetSysClockFreq+0x240>)
 8002832:	fa22 f303 	lsr.w	r3, r2, r3
 8002836:	607b      	str	r3, [r7, #4]
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	ee07 3a90 	vmov	s15, r3
 800283e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002842:	693b      	ldr	r3, [r7, #16]
 8002844:	ee07 3a90 	vmov	s15, r3
 8002848:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800284c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002850:	4b50      	ldr	r3, [pc, #320]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 8002852:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002854:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002858:	ee07 3a90 	vmov	s15, r3
 800285c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002860:	ed97 6a02 	vldr	s12, [r7, #8]
 8002864:	eddf 5a4f 	vldr	s11, [pc, #316]	@ 80029a4 <HAL_RCC_GetSysClockFreq+0x248>
 8002868:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800286c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                            (fracn1 / (float_t)0x2000) + (float_t)1);
 8002870:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002874:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002878:	ee67 7a27 	vmul.f32	s15, s14, s15
 800287c:	edc7 7a06 	vstr	s15, [r7, #24]
          {
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
          }

          break;
 8002880:	e065      	b.n	800294e <HAL_RCC_GetSysClockFreq+0x1f2>
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002882:	693b      	ldr	r3, [r7, #16]
 8002884:	ee07 3a90 	vmov	s15, r3
 8002888:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800288c:	eddf 6a46 	vldr	s13, [pc, #280]	@ 80029a8 <HAL_RCC_GetSysClockFreq+0x24c>
 8002890:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002894:	4b3f      	ldr	r3, [pc, #252]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 8002896:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002898:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800289c:	ee07 3a90 	vmov	s15, r3
 80028a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80028a4:	ed97 6a02 	vldr	s12, [r7, #8]
 80028a8:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 80029a4 <HAL_RCC_GetSysClockFreq+0x248>
 80028ac:	eec6 7a25 	vdiv.f32	s15, s12, s11
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80028b0:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                             (fracn1 / (float_t)0x2000) + (float_t)1);
 80028b4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028b8:	ee77 7aa6 	vadd.f32	s15, s15, s13
            pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80028bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028c0:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 80028c4:	e043      	b.n	800294e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80028c6:	693b      	ldr	r3, [r7, #16]
 80028c8:	ee07 3a90 	vmov	s15, r3
 80028cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80028d0:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80029ac <HAL_RCC_GetSysClockFreq+0x250>
 80028d4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80028d8:	4b2e      	ldr	r3, [pc, #184]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 80028da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80028dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028e0:	ee07 3a90 	vmov	s15, r3
 80028e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80028e8:	ed97 6a02 	vldr	s12, [r7, #8]
 80028ec:	eddf 5a2d 	vldr	s11, [pc, #180]	@ 80029a4 <HAL_RCC_GetSysClockFreq+0x248>
 80028f0:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80028f4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 80028f8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80028fc:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002900:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002904:	edc7 7a06 	vstr	s15, [r7, #24]

          break;
 8002908:	e021      	b.n	800294e <HAL_RCC_GetSysClockFreq+0x1f2>

        case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        default:
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800290a:	693b      	ldr	r3, [r7, #16]
 800290c:	ee07 3a90 	vmov	s15, r3
 8002910:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002914:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80029b0 <HAL_RCC_GetSysClockFreq+0x254>
 8002918:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800291c:	4b1d      	ldr	r3, [pc, #116]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 800291e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002920:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002924:	ee07 3a90 	vmov	s15, r3
 8002928:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800292c:	ed97 6a02 	vldr	s12, [r7, #8]
 8002930:	eddf 5a1c 	vldr	s11, [pc, #112]	@ 80029a4 <HAL_RCC_GetSysClockFreq+0x248>
 8002934:	eec6 7a25 	vdiv.f32	s15, s12, s11
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002938:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                           (fracn1 / (float_t)0x2000) + (float_t)1);
 800293c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002940:	ee77 7aa6 	vadd.f32	s15, s15, s13
          pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8002944:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002948:	edc7 7a06 	vstr	s15, [r7, #24]
          break;
 800294c:	bf00      	nop
      }

      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + 1U) ;
 800294e:	4b11      	ldr	r3, [pc, #68]	@ (8002994 <HAL_RCC_GetSysClockFreq+0x238>)
 8002950:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002952:	0a5b      	lsrs	r3, r3, #9
 8002954:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002958:	3301      	adds	r3, #1
 800295a:	603b      	str	r3, [r7, #0]
      sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	ee07 3a90 	vmov	s15, r3
 8002962:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002966:	edd7 6a06 	vldr	s13, [r7, #24]
 800296a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800296e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002972:	ee17 3a90 	vmov	r3, s15
 8002976:	61fb      	str	r3, [r7, #28]
 8002978:	e004      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x228>
    }
    else
    {
      sysclockfreq = 0;
 800297a:	2300      	movs	r3, #0
 800297c:	61fb      	str	r3, [r7, #28]
 800297e:	e001      	b.n	8002984 <HAL_RCC_GetSysClockFreq+0x228>
  }

  else
  {
    /* HSI is the default system clock source */
    sysclockfreq = (uint32_t) HSI_VALUE;
 8002980:	4b06      	ldr	r3, [pc, #24]	@ (800299c <HAL_RCC_GetSysClockFreq+0x240>)
 8002982:	61fb      	str	r3, [r7, #28]
  }

  return sysclockfreq;
 8002984:	69fb      	ldr	r3, [r7, #28]
}
 8002986:	4618      	mov	r0, r3
 8002988:	3724      	adds	r7, #36	@ 0x24
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
 8002992:	bf00      	nop
 8002994:	44020c00 	.word	0x44020c00
 8002998:	003d0900 	.word	0x003d0900
 800299c:	03d09000 	.word	0x03d09000
 80029a0:	007a1200 	.word	0x007a1200
 80029a4:	46000000 	.word	0x46000000
 80029a8:	4c742400 	.word	0x4c742400
 80029ac:	4af42400 	.word	0x4af42400
 80029b0:	4a742400 	.word	0x4a742400

080029b4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0

  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80029b8:	f7ff fed0 	bl	800275c <HAL_RCC_GetSysClockFreq>
 80029bc:	4602      	mov	r2, r0
 80029be:	4b08      	ldr	r3, [pc, #32]	@ (80029e0 <HAL_RCC_GetHCLKFreq+0x2c>)
 80029c0:	6a1b      	ldr	r3, [r3, #32]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80029c2:	f003 030f 	and.w	r3, r3, #15
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80029c6:	4907      	ldr	r1, [pc, #28]	@ (80029e4 <HAL_RCC_GetHCLKFreq+0x30>)
 80029c8:	5ccb      	ldrb	r3, [r1, r3]
                                                                >> RCC_CFGR2_HPRE_Pos] & 0x1FU);
 80029ca:	f003 031f 	and.w	r3, r3, #31
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) \
 80029ce:	fa22 f303 	lsr.w	r3, r2, r3
 80029d2:	4a05      	ldr	r2, [pc, #20]	@ (80029e8 <HAL_RCC_GetHCLKFreq+0x34>)
 80029d4:	6013      	str	r3, [r2, #0]

  return SystemCoreClock;
 80029d6:	4b04      	ldr	r3, [pc, #16]	@ (80029e8 <HAL_RCC_GetHCLKFreq+0x34>)
 80029d8:	681b      	ldr	r3, [r3, #0]
}
 80029da:	4618      	mov	r0, r3
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	44020c00 	.word	0x44020c00
 80029e4:	080082c0 	.word	0x080082c0
 80029e8:	20000000 	.word	0x20000000

080029ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]) & 0x1FU));
 80029f0:	f7ff ffe0 	bl	80029b4 <HAL_RCC_GetHCLKFreq>
 80029f4:	4602      	mov	r2, r0
 80029f6:	4b06      	ldr	r3, [pc, #24]	@ (8002a10 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029f8:	6a1b      	ldr	r3, [r3, #32]
 80029fa:	091b      	lsrs	r3, r3, #4
 80029fc:	f003 0307 	and.w	r3, r3, #7
 8002a00:	4904      	ldr	r1, [pc, #16]	@ (8002a14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a02:	5ccb      	ldrb	r3, [r1, r3]
 8002a04:	f003 031f 	and.w	r3, r3, #31
 8002a08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	bd80      	pop	{r7, pc}
 8002a10:	44020c00 	.word	0x44020c00
 8002a14:	080082d0 	.word	0x080082d0

08002a18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]) & 0x1FU));
 8002a1c:	f7ff ffca 	bl	80029b4 <HAL_RCC_GetHCLKFreq>
 8002a20:	4602      	mov	r2, r0
 8002a22:	4b06      	ldr	r3, [pc, #24]	@ (8002a3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a24:	6a1b      	ldr	r3, [r3, #32]
 8002a26:	0a1b      	lsrs	r3, r3, #8
 8002a28:	f003 0307 	and.w	r3, r3, #7
 8002a2c:	4904      	ldr	r1, [pc, #16]	@ (8002a40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a2e:	5ccb      	ldrb	r3, [r1, r3]
 8002a30:	f003 031f 	and.w	r3, r3, #31
 8002a34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	bd80      	pop	{r7, pc}
 8002a3c:	44020c00 	.word	0x44020c00
 8002a40:	080082d0 	.word	0x080082d0

08002a44 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK3 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE3) >> RCC_CFGR2_PPRE3_Pos]) & 0x1FU));
 8002a48:	f7ff ffb4 	bl	80029b4 <HAL_RCC_GetHCLKFreq>
 8002a4c:	4602      	mov	r2, r0
 8002a4e:	4b06      	ldr	r3, [pc, #24]	@ (8002a68 <HAL_RCC_GetPCLK3Freq+0x24>)
 8002a50:	6a1b      	ldr	r3, [r3, #32]
 8002a52:	0b1b      	lsrs	r3, r3, #12
 8002a54:	f003 0307 	and.w	r3, r3, #7
 8002a58:	4904      	ldr	r1, [pc, #16]	@ (8002a6c <HAL_RCC_GetPCLK3Freq+0x28>)
 8002a5a:	5ccb      	ldrb	r3, [r1, r3]
 8002a5c:	f003 031f 	and.w	r3, r3, #31
 8002a60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	44020c00 	.word	0x44020c00
 8002a6c:	080082d0 	.word	0x080082d0

08002a70 <HAL_RCCEx_PeriphCLKConfig>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8002a70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a74:	b0aa      	sub	sp, #168	@ 0xa8
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002a82:	2300      	movs	r3, #0
 8002a84:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8002a88:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a90:	f002 7480 	and.w	r4, r2, #16777216	@ 0x1000000
 8002a94:	2500      	movs	r5, #0
 8002a96:	ea54 0305 	orrs.w	r3, r4, r5
 8002a9a:	d00b      	beq.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(pPeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(pPeriphClkInit->CkperClockSelection);
 8002a9c:	4bb8      	ldr	r3, [pc, #736]	@ (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002a9e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8002aa2:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8002aa6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aac:	4ab4      	ldr	r2, [pc, #720]	@ (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002aae:	430b      	orrs	r3, r1
 8002ab0:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002ab4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002abc:	f002 0801 	and.w	r8, r2, #1
 8002ac0:	f04f 0900 	mov.w	r9, #0
 8002ac4:	ea58 0309 	orrs.w	r3, r8, r9
 8002ac8:	d038      	beq.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0xcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    switch (pPeriphClkInit->Usart1ClockSelection)
 8002aca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ace:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ad0:	2b05      	cmp	r3, #5
 8002ad2:	d819      	bhi.n	8002b08 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8002ad4:	a201      	add	r2, pc, #4	@ (adr r2, 8002adc <HAL_RCCEx_PeriphCLKConfig+0x6c>)
 8002ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ada:	bf00      	nop
 8002adc:	08002b11 	.word	0x08002b11
 8002ae0:	08002af5 	.word	0x08002af5
 8002ae4:	08002b09 	.word	0x08002b09
 8002ae8:	08002b11 	.word	0x08002b11
 8002aec:	08002b11 	.word	0x08002b11
 8002af0:	08002b11 	.word	0x08002b11
        /* USART1 clock source config set later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002af4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002af8:	3308      	adds	r3, #8
 8002afa:	4618      	mov	r0, r3
 8002afc:	f001 fff2 	bl	8004ae4 <RCCEx_PLL2_Config>
 8002b00:	4603      	mov	r3, r0
 8002b02:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART1 clock source config set later after clock selection check */
        break;
 8002b06:	e004      	b.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0xa2>
      case RCC_USART1CLKSOURCE_LSE:      /* LSE clock is used as source of USART1 clock*/
        /* USART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b08:	2301      	movs	r3, #1
 8002b0a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002b0e:	e000      	b.n	8002b12 <HAL_RCCEx_PeriphCLKConfig+0xa2>
        break;
 8002b10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002b12:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d10c      	bne.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      /* Set the source of USART1 clock*/
      __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8002b1a:	4b99      	ldr	r3, [pc, #612]	@ (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b1c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002b20:	f023 0107 	bic.w	r1, r3, #7
 8002b24:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b2a:	4a95      	ldr	r2, [pc, #596]	@ (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002b2c:	430b      	orrs	r3, r1
 8002b2e:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002b32:	e003      	b.n	8002b3c <HAL_RCCEx_PeriphCLKConfig+0xcc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002b34:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002b38:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002b3c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b44:	f002 0a02 	and.w	sl, r2, #2
 8002b48:	f04f 0b00 	mov.w	fp, #0
 8002b4c:	ea5a 030b 	orrs.w	r3, sl, fp
 8002b50:	d03c      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    switch (pPeriphClkInit->Usart2ClockSelection)
 8002b52:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b58:	2b28      	cmp	r3, #40	@ 0x28
 8002b5a:	d01b      	beq.n	8002b94 <HAL_RCCEx_PeriphCLKConfig+0x124>
 8002b5c:	2b28      	cmp	r3, #40	@ 0x28
 8002b5e:	d815      	bhi.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002b60:	2b20      	cmp	r3, #32
 8002b62:	d019      	beq.n	8002b98 <HAL_RCCEx_PeriphCLKConfig+0x128>
 8002b64:	2b20      	cmp	r3, #32
 8002b66:	d811      	bhi.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002b68:	2b18      	cmp	r3, #24
 8002b6a:	d017      	beq.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x12c>
 8002b6c:	2b18      	cmp	r3, #24
 8002b6e:	d80d      	bhi.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x11c>
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d015      	beq.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8002b74:	2b08      	cmp	r3, #8
 8002b76:	d109      	bne.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x11c>
        /* USART2 clock source config set later after clock selection check */
        break;

      case RCC_USART2CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART2*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002b78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002b7c:	3308      	adds	r3, #8
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f001 ffb0 	bl	8004ae4 <RCCEx_PLL2_Config>
 8002b84:	4603      	mov	r3, r0
 8002b86:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART2 clock source config set later after clock selection check */
        break;
 8002b8a:	e00a      	b.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x132>
      case RCC_USART2CLKSOURCE_LSE:      /* LSE clock is used as source of USART2 clock*/
        /* USART2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002b92:	e006      	b.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002b94:	bf00      	nop
 8002b96:	e004      	b.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002b98:	bf00      	nop
 8002b9a:	e002      	b.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002b9c:	bf00      	nop
 8002b9e:	e000      	b.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x132>
        break;
 8002ba0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002ba2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d10c      	bne.n	8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      /* Set the source of USART2 clock*/
      __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8002baa:	4b75      	ldr	r3, [pc, #468]	@ (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bac:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002bb0:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8002bb4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bb8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bba:	4a71      	ldr	r2, [pc, #452]	@ (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002bbc:	430b      	orrs	r3, r1
 8002bbe:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002bc2:	e003      	b.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x15c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002bc4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002bc8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002bcc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bd4:	f002 0304 	and.w	r3, r2, #4
 8002bd8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002bdc:	2300      	movs	r3, #0
 8002bde:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002be2:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8002be6:	460b      	mov	r3, r1
 8002be8:	4313      	orrs	r3, r2
 8002bea:	d040      	beq.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    switch (pPeriphClkInit->Usart3ClockSelection)
 8002bec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002bf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bf2:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002bf6:	d01e      	beq.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x1c6>
 8002bf8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002bfc:	d817      	bhi.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002bfe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c02:	d01a      	beq.n	8002c3a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8002c04:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c08:	d811      	bhi.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002c0a:	2bc0      	cmp	r3, #192	@ 0xc0
 8002c0c:	d017      	beq.n	8002c3e <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8002c0e:	2bc0      	cmp	r3, #192	@ 0xc0
 8002c10:	d80d      	bhi.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d015      	beq.n	8002c42 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
 8002c16:	2b40      	cmp	r3, #64	@ 0x40
 8002c18:	d109      	bne.n	8002c2e <HAL_RCCEx_PeriphCLKConfig+0x1be>
        /* USART3 clock source config set later after clock selection check */
        break;

      case RCC_USART3CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for USART3*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002c1a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c1e:	3308      	adds	r3, #8
 8002c20:	4618      	mov	r0, r3
 8002c22:	f001 ff5f 	bl	8004ae4 <RCCEx_PLL2_Config>
 8002c26:	4603      	mov	r3, r0
 8002c28:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* USART3 clock source config set later after clock selection check */
        break;
 8002c2c:	e00a      	b.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
      case RCC_USART3CLKSOURCE_LSE:      /* LSE clock is used as source of USART3 clock*/
        /* USART3 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002c34:	e006      	b.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002c36:	bf00      	nop
 8002c38:	e004      	b.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002c3a:	bf00      	nop
 8002c3c:	e002      	b.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002c3e:	bf00      	nop
 8002c40:	e000      	b.n	8002c44 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
        break;
 8002c42:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002c44:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d10c      	bne.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Set the source of USART3 clock*/
      __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8002c4c:	4b4c      	ldr	r3, [pc, #304]	@ (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c4e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8002c52:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8002c56:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c5c:	4a48      	ldr	r2, [pc, #288]	@ (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002c5e:	430b      	orrs	r3, r1
 8002c60:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8002c64:	e003      	b.n	8002c6e <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c66:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002c6a:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* UART12 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c6e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c76:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8002c7a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002c7e:	2300      	movs	r3, #0
 8002c80:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002c84:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8002c88:	460b      	mov	r3, r1
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	d043      	beq.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    switch (pPeriphClkInit->Lpuart1ClockSelection)
 8002c8e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c94:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002c98:	d021      	beq.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8002c9a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8002c9e:	d81a      	bhi.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8002ca0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002ca4:	d01d      	beq.n	8002ce2 <HAL_RCCEx_PeriphCLKConfig+0x272>
 8002ca6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002caa:	d814      	bhi.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8002cac:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002cb0:	d019      	beq.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x276>
 8002cb2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8002cb6:	d80e      	bhi.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x266>
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d016      	beq.n	8002cea <HAL_RCCEx_PeriphCLKConfig+0x27a>
 8002cbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002cc0:	d109      	bne.n	8002cd6 <HAL_RCCEx_PeriphCLKConfig+0x266>
        /* LPUART1 clock source config set later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for LPUART1*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002cc2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002cc6:	3308      	adds	r3, #8
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f001 ff0b 	bl	8004ae4 <RCCEx_PLL2_Config>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPUART1 clock source config set later after clock selection check */
        break;
 8002cd4:	e00a      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x27c>
      case RCC_LPUART1CLKSOURCE_LSE:      /* LSE clock is used as source of LPUART1 clock*/
        /* LPUART1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002cdc:	e006      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8002cde:	bf00      	nop
 8002ce0:	e004      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8002ce2:	bf00      	nop
 8002ce4:	e002      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8002ce6:	bf00      	nop
 8002ce8:	e000      	b.n	8002cec <HAL_RCCEx_PeriphCLKConfig+0x27c>
        break;
 8002cea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002cec:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d10c      	bne.n	8002d0e <HAL_RCCEx_PeriphCLKConfig+0x29e>
    {
      /* Set the source of LPUART1 clock*/
      __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8002cf4:	4b22      	ldr	r3, [pc, #136]	@ (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002cf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002cfa:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8002cfe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d04:	4a1e      	ldr	r2, [pc, #120]	@ (8002d80 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002d06:	430b      	orrs	r3, r1
 8002d08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8002d0c:	e003      	b.n	8002d16 <HAL_RCCEx_PeriphCLKConfig+0x2a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002d0e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d12:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002d16:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d1e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8002d22:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002d24:	2300      	movs	r3, #0
 8002d26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002d28:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	d03e      	beq.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x340>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    switch (pPeriphClkInit->I2c1ClockSelection)
 8002d32:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d38:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002d3c:	d01b      	beq.n	8002d76 <HAL_RCCEx_PeriphCLKConfig+0x306>
 8002d3e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8002d42:	d814      	bhi.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8002d44:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002d48:	d017      	beq.n	8002d7a <HAL_RCCEx_PeriphCLKConfig+0x30a>
 8002d4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002d4e:	d80e      	bhi.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d017      	beq.n	8002d84 <HAL_RCCEx_PeriphCLKConfig+0x314>
 8002d54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d58:	d109      	bne.n	8002d6e <HAL_RCCEx_PeriphCLKConfig+0x2fe>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I2C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002d5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d5e:	3308      	adds	r3, #8
 8002d60:	4618      	mov	r0, r3
 8002d62:	f001 febf 	bl	8004ae4 <RCCEx_PLL2_Config>
 8002d66:	4603      	mov	r3, r0
 8002d68:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C1CLKSOURCE_PLL3R */
        /* I2C1 clock source config set later after clock selection check */
        break;
 8002d6c:	e00b      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x316>
      case RCC_I2C1CLKSOURCE_CSI:      /* CSI clock is used as source of I2C1 clock*/
        /* I2C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002d74:	e007      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8002d76:	bf00      	nop
 8002d78:	e005      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x316>
        break;
 8002d7a:	bf00      	nop
 8002d7c:	e003      	b.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x316>
 8002d7e:	bf00      	nop
 8002d80:	44020c00 	.word	0x44020c00
        break;
 8002d84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002d86:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10c      	bne.n	8002da8 <HAL_RCCEx_PeriphCLKConfig+0x338>
    {
      /* Set the source of I2C1 clock*/
      __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8002d8e:	4ba5      	ldr	r3, [pc, #660]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002d90:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002d94:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8002d98:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9e:	4aa1      	ldr	r2, [pc, #644]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002da0:	430b      	orrs	r3, r1
 8002da2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002da6:	e003      	b.n	8002db0 <HAL_RCCEx_PeriphCLKConfig+0x340>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002da8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002dac:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002db0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002db4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db8:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8002dbc:	673b      	str	r3, [r7, #112]	@ 0x70
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	677b      	str	r3, [r7, #116]	@ 0x74
 8002dc2:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8002dc6:	460b      	mov	r3, r1
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	d03b      	beq.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    switch (pPeriphClkInit->I2c2ClockSelection)
 8002dcc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002dd0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002dd2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002dd6:	d01b      	beq.n	8002e10 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
 8002dd8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002ddc:	d814      	bhi.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8002dde:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002de2:	d017      	beq.n	8002e14 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
 8002de4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8002de8:	d80e      	bhi.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x398>
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d014      	beq.n	8002e18 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8002dee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002df2:	d109      	bne.n	8002e08 <HAL_RCCEx_PeriphCLKConfig+0x398>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I2C2CLKSOURCE_PLL2R:  /* PLL32 is used as clock source for I2C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002df4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002df8:	3308      	adds	r3, #8
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f001 fe72 	bl	8004ae4 <RCCEx_PLL2_Config>
 8002e00:	4603      	mov	r3, r0
 8002e02:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I2C2CLKSOURCE_PLL3R */
        /* I2C2 clock source config set later after clock selection check */
        break;
 8002e06:	e008      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
      case RCC_I2C2CLKSOURCE_CSI:      /* CSI clock is used as source of I2C2 clock*/
        /* I2C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e08:	2301      	movs	r3, #1
 8002e0a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002e0e:	e004      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8002e10:	bf00      	nop
 8002e12:	e002      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8002e14:	bf00      	nop
 8002e16:	e000      	b.n	8002e1a <HAL_RCCEx_PeriphCLKConfig+0x3aa>
        break;
 8002e18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e1a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d10c      	bne.n	8002e3c <HAL_RCCEx_PeriphCLKConfig+0x3cc>
    {
      /* Set the source of I2C2 clock*/
      __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8002e22:	4b80      	ldr	r3, [pc, #512]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002e24:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002e28:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8002e2c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e30:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e32:	4a7c      	ldr	r2, [pc, #496]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002e34:	430b      	orrs	r3, r1
 8002e36:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002e3a:	e003      	b.n	8002e44 <HAL_RCCEx_PeriphCLKConfig+0x3d4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002e3c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002e40:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I2C4 */

  /*-------------------------- I3C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C1) == RCC_PERIPHCLK_I3C1)
 8002e44:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e4c:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8002e50:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002e52:	2300      	movs	r3, #0
 8002e54:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002e56:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	d033      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C1CLKSOURCE(pPeriphClkInit->I3c1ClockSelection));

    switch (pPeriphClkInit->I3c1ClockSelection)
 8002e60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e66:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e6a:	d015      	beq.n	8002e98 <HAL_RCCEx_PeriphCLKConfig+0x428>
 8002e6c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8002e70:	d80e      	bhi.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d012      	beq.n	8002e9c <HAL_RCCEx_PeriphCLKConfig+0x42c>
 8002e76:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e7a:	d109      	bne.n	8002e90 <HAL_RCCEx_PeriphCLKConfig+0x420>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C1CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C1*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002e7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002e80:	3308      	adds	r3, #8
 8002e82:	4618      	mov	r0, r3
 8002e84:	f001 fe2e 	bl	8004ae4 <RCCEx_PLL2_Config>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C1CLKSOURCE_PLL3R */
        /* I3C1 clock source config set later after clock selection check */
        break;
 8002e8e:	e006      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x42e>
      case RCC_I3C1CLKSOURCE_HSI:      /* HSI clock is used as source of I3C1 clock*/
        /* I3C1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002e96:	e002      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8002e98:	bf00      	nop
 8002e9a:	e000      	b.n	8002e9e <HAL_RCCEx_PeriphCLKConfig+0x42e>
        break;
 8002e9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8002e9e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d10c      	bne.n	8002ec0 <HAL_RCCEx_PeriphCLKConfig+0x450>
    {
      /* Set the source of I3C1 clock*/
      __HAL_RCC_I3C1_CONFIG(pPeriphClkInit->I3c1ClockSelection);
 8002ea6:	4b5f      	ldr	r3, [pc, #380]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002ea8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002eac:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 8002eb0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eb6:	4a5b      	ldr	r2, [pc, #364]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002eb8:	430b      	orrs	r3, r1
 8002eba:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002ebe:	e003      	b.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002ec0:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002ec4:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined (I3C2)
  /*-------------------------- I3C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I3C2) == RCC_PERIPHCLK_I3C2)
 8002ec8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ed0:	2100      	movs	r1, #0
 8002ed2:	6639      	str	r1, [r7, #96]	@ 0x60
 8002ed4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ed8:	667b      	str	r3, [r7, #100]	@ 0x64
 8002eda:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8002ede:	460b      	mov	r3, r1
 8002ee0:	4313      	orrs	r3, r2
 8002ee2:	d033      	beq.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I3C2CLKSOURCE(pPeriphClkInit->I3c2ClockSelection));

    switch (pPeriphClkInit->I3c2ClockSelection)
 8002ee4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002ee8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eea:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002eee:	d015      	beq.n	8002f1c <HAL_RCCEx_PeriphCLKConfig+0x4ac>
 8002ef0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002ef4:	d80e      	bhi.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d012      	beq.n	8002f20 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 8002efa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8002efe:	d109      	bne.n	8002f14 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
        /* PLL3  input clock, parameters M, N & R configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_I3C2CLKSOURCE_PLL2R:  /* PLL2 is used as clock source for I3C2*/
        /* PLL2  input clock, parameters M, N & R configuration clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002f00:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f04:	3308      	adds	r3, #8
 8002f06:	4618      	mov	r0, r3
 8002f08:	f001 fdec 	bl	8004ae4 <RCCEx_PLL2_Config>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_I3C2CLKSOURCE_PLL3R */
        /* I3C2 clock source config set later after clock selection check */
        break;
 8002f12:	e006      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
      case RCC_I3C2CLKSOURCE_HSI:      /* HSI clock is used as source of I3C2 clock*/
        /* I3C2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002f1a:	e002      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8002f1c:	bf00      	nop
 8002f1e:	e000      	b.n	8002f22 <HAL_RCCEx_PeriphCLKConfig+0x4b2>
        break;
 8002f20:	bf00      	nop
    }
    if (ret == HAL_OK)
 8002f22:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d10c      	bne.n	8002f44 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
    {
      /* Set the source of I3C2 clock*/
      __HAL_RCC_I3C2_CONFIG(pPeriphClkInit->I3c2ClockSelection);
 8002f2a:	4b3e      	ldr	r3, [pc, #248]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002f2c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8002f30:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002f34:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f3a:	4a3a      	ldr	r2, [pc, #232]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002f3c:	430b      	orrs	r3, r1
 8002f3e:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8002f42:	e003      	b.n	8002f4c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002f44:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8002f48:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* I3C2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8002f4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f54:	2100      	movs	r1, #0
 8002f56:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002f58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f5c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f5e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8002f62:	460b      	mov	r3, r1
 8002f64:	4313      	orrs	r3, r2
 8002f66:	d00e      	beq.n	8002f86 <HAL_RCCEx_PeriphCLKConfig+0x516>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(pPeriphClkInit->TimPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(pPeriphClkInit->TimPresSelection);
 8002f68:	4b2e      	ldr	r3, [pc, #184]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002f6a:	69db      	ldr	r3, [r3, #28]
 8002f6c:	4a2d      	ldr	r2, [pc, #180]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002f6e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002f72:	61d3      	str	r3, [r2, #28]
 8002f74:	4b2b      	ldr	r3, [pc, #172]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002f76:	69d9      	ldr	r1, [r3, #28]
 8002f78:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f80:	4a28      	ldr	r2, [pc, #160]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 8002f82:	430b      	orrs	r3, r1
 8002f84:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002f86:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f8e:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8002f92:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f94:	2300      	movs	r3, #0
 8002f96:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f98:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	4313      	orrs	r3, r2
 8002fa0:	d046      	beq.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));

    switch (pPeriphClkInit->Lptim1ClockSelection)
 8002fa2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fa6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fa8:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8002fac:	d021      	beq.n	8002ff2 <HAL_RCCEx_PeriphCLKConfig+0x582>
 8002fae:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8002fb2:	d81a      	bhi.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8002fb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fb8:	d01d      	beq.n	8002ff6 <HAL_RCCEx_PeriphCLKConfig+0x586>
 8002fba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fbe:	d814      	bhi.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8002fc0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fc4:	d019      	beq.n	8002ffa <HAL_RCCEx_PeriphCLKConfig+0x58a>
 8002fc6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002fca:	d80e      	bhi.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x57a>
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d016      	beq.n	8002ffe <HAL_RCCEx_PeriphCLKConfig+0x58e>
 8002fd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fd4:	d109      	bne.n	8002fea <HAL_RCCEx_PeriphCLKConfig+0x57a>
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8002fd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002fda:	3308      	adds	r3, #8
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f001 fd81 	bl	8004ae4 <RCCEx_PLL2_Config>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM1 clock source config set later after clock selection check */
        break;
 8002fe8:	e00a      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x590>
      case RCC_LPTIM1CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM1 clock*/
        /* LPTIM1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8002ff0:	e006      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002ff2:	bf00      	nop
 8002ff4:	e004      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002ff6:	bf00      	nop
 8002ff8:	e002      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002ffa:	bf00      	nop
 8002ffc:	e000      	b.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x590>
        break;
 8002ffe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003000:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003004:	2b00      	cmp	r3, #0
 8003006:	d10f      	bne.n	8003028 <HAL_RCCEx_PeriphCLKConfig+0x5b8>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8003008:	4b06      	ldr	r3, [pc, #24]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800300a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800300e:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8003012:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003016:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003018:	4a02      	ldr	r2, [pc, #8]	@ (8003024 <HAL_RCCEx_PeriphCLKConfig+0x5b4>)
 800301a:	430b      	orrs	r3, r1
 800301c:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 8003020:	e006      	b.n	8003030 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8003022:	bf00      	nop
 8003024:	44020c00 	.word	0x44020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003028:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800302c:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

  /*-------------------------- LPTIM2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003030:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003038:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800303c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800303e:	2300      	movs	r3, #0
 8003040:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003042:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8003046:	460b      	mov	r3, r1
 8003048:	4313      	orrs	r3, r2
 800304a:	d043      	beq.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x664>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));

    switch (pPeriphClkInit->Lptim2ClockSelection)
 800304c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003050:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003052:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8003056:	d021      	beq.n	800309c <HAL_RCCEx_PeriphCLKConfig+0x62c>
 8003058:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800305c:	d81a      	bhi.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x624>
 800305e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003062:	d01d      	beq.n	80030a0 <HAL_RCCEx_PeriphCLKConfig+0x630>
 8003064:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003068:	d814      	bhi.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x624>
 800306a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800306e:	d019      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x634>
 8003070:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003074:	d80e      	bhi.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x624>
 8003076:	2b00      	cmp	r3, #0
 8003078:	d016      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x638>
 800307a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800307e:	d109      	bne.n	8003094 <HAL_RCCEx_PeriphCLKConfig+0x624>
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2P:  /* PLL2 is used as clock source for LPTIM2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003080:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003084:	3308      	adds	r3, #8
 8003086:	4618      	mov	r0, r3
 8003088:	f001 fd2c 	bl	8004ae4 <RCCEx_PLL2_Config>
 800308c:	4603      	mov	r3, r0
 800308e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* LPTIM2 clock source config set later after clock selection check */
        break;
 8003092:	e00a      	b.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x63a>
      case RCC_LPTIM2CLKSOURCE_CLKP:      /* CLKP is used as source of LPTIM2 clock*/
        /* LPTIM2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 800309a:	e006      	b.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 800309c:	bf00      	nop
 800309e:	e004      	b.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80030a0:	bf00      	nop
 80030a2:	e002      	b.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80030a4:	bf00      	nop
 80030a6:	e000      	b.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x63a>
        break;
 80030a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80030aa:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d10c      	bne.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 80030b2:	4bb6      	ldr	r3, [pc, #728]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80030b4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80030b8:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80030bc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030c2:	4ab2      	ldr	r2, [pc, #712]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80030c4:	430b      	orrs	r3, r1
 80030c6:	f8c2 30dc 	str.w	r3, [r2, #220]	@ 0xdc
 80030ca:	e003      	b.n	80030d4 <HAL_RCCEx_PeriphCLKConfig+0x664>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030cc:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80030d0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* SAI2*/

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 80030d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030dc:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80030e0:	643b      	str	r3, [r7, #64]	@ 0x40
 80030e2:	2300      	movs	r3, #0
 80030e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80030e6:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80030ea:	460b      	mov	r3, r1
 80030ec:	4313      	orrs	r3, r2
 80030ee:	d030      	beq.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 80030f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80030f4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80030f6:	2b05      	cmp	r3, #5
 80030f8:	d80f      	bhi.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
 80030fa:	2b03      	cmp	r3, #3
 80030fc:	d211      	bcs.n	8003122 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 80030fe:	2b01      	cmp	r3, #1
 8003100:	d911      	bls.n	8003126 <HAL_RCCEx_PeriphCLKConfig+0x6b6>
 8003102:	2b02      	cmp	r3, #2
 8003104:	d109      	bne.n	800311a <HAL_RCCEx_PeriphCLKConfig+0x6aa>
        /* ADCDAC clock source config set later after clock selection check */
        break;

      case RCC_ADCDACCLKSOURCE_PLL2R:
        /* PLL2 input clock, parameters M, N & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003106:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800310a:	3308      	adds	r3, #8
 800310c:	4618      	mov	r0, r3
 800310e:	f001 fce9 	bl	8004ae4 <RCCEx_PLL2_Config>
 8003112:	4603      	mov	r3, r0
 8003114:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003118:	e006      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        /* ADCDAC clock source configuration done later after clock selection check */
        break;


      default:
        ret = HAL_ERROR;
 800311a:	2301      	movs	r3, #1
 800311c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003120:	e002      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003122:	bf00      	nop
 8003124:	e000      	b.n	8003128 <HAL_RCCEx_PeriphCLKConfig+0x6b8>
        break;
 8003126:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003128:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800312c:	2b00      	cmp	r3, #0
 800312e:	d10c      	bne.n	800314a <HAL_RCCEx_PeriphCLKConfig+0x6da>
    {
      /* Configure the ADCDAC interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8003130:	4b96      	ldr	r3, [pc, #600]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003132:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003136:	f023 0107 	bic.w	r1, r3, #7
 800313a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800313e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003140:	4a92      	ldr	r2, [pc, #584]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003142:	430b      	orrs	r3, r1
 8003144:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8003148:	e003      	b.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x6e2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800314a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800314e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- DAC low-power clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC_LP) == RCC_PERIPHCLK_DAC_LP)
 8003152:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315a:	2100      	movs	r1, #0
 800315c:	63b9      	str	r1, [r7, #56]	@ 0x38
 800315e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003162:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003164:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8003168:	460b      	mov	r3, r1
 800316a:	4313      	orrs	r3, r2
 800316c:	d022      	beq.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x744>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DACLPCLKSOURCE(pPeriphClkInit->DacLowPowerClockSelection));

    switch (pPeriphClkInit->DacLowPowerClockSelection)
 800316e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003172:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003174:	2b00      	cmp	r3, #0
 8003176:	d005      	beq.n	8003184 <HAL_RCCEx_PeriphCLKConfig+0x714>
 8003178:	2b08      	cmp	r3, #8
 800317a:	d005      	beq.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x718>
        /* LSI is used as clock source for DAC low-power clock */
        /* DAC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003182:	e002      	b.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003184:	bf00      	nop
 8003186:	e000      	b.n	800318a <HAL_RCCEx_PeriphCLKConfig+0x71a>
        break;
 8003188:	bf00      	nop
    }

    if (ret == HAL_OK)
 800318a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800318e:	2b00      	cmp	r3, #0
 8003190:	d10c      	bne.n	80031ac <HAL_RCCEx_PeriphCLKConfig+0x73c>
    {
      /* Configure the DAC low-power interface clock source */
      __HAL_RCC_DAC_LP_CONFIG(pPeriphClkInit->DacLowPowerClockSelection);
 8003192:	4b7e      	ldr	r3, [pc, #504]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003194:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003198:	f023 0108 	bic.w	r1, r3, #8
 800319c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031a2:	4a7a      	ldr	r2, [pc, #488]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80031a4:	430b      	orrs	r3, r1
 80031a6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80031aa:	e003      	b.n	80031b4 <HAL_RCCEx_PeriphCLKConfig+0x744>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80031ac:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80031b0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80031b4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80031b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031bc:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80031c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80031c2:	2300      	movs	r3, #0
 80031c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80031c6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80031ca:	460b      	mov	r3, r1
 80031cc:	4313      	orrs	r3, r2
 80031ce:	f000 80b0 	beq.w	8003332 <HAL_RCCEx_PeriphCLKConfig+0x8c2>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPCR, PWR_DBPCR_DBP);
 80031d2:	4b6f      	ldr	r3, [pc, #444]	@ (8003390 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80031d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031d6:	4a6e      	ldr	r2, [pc, #440]	@ (8003390 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 80031d8:	f043 0301 	orr.w	r3, r3, #1
 80031dc:	6253      	str	r3, [r2, #36]	@ 0x24

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80031de:	f7fd fe17 	bl	8000e10 <HAL_GetTick>
 80031e2:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 80031e6:	e00b      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x790>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031e8:	f7fd fe12 	bl	8000e10 <HAL_GetTick>
 80031ec:	4602      	mov	r2, r0
 80031ee:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d903      	bls.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0x790>
      {
        ret = HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80031fe:	e005      	b.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    while (HAL_IS_BIT_CLR(PWR->DBPCR, PWR_DBPCR_DBP))
 8003200:	4b63      	ldr	r3, [pc, #396]	@ (8003390 <HAL_RCCEx_PeriphCLKConfig+0x920>)
 8003202:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003204:	f003 0301 	and.w	r3, r3, #1
 8003208:	2b00      	cmp	r3, #0
 800320a:	d0ed      	beq.n	80031e8 <HAL_RCCEx_PeriphCLKConfig+0x778>
      }
    }

    if (ret == HAL_OK)
 800320c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003210:	2b00      	cmp	r3, #0
 8003212:	f040 808a 	bne.w	800332a <HAL_RCCEx_PeriphCLKConfig+0x8ba>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003216:	4b5d      	ldr	r3, [pc, #372]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003218:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800321c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003220:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8003224:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003228:	2b00      	cmp	r3, #0
 800322a:	d022      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x802>
 800322c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003230:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003232:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8003236:	429a      	cmp	r2, r3
 8003238:	d01b      	beq.n	8003272 <HAL_RCCEx_PeriphCLKConfig+0x802>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800323a:	4b54      	ldr	r3, [pc, #336]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800323c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003240:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003244:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003248:	4b50      	ldr	r3, [pc, #320]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800324a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800324e:	4a4f      	ldr	r2, [pc, #316]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003250:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003254:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003258:	4b4c      	ldr	r3, [pc, #304]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800325a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800325e:	4a4b      	ldr	r2, [pc, #300]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003260:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003264:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003268:	4a48      	ldr	r2, [pc, #288]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800326a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800326e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003272:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003276:	f003 0301 	and.w	r3, r3, #1
 800327a:	2b00      	cmp	r3, #0
 800327c:	d019      	beq.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800327e:	f7fd fdc7 	bl	8000e10 <HAL_GetTick>
 8003282:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003286:	e00d      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x834>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003288:	f7fd fdc2 	bl	8000e10 <HAL_GetTick>
 800328c:	4602      	mov	r2, r0
 800328e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003292:	1ad3      	subs	r3, r2, r3
 8003294:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003298:	4293      	cmp	r3, r2
 800329a:	d903      	bls.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x834>
          {
            ret = HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
            break;
 80032a2:	e006      	b.n	80032b2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032a4:	4b39      	ldr	r3, [pc, #228]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80032a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032aa:	f003 0302 	and.w	r3, r3, #2
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d0ea      	beq.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x818>
          }
        }
      }

      if (ret == HAL_OK)
 80032b2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d132      	bne.n	8003320 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 80032ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032be:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032c0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032c4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80032c8:	d10f      	bne.n	80032ea <HAL_RCCEx_PeriphCLKConfig+0x87a>
 80032ca:	4b30      	ldr	r3, [pc, #192]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80032cc:	69db      	ldr	r3, [r3, #28]
 80032ce:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80032d2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80032d6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80032d8:	091b      	lsrs	r3, r3, #4
 80032da:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80032de:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80032e2:	4a2a      	ldr	r2, [pc, #168]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80032e4:	430b      	orrs	r3, r1
 80032e6:	61d3      	str	r3, [r2, #28]
 80032e8:	e005      	b.n	80032f6 <HAL_RCCEx_PeriphCLKConfig+0x886>
 80032ea:	4b28      	ldr	r3, [pc, #160]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80032ec:	69db      	ldr	r3, [r3, #28]
 80032ee:	4a27      	ldr	r2, [pc, #156]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80032f0:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80032f4:	61d3      	str	r3, [r2, #28]
 80032f6:	4b25      	ldr	r3, [pc, #148]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80032f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80032fc:	4a23      	ldr	r2, [pc, #140]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 80032fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003302:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8003306:	4b21      	ldr	r3, [pc, #132]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003308:	f8d3 10f0 	ldr.w	r1, [r3, #240]	@ 0xf0
 800330c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003310:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003312:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003316:	4a1d      	ldr	r2, [pc, #116]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003318:	430b      	orrs	r3, r1
 800331a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 800331e:	e008      	b.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003320:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003324:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
 8003328:	e003      	b.n	8003332 <HAL_RCCEx_PeriphCLKConfig+0x8c2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800332a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800332e:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8003332:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800333a:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 800333e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003340:	2300      	movs	r3, #0
 8003342:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003344:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8003348:	460b      	mov	r3, r1
 800334a:	4313      	orrs	r3, r2
 800334c:	d038      	beq.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x950>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800334e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003352:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003354:	2b30      	cmp	r3, #48	@ 0x30
 8003356:	d014      	beq.n	8003382 <HAL_RCCEx_PeriphCLKConfig+0x912>
 8003358:	2b30      	cmp	r3, #48	@ 0x30
 800335a:	d80e      	bhi.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x90a>
 800335c:	2b20      	cmp	r3, #32
 800335e:	d012      	beq.n	8003386 <HAL_RCCEx_PeriphCLKConfig+0x916>
 8003360:	2b20      	cmp	r3, #32
 8003362:	d80a      	bhi.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x90a>
 8003364:	2b00      	cmp	r3, #0
 8003366:	d015      	beq.n	8003394 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003368:	2b10      	cmp	r3, #16
 800336a:	d106      	bne.n	800337a <HAL_RCCEx_PeriphCLKConfig+0x90a>
        /* RNG clock source configuration done later after clock selection check */
        break;

      case RCC_RNGCLKSOURCE_PLL1Q: /* PLL1 is used as clock source for RNG*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800336c:	4b07      	ldr	r3, [pc, #28]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 800336e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003370:	4a06      	ldr	r2, [pc, #24]	@ (800338c <HAL_RCCEx_PeriphCLKConfig+0x91c>)
 8003372:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003376:	6293      	str	r3, [r2, #40]	@ 0x28
        /* RNG clock source configuration done later after clock selection check */
        break;
 8003378:	e00d      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x926>

        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003380:	e009      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003382:	bf00      	nop
 8003384:	e007      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x926>
        break;
 8003386:	bf00      	nop
 8003388:	e005      	b.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x926>
 800338a:	bf00      	nop
 800338c:	44020c00 	.word	0x44020c00
 8003390:	44020800 	.word	0x44020800
        break;
 8003394:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003396:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800339a:	2b00      	cmp	r3, #0
 800339c:	d10c      	bne.n	80033b8 <HAL_RCCEx_PeriphCLKConfig+0x948>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 800339e:	4bb5      	ldr	r3, [pc, #724]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80033a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80033a4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80033a8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033ae:	49b1      	ldr	r1, [pc, #708]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80033b0:	4313      	orrs	r3, r2
 80033b2:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 80033b6:	e003      	b.n	80033c0 <HAL_RCCEx_PeriphCLKConfig+0x950>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80033b8:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80033bc:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2

  }
#endif /* SDMMC2 */

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80033c0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c8:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 80033cc:	623b      	str	r3, [r7, #32]
 80033ce:	2300      	movs	r3, #0
 80033d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80033d2:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 80033d6:	460b      	mov	r3, r1
 80033d8:	4313      	orrs	r3, r2
 80033da:	d03c      	beq.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    switch (pPeriphClkInit->Spi1ClockSelection)
 80033dc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80033e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033e2:	2b04      	cmp	r3, #4
 80033e4:	d81d      	bhi.n	8003422 <HAL_RCCEx_PeriphCLKConfig+0x9b2>
 80033e6:	a201      	add	r2, pc, #4	@ (adr r2, 80033ec <HAL_RCCEx_PeriphCLKConfig+0x97c>)
 80033e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033ec:	08003401 	.word	0x08003401
 80033f0:	0800340f 	.word	0x0800340f
 80033f4:	08003423 	.word	0x08003423
 80033f8:	0800342b 	.word	0x0800342b
 80033fc:	0800342b 	.word	0x0800342b
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI1 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003400:	4b9c      	ldr	r3, [pc, #624]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003402:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003404:	4a9b      	ldr	r2, [pc, #620]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003406:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800340a:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800340c:	e00e      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x9bc>

      case RCC_SPI1CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800340e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003412:	3308      	adds	r3, #8
 8003414:	4618      	mov	r0, r3
 8003416:	f001 fb65 	bl	8004ae4 <RCCEx_PLL2_Config>
 800341a:	4603      	mov	r3, r0
 800341c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8003420:	e004      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003428:	e000      	b.n	800342c <HAL_RCCEx_PeriphCLKConfig+0x9bc>
        break;
 800342a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800342c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003430:	2b00      	cmp	r3, #0
 8003432:	d10c      	bne.n	800344e <HAL_RCCEx_PeriphCLKConfig+0x9de>
    {
      /* Configure the SPI1 clock source */
      __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8003434:	4b8f      	ldr	r3, [pc, #572]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003436:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800343a:	f023 0207 	bic.w	r2, r3, #7
 800343e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003442:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003444:	498b      	ldr	r1, [pc, #556]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003446:	4313      	orrs	r3, r2
 8003448:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800344c:	e003      	b.n	8003456 <HAL_RCCEx_PeriphCLKConfig+0x9e6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800344e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003452:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8003456:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800345a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345e:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8003462:	61bb      	str	r3, [r7, #24]
 8003464:	2300      	movs	r3, #0
 8003466:	61fb      	str	r3, [r7, #28]
 8003468:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800346c:	460b      	mov	r3, r1
 800346e:	4313      	orrs	r3, r2
 8003470:	d03c      	beq.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xa7c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    switch (pPeriphClkInit->Spi2ClockSelection)
 8003472:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003476:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003478:	2b20      	cmp	r3, #32
 800347a:	d01f      	beq.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0xa4c>
 800347c:	2b20      	cmp	r3, #32
 800347e:	d819      	bhi.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003480:	2b18      	cmp	r3, #24
 8003482:	d01d      	beq.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
 8003484:	2b18      	cmp	r3, #24
 8003486:	d815      	bhi.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0xa44>
 8003488:	2b00      	cmp	r3, #0
 800348a:	d002      	beq.n	8003492 <HAL_RCCEx_PeriphCLKConfig+0xa22>
 800348c:	2b08      	cmp	r3, #8
 800348e:	d007      	beq.n	80034a0 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 8003490:	e010      	b.n	80034b4 <HAL_RCCEx_PeriphCLKConfig+0xa44>
    {
      case RCC_SPI2CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI2 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003492:	4b78      	ldr	r3, [pc, #480]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003494:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003496:	4a77      	ldr	r2, [pc, #476]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003498:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800349c:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 800349e:	e010      	b.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0xa52>

      case RCC_SPI2CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80034a0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034a4:	3308      	adds	r3, #8
 80034a6:	4618      	mov	r0, r3
 80034a8:	f001 fb1c 	bl	8004ae4 <RCCEx_PLL2_Config>
 80034ac:	4603      	mov	r3, r0
 80034ae:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI2 clock source configuration done later after clock selection check */
        break;
 80034b2:	e006      	b.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        /* HSI, HSE, or CSI oscillator is used as source of SPI2 clock */
        /* SPI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80034b4:	2301      	movs	r3, #1
 80034b6:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80034ba:	e002      	b.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80034bc:	bf00      	nop
 80034be:	e000      	b.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0xa52>
        break;
 80034c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034c2:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10c      	bne.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0xa74>
    {
      /* Configure the SPI2 clock source */
      __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 80034ca:	4b6a      	ldr	r3, [pc, #424]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80034cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80034d0:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 80034d4:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034da:	4966      	ldr	r1, [pc, #408]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80034dc:	4313      	orrs	r3, r2
 80034de:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80034e2:	e003      	b.n	80034ec <HAL_RCCEx_PeriphCLKConfig+0xa7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034e4:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80034e8:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }

  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80034ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80034f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034f4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80034f8:	613b      	str	r3, [r7, #16]
 80034fa:	2300      	movs	r3, #0
 80034fc:	617b      	str	r3, [r7, #20]
 80034fe:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8003502:	460b      	mov	r3, r1
 8003504:	4313      	orrs	r3, r2
 8003506:	d03e      	beq.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {

    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    switch (pPeriphClkInit->Spi3ClockSelection)
 8003508:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800350c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800350e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003512:	d020      	beq.n	8003556 <HAL_RCCEx_PeriphCLKConfig+0xae6>
 8003514:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003518:	d819      	bhi.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xade>
 800351a:	2bc0      	cmp	r3, #192	@ 0xc0
 800351c:	d01d      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0xaea>
 800351e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003520:	d815      	bhi.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003522:	2b00      	cmp	r3, #0
 8003524:	d002      	beq.n	800352c <HAL_RCCEx_PeriphCLKConfig+0xabc>
 8003526:	2b40      	cmp	r3, #64	@ 0x40
 8003528:	d007      	beq.n	800353a <HAL_RCCEx_PeriphCLKConfig+0xaca>
 800352a:	e010      	b.n	800354e <HAL_RCCEx_PeriphCLKConfig+0xade>
    {
      case RCC_SPI3CLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for SPI3 */
        /* Enable SPI Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800352c:	4b51      	ldr	r3, [pc, #324]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800352e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003530:	4a50      	ldr	r2, [pc, #320]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003532:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003536:	6293      	str	r3, [r2, #40]	@ 0x28

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 8003538:	e010      	b.n	800355c <HAL_RCCEx_PeriphCLKConfig+0xaec>

      case RCC_SPI3CLKSOURCE_PLL2P: /* PLL2 is used as clock source for SPI3*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800353a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800353e:	3308      	adds	r3, #8
 8003540:	4618      	mov	r0, r3
 8003542:	f001 facf 	bl	8004ae4 <RCCEx_PLL2_Config>
 8003546:	4603      	mov	r3, r0
 8003548:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3

        /* SPI3 clock source configuration done later after clock selection check */
        break;
 800354c:	e006      	b.n	800355c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        /* HSI, HSE, or CSI oscillator is used as source of SPI3 clock */
        /* SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800354e:	2301      	movs	r3, #1
 8003550:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003554:	e002      	b.n	800355c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 8003556:	bf00      	nop
 8003558:	e000      	b.n	800355c <HAL_RCCEx_PeriphCLKConfig+0xaec>
        break;
 800355a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800355c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003560:	2b00      	cmp	r3, #0
 8003562:	d10c      	bne.n	800357e <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Configure the SPI3 clock source */
      __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8003564:	4b43      	ldr	r3, [pc, #268]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003566:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800356a:	f423 72e0 	bic.w	r2, r3, #448	@ 0x1c0
 800356e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003572:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003574:	493f      	ldr	r1, [pc, #252]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003576:	4313      	orrs	r3, r2
 8003578:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 800357c:	e003      	b.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800357e:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003582:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }
#endif /* OCTOSPI1*/

  /*-------------------------- FDCAN kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003586:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800358a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800358e:	2100      	movs	r1, #0
 8003590:	60b9      	str	r1, [r7, #8]
 8003592:	f003 0304 	and.w	r3, r3, #4
 8003596:	60fb      	str	r3, [r7, #12]
 8003598:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800359c:	460b      	mov	r3, r1
 800359e:	4313      	orrs	r3, r2
 80035a0:	d038      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0xba4>
  {
    assert_param(IS_RCC_FDCANCLK(pPeriphClkInit->FdcanClockSelection));

    switch (pPeriphClkInit->FdcanClockSelection)
 80035a2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035ac:	d00e      	beq.n	80035cc <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 80035ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035b2:	d815      	bhi.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d017      	beq.n	80035e8 <HAL_RCCEx_PeriphCLKConfig+0xb78>
 80035b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035bc:	d110      	bne.n	80035e0 <HAL_RCCEx_PeriphCLKConfig+0xb70>
        /* FDCAN kernel clock source config set later after clock selection check */
        break;

      case RCC_FDCANCLKSOURCE_PLL1Q:      /* PLL1 is used as clock source for FDCAN kernel clock*/
        /* Enable PLL1Q Clock output generated from System PLL . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035be:	4b2d      	ldr	r3, [pc, #180]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80035c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035c2:	4a2c      	ldr	r2, [pc, #176]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80035c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035c8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80035ca:	e00e      	b.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      case RCC_FDCANCLKSOURCE_PLL2Q:  /* PLL2 is used as clock source for FDCAN kernel clock*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80035cc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80035d0:	3308      	adds	r3, #8
 80035d2:	4618      	mov	r0, r3
 80035d4:	f001 fa86 	bl	8004ae4 <RCCEx_PLL2_Config>
 80035d8:	4603      	mov	r3, r0
 80035da:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        /* FDCAN kernel clock source config set later after clock selection check */
        break;
 80035de:	e004      	b.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0xb7a>

      default:
        ret = HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 80035e6:	e000      	b.n	80035ea <HAL_RCCEx_PeriphCLKConfig+0xb7a>
        break;
 80035e8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80035ea:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d10c      	bne.n	800360c <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    {
      /* Set the source of FDCAN kernel clock*/
      __HAL_RCC_FDCAN_CONFIG(pPeriphClkInit->FdcanClockSelection);
 80035f2:	4b20      	ldr	r3, [pc, #128]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 80035f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80035f8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035fc:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003600:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003602:	491c      	ldr	r1, [pc, #112]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 8003604:	4313      	orrs	r3, r2
 8003606:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
 800360a:	e003      	b.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0xba4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800360c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 8003610:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    }
  }

#if defined(USB_DRD_FS)
  /*------------------------------ USB Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003614:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800361c:	2100      	movs	r1, #0
 800361e:	6039      	str	r1, [r7, #0]
 8003620:	f003 0310 	and.w	r3, r3, #16
 8003624:	607b      	str	r3, [r7, #4]
 8003626:	e9d7 1200 	ldrd	r1, r2, [r7]
 800362a:	460b      	mov	r3, r1
 800362c:	4313      	orrs	r3, r2
 800362e:	d039      	beq.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(pPeriphClkInit->UsbClockSelection));

    switch (pPeriphClkInit->UsbClockSelection)
 8003630:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003634:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003636:	2b30      	cmp	r3, #48	@ 0x30
 8003638:	d01e      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800363a:	2b30      	cmp	r3, #48	@ 0x30
 800363c:	d815      	bhi.n	800366a <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 800363e:	2b10      	cmp	r3, #16
 8003640:	d002      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0xbd8>
 8003642:	2b20      	cmp	r3, #32
 8003644:	d007      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0xbe6>
 8003646:	e010      	b.n	800366a <HAL_RCCEx_PeriphCLKConfig+0xbfa>
    {
      case RCC_USBCLKSOURCE_PLL1Q:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLL1_CLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003648:	4b0a      	ldr	r3, [pc, #40]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800364a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800364c:	4a09      	ldr	r2, [pc, #36]	@ (8003674 <HAL_RCCEx_PeriphCLKConfig+0xc04>)
 800364e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003652:	6293      	str	r3, [r2, #40]	@ 0x28

        /* USB clock source configuration done later after clock selection check */
        break;
 8003654:	e011      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* PLL3Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
#else
      case RCC_USBCLKSOURCE_PLL2Q: /* PLL2 is used as clock source for USB*/
        /* PLL2Q input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8003656:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800365a:	3308      	adds	r3, #8
 800365c:	4618      	mov	r0, r3
 800365e:	f001 fa41 	bl	8004ae4 <RCCEx_PLL2_Config>
 8003662:	4603      	mov	r3, r0
 8003664:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
#endif /* RCC_USBCLKSOURCE_PLL3Q */
        /* USB clock source configuration done later after clock selection check */
        break;
 8003668:	e007      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        break;
 8003670:	e003      	b.n	800367a <HAL_RCCEx_PeriphCLKConfig+0xc0a>
 8003672:	bf00      	nop
 8003674:	44020c00 	.word	0x44020c00
        break;
 8003678:	bf00      	nop
    }

    if (ret == HAL_OK)
 800367a:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 800367e:	2b00      	cmp	r3, #0
 8003680:	d10c      	bne.n	800369c <HAL_RCCEx_PeriphCLKConfig+0xc2c>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(pPeriphClkInit->UsbClockSelection);
 8003682:	4b0c      	ldr	r3, [pc, #48]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003684:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8003688:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800368c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003690:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003692:	4908      	ldr	r1, [pc, #32]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 8003694:	4313      	orrs	r3, r2
 8003696:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 800369a:	e003      	b.n	80036a4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800369c:	f897 30a3 	ldrb.w	r3, [r7, #163]	@ 0xa3
 80036a0:	f887 30a2 	strb.w	r3, [r7, #162]	@ 0xa2
    __HAL_RCC_CEC_CONFIG(pPeriphClkInit->CecClockSelection);

  }
#endif /* CEC */

  return status;
 80036a4:	f897 30a2 	ldrb.w	r3, [r7, #162]	@ 0xa2
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	37a8      	adds	r7, #168	@ 0xa8
 80036ac:	46bd      	mov	sp, r7
 80036ae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80036b2:	bf00      	nop
 80036b4:	44020c00 	.word	0x44020c00

080036b8 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL1_Clocks pointer to PLL1_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *pPLL1_Clocks)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b08b      	sub	sp, #44	@ 0x2c
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL1M) * PLL1N
  PLL1xCLK = PLL1_VCO / PLL1x
  */

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 80036c0:	4bae      	ldr	r3, [pc, #696]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80036c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036c8:	623b      	str	r3, [r7, #32]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80036ca:	4bac      	ldr	r3, [pc, #688]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80036cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ce:	f003 0303 	and.w	r3, r3, #3
 80036d2:	61fb      	str	r3, [r7, #28]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos);
 80036d4:	4ba9      	ldr	r3, [pc, #676]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80036d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d8:	0a1b      	lsrs	r3, r3, #8
 80036da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036de:	61bb      	str	r3, [r7, #24]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80036e0:	4ba6      	ldr	r3, [pc, #664]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80036e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036e4:	091b      	lsrs	r3, r3, #4
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	617b      	str	r3, [r7, #20]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80036ec:	4ba3      	ldr	r3, [pc, #652]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80036ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036f0:	08db      	lsrs	r3, r3, #3
 80036f2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	fb02 f303 	mul.w	r3, r2, r3
 80036fc:	ee07 3a90 	vmov	s15, r3
 8003700:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003704:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  if (pll1m != 0U)
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	2b00      	cmp	r3, #0
 800370c:	f000 8126 	beq.w	800395c <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>
  {
    switch (pll1source)
 8003710:	69fb      	ldr	r3, [r7, #28]
 8003712:	2b03      	cmp	r3, #3
 8003714:	d053      	beq.n	80037be <HAL_RCCEx_GetPLL1ClockFreq+0x106>
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	2b03      	cmp	r3, #3
 800371a:	d86f      	bhi.n	80037fc <HAL_RCCEx_GetPLL1ClockFreq+0x144>
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	2b01      	cmp	r3, #1
 8003720:	d003      	beq.n	800372a <HAL_RCCEx_GetPLL1ClockFreq+0x72>
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	2b02      	cmp	r3, #2
 8003726:	d02b      	beq.n	8003780 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8003728:	e068      	b.n	80037fc <HAL_RCCEx_GetPLL1ClockFreq+0x144>
    {

      case RCC_PLL1_SOURCE_HSI:  /* HSI used as PLL1 clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800372a:	4b94      	ldr	r3, [pc, #592]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	08db      	lsrs	r3, r3, #3
 8003730:	f003 0303 	and.w	r3, r3, #3
 8003734:	4a92      	ldr	r2, [pc, #584]	@ (8003980 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8003736:	fa22 f303 	lsr.w	r3, r2, r3
 800373a:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	ee07 3a90 	vmov	s15, r3
 8003742:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	ee07 3a90 	vmov	s15, r3
 800374c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003750:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003754:	6a3b      	ldr	r3, [r7, #32]
 8003756:	ee07 3a90 	vmov	s15, r3
 800375a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800375e:	ed97 6a04 	vldr	s12, [r7, #16]
 8003762:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8003984 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003766:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800376a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800376e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003772:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003776:	ee67 7a27 	vmul.f32	s15, s14, s15
 800377a:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 800377e:	e068      	b.n	8003852 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_CSI:  /* CSI used as PLL1 clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	ee07 3a90 	vmov	s15, r3
 8003786:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800378a:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8003988 <HAL_RCCEx_GetPLL1ClockFreq+0x2d0>
 800378e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003792:	6a3b      	ldr	r3, [r7, #32]
 8003794:	ee07 3a90 	vmov	s15, r3
 8003798:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800379c:	ed97 6a04 	vldr	s12, [r7, #16]
 80037a0:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003984 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80037a4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037a8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037b8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80037bc:	e049      	b.n	8003852 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      case RCC_PLL1_SOURCE_HSE:  /* HSE used as PLL1 clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 80037be:	69bb      	ldr	r3, [r7, #24]
 80037c0:	ee07 3a90 	vmov	s15, r3
 80037c4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80037c8:	eddf 6a70 	vldr	s13, [pc, #448]	@ 800398c <HAL_RCCEx_GetPLL1ClockFreq+0x2d4>
 80037cc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80037d0:	6a3b      	ldr	r3, [r7, #32]
 80037d2:	ee07 3a90 	vmov	s15, r3
 80037d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80037da:	ed97 6a04 	vldr	s12, [r7, #16]
 80037de:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8003984 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 80037e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80037e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80037ea:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80037ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80037f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037f6:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 80037fa:	e02a      	b.n	8003852 <HAL_RCCEx_GetPLL1ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80037fc:	4b5f      	ldr	r3, [pc, #380]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	08db      	lsrs	r3, r3, #3
 8003802:	f003 0303 	and.w	r3, r3, #3
 8003806:	4a5e      	ldr	r2, [pc, #376]	@ (8003980 <HAL_RCCEx_GetPLL1ClockFreq+0x2c8>)
 8003808:	fa22 f303 	lsr.w	r3, r2, r3
 800380c:	60fb      	str	r3, [r7, #12]
        pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)pll1n + (fracn1 / (float_t)0x2000) + \
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	ee07 3a90 	vmov	s15, r3
 8003814:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003818:	69bb      	ldr	r3, [r7, #24]
 800381a:	ee07 3a90 	vmov	s15, r3
 800381e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003822:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003826:	6a3b      	ldr	r3, [r7, #32]
 8003828:	ee07 3a90 	vmov	s15, r3
 800382c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003830:	ed97 6a04 	vldr	s12, [r7, #16]
 8003834:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8003984 <HAL_RCCEx_GetPLL1ClockFreq+0x2cc>
 8003838:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800383c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003840:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003844:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003848:	ee67 7a27 	vmul.f32	s15, s14, s15
 800384c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003850:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003852:	4b4a      	ldr	r3, [pc, #296]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800385a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800385e:	d121      	bne.n	80038a4 <HAL_RCCEx_GetPLL1ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8003860:	4b46      	ldr	r3, [pc, #280]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003862:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003864:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d017      	beq.n	800389c <HAL_RCCEx_GetPLL1ClockFreq+0x1e4>
      {
        pPLL1_Clocks->PLL1_P_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800386c:	4b43      	ldr	r3, [pc, #268]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800386e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003870:	0a5b      	lsrs	r3, r3, #9
 8003872:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003876:	ee07 3a90 	vmov	s15, r3
 800387a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1P) >> \
                                                                                  RCC_PLL1DIVR_PLL1P_Pos) + \
 800387e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003882:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8003886:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800388a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800388e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003892:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_P_Frequency = \
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	601a      	str	r2, [r3, #0]
 800389a:	e006      	b.n	80038aa <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2200      	movs	r2, #0
 80038a0:	601a      	str	r2, [r3, #0]
 80038a2:	e002      	b.n	80038aa <HAL_RCCEx_GetPLL1ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_P_Frequency = 0U;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80038aa:	4b34      	ldr	r3, [pc, #208]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038b2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038b6:	d121      	bne.n	80038fc <HAL_RCCEx_GetPLL1ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 80038b8:	4b30      	ldr	r3, [pc, #192]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80038ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d017      	beq.n	80038f4 <HAL_RCCEx_GetPLL1ClockFreq+0x23c>
      {
        pPLL1_Clocks->PLL1_Q_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 80038c4:	4b2d      	ldr	r3, [pc, #180]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 80038c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038c8:	0c1b      	lsrs	r3, r3, #16
 80038ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038ce:	ee07 3a90 	vmov	s15, r3
 80038d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1Q) >> \
                                                                                  RCC_PLL1DIVR_PLL1Q_Pos) + \
 80038d6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80038da:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 80038de:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80038e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80038ea:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_Q_Frequency = \
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	605a      	str	r2, [r3, #4]
 80038f2:	e006      	b.n	8003902 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2200      	movs	r2, #0
 80038f8:	605a      	str	r2, [r3, #4]
 80038fa:	e002      	b.n	8003902 <HAL_RCCEx_GetPLL1ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8003902:	4b1e      	ldr	r3, [pc, #120]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800390a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800390e:	d121      	bne.n	8003954 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL1_CLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8003910:	4b1a      	ldr	r3, [pc, #104]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 8003912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003914:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003918:	2b00      	cmp	r3, #0
 800391a:	d017      	beq.n	800394c <HAL_RCCEx_GetPLL1ClockFreq+0x294>
      {
        pPLL1_Clocks->PLL1_R_Frequency = \
                                         (uint32_t)(float_t)(pll1vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 800391c:	4b17      	ldr	r3, [pc, #92]	@ (800397c <HAL_RCCEx_GetPLL1ClockFreq+0x2c4>)
 800391e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003920:	0e1b      	lsrs	r3, r3, #24
 8003922:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003926:	ee07 3a90 	vmov	s15, r3
 800392a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL1DIVR_PLL1R) >> \
                                                                                  RCC_PLL1DIVR_PLL1R_Pos) + \
 800392e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003932:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll1vco / \
 8003936:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 800393a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800393e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003942:	ee17 2a90 	vmov	r2, s15
        pPLL1_Clocks->PLL1_R_Frequency = \
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	609a      	str	r2, [r3, #8]
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 800394a:	e010      	b.n	800396e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
        pPLL1_Clocks->PLL1_R_Frequency = 0U;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	609a      	str	r2, [r3, #8]
}
 8003952:	e00c      	b.n	800396e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
      pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	609a      	str	r2, [r3, #8]
}
 800395a:	e008      	b.n	800396e <HAL_RCCEx_GetPLL1ClockFreq+0x2b6>
    pPLL1_Clocks->PLL1_P_Frequency = 0U;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	601a      	str	r2, [r3, #0]
    pPLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2200      	movs	r2, #0
 8003966:	605a      	str	r2, [r3, #4]
    pPLL1_Clocks->PLL1_R_Frequency = 0U;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2200      	movs	r2, #0
 800396c:	609a      	str	r2, [r3, #8]
}
 800396e:	bf00      	nop
 8003970:	372c      	adds	r7, #44	@ 0x2c
 8003972:	46bd      	mov	sp, r7
 8003974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	44020c00 	.word	0x44020c00
 8003980:	03d09000 	.word	0x03d09000
 8003984:	46000000 	.word	0x46000000
 8003988:	4a742400 	.word	0x4a742400
 800398c:	4af42400 	.word	0x4af42400

08003990 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  pPLL2_Clocks pointer to PLL2_ClocksTypeDef structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *pPLL2_Clocks)
{
 8003990:	b480      	push	{r7}
 8003992:	b08b      	sub	sp, #44	@ 0x2c
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
  PLL2xCLK = PLL2_VCO / PLL2x
  */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003998:	4bae      	ldr	r3, [pc, #696]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 800399a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800399c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039a0:	623b      	str	r3, [r7, #32]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 80039a2:	4bac      	ldr	r3, [pc, #688]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80039a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039a6:	f003 0303 	and.w	r3, r3, #3
 80039aa:	61fb      	str	r3, [r7, #28]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos);
 80039ac:	4ba9      	ldr	r3, [pc, #676]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80039ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039b0:	0a1b      	lsrs	r3, r3, #8
 80039b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039b6:	61bb      	str	r3, [r7, #24]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 80039b8:	4ba6      	ldr	r3, [pc, #664]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80039ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039bc:	091b      	lsrs	r3, r3, #4
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	617b      	str	r3, [r7, #20]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 80039c4:	4ba3      	ldr	r3, [pc, #652]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 80039c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039c8:	08db      	lsrs	r3, r3, #3
 80039ca:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80039ce:	697a      	ldr	r2, [r7, #20]
 80039d0:	fb02 f303 	mul.w	r3, r2, r3
 80039d4:	ee07 3a90 	vmov	s15, r3
 80039d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039dc:	edc7 7a04 	vstr	s15, [r7, #16]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  if (pll2m != 0U)
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	f000 8126 	beq.w	8003c34 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
  {
    switch (pll2source)
 80039e8:	69fb      	ldr	r3, [r7, #28]
 80039ea:	2b03      	cmp	r3, #3
 80039ec:	d053      	beq.n	8003a96 <HAL_RCCEx_GetPLL2ClockFreq+0x106>
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	2b03      	cmp	r3, #3
 80039f2:	d86f      	bhi.n	8003ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
 80039f4:	69fb      	ldr	r3, [r7, #28]
 80039f6:	2b01      	cmp	r3, #1
 80039f8:	d003      	beq.n	8003a02 <HAL_RCCEx_GetPLL2ClockFreq+0x72>
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	2b02      	cmp	r3, #2
 80039fe:	d02b      	beq.n	8003a58 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8003a00:	e068      	b.n	8003ad4 <HAL_RCCEx_GetPLL2ClockFreq+0x144>
    {
      case RCC_PLL2_SOURCE_HSI:  /* HSI used as PLL clock source */
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003a02:	4b94      	ldr	r3, [pc, #592]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	08db      	lsrs	r3, r3, #3
 8003a08:	f003 0303 	and.w	r3, r3, #3
 8003a0c:	4a92      	ldr	r2, [pc, #584]	@ (8003c58 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8003a0e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a12:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	ee07 3a90 	vmov	s15, r3
 8003a1a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	ee07 3a90 	vmov	s15, r3
 8003a24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a28:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a2c:	6a3b      	ldr	r3, [r7, #32]
 8003a2e:	ee07 3a90 	vmov	s15, r3
 8003a32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a36:	ed97 6a04 	vldr	s12, [r7, #16]
 8003a3a:	eddf 5a88 	vldr	s11, [pc, #544]	@ 8003c5c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8003a3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a52:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003a56:	e068      	b.n	8003b2a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	ee07 3a90 	vmov	s15, r3
 8003a5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a62:	eddf 6a7f 	vldr	s13, [pc, #508]	@ 8003c60 <HAL_RCCEx_GetPLL2ClockFreq+0x2d0>
 8003a66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a6a:	6a3b      	ldr	r3, [r7, #32]
 8003a6c:	ee07 3a90 	vmov	s15, r3
 8003a70:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a74:	ed97 6a04 	vldr	s12, [r7, #16]
 8003a78:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8003c5c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8003a7c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a80:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a84:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a88:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a90:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003a94:	e049      	b.n	8003b2a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      case RCC_PLL2_SOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	ee07 3a90 	vmov	s15, r3
 8003a9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003aa0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8003c64 <HAL_RCCEx_GetPLL2ClockFreq+0x2d4>
 8003aa4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003aa8:	6a3b      	ldr	r3, [r7, #32]
 8003aaa:	ee07 3a90 	vmov	s15, r3
 8003aae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ab2:	ed97 6a04 	vldr	s12, [r7, #16]
 8003ab6:	eddf 5a69 	vldr	s11, [pc, #420]	@ 8003c5c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8003aba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003abe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ac2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ac6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003aca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ace:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                           (float_t)1);
        break;
 8003ad2:	e02a      	b.n	8003b2a <HAL_RCCEx_GetPLL2ClockFreq+0x19a>

      default:
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003ad4:	4b5f      	ldr	r3, [pc, #380]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	08db      	lsrs	r3, r3, #3
 8003ada:	f003 0303 	and.w	r3, r3, #3
 8003ade:	4a5e      	ldr	r2, [pc, #376]	@ (8003c58 <HAL_RCCEx_GetPLL2ClockFreq+0x2c8>)
 8003ae0:	fa22 f303 	lsr.w	r3, r2, r3
 8003ae4:	60fb      	str	r3, [r7, #12]
        pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)pll2n + (fracn2 / (float_t)0x2000) + \
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	ee07 3a90 	vmov	s15, r3
 8003aec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	ee07 3a90 	vmov	s15, r3
 8003af6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003afa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003afe:	6a3b      	ldr	r3, [r7, #32]
 8003b00:	ee07 3a90 	vmov	s15, r3
 8003b04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b08:	ed97 6a04 	vldr	s12, [r7, #16]
 8003b0c:	eddf 5a53 	vldr	s11, [pc, #332]	@ 8003c5c <HAL_RCCEx_GetPLL2ClockFreq+0x2cc>
 8003b10:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003b14:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003b18:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b1c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b24:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
                                                          (float_t)1);
        break;
 8003b28:	bf00      	nop
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003b2a:	4b4a      	ldr	r3, [pc, #296]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b36:	d121      	bne.n	8003b7c <HAL_RCCEx_GetPLL2ClockFreq+0x1ec>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8003b38:	4b46      	ldr	r3, [pc, #280]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003b3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d017      	beq.n	8003b74 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
      {
        pPLL2_Clocks->PLL2_P_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003b44:	4b43      	ldr	r3, [pc, #268]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003b46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b48:	0a5b      	lsrs	r3, r3, #9
 8003b4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b4e:	ee07 3a90 	vmov	s15, r3
 8003b52:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2P) >> \
                                                                                  RCC_PLL2DIVR_PLL2P_Pos) + \
 8003b56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003b5a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8003b5e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003b62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b6a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_P_Frequency = \
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	601a      	str	r2, [r3, #0]
 8003b72:	e006      	b.n	8003b82 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	601a      	str	r2, [r3, #0]
 8003b7a:	e002      	b.n	8003b82 <HAL_RCCEx_GetPLL2ClockFreq+0x1f2>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	601a      	str	r2, [r3, #0]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003b82:	4b34      	ldr	r3, [pc, #208]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003b8a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003b8e:	d121      	bne.n	8003bd4 <HAL_RCCEx_GetPLL2ClockFreq+0x244>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8003b90:	4b30      	ldr	r3, [pc, #192]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003b92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b94:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d017      	beq.n	8003bcc <HAL_RCCEx_GetPLL2ClockFreq+0x23c>
      {
        pPLL2_Clocks->PLL2_Q_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003b9c:	4b2d      	ldr	r3, [pc, #180]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003b9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ba0:	0c1b      	lsrs	r3, r3, #16
 8003ba2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ba6:	ee07 3a90 	vmov	s15, r3
 8003baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2Q) >> \
                                                                                  RCC_PLL2DIVR_PLL2Q_Pos) + \
 8003bae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003bb2:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8003bb6:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003bba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bc2:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_Q_Frequency = \
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	605a      	str	r2, [r3, #4]
 8003bca:	e006      	b.n	8003bda <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
                                                              (float_t)1));
      }
      else
      {
        pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	605a      	str	r2, [r3, #4]
 8003bd2:	e002      	b.n	8003bda <HAL_RCCEx_GetPLL2ClockFreq+0x24a>
      }
    }
    else
    {
      pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	605a      	str	r2, [r3, #4]
    }

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8003bda:	4b1e      	ldr	r3, [pc, #120]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003be2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003be6:	d121      	bne.n	8003c2c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
    {
      if (__HAL_RCC_GET_PLL2_CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8003be8:	4b1a      	ldr	r3, [pc, #104]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003bea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bec:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d017      	beq.n	8003c24 <HAL_RCCEx_GetPLL2ClockFreq+0x294>
      {
        pPLL2_Clocks->PLL2_R_Frequency = \
                                         (uint32_t)(float_t)(pll2vco / \
                                                             ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003bf4:	4b17      	ldr	r3, [pc, #92]	@ (8003c54 <HAL_RCCEx_GetPLL2ClockFreq+0x2c4>)
 8003bf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bf8:	0e1b      	lsrs	r3, r3, #24
 8003bfa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bfe:	ee07 3a90 	vmov	s15, r3
 8003c02:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                                   RCC_PLL2DIVR_PLL2R) >> \
                                                                                  RCC_PLL2DIVR_PLL2R_Pos) + \
 8003c06:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003c0a:	ee37 7a87 	vadd.f32	s14, s15, s14
                                         (uint32_t)(float_t)(pll2vco / \
 8003c0e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 8003c12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003c1a:	ee17 2a90 	vmov	r2, s15
        pPLL2_Clocks->PLL2_R_Frequency = \
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	609a      	str	r2, [r3, #8]
  {
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8003c22:	e010      	b.n	8003c46 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
        pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	609a      	str	r2, [r3, #8]
}
 8003c2a:	e00c      	b.n	8003c46 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
      pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2200      	movs	r2, #0
 8003c30:	609a      	str	r2, [r3, #8]
}
 8003c32:	e008      	b.n	8003c46 <HAL_RCCEx_GetPLL2ClockFreq+0x2b6>
    pPLL2_Clocks->PLL2_P_Frequency = 0U;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	601a      	str	r2, [r3, #0]
    pPLL2_Clocks->PLL2_Q_Frequency = 0U;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	605a      	str	r2, [r3, #4]
    pPLL2_Clocks->PLL2_R_Frequency = 0U;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2200      	movs	r2, #0
 8003c44:	609a      	str	r2, [r3, #8]
}
 8003c46:	bf00      	nop
 8003c48:	372c      	adds	r7, #44	@ 0x2c
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	44020c00 	.word	0x44020c00
 8003c58:	03d09000 	.word	0x03d09000
 8003c5c:	46000000 	.word	0x46000000
 8003c60:	4a742400 	.word	0x4a742400
 8003c64:	4af42400 	.word	0x4af42400

08003c68 <HAL_RCCEx_GetPeriphCLKFreq>:
  *  (*)   : For stm32h56xxx and stm32h57xxx family lines only.
  *  (**)  : For stm32h563xx and stm32h57xxx family lines only.
  *  (***) : For stm32h503xx family line only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b08c      	sub	sp, #48	@ 0x30
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8003c72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c76:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8003c7a:	430b      	orrs	r3, r1
 8003c7c:	d14b      	bne.n	8003d16 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8003c7e:	4bc4      	ldr	r3, [pc, #784]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003c80:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c84:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c88:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8003c8a:	4bc1      	ldr	r3, [pc, #772]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003c8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003c90:	f003 0302 	and.w	r3, r3, #2
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d108      	bne.n	8003caa <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8003c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c9e:	d104      	bne.n	8003caa <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8003ca0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003ca6:	f000 bf14 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8003caa:	4bb9      	ldr	r3, [pc, #740]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003cac:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003cb0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003cb4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003cb8:	d108      	bne.n	8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8003cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cbc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cc0:	d104      	bne.n	8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0x64>
    {
      frequency = LSI_VALUE;
 8003cc2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8003cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cc8:	f000 bf03 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
    /* Check if HSE is ready and if RTC clock selection is HSE_DIVx*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIVx))
 8003ccc:	4bb0      	ldr	r3, [pc, #704]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cd4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003cd8:	d119      	bne.n	8003d0e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
 8003cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cdc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003ce0:	d115      	bne.n	8003d0e <HAL_RCCEx_GetPeriphCLKFreq+0xa6>
    {
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8003ce2:	4bab      	ldr	r3, [pc, #684]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003ce4:	69db      	ldr	r3, [r3, #28]
 8003ce6:	f403 537c 	and.w	r3, r3, #16128	@ 0x3f00
 8003cea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003cee:	d30a      	bcc.n	8003d06 <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
      {
        frequency = (HSE_VALUE / ((uint32_t)(__HAL_RCC_GET_RTC_HSE_PRESCALER() >> RCC_CFGR1_RTCPRE_Pos)));
 8003cf0:	4ba7      	ldr	r3, [pc, #668]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003cf2:	69db      	ldr	r3, [r3, #28]
 8003cf4:	0a1b      	lsrs	r3, r3, #8
 8003cf6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003cfa:	4aa6      	ldr	r2, [pc, #664]	@ (8003f94 <HAL_RCCEx_GetPeriphCLKFreq+0x32c>)
 8003cfc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d00:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8003d02:	f000 bee6 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
      }
      else
      {
        frequency = 0U;
 8003d06:	2300      	movs	r3, #0
 8003d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (__HAL_RCC_GET_RTC_HSE_PRESCALER() >= RCC_RTC_HSE_DIV2)
 8003d0a:	f000 bee2 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003d12:	f000 bede 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    switch (PeriphClk)
 8003d16:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d1a:	f5a3 5180 	sub.w	r1, r3, #4096	@ 0x1000
 8003d1e:	ea52 0301 	orrs.w	r3, r2, r1
 8003d22:	f000 838e 	beq.w	8004442 <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8003d26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d2a:	2a01      	cmp	r2, #1
 8003d2c:	f573 5380 	sbcs.w	r3, r3, #4096	@ 0x1000
 8003d30:	f080 86cc 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003d34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d38:	f5a3 7100 	sub.w	r1, r3, #512	@ 0x200
 8003d3c:	ea52 0301 	orrs.w	r3, r2, r1
 8003d40:	f000 82aa 	beq.w	8004298 <HAL_RCCEx_GetPeriphCLKFreq+0x630>
 8003d44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d48:	2a01      	cmp	r2, #1
 8003d4a:	f573 7300 	sbcs.w	r3, r3, #512	@ 0x200
 8003d4e:	f080 86bd 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003d52:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d56:	f1a3 0110 	sub.w	r1, r3, #16
 8003d5a:	ea52 0301 	orrs.w	r3, r2, r1
 8003d5e:	f000 8681 	beq.w	8004a64 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8003d62:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d66:	2a01      	cmp	r2, #1
 8003d68:	f173 0310 	sbcs.w	r3, r3, #16
 8003d6c:	f080 86ae 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003d70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d74:	1f19      	subs	r1, r3, #4
 8003d76:	ea52 0301 	orrs.w	r3, r2, r1
 8003d7a:	f000 84b1 	beq.w	80046e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa78>
 8003d7e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d82:	2a01      	cmp	r2, #1
 8003d84:	f173 0304 	sbcs.w	r3, r3, #4
 8003d88:	f080 86a0 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003d8c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d90:	f102 4160 	add.w	r1, r2, #3758096384	@ 0xe0000000
 8003d94:	430b      	orrs	r3, r1
 8003d96:	f000 85aa 	beq.w	80048ee <HAL_RCCEx_GetPeriphCLKFreq+0xc86>
 8003d9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d9e:	497e      	ldr	r1, [pc, #504]	@ (8003f98 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 8003da0:	428a      	cmp	r2, r1
 8003da2:	f173 0300 	sbcs.w	r3, r3, #0
 8003da6:	f080 8691 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003daa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003dae:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8003db2:	430b      	orrs	r3, r1
 8003db4:	f000 8532 	beq.w	800481c <HAL_RCCEx_GetPeriphCLKFreq+0xbb4>
 8003db8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003dbc:	4977      	ldr	r1, [pc, #476]	@ (8003f9c <HAL_RCCEx_GetPeriphCLKFreq+0x334>)
 8003dbe:	428a      	cmp	r2, r1
 8003dc0:	f173 0300 	sbcs.w	r3, r3, #0
 8003dc4:	f080 8682 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003dc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003dcc:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8003dd0:	430b      	orrs	r3, r1
 8003dd2:	f000 84bc 	beq.w	800474e <HAL_RCCEx_GetPeriphCLKFreq+0xae6>
 8003dd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003dda:	4971      	ldr	r1, [pc, #452]	@ (8003fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x338>)
 8003ddc:	428a      	cmp	r2, r1
 8003dde:	f173 0300 	sbcs.w	r3, r3, #0
 8003de2:	f080 8673 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003de6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003dea:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8003dee:	430b      	orrs	r3, r1
 8003df0:	f000 85f2 	beq.w	80049d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd70>
 8003df4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003df8:	496a      	ldr	r1, [pc, #424]	@ (8003fa4 <HAL_RCCEx_GetPeriphCLKFreq+0x33c>)
 8003dfa:	428a      	cmp	r2, r1
 8003dfc:	f173 0300 	sbcs.w	r3, r3, #0
 8003e00:	f080 8664 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003e04:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e08:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 8003e0c:	430b      	orrs	r3, r1
 8003e0e:	f000 81e5 	beq.w	80041dc <HAL_RCCEx_GetPeriphCLKFreq+0x574>
 8003e12:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e16:	4964      	ldr	r1, [pc, #400]	@ (8003fa8 <HAL_RCCEx_GetPeriphCLKFreq+0x340>)
 8003e18:	428a      	cmp	r2, r1
 8003e1a:	f173 0300 	sbcs.w	r3, r3, #0
 8003e1e:	f080 8655 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003e22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e26:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8003e2a:	430b      	orrs	r3, r1
 8003e2c:	f000 83cc 	beq.w	80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x960>
 8003e30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e34:	495d      	ldr	r1, [pc, #372]	@ (8003fac <HAL_RCCEx_GetPeriphCLKFreq+0x344>)
 8003e36:	428a      	cmp	r2, r1
 8003e38:	f173 0300 	sbcs.w	r3, r3, #0
 8003e3c:	f080 8646 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003e40:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e44:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8003e48:	430b      	orrs	r3, r1
 8003e4a:	f000 8331 	beq.w	80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0x848>
 8003e4e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e52:	4957      	ldr	r1, [pc, #348]	@ (8003fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x348>)
 8003e54:	428a      	cmp	r2, r1
 8003e56:	f173 0300 	sbcs.w	r3, r3, #0
 8003e5a:	f080 8637 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003e5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e62:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8003e66:	430b      	orrs	r3, r1
 8003e68:	f000 82bb 	beq.w	80043e2 <HAL_RCCEx_GetPeriphCLKFreq+0x77a>
 8003e6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e70:	f1b2 1f01 	cmp.w	r2, #65537	@ 0x10001
 8003e74:	f173 0300 	sbcs.w	r3, r3, #0
 8003e78:	f080 8628 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003e7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e80:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8003e84:	430b      	orrs	r3, r1
 8003e86:	f000 826d 	beq.w	8004364 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
 8003e8a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003e8e:	f244 0101 	movw	r1, #16385	@ 0x4001
 8003e92:	428a      	cmp	r2, r1
 8003e94:	f173 0300 	sbcs.w	r3, r3, #0
 8003e98:	f080 8618 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003e9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ea0:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8003ea4:	430b      	orrs	r3, r1
 8003ea6:	f000 821e 	beq.w	80042e6 <HAL_RCCEx_GetPeriphCLKFreq+0x67e>
 8003eaa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003eae:	f242 0101 	movw	r1, #8193	@ 0x2001
 8003eb2:	428a      	cmp	r2, r1
 8003eb4:	f173 0300 	sbcs.w	r3, r3, #0
 8003eb8:	f080 8608 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003ebc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ec0:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8003ec4:	430b      	orrs	r3, r1
 8003ec6:	f000 8137 	beq.w	8004138 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8003eca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ece:	f241 0101 	movw	r1, #4097	@ 0x1001
 8003ed2:	428a      	cmp	r2, r1
 8003ed4:	f173 0300 	sbcs.w	r3, r3, #0
 8003ed8:	f080 85f8 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003edc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ee0:	1f11      	subs	r1, r2, #4
 8003ee2:	430b      	orrs	r3, r1
 8003ee4:	f000 80d2 	beq.w	800408c <HAL_RCCEx_GetPeriphCLKFreq+0x424>
 8003ee8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003eec:	2a05      	cmp	r2, #5
 8003eee:	f173 0300 	sbcs.w	r3, r3, #0
 8003ef2:	f080 85eb 	bcs.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
 8003ef6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003efa:	1e51      	subs	r1, r2, #1
 8003efc:	430b      	orrs	r3, r1
 8003efe:	d006      	beq.n	8003f0e <HAL_RCCEx_GetPeriphCLKFreq+0x2a6>
 8003f00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003f04:	1e91      	subs	r1, r2, #2
 8003f06:	430b      	orrs	r3, r1
 8003f08:	d06c      	beq.n	8003fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8003f0a:	f000 bddf 	b.w	8004acc <HAL_RCCEx_GetPeriphCLKFreq+0xe64>
        break;
#endif /* SDMMC2 */

      case RCC_PERIPHCLK_USART1:
        /* Get the current USART1 source */
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8003f0e:	4b20      	ldr	r3, [pc, #128]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003f10:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003f14:	f003 0307 	and.w	r3, r3, #7
 8003f18:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8003f1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d104      	bne.n	8003f2a <HAL_RCCEx_GetPeriphCLKFreq+0x2c2>
        {
          frequency = HAL_RCC_GetPCLK2Freq();
 8003f20:	f7fe fd7a 	bl	8002a18 <HAL_RCC_GetPCLK2Freq>
 8003f24:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8003f26:	f000 bdd4 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART1CLKSOURCE_PLL2Q))
 8003f2a:	4b19      	ldr	r3, [pc, #100]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003f36:	d10a      	bne.n	8003f4e <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
 8003f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d107      	bne.n	8003f4e <HAL_RCCEx_GetPeriphCLKFreq+0x2e6>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8003f3e:	f107 030c 	add.w	r3, r7, #12
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7ff fd24 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f4c:	e048      	b.n	8003fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8003f4e:	4b10      	ldr	r3, [pc, #64]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f003 0302 	and.w	r3, r3, #2
 8003f56:	2b02      	cmp	r3, #2
 8003f58:	d10c      	bne.n	8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8003f5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f5c:	2b03      	cmp	r3, #3
 8003f5e:	d109      	bne.n	8003f74 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003f60:	4b0b      	ldr	r3, [pc, #44]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	08db      	lsrs	r3, r3, #3
 8003f66:	f003 0303 	and.w	r3, r3, #3
 8003f6a:	4a12      	ldr	r2, [pc, #72]	@ (8003fb4 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8003f6c:	fa22 f303 	lsr.w	r3, r2, r3
 8003f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f72:	e035      	b.n	8003fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_CSI))
 8003f74:	4b06      	ldr	r3, [pc, #24]	@ (8003f90 <HAL_RCCEx_GetPeriphCLKFreq+0x328>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f80:	d11c      	bne.n	8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8003f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f84:	2b04      	cmp	r3, #4
 8003f86:	d119      	bne.n	8003fbc <HAL_RCCEx_GetPeriphCLKFreq+0x354>
          frequency = CSI_VALUE;
 8003f88:	4b0b      	ldr	r3, [pc, #44]	@ (8003fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8003f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f8c:	e028      	b.n	8003fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
 8003f8e:	bf00      	nop
 8003f90:	44020c00 	.word	0x44020c00
 8003f94:	007a1200 	.word	0x007a1200
 8003f98:	20000001 	.word	0x20000001
 8003f9c:	10000001 	.word	0x10000001
 8003fa0:	08000001 	.word	0x08000001
 8003fa4:	04000001 	.word	0x04000001
 8003fa8:	00200001 	.word	0x00200001
 8003fac:	00040001 	.word	0x00040001
 8003fb0:	00020001 	.word	0x00020001
 8003fb4:	03d09000 	.word	0x03d09000
 8003fb8:	003d0900 	.word	0x003d0900
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8003fbc:	4b9f      	ldr	r3, [pc, #636]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003fbe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003fc2:	f003 0302 	and.w	r3, r3, #2
 8003fc6:	2b02      	cmp	r3, #2
 8003fc8:	d106      	bne.n	8003fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
 8003fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fcc:	2b05      	cmp	r3, #5
 8003fce:	d103      	bne.n	8003fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x370>
          frequency = LSE_VALUE;
 8003fd0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fd6:	e003      	b.n	8003fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x378>
          frequency = 0U;
 8003fd8:	2300      	movs	r3, #0
 8003fda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003fdc:	f000 bd79 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8003fe0:	f000 bd77 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART2:
        /* Get the current USART2 source */
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8003fe4:	4b95      	ldr	r3, [pc, #596]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8003fe6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8003fea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003fee:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8003ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d104      	bne.n	8004000 <HAL_RCCEx_GetPeriphCLKFreq+0x398>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8003ff6:	f7fe fcf9 	bl	80029ec <HAL_RCC_GetPCLK1Freq>
 8003ffa:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART2 */
        else
        {
          frequency = 0U;
        }
        break;
 8003ffc:	f000 bd69 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART2CLKSOURCE_PLL2Q))
 8004000:	4b8e      	ldr	r3, [pc, #568]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004008:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800400c:	d10a      	bne.n	8004024 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
 800400e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004010:	2b08      	cmp	r3, #8
 8004012:	d107      	bne.n	8004024 <HAL_RCCEx_GetPeriphCLKFreq+0x3bc>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004014:	f107 030c 	add.w	r3, r7, #12
 8004018:	4618      	mov	r0, r3
 800401a:	f7ff fcb9 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004022:	e031      	b.n	8004088 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8004024:	4b85      	ldr	r3, [pc, #532]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	2b02      	cmp	r3, #2
 800402e:	d10c      	bne.n	800404a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8004030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004032:	2b18      	cmp	r3, #24
 8004034:	d109      	bne.n	800404a <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004036:	4b81      	ldr	r3, [pc, #516]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	08db      	lsrs	r3, r3, #3
 800403c:	f003 0303 	and.w	r3, r3, #3
 8004040:	4a7f      	ldr	r2, [pc, #508]	@ (8004240 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 8004042:	fa22 f303 	lsr.w	r3, r2, r3
 8004046:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004048:	e01e      	b.n	8004088 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_CSI))
 800404a:	4b7c      	ldr	r3, [pc, #496]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004052:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004056:	d105      	bne.n	8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8004058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800405a:	2b20      	cmp	r3, #32
 800405c:	d102      	bne.n	8004064 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
          frequency = CSI_VALUE;
 800405e:	4b79      	ldr	r3, [pc, #484]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 8004060:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004062:	e011      	b.n	8004088 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8004064:	4b75      	ldr	r3, [pc, #468]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004066:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800406a:	f003 0302 	and.w	r3, r3, #2
 800406e:	2b02      	cmp	r3, #2
 8004070:	d106      	bne.n	8004080 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8004072:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004074:	2b28      	cmp	r3, #40	@ 0x28
 8004076:	d103      	bne.n	8004080 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = LSE_VALUE;
 8004078:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800407c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800407e:	e003      	b.n	8004088 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
          frequency = 0U;
 8004080:	2300      	movs	r3, #0
 8004082:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004084:	f000 bd25 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004088:	f000 bd23 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_USART3:
        /* Get the current USART3 source */
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800408c:	4b6b      	ldr	r3, [pc, #428]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800408e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004092:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 8004096:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8004098:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800409a:	2b00      	cmp	r3, #0
 800409c:	d104      	bne.n	80040a8 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 800409e:	f7fe fca5 	bl	80029ec <HAL_RCC_GetPCLK1Freq>
 80040a2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for USART3 */
        else
        {
          frequency = 0U;
        }
        break;
 80040a4:	f000 bd15 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USART3CLKSOURCE_PLL2Q))
 80040a8:	4b64      	ldr	r3, [pc, #400]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80040b4:	d10a      	bne.n	80040cc <HAL_RCCEx_GetPeriphCLKFreq+0x464>
 80040b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040b8:	2b40      	cmp	r3, #64	@ 0x40
 80040ba:	d107      	bne.n	80040cc <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80040bc:	f107 030c 	add.w	r3, r7, #12
 80040c0:	4618      	mov	r0, r3
 80040c2:	f7ff fc65 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040ca:	e033      	b.n	8004134 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80040cc:	4b5b      	ldr	r3, [pc, #364]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0302 	and.w	r3, r3, #2
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d10c      	bne.n	80040f2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 80040d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040da:	2bc0      	cmp	r3, #192	@ 0xc0
 80040dc:	d109      	bne.n	80040f2 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80040de:	4b57      	ldr	r3, [pc, #348]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	08db      	lsrs	r3, r3, #3
 80040e4:	f003 0303 	and.w	r3, r3, #3
 80040e8:	4a55      	ldr	r2, [pc, #340]	@ (8004240 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 80040ea:	fa22 f303 	lsr.w	r3, r2, r3
 80040ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80040f0:	e020      	b.n	8004134 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_CSI))
 80040f2:	4b52      	ldr	r3, [pc, #328]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040fa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80040fe:	d106      	bne.n	800410e <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
 8004100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004102:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004106:	d102      	bne.n	800410e <HAL_RCCEx_GetPeriphCLKFreq+0x4a6>
          frequency = CSI_VALUE;
 8004108:	4b4e      	ldr	r3, [pc, #312]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 800410a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800410c:	e012      	b.n	8004134 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 800410e:	4b4b      	ldr	r3, [pc, #300]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004110:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004114:	f003 0302 	and.w	r3, r3, #2
 8004118:	2b02      	cmp	r3, #2
 800411a:	d107      	bne.n	800412c <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
 800411c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800411e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8004122:	d103      	bne.n	800412c <HAL_RCCEx_GetPeriphCLKFreq+0x4c4>
          frequency = LSE_VALUE;
 8004124:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004128:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800412a:	e003      	b.n	8004134 <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          frequency = 0U;
 800412c:	2300      	movs	r3, #0
 800412e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004130:	f000 bccf 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004134:	f000 bccd 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* UART12 */

      case RCC_PERIPHCLK_LPUART1:
        /* Get the current LPUART1 source */
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004138:	4b40      	ldr	r3, [pc, #256]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 800413a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800413e:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8004142:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8004144:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004146:	2b00      	cmp	r3, #0
 8004148:	d104      	bne.n	8004154 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 800414a:	f7fe fc7b 	bl	8002a44 <HAL_RCC_GetPCLK3Freq>
 800414e:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for LPUART1 */
        else
        {
          frequency = 0U;
        }
        break;
 8004150:	f000 bcbf 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_LPUART1CLKSOURCE_PLL2Q)
 8004154:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004156:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800415a:	d108      	bne.n	800416e <HAL_RCCEx_GetPeriphCLKFreq+0x506>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800415c:	f107 030c 	add.w	r3, r7, #12
 8004160:	4618      	mov	r0, r3
 8004162:	f7ff fc15 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800416a:	f000 bcb2 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800416e:	4b33      	ldr	r3, [pc, #204]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f003 0302 	and.w	r3, r3, #2
 8004176:	2b02      	cmp	r3, #2
 8004178:	d10d      	bne.n	8004196 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
 800417a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800417c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004180:	d109      	bne.n	8004196 <HAL_RCCEx_GetPeriphCLKFreq+0x52e>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004182:	4b2e      	ldr	r3, [pc, #184]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	08db      	lsrs	r3, r3, #3
 8004188:	f003 0303 	and.w	r3, r3, #3
 800418c:	4a2c      	ldr	r2, [pc, #176]	@ (8004240 <HAL_RCCEx_GetPeriphCLKFreq+0x5d8>)
 800418e:	fa22 f303 	lsr.w	r3, r2, r3
 8004192:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004194:	e020      	b.n	80041d8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_CSI))
 8004196:	4b29      	ldr	r3, [pc, #164]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800419e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041a2:	d106      	bne.n	80041b2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 80041a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80041aa:	d102      	bne.n	80041b2 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = CSI_VALUE;
 80041ac:	4b25      	ldr	r3, [pc, #148]	@ (8004244 <HAL_RCCEx_GetPeriphCLKFreq+0x5dc>)
 80041ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041b0:	e012      	b.n	80041d8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 80041b2:	4b22      	ldr	r3, [pc, #136]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80041b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d107      	bne.n	80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
 80041c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041c2:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 80041c6:	d103      	bne.n	80041d0 <HAL_RCCEx_GetPeriphCLKFreq+0x568>
          frequency = LSE_VALUE;
 80041c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041ce:	e003      	b.n	80041d8 <HAL_RCCEx_GetPeriphCLKFreq+0x570>
          frequency = 0U;
 80041d0:	2300      	movs	r3, #0
 80041d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80041d4:	f000 bc7d 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80041d8:	f000 bc7b 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_ADCDAC:
        /* Get the current ADCDAC source */
        srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80041dc:	4b17      	ldr	r3, [pc, #92]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 80041de:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80041e2:	f003 0307 	and.w	r3, r3, #7
 80041e6:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80041e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d104      	bne.n	80041f8 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
        {
          frequency = HAL_RCC_GetHCLKFreq();
 80041ee:	f7fe fbe1 	bl	80029b4 <HAL_RCC_GetHCLKFreq>
 80041f2:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for ADCDAC */
        else
        {
          frequency = 0U;
        }
        break;
 80041f4:	f000 bc6d 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80041f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041fa:	2b01      	cmp	r3, #1
 80041fc:	d104      	bne.n	8004208 <HAL_RCCEx_GetPeriphCLKFreq+0x5a0>
          frequency = HAL_RCC_GetSysClockFreq();
 80041fe:	f7fe faad 	bl	800275c <HAL_RCC_GetSysClockFreq>
 8004202:	62f8      	str	r0, [r7, #44]	@ 0x2c
        break;
 8004204:	f000 bc65 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2R)
 8004208:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800420a:	2b02      	cmp	r3, #2
 800420c:	d108      	bne.n	8004220 <HAL_RCCEx_GetPeriphCLKFreq+0x5b8>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800420e:	f107 030c 	add.w	r3, r7, #12
 8004212:	4618      	mov	r0, r3
 8004214:	f7ff fbbc 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800421c:	f000 bc59 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8004220:	4b06      	ldr	r3, [pc, #24]	@ (800423c <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004228:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800422c:	d10e      	bne.n	800424c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
 800422e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004230:	2b03      	cmp	r3, #3
 8004232:	d10b      	bne.n	800424c <HAL_RCCEx_GetPeriphCLKFreq+0x5e4>
          frequency = HSE_VALUE;
 8004234:	4b04      	ldr	r3, [pc, #16]	@ (8004248 <HAL_RCCEx_GetPeriphCLKFreq+0x5e0>)
 8004236:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004238:	e02c      	b.n	8004294 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
 800423a:	bf00      	nop
 800423c:	44020c00 	.word	0x44020c00
 8004240:	03d09000 	.word	0x03d09000
 8004244:	003d0900 	.word	0x003d0900
 8004248:	007a1200 	.word	0x007a1200
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 800424c:	4b95      	ldr	r3, [pc, #596]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f003 0302 	and.w	r3, r3, #2
 8004254:	2b02      	cmp	r3, #2
 8004256:	d10c      	bne.n	8004272 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
 8004258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800425a:	2b04      	cmp	r3, #4
 800425c:	d109      	bne.n	8004272 <HAL_RCCEx_GetPeriphCLKFreq+0x60a>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800425e:	4b91      	ldr	r3, [pc, #580]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	08db      	lsrs	r3, r3, #3
 8004264:	f003 0303 	and.w	r3, r3, #3
 8004268:	4a8f      	ldr	r2, [pc, #572]	@ (80044a8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 800426a:	fa22 f303 	lsr.w	r3, r2, r3
 800426e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004270:	e010      	b.n	8004294 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_CSI))
 8004272:	4b8c      	ldr	r3, [pc, #560]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800427a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800427e:	d105      	bne.n	800428c <HAL_RCCEx_GetPeriphCLKFreq+0x624>
 8004280:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004282:	2b05      	cmp	r3, #5
 8004284:	d102      	bne.n	800428c <HAL_RCCEx_GetPeriphCLKFreq+0x624>
          frequency = CSI_VALUE;
 8004286:	4b89      	ldr	r3, [pc, #548]	@ (80044ac <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004288:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800428a:	e003      	b.n	8004294 <HAL_RCCEx_GetPeriphCLKFreq+0x62c>
          frequency = 0U;
 800428c:	2300      	movs	r3, #0
 800428e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004290:	f000 bc1f 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004294:	f000 bc1d 	b.w	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      case RCC_PERIPHCLK_DAC_LP:
        /* Get the current DAC low-power source */
        srcclk = __HAL_RCC_GET_DAC_LP_SOURCE();
 8004298:	4b82      	ldr	r3, [pc, #520]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800429a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800429e:	f003 0308 	and.w	r3, r3, #8
 80042a2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSE))
 80042a4:	4b7f      	ldr	r3, [pc, #508]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80042a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042aa:	f003 0302 	and.w	r3, r3, #2
 80042ae:	2b02      	cmp	r3, #2
 80042b0:	d106      	bne.n	80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 80042b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d103      	bne.n	80042c0 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        {
          frequency = LSE_VALUE;
 80042b8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80042bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042be:	e011      	b.n	80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DACLPCLKSOURCE_LSI))
 80042c0:	4b78      	ldr	r3, [pc, #480]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80042c2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80042c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80042ca:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80042ce:	d106      	bne.n	80042de <HAL_RCCEx_GetPeriphCLKFreq+0x676>
 80042d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042d2:	2b08      	cmp	r3, #8
 80042d4:	d103      	bne.n	80042de <HAL_RCCEx_GetPeriphCLKFreq+0x676>
        {
          frequency = LSI_VALUE;
 80042d6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80042da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80042dc:	e002      	b.n	80042e4 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        }

        /* Clock not enabled for DAC */
        else
        {
          frequency = 0U;
 80042de:	2300      	movs	r3, #0
 80042e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 80042e2:	e3f6      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80042e4:	e3f5      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C1:
        /* Get the current I2C1 source */
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 80042e6:	4b6f      	ldr	r3, [pc, #444]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80042e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80042ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80042f0:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 80042f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d103      	bne.n	8004300 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80042f8:	f7fe fb78 	bl	80029ec <HAL_RCC_GetPCLK1Freq>
 80042fc:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80042fe:	e3e8      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C1CLKSOURCE_PLL2R)
 8004300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004302:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004306:	d107      	bne.n	8004318 <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004308:	f107 030c 	add.w	r3, r7, #12
 800430c:	4618      	mov	r0, r3
 800430e:	f7ff fb3f 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004312:	697b      	ldr	r3, [r7, #20]
 8004314:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004316:	e3dc      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004318:	4b62      	ldr	r3, [pc, #392]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	2b02      	cmp	r3, #2
 8004322:	d10d      	bne.n	8004340 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8004324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004326:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800432a:	d109      	bne.n	8004340 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800432c:	4b5d      	ldr	r3, [pc, #372]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	08db      	lsrs	r3, r3, #3
 8004332:	f003 0303 	and.w	r3, r3, #3
 8004336:	4a5c      	ldr	r2, [pc, #368]	@ (80044a8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004338:	fa22 f303 	lsr.w	r3, r2, r3
 800433c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800433e:	e010      	b.n	8004362 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C1CLKSOURCE_CSI))
 8004340:	4b58      	ldr	r3, [pc, #352]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004348:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800434c:	d106      	bne.n	800435c <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
 800434e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004350:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004354:	d102      	bne.n	800435c <HAL_RCCEx_GetPeriphCLKFreq+0x6f4>
          frequency = CSI_VALUE;
 8004356:	4b55      	ldr	r3, [pc, #340]	@ (80044ac <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 8004358:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800435a:	e002      	b.n	8004362 <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
          frequency = 0U;
 800435c:	2300      	movs	r3, #0
 800435e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004360:	e3b7      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004362:	e3b6      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_I2C2:
        /* Get the current I2C2 source */
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004364:	4b4f      	ldr	r3, [pc, #316]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004366:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800436a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 800436e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8004370:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004372:	2b00      	cmp	r3, #0
 8004374:	d103      	bne.n	800437e <HAL_RCCEx_GetPeriphCLKFreq+0x716>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 8004376:	f7fe fb39 	bl	80029ec <HAL_RCC_GetPCLK1Freq>
 800437a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I2C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800437c:	e3a9      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I2C2CLKSOURCE_PLL2R)
 800437e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004380:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004384:	d107      	bne.n	8004396 <HAL_RCCEx_GetPeriphCLKFreq+0x72e>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004386:	f107 030c 	add.w	r3, r7, #12
 800438a:	4618      	mov	r0, r3
 800438c:	f7ff fb00 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004394:	e39d      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8004396:	4b43      	ldr	r3, [pc, #268]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f003 0302 	and.w	r3, r3, #2
 800439e:	2b02      	cmp	r3, #2
 80043a0:	d10d      	bne.n	80043be <HAL_RCCEx_GetPeriphCLKFreq+0x756>
 80043a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043a4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80043a8:	d109      	bne.n	80043be <HAL_RCCEx_GetPeriphCLKFreq+0x756>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80043aa:	4b3e      	ldr	r3, [pc, #248]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	08db      	lsrs	r3, r3, #3
 80043b0:	f003 0303 	and.w	r3, r3, #3
 80043b4:	4a3c      	ldr	r2, [pc, #240]	@ (80044a8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 80043b6:	fa22 f303 	lsr.w	r3, r2, r3
 80043ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043bc:	e010      	b.n	80043e0 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (srcclk ==  RCC_I2C2CLKSOURCE_CSI))
 80043be:	4b39      	ldr	r3, [pc, #228]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80043ca:	d106      	bne.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x772>
 80043cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043ce:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80043d2:	d102      	bne.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x772>
          frequency = CSI_VALUE;
 80043d4:	4b35      	ldr	r3, [pc, #212]	@ (80044ac <HAL_RCCEx_GetPeriphCLKFreq+0x844>)
 80043d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80043d8:	e002      	b.n	80043e0 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
          frequency = 0U;
 80043da:	2300      	movs	r3, #0
 80043dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80043de:	e378      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80043e0:	e377      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* I2C4 */

      case RCC_PERIPHCLK_I3C1:
        /* Get the current I3C1 source */
        srcclk = __HAL_RCC_GET_I3C1_SOURCE();
 80043e2:	4b30      	ldr	r3, [pc, #192]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80043e4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80043e8:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80043ec:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_I3C1CLKSOURCE_PCLK1)
 80043ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d103      	bne.n	80043fc <HAL_RCCEx_GetPeriphCLKFreq+0x794>
        {
          frequency = HAL_RCC_GetPCLK1Freq();
 80043f4:	f7fe fafa 	bl	80029ec <HAL_RCC_GetPCLK1Freq>
 80043f8:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C1 */
        else
        {
          frequency = 0U;
        }
        break;
 80043fa:	e36a      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C1CLKSOURCE_PLL2R)
 80043fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004402:	d107      	bne.n	8004414 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004404:	f107 030c 	add.w	r3, r7, #12
 8004408:	4618      	mov	r0, r3
 800440a:	f7ff fac1 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004412:	e35e      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C1CLKSOURCE_HSI))
 8004414:	4b23      	ldr	r3, [pc, #140]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	2b02      	cmp	r3, #2
 800441e:	d10d      	bne.n	800443c <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
 8004420:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004422:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004426:	d109      	bne.n	800443c <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004428:	4b1e      	ldr	r3, [pc, #120]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	08db      	lsrs	r3, r3, #3
 800442e:	f003 0303 	and.w	r3, r3, #3
 8004432:	4a1d      	ldr	r2, [pc, #116]	@ (80044a8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004434:	fa22 f303 	lsr.w	r3, r2, r3
 8004438:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800443a:	e34a      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 800443c:	2300      	movs	r3, #0
 800443e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004440:	e347      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(I3C2)
      case RCC_PERIPHCLK_I3C2:
        /* Get the current I3C2 source */
        srcclk = __HAL_RCC_GET_I3C2_SOURCE();
 8004442:	4b18      	ldr	r3, [pc, #96]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004444:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004448:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 800444c:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (srcclk == RCC_I3C2CLKSOURCE_PCLK3)
 800444e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004450:	2b00      	cmp	r3, #0
 8004452:	d103      	bne.n	800445c <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
        {
          frequency = HAL_RCC_GetPCLK3Freq();
 8004454:	f7fe faf6 	bl	8002a44 <HAL_RCC_GetPCLK3Freq>
 8004458:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* Clock not enabled for I3C2 */
        else
        {
          frequency = 0U;
        }
        break;
 800445a:	e33a      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk ==  RCC_I3C2CLKSOURCE_PLL2R)
 800445c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800445e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004462:	d107      	bne.n	8004474 <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004464:	f107 030c 	add.w	r3, r7, #12
 8004468:	4618      	mov	r0, r3
 800446a:	f7ff fa91 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004472:	e32e      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I3C2CLKSOURCE_HSI))
 8004474:	4b0b      	ldr	r3, [pc, #44]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 0302 	and.w	r3, r3, #2
 800447c:	2b02      	cmp	r3, #2
 800447e:	d10d      	bne.n	800449c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
 8004480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004482:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004486:	d109      	bne.n	800449c <HAL_RCCEx_GetPeriphCLKFreq+0x834>
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004488:	4b06      	ldr	r3, [pc, #24]	@ (80044a4 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	08db      	lsrs	r3, r3, #3
 800448e:	f003 0303 	and.w	r3, r3, #3
 8004492:	4a05      	ldr	r2, [pc, #20]	@ (80044a8 <HAL_RCCEx_GetPeriphCLKFreq+0x840>)
 8004494:	fa22 f303 	lsr.w	r3, r2, r3
 8004498:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800449a:	e31a      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 800449c:	2300      	movs	r3, #0
 800449e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80044a0:	e317      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80044a2:	bf00      	nop
 80044a4:	44020c00 	.word	0x44020c00
 80044a8:	03d09000 	.word	0x03d09000
 80044ac:	003d0900 	.word	0x003d0900
#endif /* I3C2*/

      case RCC_PERIPHCLK_LPTIM1:
        /* Get the current LPTIM1 source */
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 80044b0:	4b9b      	ldr	r3, [pc, #620]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80044b2:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80044b6:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80044ba:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 80044bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044be:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80044c2:	d044      	beq.n	800454e <HAL_RCCEx_GetPeriphCLKFreq+0x8e6>
 80044c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80044ca:	d879      	bhi.n	80045c0 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80044cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044d2:	d02d      	beq.n	8004530 <HAL_RCCEx_GetPeriphCLKFreq+0x8c8>
 80044d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044da:	d871      	bhi.n	80045c0 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80044dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044e2:	d017      	beq.n	8004514 <HAL_RCCEx_GetPeriphCLKFreq+0x8ac>
 80044e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80044ea:	d869      	bhi.n	80045c0 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
 80044ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d004      	beq.n	80044fc <HAL_RCCEx_GetPeriphCLKFreq+0x894>
 80044f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80044f8:	d004      	beq.n	8004504 <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
 80044fa:	e061      	b.n	80045c0 <HAL_RCCEx_GetPeriphCLKFreq+0x958>
        {
          case RCC_LPTIM1CLKSOURCE_PCLK3:
          {
            frequency = HAL_RCC_GetPCLK3Freq();
 80044fc:	f7fe faa2 	bl	8002a44 <HAL_RCC_GetPCLK3Freq>
 8004500:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 8004502:	e060      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004504:	f107 030c 	add.w	r3, r7, #12
 8004508:	4618      	mov	r0, r3
 800450a:	f7ff fa41 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004512:	e058      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
            break;
          }
#endif /* RCC_LPTIM1CLKSOURCE_PLL3R */
          case RCC_LPTIM1CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8004514:	4b82      	ldr	r3, [pc, #520]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004516:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800451a:	f003 0302 	and.w	r3, r3, #2
 800451e:	2b02      	cmp	r3, #2
 8004520:	d103      	bne.n	800452a <HAL_RCCEx_GetPeriphCLKFreq+0x8c2>
            {
              frequency = LSE_VALUE;
 8004522:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004526:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004528:	e04d      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 800452a:	2300      	movs	r3, #0
 800452c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800452e:	e04a      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8004530:	4b7b      	ldr	r3, [pc, #492]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004532:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004536:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800453a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800453e:	d103      	bne.n	8004548 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
            {
              frequency = LSI_VALUE;
 8004540:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004544:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004546:	e03e      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
              frequency = 0;
 8004548:	2300      	movs	r3, #0
 800454a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800454c:	e03b      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          case RCC_LPTIM1CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM1 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800454e:	4b74      	ldr	r3, [pc, #464]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004550:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004554:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004558:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 800455a:	4b71      	ldr	r3, [pc, #452]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	f003 0302 	and.w	r3, r3, #2
 8004562:	2b02      	cmp	r3, #2
 8004564:	d10c      	bne.n	8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8004566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004568:	2b00      	cmp	r3, #0
 800456a:	d109      	bne.n	8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800456c:	4b6c      	ldr	r3, [pc, #432]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	08db      	lsrs	r3, r3, #3
 8004572:	f003 0303 	and.w	r3, r3, #3
 8004576:	4a6b      	ldr	r2, [pc, #428]	@ (8004724 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8004578:	fa22 f303 	lsr.w	r3, r2, r3
 800457c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800457e:	e01e      	b.n	80045be <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004580:	4b67      	ldr	r3, [pc, #412]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004588:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800458c:	d106      	bne.n	800459c <HAL_RCCEx_GetPeriphCLKFreq+0x934>
 800458e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004590:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004594:	d102      	bne.n	800459c <HAL_RCCEx_GetPeriphCLKFreq+0x934>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004596:	4b64      	ldr	r3, [pc, #400]	@ (8004728 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 8004598:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800459a:	e010      	b.n	80045be <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 800459c:	4b60      	ldr	r3, [pc, #384]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80045a8:	d106      	bne.n	80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
 80045aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80045b0:	d102      	bne.n	80045b8 <HAL_RCCEx_GetPeriphCLKFreq+0x950>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80045b2:	4b5e      	ldr	r3, [pc, #376]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80045b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045b6:	e002      	b.n	80045be <HAL_RCCEx_GetPeriphCLKFreq+0x956>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80045b8:	2300      	movs	r3, #0
 80045ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80045bc:	e003      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
 80045be:	e002      	b.n	80045c6 <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          }
          default :
          {
            frequency = 0U;
 80045c0:	2300      	movs	r3, #0
 80045c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80045c4:	bf00      	nop
          }
        }
        break;
 80045c6:	e284      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_LPTIM2:
        /* Get the current LPTIM2 source */
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80045c8:	4b55      	ldr	r3, [pc, #340]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80045ca:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80045ce:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80045d2:	62bb      	str	r3, [r7, #40]	@ 0x28

        switch (srcclk)
 80045d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80045da:	d044      	beq.n	8004666 <HAL_RCCEx_GetPeriphCLKFreq+0x9fe>
 80045dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045de:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80045e2:	d879      	bhi.n	80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80045e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045ea:	d02d      	beq.n	8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x9e0>
 80045ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80045f2:	d871      	bhi.n	80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 80045f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045f6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80045fa:	d017      	beq.n	800462c <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
 80045fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045fe:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004602:	d869      	bhi.n	80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
 8004604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004606:	2b00      	cmp	r3, #0
 8004608:	d004      	beq.n	8004614 <HAL_RCCEx_GetPeriphCLKFreq+0x9ac>
 800460a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800460c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004610:	d004      	beq.n	800461c <HAL_RCCEx_GetPeriphCLKFreq+0x9b4>
 8004612:	e061      	b.n	80046d8 <HAL_RCCEx_GetPeriphCLKFreq+0xa70>
        {
          case RCC_LPTIM2CLKSOURCE_PCLK1:
          {
            frequency = HAL_RCC_GetPCLK1Freq();
 8004614:	f7fe f9ea 	bl	80029ec <HAL_RCC_GetPCLK1Freq>
 8004618:	62f8      	str	r0, [r7, #44]	@ 0x2c
            break;
 800461a:	e060      	b.n	80046de <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800461c:	f107 030c 	add.w	r3, r7, #12
 8004620:	4618      	mov	r0, r3
 8004622:	f7ff f9b5 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800462a:	e058      	b.n	80046de <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
            break;
          }
#endif /* RCC_LPTIM2CLKSOURCE_PLL3R */
          case RCC_LPTIM2CLKSOURCE_LSE:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800462c:	4b3c      	ldr	r3, [pc, #240]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800462e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004632:	f003 0302 	and.w	r3, r3, #2
 8004636:	2b02      	cmp	r3, #2
 8004638:	d103      	bne.n	8004642 <HAL_RCCEx_GetPeriphCLKFreq+0x9da>
            {
              frequency = LSE_VALUE;
 800463a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800463e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 8004640:	e04d      	b.n	80046de <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8004642:	2300      	movs	r3, #0
 8004644:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004646:	e04a      	b.n	80046de <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_LSI:
          {
            if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY))
 8004648:	4b35      	ldr	r3, [pc, #212]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800464a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800464e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004652:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004656:	d103      	bne.n	8004660 <HAL_RCCEx_GetPeriphCLKFreq+0x9f8>
            {
              frequency = LSI_VALUE;
 8004658:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800465c:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            else
            {
              frequency = 0;
            }
            break;
 800465e:	e03e      	b.n	80046de <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
              frequency = 0;
 8004660:	2300      	movs	r3, #0
 8004662:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004664:	e03b      	b.n	80046de <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          case RCC_LPTIM2CLKSOURCE_CLKP: /* CLKP is the clock source for LPTIM2 */
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004666:	4b2e      	ldr	r3, [pc, #184]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004668:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800466c:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004670:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004672:	4b2b      	ldr	r3, [pc, #172]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f003 0302 	and.w	r3, r3, #2
 800467a:	2b02      	cmp	r3, #2
 800467c:	d10c      	bne.n	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
 800467e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004680:	2b00      	cmp	r3, #0
 8004682:	d109      	bne.n	8004698 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004684:	4b26      	ldr	r3, [pc, #152]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	08db      	lsrs	r3, r3, #3
 800468a:	f003 0303 	and.w	r3, r3, #3
 800468e:	4a25      	ldr	r2, [pc, #148]	@ (8004724 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>)
 8004690:	fa22 f303 	lsr.w	r3, r2, r3
 8004694:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004696:	e01e      	b.n	80046d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8004698:	4b21      	ldr	r3, [pc, #132]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80046a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80046a4:	d106      	bne.n	80046b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
 80046a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046ac:	d102      	bne.n	80046b4 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80046ae:	4b1e      	ldr	r3, [pc, #120]	@ (8004728 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>)
 80046b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046b2:	e010      	b.n	80046d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80046b4:	4b1a      	ldr	r3, [pc, #104]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046c0:	d106      	bne.n	80046d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
 80046c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80046c8:	d102      	bne.n	80046d0 <HAL_RCCEx_GetPeriphCLKFreq+0xa68>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80046ca:	4b18      	ldr	r3, [pc, #96]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 80046cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046ce:	e002      	b.n	80046d6 <HAL_RCCEx_GetPeriphCLKFreq+0xa6e>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80046d0:	2300      	movs	r3, #0
 80046d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80046d4:	e003      	b.n	80046de <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 80046d6:	e002      	b.n	80046de <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
          }
          default :
          {
            frequency = 0U;
 80046d8:	2300      	movs	r3, #0
 80046da:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80046dc:	bf00      	nop
          }
        }
        break;
 80046de:	e1f8      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        break;
#endif /* LPTIM6 */

      case RCC_PERIPHCLK_FDCAN:
        /* Get the current FDCAN kernel source */
        srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 80046e0:	4b0f      	ldr	r3, [pc, #60]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80046e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046ea:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCANCLKSOURCE_HSE))
 80046ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004720 <HAL_RCCEx_GetPeriphCLKFreq+0xab8>)
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80046f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80046f8:	d105      	bne.n	8004706 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
 80046fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d102      	bne.n	8004706 <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
        {
          frequency = HSE_VALUE;
 8004700:	4b0a      	ldr	r3, [pc, #40]	@ (800472c <HAL_RCCEx_GetPeriphCLKFreq+0xac4>)
 8004702:	62fb      	str	r3, [r7, #44]	@ 0x2c
        /* Clock not enabled for FDCAN */
        else
        {
          frequency = 0U;
        }
        break;
 8004704:	e1e5      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL1Q)
 8004706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004708:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800470c:	d110      	bne.n	8004730 <HAL_RCCEx_GetPeriphCLKFreq+0xac8>
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800470e:	f107 0318 	add.w	r3, r7, #24
 8004712:	4618      	mov	r0, r3
 8004714:	f7fe ffd0 	bl	80036b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800471c:	e1d9      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 800471e:	bf00      	nop
 8004720:	44020c00 	.word	0x44020c00
 8004724:	03d09000 	.word	0x03d09000
 8004728:	003d0900 	.word	0x003d0900
 800472c:	007a1200 	.word	0x007a1200
        else if (srcclk == RCC_FDCANCLKSOURCE_PLL2Q)
 8004730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004732:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004736:	d107      	bne.n	8004748 <HAL_RCCEx_GetPeriphCLKFreq+0xae0>
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004738:	f107 030c 	add.w	r3, r7, #12
 800473c:	4618      	mov	r0, r3
 800473e:	f7ff f927 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004746:	e1c4      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
          frequency = 0U;
 8004748:	2300      	movs	r3, #0
 800474a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800474c:	e1c1      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI1:
        /* Get the current SPI1 kernel source */
        srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800474e:	4b9d      	ldr	r3, [pc, #628]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004754:	f003 0307 	and.w	r3, r3, #7
 8004758:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 800475a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800475c:	2b04      	cmp	r3, #4
 800475e:	d859      	bhi.n	8004814 <HAL_RCCEx_GetPeriphCLKFreq+0xbac>
 8004760:	a201      	add	r2, pc, #4	@ (adr r2, 8004768 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8004762:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004766:	bf00      	nop
 8004768:	0800477d 	.word	0x0800477d
 800476c:	0800478d 	.word	0x0800478d
 8004770:	08004815 	.word	0x08004815
 8004774:	0800479d 	.word	0x0800479d
 8004778:	080047a3 	.word	0x080047a3
        {
          case RCC_SPI1CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800477c:	f107 0318 	add.w	r3, r7, #24
 8004780:	4618      	mov	r0, r3
 8004782:	f7fe ff99 	bl	80036b8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8004786:	69fb      	ldr	r3, [r7, #28]
 8004788:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800478a:	e046      	b.n	800481a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800478c:	f107 030c 	add.w	r3, r7, #12
 8004790:	4618      	mov	r0, r3
 8004792:	f7ff f8fd 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800479a:	e03e      	b.n	800481a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
            break;
          }
#endif /* RCC_SPI1CLKSOURCE_PLL3P */
          case RCC_SPI1CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800479c:	4b8a      	ldr	r3, [pc, #552]	@ (80049c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 800479e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80047a0:	e03b      	b.n	800481a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          case RCC_SPI1CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80047a2:	4b88      	ldr	r3, [pc, #544]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80047a4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047a8:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 80047ac:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80047ae:	4b85      	ldr	r3, [pc, #532]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0302 	and.w	r3, r3, #2
 80047b6:	2b02      	cmp	r3, #2
 80047b8:	d10c      	bne.n	80047d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
 80047ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d109      	bne.n	80047d4 <HAL_RCCEx_GetPeriphCLKFreq+0xb6c>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 80047c0:	4b80      	ldr	r3, [pc, #512]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	08db      	lsrs	r3, r3, #3
 80047c6:	f003 0303 	and.w	r3, r3, #3
 80047ca:	4a80      	ldr	r2, [pc, #512]	@ (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 80047cc:	fa22 f303 	lsr.w	r3, r2, r3
 80047d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047d2:	e01e      	b.n	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80047d4:	4b7b      	ldr	r3, [pc, #492]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80047dc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80047e0:	d106      	bne.n	80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 80047e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047e8:	d102      	bne.n	80047f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80047ea:	4b79      	ldr	r3, [pc, #484]	@ (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80047ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80047ee:	e010      	b.n	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80047f0:	4b74      	ldr	r3, [pc, #464]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047f8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047fc:	d106      	bne.n	800480c <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
 80047fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004800:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004804:	d102      	bne.n	800480c <HAL_RCCEx_GetPeriphCLKFreq+0xba4>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 8004806:	4b73      	ldr	r3, [pc, #460]	@ (80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 8004808:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800480a:	e002      	b.n	8004812 <HAL_RCCEx_GetPeriphCLKFreq+0xbaa>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 800480c:	2300      	movs	r3, #0
 800480e:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 8004810:	e003      	b.n	800481a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
 8004812:	e002      	b.n	800481a <HAL_RCCEx_GetPeriphCLKFreq+0xbb2>
          }
          default:
          {
            frequency = 0;
 8004814:	2300      	movs	r3, #0
 8004816:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004818:	bf00      	nop
          }
        }
        break;
 800481a:	e15a      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI2:
        /* Get the current SPI2 kernel source */
        srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 800481c:	4b69      	ldr	r3, [pc, #420]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800481e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004822:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004826:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 8004828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800482a:	2b20      	cmp	r3, #32
 800482c:	d022      	beq.n	8004874 <HAL_RCCEx_GetPeriphCLKFreq+0xc0c>
 800482e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004830:	2b20      	cmp	r3, #32
 8004832:	d858      	bhi.n	80048e6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8004834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004836:	2b18      	cmp	r3, #24
 8004838:	d019      	beq.n	800486e <HAL_RCCEx_GetPeriphCLKFreq+0xc06>
 800483a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800483c:	2b18      	cmp	r3, #24
 800483e:	d852      	bhi.n	80048e6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
 8004840:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004842:	2b00      	cmp	r3, #0
 8004844:	d003      	beq.n	800484e <HAL_RCCEx_GetPeriphCLKFreq+0xbe6>
 8004846:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004848:	2b08      	cmp	r3, #8
 800484a:	d008      	beq.n	800485e <HAL_RCCEx_GetPeriphCLKFreq+0xbf6>
 800484c:	e04b      	b.n	80048e6 <HAL_RCCEx_GetPeriphCLKFreq+0xc7e>
        {
          case RCC_SPI2CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800484e:	f107 0318 	add.w	r3, r7, #24
 8004852:	4618      	mov	r0, r3
 8004854:	f7fe ff30 	bl	80036b8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 8004858:	69fb      	ldr	r3, [r7, #28]
 800485a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800485c:	e046      	b.n	80048ec <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800485e:	f107 030c 	add.w	r3, r7, #12
 8004862:	4618      	mov	r0, r3
 8004864:	f7ff f894 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 800486c:	e03e      	b.n	80048ec <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
            break;
          }
#endif /* RCC_SPI2CLKSOURCE_PLL3P */
          case RCC_SPI2CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 800486e:	4b56      	ldr	r3, [pc, #344]	@ (80049c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8004870:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004872:	e03b      	b.n	80048ec <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          case RCC_SPI2CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8004874:	4b53      	ldr	r3, [pc, #332]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004876:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800487a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800487e:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004880:	4b50      	ldr	r3, [pc, #320]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f003 0302 	and.w	r3, r3, #2
 8004888:	2b02      	cmp	r3, #2
 800488a:	d10c      	bne.n	80048a6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
 800488c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800488e:	2b00      	cmp	r3, #0
 8004890:	d109      	bne.n	80048a6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3e>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004892:	4b4c      	ldr	r3, [pc, #304]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	08db      	lsrs	r3, r3, #3
 8004898:	f003 0303 	and.w	r3, r3, #3
 800489c:	4a4b      	ldr	r2, [pc, #300]	@ (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 800489e:	fa22 f303 	lsr.w	r3, r2, r3
 80048a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048a4:	e01e      	b.n	80048e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80048a6:	4b47      	ldr	r3, [pc, #284]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048ae:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048b2:	d106      	bne.n	80048c2 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
 80048b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048ba:	d102      	bne.n	80048c2 <HAL_RCCEx_GetPeriphCLKFreq+0xc5a>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 80048bc:	4b44      	ldr	r3, [pc, #272]	@ (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 80048be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048c0:	e010      	b.n	80048e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80048c2:	4b40      	ldr	r3, [pc, #256]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80048ce:	d106      	bne.n	80048de <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
 80048d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80048d6:	d102      	bne.n	80048de <HAL_RCCEx_GetPeriphCLKFreq+0xc76>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80048d8:	4b3e      	ldr	r3, [pc, #248]	@ (80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80048da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048dc:	e002      	b.n	80048e4 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80048de:	2300      	movs	r3, #0
 80048e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80048e2:	e003      	b.n	80048ec <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
 80048e4:	e002      	b.n	80048ec <HAL_RCCEx_GetPeriphCLKFreq+0xc84>
          }
          default:
          {
            frequency = 0;
 80048e6:	2300      	movs	r3, #0
 80048e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80048ea:	bf00      	nop
          }
        }
        break;
 80048ec:	e0f1      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

      case RCC_PERIPHCLK_SPI3:
        /* Get the current SPI3 kernel source */
        srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 80048ee:	4b35      	ldr	r3, [pc, #212]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 80048f0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048f4:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80048f8:	62bb      	str	r3, [r7, #40]	@ 0x28
        switch (srcclk)
 80048fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004900:	d023      	beq.n	800494a <HAL_RCCEx_GetPeriphCLKFreq+0xce2>
 8004902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004904:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004908:	d858      	bhi.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 800490a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800490c:	2bc0      	cmp	r3, #192	@ 0xc0
 800490e:	d019      	beq.n	8004944 <HAL_RCCEx_GetPeriphCLKFreq+0xcdc>
 8004910:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004912:	2bc0      	cmp	r3, #192	@ 0xc0
 8004914:	d852      	bhi.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
 8004916:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004918:	2b00      	cmp	r3, #0
 800491a:	d003      	beq.n	8004924 <HAL_RCCEx_GetPeriphCLKFreq+0xcbc>
 800491c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800491e:	2b40      	cmp	r3, #64	@ 0x40
 8004920:	d008      	beq.n	8004934 <HAL_RCCEx_GetPeriphCLKFreq+0xccc>
 8004922:	e04b      	b.n	80049bc <HAL_RCCEx_GetPeriphCLKFreq+0xd54>
        {
          case RCC_SPI3CLKSOURCE_PLL1Q:
          {
            HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004924:	f107 0318 	add.w	r3, r7, #24
 8004928:	4618      	mov	r0, r3
 800492a:	f7fe fec5 	bl	80036b8 <HAL_RCCEx_GetPLL1ClockFreq>
            frequency = pll1_clocks.PLL1_Q_Frequency;
 800492e:	69fb      	ldr	r3, [r7, #28]
 8004930:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004932:	e046      	b.n	80049c2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_PLL2P:
          {
            HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004934:	f107 030c 	add.w	r3, r7, #12
 8004938:	4618      	mov	r0, r3
 800493a:	f7ff f829 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
            frequency = pll2_clocks.PLL2_P_Frequency;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004942:	e03e      	b.n	80049c2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
            break;
          }
#endif /* RCC_SPI3CLKSOURCE_PLL3P */
          case RCC_SPI3CLKSOURCE_PIN:
          {
            frequency = EXTERNAL_CLOCK_VALUE;
 8004944:	4b20      	ldr	r3, [pc, #128]	@ (80049c8 <HAL_RCCEx_GetPeriphCLKFreq+0xd60>)
 8004946:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 8004948:	e03b      	b.n	80049c2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          case RCC_SPI3CLKSOURCE_CLKP:
          {
            ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 800494a:	4b1e      	ldr	r3, [pc, #120]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800494c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004950:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004954:	627b      	str	r3, [r7, #36]	@ 0x24

            if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8004956:	4b1b      	ldr	r3, [pc, #108]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f003 0302 	and.w	r3, r3, #2
 800495e:	2b02      	cmp	r3, #2
 8004960:	d10c      	bne.n	800497c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8004962:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004964:	2b00      	cmp	r3, #0
 8004966:	d109      	bne.n	800497c <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
            {
              /* In Case the CKPER Source is HSI */
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004968:	4b16      	ldr	r3, [pc, #88]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	08db      	lsrs	r3, r3, #3
 800496e:	f003 0303 	and.w	r3, r3, #3
 8004972:	4a16      	ldr	r2, [pc, #88]	@ (80049cc <HAL_RCCEx_GetPeriphCLKFreq+0xd64>)
 8004974:	fa22 f303 	lsr.w	r3, r2, r3
 8004978:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800497a:	e01e      	b.n	80049ba <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 800497c:	4b11      	ldr	r3, [pc, #68]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004984:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004988:	d106      	bne.n	8004998 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
 800498a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800498c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004990:	d102      	bne.n	8004998 <HAL_RCCEx_GetPeriphCLKFreq+0xd30>
            {
              /* In Case the CKPER Source is CSI */
              frequency = CSI_VALUE;
 8004992:	4b0f      	ldr	r3, [pc, #60]	@ (80049d0 <HAL_RCCEx_GetPeriphCLKFreq+0xd68>)
 8004994:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004996:	e010      	b.n	80049ba <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8004998:	4b0a      	ldr	r3, [pc, #40]	@ (80049c4 <HAL_RCCEx_GetPeriphCLKFreq+0xd5c>)
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049a0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049a4:	d106      	bne.n	80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
 80049a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80049ac:	d102      	bne.n	80049b4 <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
            {
              /* In Case the CKPER Source is HSE */
              frequency = HSE_VALUE;
 80049ae:	4b09      	ldr	r3, [pc, #36]	@ (80049d4 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>)
 80049b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049b2:	e002      	b.n	80049ba <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
            }

            else
            {
              /* In Case the CKPER is disabled*/
              frequency = 0;
 80049b4:	2300      	movs	r3, #0
 80049b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }

            break;
 80049b8:	e003      	b.n	80049c2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 80049ba:	e002      	b.n	80049c2 <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
          }
          default:
          {
            frequency = 0;
 80049bc:	2300      	movs	r3, #0
 80049be:	62fb      	str	r3, [r7, #44]	@ 0x2c
            break;
 80049c0:	bf00      	nop
          }
        }
        break;
 80049c2:	e086      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 80049c4:	44020c00 	.word	0x44020c00
 80049c8:	00bb8000 	.word	0x00bb8000
 80049cc:	03d09000 	.word	0x03d09000
 80049d0:	003d0900 	.word	0x003d0900
 80049d4:	007a1200 	.word	0x007a1200
        break;
#endif /* CEC */

      case RCC_PERIPHCLK_RNG:
        /* Get the current RNG source */
        srcclk = __HAL_RCC_GET_RNG_SOURCE();
 80049d8:	4b40      	ldr	r3, [pc, #256]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80049da:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80049de:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80049e2:	62bb      	str	r3, [r7, #40]	@ 0x28

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80049e4:	4b3d      	ldr	r3, [pc, #244]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80049ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049f0:	d105      	bne.n	80049fe <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
 80049f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d102      	bne.n	80049fe <HAL_RCCEx_GetPeriphCLKFreq+0xd96>
        {
          frequency = HSI48_VALUE;
 80049f8:	4b39      	ldr	r3, [pc, #228]	@ (8004ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 80049fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80049fc:	e031      	b.n	8004a62 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY)) && (srcclk == RCC_RNGCLKSOURCE_PLL1Q))
 80049fe:	4b37      	ldr	r3, [pc, #220]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a06:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004a0a:	d10a      	bne.n	8004a22 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
 8004a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a0e:	2b10      	cmp	r3, #16
 8004a10:	d107      	bne.n	8004a22 <HAL_RCCEx_GetPeriphCLKFreq+0xdba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004a12:	f107 0318 	add.w	r3, r7, #24
 8004a16:	4618      	mov	r0, r3
 8004a18:	f7fe fe4e 	bl	80036b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a20:	e01f      	b.n	8004a62 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RNGCLKSOURCE_LSE))
 8004a22:	4b2e      	ldr	r3, [pc, #184]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004a24:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a28:	f003 0302 	and.w	r3, r3, #2
 8004a2c:	2b02      	cmp	r3, #2
 8004a2e:	d106      	bne.n	8004a3e <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
 8004a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a32:	2b20      	cmp	r3, #32
 8004a34:	d103      	bne.n	8004a3e <HAL_RCCEx_GetPeriphCLKFreq+0xdd6>
        {
          frequency = LSE_VALUE;
 8004a36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a3c:	e011      	b.n	8004a62 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_LSI))
 8004a3e:	4b27      	ldr	r3, [pc, #156]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004a40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004a44:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a48:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a4c:	d106      	bne.n	8004a5c <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
 8004a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a50:	2b30      	cmp	r3, #48	@ 0x30
 8004a52:	d103      	bne.n	8004a5c <HAL_RCCEx_GetPeriphCLKFreq+0xdf4>
        {
          frequency = LSI_VALUE;
 8004a54:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004a58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a5a:	e002      	b.n	8004a62 <HAL_RCCEx_GetPeriphCLKFreq+0xdfa>
        }

        /* Clock not enabled for RNG */
        else
        {
          frequency = 0U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        break;
 8004a60:	e037      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004a62:	e036      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>

#if defined(USB_DRD_FS)
      case RCC_PERIPHCLK_USB:
        /* Get the current USB kernel source */
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8004a64:	4b1d      	ldr	r3, [pc, #116]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004a66:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004a6a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004a6e:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (srcclk == RCC_USBCLKSOURCE_PLL1Q)
 8004a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a72:	2b10      	cmp	r3, #16
 8004a74:	d107      	bne.n	8004a86 <HAL_RCCEx_GetPeriphCLKFreq+0xe1e>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004a76:	f107 0318 	add.w	r3, r7, #24
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7fe fe1c 	bl	80036b8 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004a80:	69fb      	ldr	r3, [r7, #28]
 8004a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
          break;
 8004a84:	e025      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
          frequency = pll3_clocks.PLL3_Q_Frequency;
        }
#else
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY)) && (srcclk == RCC_USBCLKSOURCE_PLL2Q))
 8004a86:	4b15      	ldr	r3, [pc, #84]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a92:	d10a      	bne.n	8004aaa <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
 8004a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a96:	2b20      	cmp	r3, #32
 8004a98:	d107      	bne.n	8004aaa <HAL_RCCEx_GetPeriphCLKFreq+0xe42>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004a9a:	f107 030c 	add.w	r3, r7, #12
 8004a9e:	4618      	mov	r0, r3
 8004aa0:	f7fe ff76 	bl	8003990 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004aa8:	e00f      	b.n	8004aca <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
#endif /* RCC_USBCLKSOURCE_PLL3 */
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_USBCLKSOURCE_HSI48))
 8004aaa:	4b0c      	ldr	r3, [pc, #48]	@ (8004adc <HAL_RCCEx_GetPeriphCLKFreq+0xe74>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004ab2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ab6:	d105      	bne.n	8004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
 8004ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aba:	2b30      	cmp	r3, #48	@ 0x30
 8004abc:	d102      	bne.n	8004ac4 <HAL_RCCEx_GetPeriphCLKFreq+0xe5c>
        {
          frequency = HSI48_VALUE;
 8004abe:	4b08      	ldr	r3, [pc, #32]	@ (8004ae0 <HAL_RCCEx_GetPeriphCLKFreq+0xe78>)
 8004ac0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004ac2:	e002      	b.n	8004aca <HAL_RCCEx_GetPeriphCLKFreq+0xe62>
        }
        /* Clock not enabled for USB */
        else
        {
          frequency = 0U;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        break;
 8004ac8:	e003      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>
 8004aca:	e002      	b.n	8004ad2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6a>


      default:
        frequency = 0U;
 8004acc:	2300      	movs	r3, #0
 8004ace:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8004ad0:	bf00      	nop
#endif /* USB_DRD_FS */
    }
  }
  return (frequency);
 8004ad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	3730      	adds	r7, #48	@ 0x30
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	44020c00 	.word	0x44020c00
 8004ae0:	02dc6c00 	.word	0x02dc6c00

08004ae4 <RCCEx_PLL2_Config>:
  *         contains the configuration parameters M, N, FRACN, VCI/VCO ranges as well as PLL2 output clocks dividers
  * @note   PLL2 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b084      	sub	sp, #16
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLL2_VCIRGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2_VCORGE_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLL2_FRACN_VALUE(pll2->PLL2FRACN));

  /* Disable  PLL2. */
  __HAL_RCC_PLL2_DISABLE();
 8004aec:	4b48      	ldr	r3, [pc, #288]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	4a47      	ldr	r2, [pc, #284]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004af2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004af6:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004af8:	f7fc f98a 	bl	8000e10 <HAL_GetTick>
 8004afc:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is disabled */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004afe:	e008      	b.n	8004b12 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004b00:	f7fc f986 	bl	8000e10 <HAL_GetTick>
 8004b04:	4602      	mov	r2, r0
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	1ad3      	subs	r3, r2, r3
 8004b0a:	2b02      	cmp	r3, #2
 8004b0c:	d901      	bls.n	8004b12 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8004b0e:	2303      	movs	r3, #3
 8004b10:	e07a      	b.n	8004c08 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004b12:	4b3f      	ldr	r3, [pc, #252]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d1f0      	bne.n	8004b00 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors. */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8004b1e:	4b3c      	ldr	r3, [pc, #240]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004b20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b22:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004b26:	f023 0303 	bic.w	r3, r3, #3
 8004b2a:	687a      	ldr	r2, [r7, #4]
 8004b2c:	6811      	ldr	r1, [r2, #0]
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	6852      	ldr	r2, [r2, #4]
 8004b32:	0212      	lsls	r2, r2, #8
 8004b34:	430a      	orrs	r2, r1
 8004b36:	4936      	ldr	r1, [pc, #216]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	3b01      	subs	r3, #1
 8004b42:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	3b01      	subs	r3, #1
 8004b4c:	025b      	lsls	r3, r3, #9
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	431a      	orrs	r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	691b      	ldr	r3, [r3, #16]
 8004b56:	3b01      	subs	r3, #1
 8004b58:	041b      	lsls	r3, r3, #16
 8004b5a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004b5e:	431a      	orrs	r2, r3
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	695b      	ldr	r3, [r3, #20]
 8004b64:	3b01      	subs	r3, #1
 8004b66:	061b      	lsls	r3, r3, #24
 8004b68:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004b6c:	4928      	ldr	r1, [pc, #160]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 8004b72:	4b27      	ldr	r3, [pc, #156]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b76:	f023 020c 	bic.w	r2, r3, #12
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	4924      	ldr	r1, [pc, #144]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004b80:	4313      	orrs	r3, r2
 8004b82:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Select PLL2 output frequency range : VCO */
  __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL);
 8004b84:	4b22      	ldr	r3, [pc, #136]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b88:	f023 0220 	bic.w	r2, r3, #32
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	69db      	ldr	r3, [r3, #28]
 8004b90:	491f      	ldr	r1, [pc, #124]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004b92:	4313      	orrs	r3, r2
 8004b94:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2_CLKOUT_ENABLE(pll2->PLL2ClockOut);
 8004b96:	4b1e      	ldr	r3, [pc, #120]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b9e:	491c      	ldr	r1, [pc, #112]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004ba0:	4313      	orrs	r3, r2
 8004ba2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_DISABLE();
 8004ba4:	4b1a      	ldr	r3, [pc, #104]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ba8:	4a19      	ldr	r2, [pc, #100]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004baa:	f023 0310 	bic.w	r3, r3, #16
 8004bae:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2_FRACN_CONFIG(pll2->PLL2FRACN);
 8004bb0:	4b17      	ldr	r3, [pc, #92]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bb4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004bb8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	6a12      	ldr	r2, [r2, #32]
 8004bc0:	00d2      	lsls	r2, r2, #3
 8004bc2:	4913      	ldr	r1, [pc, #76]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN . */
  __HAL_RCC_PLL2_FRACN_ENABLE();
 8004bc8:	4b11      	ldr	r3, [pc, #68]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bcc:	4a10      	ldr	r2, [pc, #64]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004bce:	f043 0310 	orr.w	r3, r3, #16
 8004bd2:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2. */
  __HAL_RCC_PLL2_ENABLE();
 8004bd4:	4b0e      	ldr	r3, [pc, #56]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a0d      	ldr	r2, [pc, #52]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004bda:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004bde:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004be0:	f7fc f916 	bl	8000e10 <HAL_GetTick>
 8004be4:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004be6:	e008      	b.n	8004bfa <RCCEx_PLL2_Config+0x116>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004be8:	f7fc f912 	bl	8000e10 <HAL_GetTick>
 8004bec:	4602      	mov	r2, r0
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d901      	bls.n	8004bfa <RCCEx_PLL2_Config+0x116>
    {
      return HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	e006      	b.n	8004c08 <RCCEx_PLL2_Config+0x124>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004bfa:	4b05      	ldr	r3, [pc, #20]	@ (8004c10 <RCCEx_PLL2_Config+0x12c>)
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d0f0      	beq.n	8004be8 <RCCEx_PLL2_Config+0x104>
    }
  }
  return HAL_OK;
 8004c06:	2300      	movs	r3, #0

}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3710      	adds	r7, #16
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	44020c00 	.word	0x44020c00

08004c14 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b082      	sub	sp, #8
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d101      	bne.n	8004c26 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e042      	b.n	8004cac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d106      	bne.n	8004c3e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c38:	6878      	ldr	r0, [r7, #4]
 8004c3a:	f7fb fef9 	bl	8000a30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2224      	movs	r2, #36	@ 0x24
 8004c42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f022 0201 	bic.w	r2, r2, #1
 8004c54:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d002      	beq.n	8004c64 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	f000 fd50 	bl	8005704 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004c64:	6878      	ldr	r0, [r7, #4]
 8004c66:	f000 fbcf 	bl	8005408 <UART_SetConfig>
 8004c6a:	4603      	mov	r3, r0
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	d101      	bne.n	8004c74 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004c70:	2301      	movs	r3, #1
 8004c72:	e01b      	b.n	8004cac <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	685a      	ldr	r2, [r3, #4]
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004c82:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	689a      	ldr	r2, [r3, #8]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004c92:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681a      	ldr	r2, [r3, #0]
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	f042 0201 	orr.w	r2, r2, #1
 8004ca2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004ca4:	6878      	ldr	r0, [r7, #4]
 8004ca6:	f000 fdcf 	bl	8005848 <UART_CheckIdleState>
 8004caa:	4603      	mov	r3, r0
}
 8004cac:	4618      	mov	r0, r3
 8004cae:	3708      	adds	r7, #8
 8004cb0:	46bd      	mov	sp, r7
 8004cb2:	bd80      	pop	{r7, pc}

08004cb4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b08a      	sub	sp, #40	@ 0x28
 8004cb8:	af02      	add	r7, sp, #8
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	603b      	str	r3, [r7, #0]
 8004cc0:	4613      	mov	r3, r2
 8004cc2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cca:	2b20      	cmp	r3, #32
 8004ccc:	f040 808b 	bne.w	8004de6 <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8004cd0:	68bb      	ldr	r3, [r7, #8]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d002      	beq.n	8004cdc <HAL_UART_Transmit+0x28>
 8004cd6:	88fb      	ldrh	r3, [r7, #6]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d101      	bne.n	8004ce0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8004cdc:	2301      	movs	r3, #1
 8004cde:	e083      	b.n	8004de8 <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cea:	2b80      	cmp	r3, #128	@ 0x80
 8004cec:	d107      	bne.n	8004cfe <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	689a      	ldr	r2, [r3, #8]
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004cfc:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	2221      	movs	r2, #33	@ 0x21
 8004d0a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d0e:	f7fc f87f 	bl	8000e10 <HAL_GetTick>
 8004d12:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	88fa      	ldrh	r2, [r7, #6]
 8004d18:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	88fa      	ldrh	r2, [r7, #6]
 8004d20:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d2c:	d108      	bne.n	8004d40 <HAL_UART_Transmit+0x8c>
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	691b      	ldr	r3, [r3, #16]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d104      	bne.n	8004d40 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 8004d36:	2300      	movs	r3, #0
 8004d38:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d3a:	68bb      	ldr	r3, [r7, #8]
 8004d3c:	61bb      	str	r3, [r7, #24]
 8004d3e:	e003      	b.n	8004d48 <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d44:	2300      	movs	r3, #0
 8004d46:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d48:	e030      	b.n	8004dac <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	9300      	str	r3, [sp, #0]
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	2200      	movs	r2, #0
 8004d52:	2180      	movs	r1, #128	@ 0x80
 8004d54:	68f8      	ldr	r0, [r7, #12]
 8004d56:	f000 fe21 	bl	800599c <UART_WaitOnFlagUntilTimeout>
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d005      	beq.n	8004d6c <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2220      	movs	r2, #32
 8004d64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e03d      	b.n	8004de8 <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d10b      	bne.n	8004d8a <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004d72:	69bb      	ldr	r3, [r7, #24]
 8004d74:	881b      	ldrh	r3, [r3, #0]
 8004d76:	461a      	mov	r2, r3
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004d80:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004d82:	69bb      	ldr	r3, [r7, #24]
 8004d84:	3302      	adds	r3, #2
 8004d86:	61bb      	str	r3, [r7, #24]
 8004d88:	e007      	b.n	8004d9a <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	781a      	ldrb	r2, [r3, #0]
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004d94:	69fb      	ldr	r3, [r7, #28]
 8004d96:	3301      	adds	r3, #1
 8004d98:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	3b01      	subs	r3, #1
 8004da4:	b29a      	uxth	r2, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d1c8      	bne.n	8004d4a <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	9300      	str	r3, [sp, #0]
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	2140      	movs	r1, #64	@ 0x40
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f000 fdea 	bl	800599c <UART_WaitOnFlagUntilTimeout>
 8004dc8:	4603      	mov	r3, r0
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d005      	beq.n	8004dda <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2220      	movs	r2, #32
 8004dd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e006      	b.n	8004de8 <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2220      	movs	r2, #32
 8004dde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004de2:	2300      	movs	r3, #0
 8004de4:	e000      	b.n	8004de8 <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 8004de6:	2302      	movs	r3, #2
  }
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3720      	adds	r7, #32
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b0ae      	sub	sp, #184	@ 0xb8
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	69db      	ldr	r3, [r3, #28]
 8004dfe:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	689b      	ldr	r3, [r3, #8]
 8004e12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004e16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004e1a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004e1e:	4013      	ands	r3, r2
 8004e20:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (errorflags == 0U)
 8004e24:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d11b      	bne.n	8004e64 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004e2c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004e30:	f003 0320 	and.w	r3, r3, #32
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d015      	beq.n	8004e64 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004e38:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004e3c:	f003 0320 	and.w	r3, r3, #32
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d105      	bne.n	8004e50 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004e44:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004e48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d009      	beq.n	8004e64 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	f000 82ac 	beq.w	80053b2 <HAL_UART_IRQHandler+0x5c2>
      {
        huart->RxISR(huart);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	4798      	blx	r3
      }
      return;
 8004e62:	e2a6      	b.n	80053b2 <HAL_UART_IRQHandler+0x5c2>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004e64:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	f000 80fd 	beq.w	8005068 <HAL_UART_IRQHandler+0x278>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004e6e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004e72:	4b7a      	ldr	r3, [pc, #488]	@ (800505c <HAL_UART_IRQHandler+0x26c>)
 8004e74:	4013      	ands	r3, r2
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d106      	bne.n	8004e88 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004e7a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004e7e:	4b78      	ldr	r3, [pc, #480]	@ (8005060 <HAL_UART_IRQHandler+0x270>)
 8004e80:	4013      	ands	r3, r2
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	f000 80f0 	beq.w	8005068 <HAL_UART_IRQHandler+0x278>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004e88:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004e8c:	f003 0301 	and.w	r3, r3, #1
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d011      	beq.n	8004eb8 <HAL_UART_IRQHandler+0xc8>
 8004e94:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004e98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d00b      	beq.n	8004eb8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eae:	f043 0201 	orr.w	r2, r3, #1
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004eb8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004ebc:	f003 0302 	and.w	r3, r3, #2
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d011      	beq.n	8004ee8 <HAL_UART_IRQHandler+0xf8>
 8004ec4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ec8:	f003 0301 	and.w	r3, r3, #1
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00b      	beq.n	8004ee8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	2202      	movs	r2, #2
 8004ed6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ede:	f043 0204 	orr.w	r2, r3, #4
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004ee8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004eec:	f003 0304 	and.w	r3, r3, #4
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d011      	beq.n	8004f18 <HAL_UART_IRQHandler+0x128>
 8004ef4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004ef8:	f003 0301 	and.w	r3, r3, #1
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d00b      	beq.n	8004f18 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	2204      	movs	r2, #4
 8004f06:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f0e:	f043 0202 	orr.w	r2, r3, #2
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004f18:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004f1c:	f003 0308 	and.w	r3, r3, #8
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d017      	beq.n	8004f54 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004f24:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004f28:	f003 0320 	and.w	r3, r3, #32
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d105      	bne.n	8004f3c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8004f30:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8004f34:	4b49      	ldr	r3, [pc, #292]	@ (800505c <HAL_UART_IRQHandler+0x26c>)
 8004f36:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d00b      	beq.n	8004f54 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2208      	movs	r2, #8
 8004f42:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f4a:	f043 0208 	orr.w	r2, r3, #8
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004f54:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004f58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d012      	beq.n	8004f86 <HAL_UART_IRQHandler+0x196>
 8004f60:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004f64:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d00c      	beq.n	8004f86 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004f74:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f7c:	f043 0220 	orr.w	r2, r3, #32
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	f000 8212 	beq.w	80053b6 <HAL_UART_IRQHandler+0x5c6>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004f92:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004f96:	f003 0320 	and.w	r3, r3, #32
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d013      	beq.n	8004fc6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8004f9e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004fa2:	f003 0320 	and.w	r3, r3, #32
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d105      	bne.n	8004fb6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004faa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004fae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d007      	beq.n	8004fc6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d003      	beq.n	8004fc6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fcc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	689b      	ldr	r3, [r3, #8]
 8004fd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fda:	2b40      	cmp	r3, #64	@ 0x40
 8004fdc:	d005      	beq.n	8004fea <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004fde:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004fe2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d02e      	beq.n	8005048 <HAL_UART_IRQHandler+0x258>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 fe66 	bl	8005cbc <UART_EndRxTransfer>

#if defined(HAL_DMA_MODULE_ENABLED)
        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004ffa:	2b40      	cmp	r3, #64	@ 0x40
 8004ffc:	d120      	bne.n	8005040 <HAL_UART_IRQHandler+0x250>
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005004:	2b00      	cmp	r3, #0
 8005006:	d017      	beq.n	8005038 <HAL_UART_IRQHandler+0x248>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800500e:	4a15      	ldr	r2, [pc, #84]	@ (8005064 <HAL_UART_IRQHandler+0x274>)
 8005010:	66da      	str	r2, [r3, #108]	@ 0x6c

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005018:	4618      	mov	r0, r3
 800501a:	f7fc f967 	bl	80012ec <HAL_DMA_Abort_IT>
 800501e:	4603      	mov	r3, r0
 8005020:	2b00      	cmp	r3, #0
 8005022:	d019      	beq.n	8005058 <HAL_UART_IRQHandler+0x268>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800502a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8005032:	4610      	mov	r0, r2
 8005034:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005036:	e00f      	b.n	8005058 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005038:	6878      	ldr	r0, [r7, #4]
 800503a:	f000 f9db 	bl	80053f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800503e:	e00b      	b.n	8005058 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f000 f9d7 	bl	80053f4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005046:	e007      	b.n	8005058 <HAL_UART_IRQHandler+0x268>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005048:	6878      	ldr	r0, [r7, #4]
 800504a:	f000 f9d3 	bl	80053f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2200      	movs	r2, #0
 8005052:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8005056:	e1ae      	b.n	80053b6 <HAL_UART_IRQHandler+0x5c6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005058:	bf00      	nop
    return;
 800505a:	e1ac      	b.n	80053b6 <HAL_UART_IRQHandler+0x5c6>
 800505c:	10000001 	.word	0x10000001
 8005060:	04000120 	.word	0x04000120
 8005064:	08005d89 	.word	0x08005d89

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800506c:	2b01      	cmp	r3, #1
 800506e:	f040 8142 	bne.w	80052f6 <HAL_UART_IRQHandler+0x506>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005072:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005076:	f003 0310 	and.w	r3, r3, #16
 800507a:	2b00      	cmp	r3, #0
 800507c:	f000 813b 	beq.w	80052f6 <HAL_UART_IRQHandler+0x506>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005080:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005084:	f003 0310 	and.w	r3, r3, #16
 8005088:	2b00      	cmp	r3, #0
 800508a:	f000 8134 	beq.w	80052f6 <HAL_UART_IRQHandler+0x506>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2210      	movs	r2, #16
 8005094:	621a      	str	r2, [r3, #32]

#if defined(HAL_DMA_MODULE_ENABLED)
    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050a0:	2b40      	cmp	r3, #64	@ 0x40
 80050a2:	f040 80aa 	bne.w	80051fa <HAL_UART_IRQHandler+0x40a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80050b0:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
      if ((nb_remaining_rx_data > 0U)
 80050b4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	f000 8084 	beq.w	80051c6 <HAL_UART_IRQHandler+0x3d6>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80050c4:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80050c8:	429a      	cmp	r2, r3
 80050ca:	d27c      	bcs.n	80051c6 <HAL_UART_IRQHandler+0x3d6>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80050d2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Mode != DMA_LINKEDLIST_CIRCULAR)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80050dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050de:	2b81      	cmp	r3, #129	@ 0x81
 80050e0:	d060      	beq.n	80051a4 <HAL_UART_IRQHandler+0x3b4>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80050ea:	e853 3f00 	ldrex	r3, [r3]
 80050ee:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80050f0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80050f2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80050f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	461a      	mov	r2, r3
 8005100:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005104:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005108:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800510a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800510c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005110:	e841 2300 	strex	r3, r2, [r1]
 8005114:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005116:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005118:	2b00      	cmp	r3, #0
 800511a:	d1e2      	bne.n	80050e2 <HAL_UART_IRQHandler+0x2f2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	3308      	adds	r3, #8
 8005122:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005124:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005126:	e853 3f00 	ldrex	r3, [r3]
 800512a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800512c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800512e:	f023 0301 	bic.w	r3, r3, #1
 8005132:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	3308      	adds	r3, #8
 800513c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8005140:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005142:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005144:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005146:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005148:	e841 2300 	strex	r3, r2, [r1]
 800514c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800514e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005150:	2b00      	cmp	r3, #0
 8005152:	d1e3      	bne.n	800511c <HAL_UART_IRQHandler+0x32c>
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);

#endif /* !USART_DMAREQUESTS_SW_WA */
          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2220      	movs	r2, #32
 8005158:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005168:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800516a:	e853 3f00 	ldrex	r3, [r3]
 800516e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005170:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005172:	f023 0310 	bic.w	r3, r3, #16
 8005176:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	461a      	mov	r2, r3
 8005180:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005184:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005186:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005188:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800518a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800518c:	e841 2300 	strex	r3, r2, [r1]
 8005190:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005192:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005194:	2b00      	cmp	r3, #0
 8005196:	d1e4      	bne.n	8005162 <HAL_UART_IRQHandler+0x372>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800519e:	4618      	mov	r0, r3
 80051a0:	f7fc f828 	bl	80011f4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80051b6:	b29b      	uxth	r3, r3
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	4619      	mov	r1, r3
 80051be:	6878      	ldr	r0, [r7, #4]
 80051c0:	f7fb fcdc 	bl	8000b7c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80051c4:	e0f9      	b.n	80053ba <HAL_UART_IRQHandler+0x5ca>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80051cc:	f8b7 2092 	ldrh.w	r2, [r7, #146]	@ 0x92
 80051d0:	429a      	cmp	r2, r3
 80051d2:	f040 80f2 	bne.w	80053ba <HAL_UART_IRQHandler+0x5ca>
          if (huart->hdmarx->Mode == DMA_LINKEDLIST_CIRCULAR)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80051dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051de:	2b81      	cmp	r3, #129	@ 0x81
 80051e0:	f040 80eb 	bne.w	80053ba <HAL_UART_IRQHandler+0x5ca>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2202      	movs	r2, #2
 80051e8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80051f0:	4619      	mov	r1, r3
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f7fb fcc2 	bl	8000b7c <HAL_UARTEx_RxEventCallback>
      return;
 80051f8:	e0df      	b.n	80053ba <HAL_UART_IRQHandler+0x5ca>
    {
#endif /* HAL_DMA_MODULE_ENABLED */
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005206:	b29b      	uxth	r3, r3
 8005208:	1ad3      	subs	r3, r2, r3
 800520a:	f8a7 30a2 	strh.w	r3, [r7, #162]	@ 0xa2
      if ((huart->RxXferCount > 0U)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005214:	b29b      	uxth	r3, r3
 8005216:	2b00      	cmp	r3, #0
 8005218:	f000 80d1 	beq.w	80053be <HAL_UART_IRQHandler+0x5ce>
          && (nb_rx_data > 0U))
 800521c:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 8005220:	2b00      	cmp	r3, #0
 8005222:	f000 80cc 	beq.w	80053be <HAL_UART_IRQHandler+0x5ce>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800522c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800522e:	e853 3f00 	ldrex	r3, [r3]
 8005232:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005236:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800523a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	461a      	mov	r2, r3
 8005244:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005248:	647b      	str	r3, [r7, #68]	@ 0x44
 800524a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800524c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800524e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005250:	e841 2300 	strex	r3, r2, [r1]
 8005254:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005258:	2b00      	cmp	r3, #0
 800525a:	d1e4      	bne.n	8005226 <HAL_UART_IRQHandler+0x436>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	3308      	adds	r3, #8
 8005262:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005266:	e853 3f00 	ldrex	r3, [r3]
 800526a:	623b      	str	r3, [r7, #32]
   return(result);
 800526c:	6a3b      	ldr	r3, [r7, #32]
 800526e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005272:	f023 0301 	bic.w	r3, r3, #1
 8005276:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	3308      	adds	r3, #8
 8005280:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8005284:	633a      	str	r2, [r7, #48]	@ 0x30
 8005286:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005288:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800528a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800528c:	e841 2300 	strex	r3, r2, [r1]
 8005290:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005294:	2b00      	cmp	r3, #0
 8005296:	d1e1      	bne.n	800525c <HAL_UART_IRQHandler+0x46c>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2220      	movs	r2, #32
 800529c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2200      	movs	r2, #0
 80052a4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	e853 3f00 	ldrex	r3, [r3]
 80052b8:	60fb      	str	r3, [r7, #12]
   return(result);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	f023 0310 	bic.w	r3, r3, #16
 80052c0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	461a      	mov	r2, r3
 80052ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80052ce:	61fb      	str	r3, [r7, #28]
 80052d0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052d2:	69b9      	ldr	r1, [r7, #24]
 80052d4:	69fa      	ldr	r2, [r7, #28]
 80052d6:	e841 2300 	strex	r3, r2, [r1]
 80052da:	617b      	str	r3, [r7, #20]
   return(result);
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d1e4      	bne.n	80052ac <HAL_UART_IRQHandler+0x4bc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2202      	movs	r2, #2
 80052e6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80052e8:	f8b7 30a2 	ldrh.w	r3, [r7, #162]	@ 0xa2
 80052ec:	4619      	mov	r1, r3
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f7fb fc44 	bl	8000b7c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80052f4:	e063      	b.n	80053be <HAL_UART_IRQHandler+0x5ce>
    }
#endif /* HAL_DMA_MODULE_ENABLED */
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80052f6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80052fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d00e      	beq.n	8005320 <HAL_UART_IRQHandler+0x530>
 8005302:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005306:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800530a:	2b00      	cmp	r3, #0
 800530c:	d008      	beq.n	8005320 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005316:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f001 fa93 	bl	8006844 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800531e:	e051      	b.n	80053c4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8005320:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005324:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005328:	2b00      	cmp	r3, #0
 800532a:	d014      	beq.n	8005356 <HAL_UART_IRQHandler+0x566>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800532c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005330:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005334:	2b00      	cmp	r3, #0
 8005336:	d105      	bne.n	8005344 <HAL_UART_IRQHandler+0x554>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8005338:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800533c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005340:	2b00      	cmp	r3, #0
 8005342:	d008      	beq.n	8005356 <HAL_UART_IRQHandler+0x566>
  {
    if (huart->TxISR != NULL)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005348:	2b00      	cmp	r3, #0
 800534a:	d03a      	beq.n	80053c2 <HAL_UART_IRQHandler+0x5d2>
    {
      huart->TxISR(huart);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	4798      	blx	r3
    }
    return;
 8005354:	e035      	b.n	80053c2 <HAL_UART_IRQHandler+0x5d2>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005356:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800535a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800535e:	2b00      	cmp	r3, #0
 8005360:	d009      	beq.n	8005376 <HAL_UART_IRQHandler+0x586>
 8005362:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005366:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800536a:	2b00      	cmp	r3, #0
 800536c:	d003      	beq.n	8005376 <HAL_UART_IRQHandler+0x586>
  {
    UART_EndTransmit_IT(huart);
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f000 fd1c 	bl	8005dac <UART_EndTransmit_IT>
    return;
 8005374:	e026      	b.n	80053c4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8005376:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800537a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800537e:	2b00      	cmp	r3, #0
 8005380:	d009      	beq.n	8005396 <HAL_UART_IRQHandler+0x5a6>
 8005382:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005386:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d003      	beq.n	8005396 <HAL_UART_IRQHandler+0x5a6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f001 fa6c 	bl	800686c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005394:	e016      	b.n	80053c4 <HAL_UART_IRQHandler+0x5d4>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8005396:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800539a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d010      	beq.n	80053c4 <HAL_UART_IRQHandler+0x5d4>
 80053a2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	da0c      	bge.n	80053c4 <HAL_UART_IRQHandler+0x5d4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80053aa:	6878      	ldr	r0, [r7, #4]
 80053ac:	f001 fa54 	bl	8006858 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80053b0:	e008      	b.n	80053c4 <HAL_UART_IRQHandler+0x5d4>
      return;
 80053b2:	bf00      	nop
 80053b4:	e006      	b.n	80053c4 <HAL_UART_IRQHandler+0x5d4>
    return;
 80053b6:	bf00      	nop
 80053b8:	e004      	b.n	80053c4 <HAL_UART_IRQHandler+0x5d4>
      return;
 80053ba:	bf00      	nop
 80053bc:	e002      	b.n	80053c4 <HAL_UART_IRQHandler+0x5d4>
      return;
 80053be:	bf00      	nop
 80053c0:	e000      	b.n	80053c4 <HAL_UART_IRQHandler+0x5d4>
    return;
 80053c2:	bf00      	nop
  }
}
 80053c4:	37b8      	adds	r7, #184	@ 0xb8
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}
 80053ca:	bf00      	nop

080053cc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80053d4:	bf00      	nop
 80053d6:	370c      	adds	r7, #12
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr

080053e0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80053e0:	b480      	push	{r7}
 80053e2:	b083      	sub	sp, #12
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80053e8:	bf00      	nop
 80053ea:	370c      	adds	r7, #12
 80053ec:	46bd      	mov	sp, r7
 80053ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f2:	4770      	bx	lr

080053f4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b083      	sub	sp, #12
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005408:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800540c:	b094      	sub	sp, #80	@ 0x50
 800540e:	af00      	add	r7, sp, #0
 8005410:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005412:	2300      	movs	r3, #0
 8005414:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800541a:	689a      	ldr	r2, [r3, #8]
 800541c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800541e:	691b      	ldr	r3, [r3, #16]
 8005420:	431a      	orrs	r2, r3
 8005422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005424:	695b      	ldr	r3, [r3, #20]
 8005426:	431a      	orrs	r2, r3
 8005428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800542a:	69db      	ldr	r3, [r3, #28]
 800542c:	4313      	orrs	r3, r2
 800542e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005430:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	498a      	ldr	r1, [pc, #552]	@ (8005660 <UART_SetConfig+0x258>)
 8005438:	4019      	ands	r1, r3
 800543a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800543c:	681a      	ldr	r2, [r3, #0]
 800543e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005440:	430b      	orrs	r3, r1
 8005442:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800544e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005450:	68d9      	ldr	r1, [r3, #12]
 8005452:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005454:	681a      	ldr	r2, [r3, #0]
 8005456:	ea40 0301 	orr.w	r3, r0, r1
 800545a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800545c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800545e:	699b      	ldr	r3, [r3, #24]
 8005460:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005462:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	4b7f      	ldr	r3, [pc, #508]	@ (8005664 <UART_SetConfig+0x25c>)
 8005468:	429a      	cmp	r2, r3
 800546a:	d004      	beq.n	8005476 <UART_SetConfig+0x6e>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800546c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800546e:	6a1a      	ldr	r2, [r3, #32]
 8005470:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005472:	4313      	orrs	r3, r2
 8005474:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8005480:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8005484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800548a:	430b      	orrs	r3, r1
 800548c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800548e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005494:	f023 000f 	bic.w	r0, r3, #15
 8005498:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800549a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800549c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	ea40 0301 	orr.w	r3, r0, r1
 80054a4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80054a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	4b6f      	ldr	r3, [pc, #444]	@ (8005668 <UART_SetConfig+0x260>)
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d102      	bne.n	80054b6 <UART_SetConfig+0xae>
 80054b0:	2301      	movs	r3, #1
 80054b2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054b4:	e01a      	b.n	80054ec <UART_SetConfig+0xe4>
 80054b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	4b6c      	ldr	r3, [pc, #432]	@ (800566c <UART_SetConfig+0x264>)
 80054bc:	429a      	cmp	r2, r3
 80054be:	d102      	bne.n	80054c6 <UART_SetConfig+0xbe>
 80054c0:	2302      	movs	r3, #2
 80054c2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054c4:	e012      	b.n	80054ec <UART_SetConfig+0xe4>
 80054c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	4b69      	ldr	r3, [pc, #420]	@ (8005670 <UART_SetConfig+0x268>)
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d102      	bne.n	80054d6 <UART_SetConfig+0xce>
 80054d0:	2304      	movs	r3, #4
 80054d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054d4:	e00a      	b.n	80054ec <UART_SetConfig+0xe4>
 80054d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	4b62      	ldr	r3, [pc, #392]	@ (8005664 <UART_SetConfig+0x25c>)
 80054dc:	429a      	cmp	r2, r3
 80054de:	d103      	bne.n	80054e8 <UART_SetConfig+0xe0>
 80054e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80054e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054e6:	e001      	b.n	80054ec <UART_SetConfig+0xe4>
 80054e8:	2300      	movs	r3, #0
 80054ea:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80054ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80054ee:	681a      	ldr	r2, [r3, #0]
 80054f0:	4b5c      	ldr	r3, [pc, #368]	@ (8005664 <UART_SetConfig+0x25c>)
 80054f2:	429a      	cmp	r2, r3
 80054f4:	d171      	bne.n	80055da <UART_SetConfig+0x1d2>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80054f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80054f8:	2200      	movs	r2, #0
 80054fa:	623b      	str	r3, [r7, #32]
 80054fc:	627a      	str	r2, [r7, #36]	@ 0x24
 80054fe:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005502:	f7fe fbb1 	bl	8003c68 <HAL_RCCEx_GetPeriphCLKFreq>
 8005506:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8005508:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800550a:	2b00      	cmp	r3, #0
 800550c:	f000 80e2 	beq.w	80056d4 <UART_SetConfig+0x2cc>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005510:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005512:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005514:	4a57      	ldr	r2, [pc, #348]	@ (8005674 <UART_SetConfig+0x26c>)
 8005516:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800551a:	461a      	mov	r2, r3
 800551c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800551e:	fbb3 f3f2 	udiv	r3, r3, r2
 8005522:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005526:	685a      	ldr	r2, [r3, #4]
 8005528:	4613      	mov	r3, r2
 800552a:	005b      	lsls	r3, r3, #1
 800552c:	4413      	add	r3, r2
 800552e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005530:	429a      	cmp	r2, r3
 8005532:	d305      	bcc.n	8005540 <UART_SetConfig+0x138>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005536:	685b      	ldr	r3, [r3, #4]
 8005538:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800553a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800553c:	429a      	cmp	r2, r3
 800553e:	d903      	bls.n	8005548 <UART_SetConfig+0x140>
      {
        ret = HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8005546:	e0c5      	b.n	80056d4 <UART_SetConfig+0x2cc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005548:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800554a:	2200      	movs	r2, #0
 800554c:	61bb      	str	r3, [r7, #24]
 800554e:	61fa      	str	r2, [r7, #28]
 8005550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005552:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005554:	4a47      	ldr	r2, [pc, #284]	@ (8005674 <UART_SetConfig+0x26c>)
 8005556:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800555a:	b29b      	uxth	r3, r3
 800555c:	2200      	movs	r2, #0
 800555e:	613b      	str	r3, [r7, #16]
 8005560:	617a      	str	r2, [r7, #20]
 8005562:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005566:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800556a:	f7fa fea7 	bl	80002bc <__aeabi_uldivmod>
 800556e:	4602      	mov	r2, r0
 8005570:	460b      	mov	r3, r1
 8005572:	4610      	mov	r0, r2
 8005574:	4619      	mov	r1, r3
 8005576:	f04f 0200 	mov.w	r2, #0
 800557a:	f04f 0300 	mov.w	r3, #0
 800557e:	020b      	lsls	r3, r1, #8
 8005580:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005584:	0202      	lsls	r2, r0, #8
 8005586:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005588:	6849      	ldr	r1, [r1, #4]
 800558a:	0849      	lsrs	r1, r1, #1
 800558c:	2000      	movs	r0, #0
 800558e:	460c      	mov	r4, r1
 8005590:	4605      	mov	r5, r0
 8005592:	eb12 0804 	adds.w	r8, r2, r4
 8005596:	eb43 0905 	adc.w	r9, r3, r5
 800559a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800559c:	685b      	ldr	r3, [r3, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	60bb      	str	r3, [r7, #8]
 80055a2:	60fa      	str	r2, [r7, #12]
 80055a4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80055a8:	4640      	mov	r0, r8
 80055aa:	4649      	mov	r1, r9
 80055ac:	f7fa fe86 	bl	80002bc <__aeabi_uldivmod>
 80055b0:	4602      	mov	r2, r0
 80055b2:	460b      	mov	r3, r1
 80055b4:	4613      	mov	r3, r2
 80055b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80055b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80055be:	d308      	bcc.n	80055d2 <UART_SetConfig+0x1ca>
 80055c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80055c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80055c6:	d204      	bcs.n	80055d2 <UART_SetConfig+0x1ca>
        {
          huart->Instance->BRR = usartdiv;
 80055c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80055ce:	60da      	str	r2, [r3, #12]
 80055d0:	e080      	b.n	80056d4 <UART_SetConfig+0x2cc>
        }
        else
        {
          ret = HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80055d8:	e07c      	b.n	80056d4 <UART_SetConfig+0x2cc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80055da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055dc:	69db      	ldr	r3, [r3, #28]
 80055de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80055e2:	d149      	bne.n	8005678 <UART_SetConfig+0x270>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 80055e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80055e6:	2200      	movs	r2, #0
 80055e8:	603b      	str	r3, [r7, #0]
 80055ea:	607a      	str	r2, [r7, #4]
 80055ec:	e9d7 0100 	ldrd	r0, r1, [r7]
 80055f0:	f7fe fb3a 	bl	8003c68 <HAL_RCCEx_GetPeriphCLKFreq>
 80055f4:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80055f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d06b      	beq.n	80056d4 <UART_SetConfig+0x2cc>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80055fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005600:	4a1c      	ldr	r2, [pc, #112]	@ (8005674 <UART_SetConfig+0x26c>)
 8005602:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005606:	461a      	mov	r2, r3
 8005608:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800560a:	fbb3 f3f2 	udiv	r3, r3, r2
 800560e:	005a      	lsls	r2, r3, #1
 8005610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005612:	685b      	ldr	r3, [r3, #4]
 8005614:	085b      	lsrs	r3, r3, #1
 8005616:	441a      	add	r2, r3
 8005618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800561a:	685b      	ldr	r3, [r3, #4]
 800561c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005620:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005622:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005624:	2b0f      	cmp	r3, #15
 8005626:	d916      	bls.n	8005656 <UART_SetConfig+0x24e>
 8005628:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800562a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800562e:	d212      	bcs.n	8005656 <UART_SetConfig+0x24e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005630:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005632:	b29b      	uxth	r3, r3
 8005634:	f023 030f 	bic.w	r3, r3, #15
 8005638:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800563a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800563c:	085b      	lsrs	r3, r3, #1
 800563e:	b29b      	uxth	r3, r3
 8005640:	f003 0307 	and.w	r3, r3, #7
 8005644:	b29a      	uxth	r2, r3
 8005646:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8005648:	4313      	orrs	r3, r2
 800564a:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 800564c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8005652:	60da      	str	r2, [r3, #12]
 8005654:	e03e      	b.n	80056d4 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800565c:	e03a      	b.n	80056d4 <UART_SetConfig+0x2cc>
 800565e:	bf00      	nop
 8005660:	cfff69f3 	.word	0xcfff69f3
 8005664:	44002400 	.word	0x44002400
 8005668:	40013800 	.word	0x40013800
 800566c:	40004400 	.word	0x40004400
 8005670:	40004800 	.word	0x40004800
 8005674:	080082d8 	.word	0x080082d8
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8005678:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800567a:	2200      	movs	r2, #0
 800567c:	469a      	mov	sl, r3
 800567e:	4693      	mov	fp, r2
 8005680:	4650      	mov	r0, sl
 8005682:	4659      	mov	r1, fp
 8005684:	f7fe faf0 	bl	8003c68 <HAL_RCCEx_GetPeriphCLKFreq>
 8005688:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800568a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800568c:	2b00      	cmp	r3, #0
 800568e:	d021      	beq.n	80056d4 <UART_SetConfig+0x2cc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005694:	4a1a      	ldr	r2, [pc, #104]	@ (8005700 <UART_SetConfig+0x2f8>)
 8005696:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800569a:	461a      	mov	r2, r3
 800569c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800569e:	fbb3 f2f2 	udiv	r2, r3, r2
 80056a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056a4:	685b      	ldr	r3, [r3, #4]
 80056a6:	085b      	lsrs	r3, r3, #1
 80056a8:	441a      	add	r2, r3
 80056aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056ac:	685b      	ldr	r3, [r3, #4]
 80056ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80056b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80056b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056b6:	2b0f      	cmp	r3, #15
 80056b8:	d909      	bls.n	80056ce <UART_SetConfig+0x2c6>
 80056ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80056c0:	d205      	bcs.n	80056ce <UART_SetConfig+0x2c6>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80056c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056c4:	b29a      	uxth	r2, r3
 80056c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	60da      	str	r2, [r3, #12]
 80056cc:	e002      	b.n	80056d4 <UART_SetConfig+0x2cc>
      }
      else
      {
        ret = HAL_ERROR;
 80056ce:	2301      	movs	r3, #1
 80056d0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80056d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056d6:	2201      	movs	r2, #1
 80056d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80056dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056de:	2201      	movs	r2, #1
 80056e0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80056e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056e6:	2200      	movs	r2, #0
 80056e8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80056ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80056ec:	2200      	movs	r2, #0
 80056ee:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80056f0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3750      	adds	r7, #80	@ 0x50
 80056f8:	46bd      	mov	sp, r7
 80056fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80056fe:	bf00      	nop
 8005700:	080082d8 	.word	0x080082d8

08005704 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005704:	b480      	push	{r7}
 8005706:	b083      	sub	sp, #12
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005710:	f003 0308 	and.w	r3, r3, #8
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00a      	beq.n	800572e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	430a      	orrs	r2, r1
 800572c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005732:	f003 0301 	and.w	r3, r3, #1
 8005736:	2b00      	cmp	r3, #0
 8005738:	d00a      	beq.n	8005750 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	685b      	ldr	r3, [r3, #4]
 8005740:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	430a      	orrs	r2, r1
 800574e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005754:	f003 0302 	and.w	r3, r3, #2
 8005758:	2b00      	cmp	r3, #0
 800575a:	d00a      	beq.n	8005772 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	430a      	orrs	r2, r1
 8005770:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005776:	f003 0304 	and.w	r3, r3, #4
 800577a:	2b00      	cmp	r3, #0
 800577c:	d00a      	beq.n	8005794 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	685b      	ldr	r3, [r3, #4]
 8005784:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	430a      	orrs	r2, r1
 8005792:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005798:	f003 0310 	and.w	r3, r3, #16
 800579c:	2b00      	cmp	r3, #0
 800579e:	d00a      	beq.n	80057b6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	689b      	ldr	r3, [r3, #8]
 80057a6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	430a      	orrs	r2, r1
 80057b4:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ba:	f003 0320 	and.w	r3, r3, #32
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d00a      	beq.n	80057d8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	689b      	ldr	r3, [r3, #8]
 80057c8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	430a      	orrs	r2, r1
 80057d6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d01a      	beq.n	800581a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	685b      	ldr	r3, [r3, #4]
 80057ea:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	430a      	orrs	r2, r1
 80057f8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005802:	d10a      	bne.n	800581a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	430a      	orrs	r2, r1
 8005818:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800581e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005822:	2b00      	cmp	r3, #0
 8005824:	d00a      	beq.n	800583c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	430a      	orrs	r2, r1
 800583a:	605a      	str	r2, [r3, #4]
  }
}
 800583c:	bf00      	nop
 800583e:	370c      	adds	r7, #12
 8005840:	46bd      	mov	sp, r7
 8005842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005846:	4770      	bx	lr

08005848 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b098      	sub	sp, #96	@ 0x60
 800584c:	af02      	add	r7, sp, #8
 800584e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2200      	movs	r2, #0
 8005854:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005858:	f7fb fada 	bl	8000e10 <HAL_GetTick>
 800585c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 0308 	and.w	r3, r3, #8
 8005868:	2b08      	cmp	r3, #8
 800586a:	d12f      	bne.n	80058cc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800586c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005870:	9300      	str	r3, [sp, #0]
 8005872:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005874:	2200      	movs	r2, #0
 8005876:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f000 f88e 	bl	800599c <UART_WaitOnFlagUntilTimeout>
 8005880:	4603      	mov	r3, r0
 8005882:	2b00      	cmp	r3, #0
 8005884:	d022      	beq.n	80058cc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800588c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800588e:	e853 3f00 	ldrex	r3, [r3]
 8005892:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005894:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005896:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800589a:	653b      	str	r3, [r7, #80]	@ 0x50
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	461a      	mov	r2, r3
 80058a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80058a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80058a6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80058aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80058ac:	e841 2300 	strex	r3, r2, [r1]
 80058b0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80058b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d1e6      	bne.n	8005886 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2220      	movs	r2, #32
 80058bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2200      	movs	r2, #0
 80058c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80058c8:	2303      	movs	r3, #3
 80058ca:	e063      	b.n	8005994 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 0304 	and.w	r3, r3, #4
 80058d6:	2b04      	cmp	r3, #4
 80058d8:	d149      	bne.n	800596e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80058da:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80058e2:	2200      	movs	r2, #0
 80058e4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80058e8:	6878      	ldr	r0, [r7, #4]
 80058ea:	f000 f857 	bl	800599c <UART_WaitOnFlagUntilTimeout>
 80058ee:	4603      	mov	r3, r0
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d03c      	beq.n	800596e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fc:	e853 3f00 	ldrex	r3, [r3]
 8005900:	623b      	str	r3, [r7, #32]
   return(result);
 8005902:	6a3b      	ldr	r3, [r7, #32]
 8005904:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005908:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	461a      	mov	r2, r3
 8005910:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005912:	633b      	str	r3, [r7, #48]	@ 0x30
 8005914:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005916:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005918:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800591a:	e841 2300 	strex	r3, r2, [r1]
 800591e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005920:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005922:	2b00      	cmp	r3, #0
 8005924:	d1e6      	bne.n	80058f4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	3308      	adds	r3, #8
 800592c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800592e:	693b      	ldr	r3, [r7, #16]
 8005930:	e853 3f00 	ldrex	r3, [r3]
 8005934:	60fb      	str	r3, [r7, #12]
   return(result);
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	f023 0301 	bic.w	r3, r3, #1
 800593c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	3308      	adds	r3, #8
 8005944:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005946:	61fa      	str	r2, [r7, #28]
 8005948:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800594a:	69b9      	ldr	r1, [r7, #24]
 800594c:	69fa      	ldr	r2, [r7, #28]
 800594e:	e841 2300 	strex	r3, r2, [r1]
 8005952:	617b      	str	r3, [r7, #20]
   return(result);
 8005954:	697b      	ldr	r3, [r7, #20]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d1e5      	bne.n	8005926 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	2220      	movs	r2, #32
 800595e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2200      	movs	r2, #0
 8005966:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800596a:	2303      	movs	r3, #3
 800596c:	e012      	b.n	8005994 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2220      	movs	r2, #32
 8005972:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	2220      	movs	r2, #32
 800597a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	2200      	movs	r2, #0
 8005982:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2200      	movs	r2, #0
 8005988:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2200      	movs	r2, #0
 800598e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3758      	adds	r7, #88	@ 0x58
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	603b      	str	r3, [r7, #0]
 80059a8:	4613      	mov	r3, r2
 80059aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059ac:	e04f      	b.n	8005a4e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059ae:	69bb      	ldr	r3, [r7, #24]
 80059b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059b4:	d04b      	beq.n	8005a4e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059b6:	f7fb fa2b 	bl	8000e10 <HAL_GetTick>
 80059ba:	4602      	mov	r2, r0
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	1ad3      	subs	r3, r2, r3
 80059c0:	69ba      	ldr	r2, [r7, #24]
 80059c2:	429a      	cmp	r2, r3
 80059c4:	d302      	bcc.n	80059cc <UART_WaitOnFlagUntilTimeout+0x30>
 80059c6:	69bb      	ldr	r3, [r7, #24]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d101      	bne.n	80059d0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80059cc:	2303      	movs	r3, #3
 80059ce:	e04e      	b.n	8005a6e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 0304 	and.w	r3, r3, #4
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d037      	beq.n	8005a4e <UART_WaitOnFlagUntilTimeout+0xb2>
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	2b80      	cmp	r3, #128	@ 0x80
 80059e2:	d034      	beq.n	8005a4e <UART_WaitOnFlagUntilTimeout+0xb2>
 80059e4:	68bb      	ldr	r3, [r7, #8]
 80059e6:	2b40      	cmp	r3, #64	@ 0x40
 80059e8:	d031      	beq.n	8005a4e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	69db      	ldr	r3, [r3, #28]
 80059f0:	f003 0308 	and.w	r3, r3, #8
 80059f4:	2b08      	cmp	r3, #8
 80059f6:	d110      	bne.n	8005a1a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2208      	movs	r2, #8
 80059fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a00:	68f8      	ldr	r0, [r7, #12]
 8005a02:	f000 f95b 	bl	8005cbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	2208      	movs	r2, #8
 8005a0a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2200      	movs	r2, #0
 8005a12:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005a16:	2301      	movs	r3, #1
 8005a18:	e029      	b.n	8005a6e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	69db      	ldr	r3, [r3, #28]
 8005a20:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005a24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a28:	d111      	bne.n	8005a4e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005a32:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a34:	68f8      	ldr	r0, [r7, #12]
 8005a36:	f000 f941 	bl	8005cbc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2220      	movs	r2, #32
 8005a3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2200      	movs	r2, #0
 8005a46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005a4a:	2303      	movs	r3, #3
 8005a4c:	e00f      	b.n	8005a6e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	69da      	ldr	r2, [r3, #28]
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	4013      	ands	r3, r2
 8005a58:	68ba      	ldr	r2, [r7, #8]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	bf0c      	ite	eq
 8005a5e:	2301      	moveq	r3, #1
 8005a60:	2300      	movne	r3, #0
 8005a62:	b2db      	uxtb	r3, r3
 8005a64:	461a      	mov	r2, r3
 8005a66:	79fb      	ldrb	r3, [r7, #7]
 8005a68:	429a      	cmp	r2, r3
 8005a6a:	d0a0      	beq.n	80059ae <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a6c:	2300      	movs	r3, #0
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3710      	adds	r7, #16
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
	...

08005a78 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b0a3      	sub	sp, #140	@ 0x8c
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	60f8      	str	r0, [r7, #12]
 8005a80:	60b9      	str	r1, [r7, #8]
 8005a82:	4613      	mov	r3, r2
 8005a84:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	68ba      	ldr	r2, [r7, #8]
 8005a8a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	88fa      	ldrh	r2, [r7, #6]
 8005a90:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	88fa      	ldrh	r2, [r7, #6]
 8005a98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	689b      	ldr	r3, [r3, #8]
 8005aa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005aaa:	d10e      	bne.n	8005aca <UART_Start_Receive_IT+0x52>
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	691b      	ldr	r3, [r3, #16]
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d105      	bne.n	8005ac0 <UART_Start_Receive_IT+0x48>
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8005aba:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005abe:	e02d      	b.n	8005b1c <UART_Start_Receive_IT+0xa4>
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	22ff      	movs	r2, #255	@ 0xff
 8005ac4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005ac8:	e028      	b.n	8005b1c <UART_Start_Receive_IT+0xa4>
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10d      	bne.n	8005aee <UART_Start_Receive_IT+0x76>
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	691b      	ldr	r3, [r3, #16]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d104      	bne.n	8005ae4 <UART_Start_Receive_IT+0x6c>
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	22ff      	movs	r2, #255	@ 0xff
 8005ade:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005ae2:	e01b      	b.n	8005b1c <UART_Start_Receive_IT+0xa4>
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	227f      	movs	r2, #127	@ 0x7f
 8005ae8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005aec:	e016      	b.n	8005b1c <UART_Start_Receive_IT+0xa4>
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005af6:	d10d      	bne.n	8005b14 <UART_Start_Receive_IT+0x9c>
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	691b      	ldr	r3, [r3, #16]
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d104      	bne.n	8005b0a <UART_Start_Receive_IT+0x92>
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	227f      	movs	r2, #127	@ 0x7f
 8005b04:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005b08:	e008      	b.n	8005b1c <UART_Start_Receive_IT+0xa4>
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	223f      	movs	r2, #63	@ 0x3f
 8005b0e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8005b12:	e003      	b.n	8005b1c <UART_Start_Receive_IT+0xa4>
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2200      	movs	r2, #0
 8005b18:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	2222      	movs	r2, #34	@ 0x22
 8005b28:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	3308      	adds	r3, #8
 8005b32:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b36:	e853 3f00 	ldrex	r3, [r3]
 8005b3a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8005b3c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b3e:	f043 0301 	orr.w	r3, r3, #1
 8005b42:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	3308      	adds	r3, #8
 8005b4c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8005b50:	673a      	str	r2, [r7, #112]	@ 0x70
 8005b52:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b54:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8005b56:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8005b58:	e841 2300 	strex	r3, r2, [r1]
 8005b5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 8005b5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d1e3      	bne.n	8005b2c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005b68:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005b6c:	d14f      	bne.n	8005c0e <UART_Start_Receive_IT+0x196>
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8005b74:	88fa      	ldrh	r2, [r7, #6]
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d349      	bcc.n	8005c0e <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b82:	d107      	bne.n	8005b94 <UART_Start_Receive_IT+0x11c>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d103      	bne.n	8005b94 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	4a47      	ldr	r2, [pc, #284]	@ (8005cac <UART_Start_Receive_IT+0x234>)
 8005b90:	675a      	str	r2, [r3, #116]	@ 0x74
 8005b92:	e002      	b.n	8005b9a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	4a46      	ldr	r2, [pc, #280]	@ (8005cb0 <UART_Start_Receive_IT+0x238>)
 8005b98:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d01a      	beq.n	8005bd8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ba8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005baa:	e853 3f00 	ldrex	r3, [r3]
 8005bae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005bb0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005bb2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005bb6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005bc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005bc6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bc8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005bca:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005bcc:	e841 2300 	strex	r3, r2, [r1]
 8005bd0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8005bd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d1e4      	bne.n	8005ba2 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	3308      	adds	r3, #8
 8005bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005be0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005be2:	e853 3f00 	ldrex	r3, [r3]
 8005be6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005be8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005bee:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	3308      	adds	r3, #8
 8005bf6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8005bf8:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005bfa:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bfc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005bfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005c00:	e841 2300 	strex	r3, r2, [r1]
 8005c04:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005c06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d1e5      	bne.n	8005bd8 <UART_Start_Receive_IT+0x160>
 8005c0c:	e046      	b.n	8005c9c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	689b      	ldr	r3, [r3, #8]
 8005c12:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c16:	d107      	bne.n	8005c28 <UART_Start_Receive_IT+0x1b0>
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	691b      	ldr	r3, [r3, #16]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d103      	bne.n	8005c28 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	4a24      	ldr	r2, [pc, #144]	@ (8005cb4 <UART_Start_Receive_IT+0x23c>)
 8005c24:	675a      	str	r2, [r3, #116]	@ 0x74
 8005c26:	e002      	b.n	8005c2e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	4a23      	ldr	r2, [pc, #140]	@ (8005cb8 <UART_Start_Receive_IT+0x240>)
 8005c2c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d019      	beq.n	8005c6a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c3e:	e853 3f00 	ldrex	r3, [r3]
 8005c42:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c46:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 8005c4a:	677b      	str	r3, [r7, #116]	@ 0x74
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	461a      	mov	r2, r3
 8005c52:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c54:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c56:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c58:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005c5a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c5c:	e841 2300 	strex	r3, r2, [r1]
 8005c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005c62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d1e6      	bne.n	8005c36 <UART_Start_Receive_IT+0x1be>
 8005c68:	e018      	b.n	8005c9c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	e853 3f00 	ldrex	r3, [r3]
 8005c76:	613b      	str	r3, [r7, #16]
   return(result);
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	f043 0320 	orr.w	r3, r3, #32
 8005c7e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	461a      	mov	r2, r3
 8005c86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005c88:	623b      	str	r3, [r7, #32]
 8005c8a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c8c:	69f9      	ldr	r1, [r7, #28]
 8005c8e:	6a3a      	ldr	r2, [r7, #32]
 8005c90:	e841 2300 	strex	r3, r2, [r1]
 8005c94:	61bb      	str	r3, [r7, #24]
   return(result);
 8005c96:	69bb      	ldr	r3, [r7, #24]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d1e6      	bne.n	8005c6a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
}
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	378c      	adds	r7, #140	@ 0x8c
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ca8:	4770      	bx	lr
 8005caa:	bf00      	nop
 8005cac:	080064d9 	.word	0x080064d9
 8005cb0:	08006175 	.word	0x08006175
 8005cb4:	08005fbd 	.word	0x08005fbd
 8005cb8:	08005e05 	.word	0x08005e05

08005cbc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b095      	sub	sp, #84	@ 0x54
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ccc:	e853 3f00 	ldrex	r3, [r3]
 8005cd0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005cd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	461a      	mov	r2, r3
 8005ce0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005ce2:	643b      	str	r3, [r7, #64]	@ 0x40
 8005ce4:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ce6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ce8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005cea:	e841 2300 	strex	r3, r2, [r1]
 8005cee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005cf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d1e6      	bne.n	8005cc4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	3308      	adds	r3, #8
 8005cfc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cfe:	6a3b      	ldr	r3, [r7, #32]
 8005d00:	e853 3f00 	ldrex	r3, [r3]
 8005d04:	61fb      	str	r3, [r7, #28]
   return(result);
 8005d06:	69fb      	ldr	r3, [r7, #28]
 8005d08:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005d0c:	f023 0301 	bic.w	r3, r3, #1
 8005d10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	3308      	adds	r3, #8
 8005d18:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005d1c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d1e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005d20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005d22:	e841 2300 	strex	r3, r2, [r1]
 8005d26:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005d28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1e3      	bne.n	8005cf6 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005d32:	2b01      	cmp	r3, #1
 8005d34:	d118      	bne.n	8005d68 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	e853 3f00 	ldrex	r3, [r3]
 8005d42:	60bb      	str	r3, [r7, #8]
   return(result);
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	f023 0310 	bic.w	r3, r3, #16
 8005d4a:	647b      	str	r3, [r7, #68]	@ 0x44
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	461a      	mov	r2, r3
 8005d52:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005d54:	61bb      	str	r3, [r7, #24]
 8005d56:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d58:	6979      	ldr	r1, [r7, #20]
 8005d5a:	69ba      	ldr	r2, [r7, #24]
 8005d5c:	e841 2300 	strex	r3, r2, [r1]
 8005d60:	613b      	str	r3, [r7, #16]
   return(result);
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d1e6      	bne.n	8005d36 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2220      	movs	r2, #32
 8005d6c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2200      	movs	r2, #0
 8005d74:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005d7c:	bf00      	nop
 8005d7e:	3754      	adds	r7, #84	@ 0x54
 8005d80:	46bd      	mov	sp, r7
 8005d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d86:	4770      	bx	lr

08005d88 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b084      	sub	sp, #16
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d94:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2200      	movs	r2, #0
 8005d9a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d9e:	68f8      	ldr	r0, [r7, #12]
 8005da0:	f7ff fb28 	bl	80053f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005da4:	bf00      	nop
 8005da6:	3710      	adds	r7, #16
 8005da8:	46bd      	mov	sp, r7
 8005daa:	bd80      	pop	{r7, pc}

08005dac <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005dac:	b580      	push	{r7, lr}
 8005dae:	b088      	sub	sp, #32
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	e853 3f00 	ldrex	r3, [r3]
 8005dc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005dc8:	61fb      	str	r3, [r7, #28]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	461a      	mov	r2, r3
 8005dd0:	69fb      	ldr	r3, [r7, #28]
 8005dd2:	61bb      	str	r3, [r7, #24]
 8005dd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dd6:	6979      	ldr	r1, [r7, #20]
 8005dd8:	69ba      	ldr	r2, [r7, #24]
 8005dda:	e841 2300 	strex	r3, r2, [r1]
 8005dde:	613b      	str	r3, [r7, #16]
   return(result);
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d1e6      	bne.n	8005db4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2220      	movs	r2, #32
 8005dea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f7ff fae9 	bl	80053cc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005dfa:	bf00      	nop
 8005dfc:	3720      	adds	r7, #32
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	bd80      	pop	{r7, pc}
	...

08005e04 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b09c      	sub	sp, #112	@ 0x70
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005e12:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e1c:	2b22      	cmp	r3, #34	@ 0x22
 8005e1e:	f040 80be 	bne.w	8005f9e <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e28:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005e2c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8005e30:	b2d9      	uxtb	r1, r3
 8005e32:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005e36:	b2da      	uxtb	r2, r3
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e3c:	400a      	ands	r2, r1
 8005e3e:	b2d2      	uxtb	r2, r2
 8005e40:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e46:	1c5a      	adds	r2, r3, #1
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	3b01      	subs	r3, #1
 8005e56:	b29a      	uxth	r2, r3
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	f040 80a1 	bne.w	8005fae <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e74:	e853 3f00 	ldrex	r3, [r3]
 8005e78:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005e7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005e7c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	461a      	mov	r2, r3
 8005e88:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005e8a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005e8c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e8e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005e90:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005e92:	e841 2300 	strex	r3, r2, [r1]
 8005e96:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005e98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1e6      	bne.n	8005e6c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	3308      	adds	r3, #8
 8005ea4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ea6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ea8:	e853 3f00 	ldrex	r3, [r3]
 8005eac:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005eae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005eb0:	f023 0301 	bic.w	r3, r3, #1
 8005eb4:	667b      	str	r3, [r7, #100]	@ 0x64
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	3308      	adds	r3, #8
 8005ebc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8005ebe:	647a      	str	r2, [r7, #68]	@ 0x44
 8005ec0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ec2:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ec4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ec6:	e841 2300 	strex	r3, r2, [r1]
 8005eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005ecc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d1e5      	bne.n	8005e9e <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	2220      	movs	r2, #32
 8005ed6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	2200      	movs	r2, #0
 8005ede:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a33      	ldr	r2, [pc, #204]	@ (8005fb8 <UART_RxISR_8BIT+0x1b4>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d01f      	beq.n	8005f30 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d018      	beq.n	8005f30 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f06:	e853 3f00 	ldrex	r3, [r3]
 8005f0a:	623b      	str	r3, [r7, #32]
   return(result);
 8005f0c:	6a3b      	ldr	r3, [r7, #32]
 8005f0e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005f12:	663b      	str	r3, [r7, #96]	@ 0x60
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	461a      	mov	r2, r3
 8005f1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005f1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8005f1e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f20:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005f22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f24:	e841 2300 	strex	r3, r2, [r1]
 8005f28:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005f2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d1e6      	bne.n	8005efe <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f34:	2b01      	cmp	r3, #1
 8005f36:	d12e      	bne.n	8005f96 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	e853 3f00 	ldrex	r3, [r3]
 8005f4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f023 0310 	bic.w	r3, r3, #16
 8005f52:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	461a      	mov	r2, r3
 8005f5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f5c:	61fb      	str	r3, [r7, #28]
 8005f5e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f60:	69b9      	ldr	r1, [r7, #24]
 8005f62:	69fa      	ldr	r2, [r7, #28]
 8005f64:	e841 2300 	strex	r3, r2, [r1]
 8005f68:	617b      	str	r3, [r7, #20]
   return(result);
 8005f6a:	697b      	ldr	r3, [r7, #20]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1e6      	bne.n	8005f3e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	69db      	ldr	r3, [r3, #28]
 8005f76:	f003 0310 	and.w	r3, r3, #16
 8005f7a:	2b10      	cmp	r3, #16
 8005f7c:	d103      	bne.n	8005f86 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	2210      	movs	r2, #16
 8005f84:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8005f8c:	4619      	mov	r1, r3
 8005f8e:	6878      	ldr	r0, [r7, #4]
 8005f90:	f7fa fdf4 	bl	8000b7c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005f94:	e00b      	b.n	8005fae <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f7ff fa22 	bl	80053e0 <HAL_UART_RxCpltCallback>
}
 8005f9c:	e007      	b.n	8005fae <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	699a      	ldr	r2, [r3, #24]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	f042 0208 	orr.w	r2, r2, #8
 8005fac:	619a      	str	r2, [r3, #24]
}
 8005fae:	bf00      	nop
 8005fb0:	3770      	adds	r7, #112	@ 0x70
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	44002400 	.word	0x44002400

08005fbc <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b09c      	sub	sp, #112	@ 0x70
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8005fca:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005fd4:	2b22      	cmp	r3, #34	@ 0x22
 8005fd6:	f040 80be 	bne.w	8006156 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005fe8:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005fea:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8005fee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8005ff2:	4013      	ands	r3, r2
 8005ff4:	b29a      	uxth	r2, r3
 8005ff6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ff8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ffe:	1c9a      	adds	r2, r3, #2
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800600a:	b29b      	uxth	r3, r3
 800600c:	3b01      	subs	r3, #1
 800600e:	b29a      	uxth	r2, r3
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800601c:	b29b      	uxth	r3, r3
 800601e:	2b00      	cmp	r3, #0
 8006020:	f040 80a1 	bne.w	8006166 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800602c:	e853 3f00 	ldrex	r3, [r3]
 8006030:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006032:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006034:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006038:	667b      	str	r3, [r7, #100]	@ 0x64
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	461a      	mov	r2, r3
 8006040:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006042:	657b      	str	r3, [r7, #84]	@ 0x54
 8006044:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006046:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8006048:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800604a:	e841 2300 	strex	r3, r2, [r1]
 800604e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006050:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006052:	2b00      	cmp	r3, #0
 8006054:	d1e6      	bne.n	8006024 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	3308      	adds	r3, #8
 800605c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800605e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006060:	e853 3f00 	ldrex	r3, [r3]
 8006064:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006066:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006068:	f023 0301 	bic.w	r3, r3, #1
 800606c:	663b      	str	r3, [r7, #96]	@ 0x60
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	3308      	adds	r3, #8
 8006074:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8006076:	643a      	str	r2, [r7, #64]	@ 0x40
 8006078:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800607a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800607c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800607e:	e841 2300 	strex	r3, r2, [r1]
 8006082:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006084:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006086:	2b00      	cmp	r3, #0
 8006088:	d1e5      	bne.n	8006056 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2220      	movs	r2, #32
 800608e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2200      	movs	r2, #0
 800609c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	4a33      	ldr	r2, [pc, #204]	@ (8006170 <UART_RxISR_16BIT+0x1b4>)
 80060a4:	4293      	cmp	r3, r2
 80060a6:	d01f      	beq.n	80060e8 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d018      	beq.n	80060e8 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060bc:	6a3b      	ldr	r3, [r7, #32]
 80060be:	e853 3f00 	ldrex	r3, [r3]
 80060c2:	61fb      	str	r3, [r7, #28]
   return(result);
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80060ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	461a      	mov	r2, r3
 80060d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80060d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80060d6:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060d8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80060da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80060dc:	e841 2300 	strex	r3, r2, [r1]
 80060e0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80060e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d1e6      	bne.n	80060b6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d12e      	bne.n	800614e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2200      	movs	r2, #0
 80060f4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	e853 3f00 	ldrex	r3, [r3]
 8006102:	60bb      	str	r3, [r7, #8]
   return(result);
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	f023 0310 	bic.w	r3, r3, #16
 800610a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	461a      	mov	r2, r3
 8006112:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006114:	61bb      	str	r3, [r7, #24]
 8006116:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006118:	6979      	ldr	r1, [r7, #20]
 800611a:	69ba      	ldr	r2, [r7, #24]
 800611c:	e841 2300 	strex	r3, r2, [r1]
 8006120:	613b      	str	r3, [r7, #16]
   return(result);
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d1e6      	bne.n	80060f6 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	69db      	ldr	r3, [r3, #28]
 800612e:	f003 0310 	and.w	r3, r3, #16
 8006132:	2b10      	cmp	r3, #16
 8006134:	d103      	bne.n	800613e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	2210      	movs	r2, #16
 800613c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006144:	4619      	mov	r1, r3
 8006146:	6878      	ldr	r0, [r7, #4]
 8006148:	f7fa fd18 	bl	8000b7c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800614c:	e00b      	b.n	8006166 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800614e:	6878      	ldr	r0, [r7, #4]
 8006150:	f7ff f946 	bl	80053e0 <HAL_UART_RxCpltCallback>
}
 8006154:	e007      	b.n	8006166 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	699a      	ldr	r2, [r3, #24]
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f042 0208 	orr.w	r2, r2, #8
 8006164:	619a      	str	r2, [r3, #24]
}
 8006166:	bf00      	nop
 8006168:	3770      	adds	r7, #112	@ 0x70
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
 800616e:	bf00      	nop
 8006170:	44002400 	.word	0x44002400

08006174 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b0ac      	sub	sp, #176	@ 0xb0
 8006178:	af00      	add	r7, sp, #0
 800617a:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006182:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	69db      	ldr	r3, [r3, #28]
 800618c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80061aa:	2b22      	cmp	r3, #34	@ 0x22
 80061ac:	f040 8183 	bne.w	80064b6 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80061b6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80061ba:	e126      	b.n	800640a <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c2:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80061c6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 80061ca:	b2d9      	uxtb	r1, r3
 80061cc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 80061d0:	b2da      	uxtb	r2, r3
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061d6:	400a      	ands	r2, r1
 80061d8:	b2d2      	uxtb	r2, r2
 80061da:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061e0:	1c5a      	adds	r2, r3, #1
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80061ec:	b29b      	uxth	r3, r3
 80061ee:	3b01      	subs	r3, #1
 80061f0:	b29a      	uxth	r2, r3
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	69db      	ldr	r3, [r3, #28]
 80061fe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8006202:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006206:	f003 0307 	and.w	r3, r3, #7
 800620a:	2b00      	cmp	r3, #0
 800620c:	d053      	beq.n	80062b6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800620e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006212:	f003 0301 	and.w	r3, r3, #1
 8006216:	2b00      	cmp	r3, #0
 8006218:	d011      	beq.n	800623e <UART_RxISR_8BIT_FIFOEN+0xca>
 800621a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800621e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006222:	2b00      	cmp	r3, #0
 8006224:	d00b      	beq.n	800623e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	2201      	movs	r2, #1
 800622c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006234:	f043 0201 	orr.w	r2, r3, #1
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800623e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006242:	f003 0302 	and.w	r3, r3, #2
 8006246:	2b00      	cmp	r3, #0
 8006248:	d011      	beq.n	800626e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800624a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800624e:	f003 0301 	and.w	r3, r3, #1
 8006252:	2b00      	cmp	r3, #0
 8006254:	d00b      	beq.n	800626e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2202      	movs	r2, #2
 800625c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006264:	f043 0204 	orr.w	r2, r3, #4
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800626e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006272:	f003 0304 	and.w	r3, r3, #4
 8006276:	2b00      	cmp	r3, #0
 8006278:	d011      	beq.n	800629e <UART_RxISR_8BIT_FIFOEN+0x12a>
 800627a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800627e:	f003 0301 	and.w	r3, r3, #1
 8006282:	2b00      	cmp	r3, #0
 8006284:	d00b      	beq.n	800629e <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	2204      	movs	r2, #4
 800628c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006294:	f043 0202 	orr.w	r2, r3, #2
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d006      	beq.n	80062b6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f7ff f8a3 	bl	80053f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2200      	movs	r2, #0
 80062b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80062bc:	b29b      	uxth	r3, r3
 80062be:	2b00      	cmp	r3, #0
 80062c0:	f040 80a3 	bne.w	800640a <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ca:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80062cc:	e853 3f00 	ldrex	r3, [r3]
 80062d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 80062d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80062d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	461a      	mov	r2, r3
 80062e2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80062e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80062e8:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062ea:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80062ec:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80062ee:	e841 2300 	strex	r3, r2, [r1]
 80062f2:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 80062f4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d1e4      	bne.n	80062c4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	3308      	adds	r3, #8
 8006300:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006302:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006304:	e853 3f00 	ldrex	r3, [r3]
 8006308:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800630a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800630c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006310:	f023 0301 	bic.w	r3, r3, #1
 8006314:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	3308      	adds	r3, #8
 800631e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006322:	66ba      	str	r2, [r7, #104]	@ 0x68
 8006324:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006326:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8006328:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800632a:	e841 2300 	strex	r3, r2, [r1]
 800632e:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8006330:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006332:	2b00      	cmp	r3, #0
 8006334:	d1e1      	bne.n	80062fa <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2220      	movs	r2, #32
 800633a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	2200      	movs	r2, #0
 8006342:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	2200      	movs	r2, #0
 8006348:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a60      	ldr	r2, [pc, #384]	@ (80064d0 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d021      	beq.n	8006398 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800635e:	2b00      	cmp	r3, #0
 8006360:	d01a      	beq.n	8006398 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006368:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800636a:	e853 3f00 	ldrex	r3, [r3]
 800636e:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8006370:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006372:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006376:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	461a      	mov	r2, r3
 8006380:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006384:	657b      	str	r3, [r7, #84]	@ 0x54
 8006386:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006388:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800638a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800638c:	e841 2300 	strex	r3, r2, [r1]
 8006390:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8006392:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006394:	2b00      	cmp	r3, #0
 8006396:	d1e4      	bne.n	8006362 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800639c:	2b01      	cmp	r3, #1
 800639e:	d130      	bne.n	8006402 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2200      	movs	r2, #0
 80063a4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80063ae:	e853 3f00 	ldrex	r3, [r3]
 80063b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80063b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063b6:	f023 0310 	bic.w	r3, r3, #16
 80063ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	461a      	mov	r2, r3
 80063c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80063c8:	643b      	str	r3, [r7, #64]	@ 0x40
 80063ca:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063cc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80063ce:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80063d0:	e841 2300 	strex	r3, r2, [r1]
 80063d4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80063d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d1e4      	bne.n	80063a6 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	69db      	ldr	r3, [r3, #28]
 80063e2:	f003 0310 	and.w	r3, r3, #16
 80063e6:	2b10      	cmp	r3, #16
 80063e8:	d103      	bne.n	80063f2 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2210      	movs	r2, #16
 80063f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80063f8:	4619      	mov	r1, r3
 80063fa:	6878      	ldr	r0, [r7, #4]
 80063fc:	f7fa fbbe 	bl	8000b7c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 8006400:	e00e      	b.n	8006420 <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f7fe ffec 	bl	80053e0 <HAL_UART_RxCpltCallback>
        break;
 8006408:	e00a      	b.n	8006420 <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800640a:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800640e:	2b00      	cmp	r3, #0
 8006410:	d006      	beq.n	8006420 <UART_RxISR_8BIT_FIFOEN+0x2ac>
 8006412:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006416:	f003 0320 	and.w	r3, r3, #32
 800641a:	2b00      	cmp	r3, #0
 800641c:	f47f aece 	bne.w	80061bc <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006426:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800642a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800642e:	2b00      	cmp	r3, #0
 8006430:	d049      	beq.n	80064c6 <UART_RxISR_8BIT_FIFOEN+0x352>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8006438:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800643c:	429a      	cmp	r2, r3
 800643e:	d242      	bcs.n	80064c6 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	3308      	adds	r3, #8
 8006446:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006448:	6a3b      	ldr	r3, [r7, #32]
 800644a:	e853 3f00 	ldrex	r3, [r3]
 800644e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006456:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	3308      	adds	r3, #8
 8006460:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8006464:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006466:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006468:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800646a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800646c:	e841 2300 	strex	r3, r2, [r1]
 8006470:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006474:	2b00      	cmp	r3, #0
 8006476:	d1e3      	bne.n	8006440 <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	4a16      	ldr	r2, [pc, #88]	@ (80064d4 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800647c:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	e853 3f00 	ldrex	r3, [r3]
 800648a:	60bb      	str	r3, [r7, #8]
   return(result);
 800648c:	68bb      	ldr	r3, [r7, #8]
 800648e:	f043 0320 	orr.w	r3, r3, #32
 8006492:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	461a      	mov	r2, r3
 800649c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80064a0:	61bb      	str	r3, [r7, #24]
 80064a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064a4:	6979      	ldr	r1, [r7, #20]
 80064a6:	69ba      	ldr	r2, [r7, #24]
 80064a8:	e841 2300 	strex	r3, r2, [r1]
 80064ac:	613b      	str	r3, [r7, #16]
   return(result);
 80064ae:	693b      	ldr	r3, [r7, #16]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d1e4      	bne.n	800647e <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80064b4:	e007      	b.n	80064c6 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	699a      	ldr	r2, [r3, #24]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f042 0208 	orr.w	r2, r2, #8
 80064c4:	619a      	str	r2, [r3, #24]
}
 80064c6:	bf00      	nop
 80064c8:	37b0      	adds	r7, #176	@ 0xb0
 80064ca:	46bd      	mov	sp, r7
 80064cc:	bd80      	pop	{r7, pc}
 80064ce:	bf00      	nop
 80064d0:	44002400 	.word	0x44002400
 80064d4:	08005e05 	.word	0x08005e05

080064d8 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80064d8:	b580      	push	{r7, lr}
 80064da:	b0ae      	sub	sp, #184	@ 0xb8
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80064e6:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	69db      	ldr	r3, [r3, #28]
 80064f0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800650e:	2b22      	cmp	r3, #34	@ 0x22
 8006510:	f040 8187 	bne.w	8006822 <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800651a:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800651e:	e12a      	b.n	8006776 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006526:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800652e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8006532:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8006536:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800653a:	4013      	ands	r3, r2
 800653c:	b29a      	uxth	r2, r3
 800653e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006542:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006548:	1c9a      	adds	r2, r3, #2
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006554:	b29b      	uxth	r3, r3
 8006556:	3b01      	subs	r3, #1
 8006558:	b29a      	uxth	r2, r3
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	69db      	ldr	r3, [r3, #28]
 8006566:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800656a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800656e:	f003 0307 	and.w	r3, r3, #7
 8006572:	2b00      	cmp	r3, #0
 8006574:	d053      	beq.n	800661e <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006576:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800657a:	f003 0301 	and.w	r3, r3, #1
 800657e:	2b00      	cmp	r3, #0
 8006580:	d011      	beq.n	80065a6 <UART_RxISR_16BIT_FIFOEN+0xce>
 8006582:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006586:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800658a:	2b00      	cmp	r3, #0
 800658c:	d00b      	beq.n	80065a6 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2201      	movs	r2, #1
 8006594:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800659c:	f043 0201 	orr.w	r2, r3, #1
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80065a6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80065aa:	f003 0302 	and.w	r3, r3, #2
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d011      	beq.n	80065d6 <UART_RxISR_16BIT_FIFOEN+0xfe>
 80065b2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80065b6:	f003 0301 	and.w	r3, r3, #1
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d00b      	beq.n	80065d6 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	2202      	movs	r2, #2
 80065c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065cc:	f043 0204 	orr.w	r2, r3, #4
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80065d6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80065da:	f003 0304 	and.w	r3, r3, #4
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d011      	beq.n	8006606 <UART_RxISR_16BIT_FIFOEN+0x12e>
 80065e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80065e6:	f003 0301 	and.w	r3, r3, #1
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d00b      	beq.n	8006606 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	2204      	movs	r2, #4
 80065f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065fc:	f043 0202 	orr.w	r2, r3, #2
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800660c:	2b00      	cmp	r3, #0
 800660e:	d006      	beq.n	800661e <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f7fe feef 	bl	80053f4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006624:	b29b      	uxth	r3, r3
 8006626:	2b00      	cmp	r3, #0
 8006628:	f040 80a5 	bne.w	8006776 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006632:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006634:	e853 3f00 	ldrex	r3, [r3]
 8006638:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800663a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800663c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006640:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	461a      	mov	r2, r3
 800664a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800664e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006652:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006654:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006656:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800665a:	e841 2300 	strex	r3, r2, [r1]
 800665e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006660:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006662:	2b00      	cmp	r3, #0
 8006664:	d1e2      	bne.n	800662c <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	3308      	adds	r3, #8
 800666c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800666e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006670:	e853 3f00 	ldrex	r3, [r3]
 8006674:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006676:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006678:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800667c:	f023 0301 	bic.w	r3, r3, #1
 8006680:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	3308      	adds	r3, #8
 800668a:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800668e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006690:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006692:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006694:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006696:	e841 2300 	strex	r3, r2, [r1]
 800669a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800669c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d1e1      	bne.n	8006666 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2220      	movs	r2, #32
 80066a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2200      	movs	r2, #0
 80066ae:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2200      	movs	r2, #0
 80066b4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	4a60      	ldr	r2, [pc, #384]	@ (800683c <UART_RxISR_16BIT_FIFOEN+0x364>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d021      	beq.n	8006704 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d01a      	beq.n	8006704 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066d6:	e853 3f00 	ldrex	r3, [r3]
 80066da:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80066dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80066de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80066e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	461a      	mov	r2, r3
 80066ec:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80066f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80066f2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80066f6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80066f8:	e841 2300 	strex	r3, r2, [r1]
 80066fc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80066fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006700:	2b00      	cmp	r3, #0
 8006702:	d1e4      	bne.n	80066ce <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006708:	2b01      	cmp	r3, #1
 800670a:	d130      	bne.n	800676e <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800671a:	e853 3f00 	ldrex	r3, [r3]
 800671e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006720:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006722:	f023 0310 	bic.w	r3, r3, #16
 8006726:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	461a      	mov	r2, r3
 8006730:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006734:	647b      	str	r3, [r7, #68]	@ 0x44
 8006736:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006738:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800673a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800673c:	e841 2300 	strex	r3, r2, [r1]
 8006740:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006744:	2b00      	cmp	r3, #0
 8006746:	d1e4      	bne.n	8006712 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	69db      	ldr	r3, [r3, #28]
 800674e:	f003 0310 	and.w	r3, r3, #16
 8006752:	2b10      	cmp	r3, #16
 8006754:	d103      	bne.n	800675e <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	2210      	movs	r2, #16
 800675c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006764:	4619      	mov	r1, r3
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f7fa fa08 	bl	8000b7c <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800676c:	e00e      	b.n	800678c <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f7fe fe36 	bl	80053e0 <HAL_UART_RxCpltCallback>
        break;
 8006774:	e00a      	b.n	800678c <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8006776:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800677a:	2b00      	cmp	r3, #0
 800677c:	d006      	beq.n	800678c <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800677e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8006782:	f003 0320 	and.w	r3, r3, #32
 8006786:	2b00      	cmp	r3, #0
 8006788:	f47f aeca 	bne.w	8006520 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006792:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8006796:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800679a:	2b00      	cmp	r3, #0
 800679c:	d049      	beq.n	8006832 <UART_RxISR_16BIT_FIFOEN+0x35a>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 80067a4:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d242      	bcs.n	8006832 <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	3308      	adds	r3, #8
 80067b2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067b6:	e853 3f00 	ldrex	r3, [r3]
 80067ba:	623b      	str	r3, [r7, #32]
   return(result);
 80067bc:	6a3b      	ldr	r3, [r7, #32]
 80067be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80067c2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	3308      	adds	r3, #8
 80067cc:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80067d0:	633a      	str	r2, [r7, #48]	@ 0x30
 80067d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80067d6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067d8:	e841 2300 	strex	r3, r2, [r1]
 80067dc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80067de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d1e3      	bne.n	80067ac <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	4a16      	ldr	r2, [pc, #88]	@ (8006840 <UART_RxISR_16BIT_FIFOEN+0x368>)
 80067e8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	e853 3f00 	ldrex	r3, [r3]
 80067f6:	60fb      	str	r3, [r7, #12]
   return(result);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	f043 0320 	orr.w	r3, r3, #32
 80067fe:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	461a      	mov	r2, r3
 8006808:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800680c:	61fb      	str	r3, [r7, #28]
 800680e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006810:	69b9      	ldr	r1, [r7, #24]
 8006812:	69fa      	ldr	r2, [r7, #28]
 8006814:	e841 2300 	strex	r3, r2, [r1]
 8006818:	617b      	str	r3, [r7, #20]
   return(result);
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d1e4      	bne.n	80067ea <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006820:	e007      	b.n	8006832 <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	699a      	ldr	r2, [r3, #24]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f042 0208 	orr.w	r2, r2, #8
 8006830:	619a      	str	r2, [r3, #24]
}
 8006832:	bf00      	nop
 8006834:	37b8      	adds	r7, #184	@ 0xb8
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop
 800683c:	44002400 	.word	0x44002400
 8006840:	08005fbd 	.word	0x08005fbd

08006844 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006844:	b480      	push	{r7}
 8006846:	b083      	sub	sp, #12
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800684c:	bf00      	nop
 800684e:	370c      	adds	r7, #12
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr

08006858 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8006858:	b480      	push	{r7}
 800685a:	b083      	sub	sp, #12
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8006860:	bf00      	nop
 8006862:	370c      	adds	r7, #12
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr

0800686c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800686c:	b480      	push	{r7}
 800686e:	b083      	sub	sp, #12
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8006874:	bf00      	nop
 8006876:	370c      	adds	r7, #12
 8006878:	46bd      	mov	sp, r7
 800687a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687e:	4770      	bx	lr

08006880 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006880:	b480      	push	{r7}
 8006882:	b085      	sub	sp, #20
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800688e:	2b01      	cmp	r3, #1
 8006890:	d101      	bne.n	8006896 <HAL_UARTEx_DisableFifoMode+0x16>
 8006892:	2302      	movs	r3, #2
 8006894:	e027      	b.n	80068e6 <HAL_UARTEx_DisableFifoMode+0x66>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2201      	movs	r2, #1
 800689a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2224      	movs	r2, #36	@ 0x24
 80068a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	681a      	ldr	r2, [r3, #0]
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f022 0201 	bic.w	r2, r2, #1
 80068bc:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80068c4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	68fa      	ldr	r2, [r7, #12]
 80068d2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2220      	movs	r2, #32
 80068d8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3714      	adds	r7, #20
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr

080068f2 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80068f2:	b580      	push	{r7, lr}
 80068f4:	b084      	sub	sp, #16
 80068f6:	af00      	add	r7, sp, #0
 80068f8:	6078      	str	r0, [r7, #4]
 80068fa:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006902:	2b01      	cmp	r3, #1
 8006904:	d101      	bne.n	800690a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006906:	2302      	movs	r3, #2
 8006908:	e02d      	b.n	8006966 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2201      	movs	r2, #1
 800690e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2224      	movs	r2, #36	@ 0x24
 8006916:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	681a      	ldr	r2, [r3, #0]
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	f022 0201 	bic.w	r2, r2, #1
 8006930:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	689b      	ldr	r3, [r3, #8]
 8006938:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681b      	ldr	r3, [r3, #0]
 8006940:	683a      	ldr	r2, [r7, #0]
 8006942:	430a      	orrs	r2, r1
 8006944:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 f9cc 	bl	8006ce4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	68fa      	ldr	r2, [r7, #12]
 8006952:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2220      	movs	r2, #32
 8006958:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2200      	movs	r2, #0
 8006960:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3710      	adds	r7, #16
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}

0800696e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800696e:	b580      	push	{r7, lr}
 8006970:	b084      	sub	sp, #16
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
 8006976:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800697e:	2b01      	cmp	r3, #1
 8006980:	d101      	bne.n	8006986 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006982:	2302      	movs	r3, #2
 8006984:	e02d      	b.n	80069e2 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2201      	movs	r2, #1
 800698a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2224      	movs	r2, #36	@ 0x24
 8006992:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f022 0201 	bic.w	r2, r2, #1
 80069ac:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	689b      	ldr	r3, [r3, #8]
 80069b4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	683a      	ldr	r2, [r7, #0]
 80069be:	430a      	orrs	r2, r1
 80069c0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 f98e 	bl	8006ce4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	68fa      	ldr	r2, [r7, #12]
 80069ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2220      	movs	r2, #32
 80069d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2200      	movs	r2, #0
 80069dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80069e0:	2300      	movs	r3, #0
}
 80069e2:	4618      	mov	r0, r3
 80069e4:	3710      	adds	r7, #16
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <HAL_UARTEx_ReceiveToIdle>:
  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
                                           uint32_t Timeout)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b088      	sub	sp, #32
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	60f8      	str	r0, [r7, #12]
 80069f2:	60b9      	str	r1, [r7, #8]
 80069f4:	603b      	str	r3, [r7, #0]
 80069f6:	4613      	mov	r3, r2
 80069f8:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a00:	2b20      	cmp	r3, #32
 8006a02:	f040 80fe 	bne.w	8006c02 <HAL_UARTEx_ReceiveToIdle+0x218>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d002      	beq.n	8006a12 <HAL_UARTEx_ReceiveToIdle+0x28>
 8006a0c:	88fb      	ldrh	r3, [r7, #6]
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d101      	bne.n	8006a16 <HAL_UARTEx_ReceiveToIdle+0x2c>
    {
      return  HAL_ERROR;
 8006a12:	2301      	movs	r3, #1
 8006a14:	e0f6      	b.n	8006c04 <HAL_UARTEx_ReceiveToIdle+0x21a>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a20:	2b40      	cmp	r3, #64	@ 0x40
 8006a22:	d107      	bne.n	8006a34 <HAL_UARTEx_ReceiveToIdle+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	689a      	ldr	r2, [r3, #8]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a32:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2222      	movs	r2, #34	@ 0x22
 8006a40:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2201      	movs	r2, #1
 8006a48:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	671a      	str	r2, [r3, #112]	@ 0x70

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006a50:	f7fa f9de 	bl	8000e10 <HAL_GetTick>
 8006a54:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	88fa      	ldrh	r2, [r7, #6]
 8006a5a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	88fa      	ldrh	r2, [r7, #6]
 8006a62:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	689b      	ldr	r3, [r3, #8]
 8006a6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a6e:	d10e      	bne.n	8006a8e <HAL_UARTEx_ReceiveToIdle+0xa4>
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	691b      	ldr	r3, [r3, #16]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d105      	bne.n	8006a84 <HAL_UARTEx_ReceiveToIdle+0x9a>
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8006a7e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006a82:	e02d      	b.n	8006ae0 <HAL_UARTEx_ReceiveToIdle+0xf6>
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	22ff      	movs	r2, #255	@ 0xff
 8006a88:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006a8c:	e028      	b.n	8006ae0 <HAL_UARTEx_ReceiveToIdle+0xf6>
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	689b      	ldr	r3, [r3, #8]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d10d      	bne.n	8006ab2 <HAL_UARTEx_ReceiveToIdle+0xc8>
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	691b      	ldr	r3, [r3, #16]
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d104      	bne.n	8006aa8 <HAL_UARTEx_ReceiveToIdle+0xbe>
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	22ff      	movs	r2, #255	@ 0xff
 8006aa2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006aa6:	e01b      	b.n	8006ae0 <HAL_UARTEx_ReceiveToIdle+0xf6>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	227f      	movs	r2, #127	@ 0x7f
 8006aac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006ab0:	e016      	b.n	8006ae0 <HAL_UARTEx_ReceiveToIdle+0xf6>
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	689b      	ldr	r3, [r3, #8]
 8006ab6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006aba:	d10d      	bne.n	8006ad8 <HAL_UARTEx_ReceiveToIdle+0xee>
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	691b      	ldr	r3, [r3, #16]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d104      	bne.n	8006ace <HAL_UARTEx_ReceiveToIdle+0xe4>
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	227f      	movs	r2, #127	@ 0x7f
 8006ac8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006acc:	e008      	b.n	8006ae0 <HAL_UARTEx_ReceiveToIdle+0xf6>
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	223f      	movs	r2, #63	@ 0x3f
 8006ad2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8006ad6:	e003      	b.n	8006ae0 <HAL_UARTEx_ReceiveToIdle+0xf6>
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	2200      	movs	r2, #0
 8006adc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8006ae6:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	689b      	ldr	r3, [r3, #8]
 8006aec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006af0:	d108      	bne.n	8006b04 <HAL_UARTEx_ReceiveToIdle+0x11a>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	691b      	ldr	r3, [r3, #16]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d104      	bne.n	8006b04 <HAL_UARTEx_ReceiveToIdle+0x11a>
    {
      pdata8bits  = NULL;
 8006afa:	2300      	movs	r3, #0
 8006afc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	61bb      	str	r3, [r7, #24]
 8006b02:	e003      	b.n	8006b0c <HAL_UARTEx_ReceiveToIdle+0x122>
    }
    else
    {
      pdata8bits  = pData;
 8006b04:	68bb      	ldr	r3, [r7, #8]
 8006b06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006b08:	2300      	movs	r3, #0
 8006b0a:	61bb      	str	r3, [r7, #24]
    }

    /* Initialize output number of received elements */
    *RxLen = 0U;
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	2200      	movs	r2, #0
 8006b10:	801a      	strh	r2, [r3, #0]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8006b12:	e05f      	b.n	8006bd4 <HAL_UARTEx_ReceiveToIdle+0x1ea>
    {
      /* Check if IDLE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	69db      	ldr	r3, [r3, #28]
 8006b1a:	f003 0310 	and.w	r3, r3, #16
 8006b1e:	2b10      	cmp	r3, #16
 8006b20:	d110      	bne.n	8006b44 <HAL_UARTEx_ReceiveToIdle+0x15a>
      {
        /* Clear IDLE flag in ISR */
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	2210      	movs	r2, #16
 8006b28:	621a      	str	r2, [r3, #32]

        /* If Set, but no data ever received, clear flag without exiting loop */
        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
        if (*RxLen > 0U)
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	881b      	ldrh	r3, [r3, #0]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d008      	beq.n	8006b44 <HAL_UARTEx_ReceiveToIdle+0x15a>
        {
          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	2202      	movs	r2, #2
 8006b36:	671a      	str	r2, [r3, #112]	@ 0x70
          huart->RxState = HAL_UART_STATE_READY;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	2220      	movs	r2, #32
 8006b3c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_OK;
 8006b40:	2300      	movs	r3, #0
 8006b42:	e05f      	b.n	8006c04 <HAL_UARTEx_ReceiveToIdle+0x21a>
        }
      }

      /* Check if RXNE flag is set */
      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	69db      	ldr	r3, [r3, #28]
 8006b4a:	f003 0320 	and.w	r3, r3, #32
 8006b4e:	2b20      	cmp	r3, #32
 8006b50:	d12b      	bne.n	8006baa <HAL_UARTEx_ReceiveToIdle+0x1c0>
      {
        if (pdata8bits == NULL)
 8006b52:	69fb      	ldr	r3, [r7, #28]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d10c      	bne.n	8006b72 <HAL_UARTEx_ReceiveToIdle+0x188>
        {
          *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b5e:	b29a      	uxth	r2, r3
 8006b60:	8a7b      	ldrh	r3, [r7, #18]
 8006b62:	4013      	ands	r3, r2
 8006b64:	b29a      	uxth	r2, r3
 8006b66:	69bb      	ldr	r3, [r7, #24]
 8006b68:	801a      	strh	r2, [r3, #0]
          pdata16bits++;
 8006b6a:	69bb      	ldr	r3, [r7, #24]
 8006b6c:	3302      	adds	r3, #2
 8006b6e:	61bb      	str	r3, [r7, #24]
 8006b70:	e00c      	b.n	8006b8c <HAL_UARTEx_ReceiveToIdle+0x1a2>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b78:	b2da      	uxtb	r2, r3
 8006b7a:	8a7b      	ldrh	r3, [r7, #18]
 8006b7c:	b2db      	uxtb	r3, r3
 8006b7e:	4013      	ands	r3, r2
 8006b80:	b2da      	uxtb	r2, r3
 8006b82:	69fb      	ldr	r3, [r7, #28]
 8006b84:	701a      	strb	r2, [r3, #0]
          pdata8bits++;
 8006b86:	69fb      	ldr	r3, [r7, #28]
 8006b88:	3301      	adds	r3, #1
 8006b8a:	61fb      	str	r3, [r7, #28]
        }
        /* Increment number of received elements */
        *RxLen += 1U;
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	881b      	ldrh	r3, [r3, #0]
 8006b90:	3301      	adds	r3, #1
 8006b92:	b29a      	uxth	r2, r3
 8006b94:	683b      	ldr	r3, [r7, #0]
 8006b96:	801a      	strh	r2, [r3, #0]
        huart->RxXferCount--;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006b9e:	b29b      	uxth	r3, r3
 8006ba0:	3b01      	subs	r3, #1
 8006ba2:	b29a      	uxth	r2, r3
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006baa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bb0:	d010      	beq.n	8006bd4 <HAL_UARTEx_ReceiveToIdle+0x1ea>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006bb2:	f7fa f92d 	bl	8000e10 <HAL_GetTick>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	1ad3      	subs	r3, r2, r3
 8006bbc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d302      	bcc.n	8006bc8 <HAL_UARTEx_ReceiveToIdle+0x1de>
 8006bc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d105      	bne.n	8006bd4 <HAL_UARTEx_ReceiveToIdle+0x1ea>
        {
          huart->RxState = HAL_UART_STATE_READY;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	2220      	movs	r2, #32
 8006bcc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

          return HAL_TIMEOUT;
 8006bd0:	2303      	movs	r3, #3
 8006bd2:	e017      	b.n	8006c04 <HAL_UARTEx_ReceiveToIdle+0x21a>
    while (huart->RxXferCount > 0U)
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d199      	bne.n	8006b14 <HAL_UARTEx_ReceiveToIdle+0x12a>
        }
      }
    }

    /* Set number of received elements in output parameter : RxLen */
    *RxLen = huart->RxXferSize - huart->RxXferCount;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	1ad3      	subs	r3, r2, r3
 8006bf0:	b29a      	uxth	r2, r3
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	801a      	strh	r2, [r3, #0]
    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2220      	movs	r2, #32
 8006bfa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8006bfe:	2300      	movs	r3, #0
 8006c00:	e000      	b.n	8006c04 <HAL_UARTEx_ReceiveToIdle+0x21a>
  }
  else
  {
    return HAL_BUSY;
 8006c02:	2302      	movs	r3, #2
  }
}
 8006c04:	4618      	mov	r0, r3
 8006c06:	3720      	adds	r7, #32
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	bd80      	pop	{r7, pc}

08006c0c <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006c0c:	b580      	push	{r7, lr}
 8006c0e:	b08c      	sub	sp, #48	@ 0x30
 8006c10:	af00      	add	r7, sp, #0
 8006c12:	60f8      	str	r0, [r7, #12]
 8006c14:	60b9      	str	r1, [r7, #8]
 8006c16:	4613      	mov	r3, r2
 8006c18:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c26:	2b20      	cmp	r3, #32
 8006c28:	d14a      	bne.n	8006cc0 <HAL_UARTEx_ReceiveToIdle_IT+0xb4>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d002      	beq.n	8006c36 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
 8006c30:	88fb      	ldrh	r3, [r7, #6]
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d101      	bne.n	8006c3a <HAL_UARTEx_ReceiveToIdle_IT+0x2e>
    {
      return HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	e043      	b.n	8006cc2 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Rx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	689b      	ldr	r3, [r3, #8]
 8006c40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c44:	2b40      	cmp	r3, #64	@ 0x40
 8006c46:	d107      	bne.n	8006c58 <HAL_UARTEx_ReceiveToIdle_IT+0x4c>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	689a      	ldr	r2, [r3, #8]
 8006c4e:	68fb      	ldr	r3, [r7, #12]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c56:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	2201      	movs	r2, #1
 8006c5c:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	2200      	movs	r2, #0
 8006c62:	671a      	str	r2, [r3, #112]	@ 0x70

    (void)UART_Start_Receive_IT(huart, pData, Size);
 8006c64:	88fb      	ldrh	r3, [r7, #6]
 8006c66:	461a      	mov	r2, r3
 8006c68:	68b9      	ldr	r1, [r7, #8]
 8006c6a:	68f8      	ldr	r0, [r7, #12]
 8006c6c:	f7fe ff04 	bl	8005a78 <UART_Start_Receive_IT>

    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d11d      	bne.n	8006cb4 <HAL_UARTEx_ReceiveToIdle_IT+0xa8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	2210      	movs	r2, #16
 8006c7e:	621a      	str	r2, [r3, #32]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c86:	69bb      	ldr	r3, [r7, #24]
 8006c88:	e853 3f00 	ldrex	r3, [r3]
 8006c8c:	617b      	str	r3, [r7, #20]
   return(result);
 8006c8e:	697b      	ldr	r3, [r7, #20]
 8006c90:	f043 0310 	orr.w	r3, r3, #16
 8006c94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ca0:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ca2:	6a39      	ldr	r1, [r7, #32]
 8006ca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ca6:	e841 2300 	strex	r3, r2, [r1]
 8006caa:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cac:	69fb      	ldr	r3, [r7, #28]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d1e6      	bne.n	8006c80 <HAL_UARTEx_ReceiveToIdle_IT+0x74>
 8006cb2:	e002      	b.n	8006cba <HAL_UARTEx_ReceiveToIdle_IT+0xae>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8006cb4:	2301      	movs	r3, #1
 8006cb6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8006cba:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006cbe:	e000      	b.n	8006cc2 <HAL_UARTEx_ReceiveToIdle_IT+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8006cc0:	2302      	movs	r3, #2
  }
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3730      	adds	r7, #48	@ 0x30
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}

08006cca <HAL_UARTEx_GetRxEventType>:
  *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception process;
  * @param  huart UART handle.
  * @retval Rx Event Type (return vale will be a value of @ref UART_RxEvent_Type_Values)
  */
HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(const UART_HandleTypeDef *huart)
{
 8006cca:	b480      	push	{r7}
 8006ccc:	b083      	sub	sp, #12
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	6078      	str	r0, [r7, #4]
  /* Return Rx Event type value, as stored in UART handle */
  return (huart->RxEventType);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	370c      	adds	r7, #12
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr
	...

08006ce4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b085      	sub	sp, #20
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d108      	bne.n	8006d06 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	2201      	movs	r2, #1
 8006cf8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006d04:	e031      	b.n	8006d6a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006d06:	2308      	movs	r3, #8
 8006d08:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006d0a:	2308      	movs	r3, #8
 8006d0c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	0e5b      	lsrs	r3, r3, #25
 8006d16:	b2db      	uxtb	r3, r3
 8006d18:	f003 0307 	and.w	r3, r3, #7
 8006d1c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	689b      	ldr	r3, [r3, #8]
 8006d24:	0f5b      	lsrs	r3, r3, #29
 8006d26:	b2db      	uxtb	r3, r3
 8006d28:	f003 0307 	and.w	r3, r3, #7
 8006d2c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d2e:	7bbb      	ldrb	r3, [r7, #14]
 8006d30:	7b3a      	ldrb	r2, [r7, #12]
 8006d32:	4911      	ldr	r1, [pc, #68]	@ (8006d78 <UARTEx_SetNbDataToProcess+0x94>)
 8006d34:	5c8a      	ldrb	r2, [r1, r2]
 8006d36:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006d3a:	7b3a      	ldrb	r2, [r7, #12]
 8006d3c:	490f      	ldr	r1, [pc, #60]	@ (8006d7c <UARTEx_SetNbDataToProcess+0x98>)
 8006d3e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006d40:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d44:	b29a      	uxth	r2, r3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d4c:	7bfb      	ldrb	r3, [r7, #15]
 8006d4e:	7b7a      	ldrb	r2, [r7, #13]
 8006d50:	4909      	ldr	r1, [pc, #36]	@ (8006d78 <UARTEx_SetNbDataToProcess+0x94>)
 8006d52:	5c8a      	ldrb	r2, [r1, r2]
 8006d54:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006d58:	7b7a      	ldrb	r2, [r7, #13]
 8006d5a:	4908      	ldr	r1, [pc, #32]	@ (8006d7c <UARTEx_SetNbDataToProcess+0x98>)
 8006d5c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006d5e:	fb93 f3f2 	sdiv	r3, r3, r2
 8006d62:	b29a      	uxth	r2, r3
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006d6a:	bf00      	nop
 8006d6c:	3714      	adds	r7, #20
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d74:	4770      	bx	lr
 8006d76:	bf00      	nop
 8006d78:	080082f0 	.word	0x080082f0
 8006d7c:	080082f8 	.word	0x080082f8

08006d80 <Int2Str>:
  * @param  str: The string
  * @param  intnum: The intger to be converted
  * @retval None
  */
void Int2Str(uint8_t* str, int32_t intnum)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b087      	sub	sp, #28
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
	uint32_t i, Div = 1000000000, j = 0, Status = 0;
 8006d8a:	4b26      	ldr	r3, [pc, #152]	@ (8006e24 <Int2Str+0xa4>)
 8006d8c:	613b      	str	r3, [r7, #16]
 8006d8e:	2300      	movs	r3, #0
 8006d90:	60fb      	str	r3, [r7, #12]
 8006d92:	2300      	movs	r3, #0
 8006d94:	60bb      	str	r3, [r7, #8]

	for (i = 0; i < 10; i++)
 8006d96:	2300      	movs	r3, #0
 8006d98:	617b      	str	r3, [r7, #20]
 8006d9a:	e038      	b.n	8006e0e <Int2Str+0x8e>
	{
		str[j++] = (intnum / Div) + 48;
 8006d9c:	683a      	ldr	r2, [r7, #0]
 8006d9e:	693b      	ldr	r3, [r7, #16]
 8006da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006da4:	b2da      	uxtb	r2, r3
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	1c59      	adds	r1, r3, #1
 8006daa:	60f9      	str	r1, [r7, #12]
 8006dac:	6879      	ldr	r1, [r7, #4]
 8006dae:	440b      	add	r3, r1
 8006db0:	3230      	adds	r2, #48	@ 0x30
 8006db2:	b2d2      	uxtb	r2, r2
 8006db4:	701a      	strb	r2, [r3, #0]

		intnum = intnum % Div;
 8006db6:	683b      	ldr	r3, [r7, #0]
 8006db8:	693a      	ldr	r2, [r7, #16]
 8006dba:	fbb3 f2f2 	udiv	r2, r3, r2
 8006dbe:	6939      	ldr	r1, [r7, #16]
 8006dc0:	fb01 f202 	mul.w	r2, r1, r2
 8006dc4:	1a9b      	subs	r3, r3, r2
 8006dc6:	603b      	str	r3, [r7, #0]
		Div /= 10;
 8006dc8:	693b      	ldr	r3, [r7, #16]
 8006dca:	4a17      	ldr	r2, [pc, #92]	@ (8006e28 <Int2Str+0xa8>)
 8006dcc:	fba2 2303 	umull	r2, r3, r2, r3
 8006dd0:	08db      	lsrs	r3, r3, #3
 8006dd2:	613b      	str	r3, [r7, #16]
		if ((str[j-1] == '0') & (Status == 0))
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	687a      	ldr	r2, [r7, #4]
 8006dda:	4413      	add	r3, r2
 8006ddc:	781b      	ldrb	r3, [r3, #0]
 8006dde:	2b30      	cmp	r3, #48	@ 0x30
 8006de0:	bf0c      	ite	eq
 8006de2:	2301      	moveq	r3, #1
 8006de4:	2300      	movne	r3, #0
 8006de6:	b2da      	uxtb	r2, r3
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	bf0c      	ite	eq
 8006dee:	2301      	moveq	r3, #1
 8006df0:	2300      	movne	r3, #0
 8006df2:	b2db      	uxtb	r3, r3
 8006df4:	4013      	ands	r3, r2
 8006df6:	b2db      	uxtb	r3, r3
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d002      	beq.n	8006e02 <Int2Str+0x82>
		{
			j = 0;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	60fb      	str	r3, [r7, #12]
 8006e00:	e002      	b.n	8006e08 <Int2Str+0x88>
		}
		else
		{
			Status++;
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	3301      	adds	r3, #1
 8006e06:	60bb      	str	r3, [r7, #8]
	for (i = 0; i < 10; i++)
 8006e08:	697b      	ldr	r3, [r7, #20]
 8006e0a:	3301      	adds	r3, #1
 8006e0c:	617b      	str	r3, [r7, #20]
 8006e0e:	697b      	ldr	r3, [r7, #20]
 8006e10:	2b09      	cmp	r3, #9
 8006e12:	d9c3      	bls.n	8006d9c <Int2Str+0x1c>
		}
	}
}
 8006e14:	bf00      	nop
 8006e16:	bf00      	nop
 8006e18:	371c      	adds	r7, #28
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e20:	4770      	bx	lr
 8006e22:	bf00      	nop
 8006e24:	3b9aca00 	.word	0x3b9aca00
 8006e28:	cccccccd 	.word	0xcccccccd

08006e2c <Serial_PutString>:
  * @brief  Print a string on the HyperTerminal
  * @param  s: The string to be printed
  * @retval None
  */
void Serial_PutString(uint8_t *s)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b082      	sub	sp, #8
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
	// while (*s != '\0')
	// {
	// 	SerialPutChar(*s);
	// 	s++;
	// }
	HAL_UART_Transmit(&huart1, s, strlen((const char*)s), HAL_MAX_DELAY);
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f7f9 fa39 	bl	80002ac <strlen>
 8006e3a:	4603      	mov	r3, r0
 8006e3c:	b29a      	uxth	r2, r3
 8006e3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006e42:	6879      	ldr	r1, [r7, #4]
 8006e44:	4803      	ldr	r0, [pc, #12]	@ (8006e54 <Serial_PutString+0x28>)
 8006e46:	f7fd ff35 	bl	8004cb4 <HAL_UART_Transmit>
#endif
}
 8006e4a:	bf00      	nop
 8006e4c:	3708      	adds	r7, #8
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bd80      	pop	{r7, pc}
 8006e52:	bf00      	nop
 8006e54:	2000004c 	.word	0x2000004c

08006e58 <FLASH_PagesMask>:
  * @brief  Calculate the number of pages
  * @param  Size: The image size
  * @retval The number of pages
  */
uint32_t FLASH_PagesMask(__IO uint32_t Size)
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b085      	sub	sp, #20
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
	uint32_t pagenumber = 0x0;
 8006e60:	2300      	movs	r3, #0
 8006e62:	60fb      	str	r3, [r7, #12]
	uint32_t size = Size;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	60bb      	str	r3, [r7, #8]

	if ((size % PAGE_SIZE) != 0)
 8006e68:	68bb      	ldr	r3, [r7, #8]
 8006e6a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8006e6e:	2b00      	cmp	r3, #0
 8006e70:	d004      	beq.n	8006e7c <FLASH_PagesMask+0x24>
	{
		pagenumber = (size / PAGE_SIZE) + 1;
 8006e72:	68bb      	ldr	r3, [r7, #8]
 8006e74:	0b5b      	lsrs	r3, r3, #13
 8006e76:	3301      	adds	r3, #1
 8006e78:	60fb      	str	r3, [r7, #12]
 8006e7a:	e002      	b.n	8006e82 <FLASH_PagesMask+0x2a>
	}
	else
	{
		pagenumber = size / PAGE_SIZE;
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	0b5b      	lsrs	r3, r3, #13
 8006e80:	60fb      	str	r3, [r7, #12]
	}
	return pagenumber;
 8006e82:	68fb      	ldr	r3, [r7, #12]
}
 8006e84:	4618      	mov	r0, r3
 8006e86:	3714      	adds	r7, #20
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr

08006e90 <EraseSomePages>:

uint8_t EraseSomePages(__IO uint32_t size, uint8_t outPutCont)
{
 8006e90:	b580      	push	{r7, lr}
 8006e92:	b08a      	sub	sp, #40	@ 0x28
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
 8006e98:	460b      	mov	r3, r1
 8006e9a:	70fb      	strb	r3, [r7, #3]
	uint32_t EraseCounter = 0x0;
 8006e9c:	2300      	movs	r3, #0
 8006e9e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t NbrOfSector = 0;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	623b      	str	r3, [r7, #32]
	uint8_t erase_cont[3] = {0};
 8006ea4:	f107 031c 	add.w	r3, r7, #28
 8006ea8:	2100      	movs	r1, #0
 8006eaa:	460a      	mov	r2, r1
 8006eac:	801a      	strh	r2, [r3, #0]
 8006eae:	460a      	mov	r2, r1
 8006eb0:	709a      	strb	r2, [r3, #2]
	HAL_StatusTypeDef status = HAL_OK;
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	77fb      	strb	r3, [r7, #31]
	FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SectorError = 0;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	60bb      	str	r3, [r7, #8]
	
	NbrOfSector = FLASH_PagesMask(size);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	f7ff ffcb 	bl	8006e58 <FLASH_PagesMask>
 8006ec2:	6238      	str	r0, [r7, #32]

	/* Erase the FLASH sectors */
	HAL_FLASH_Unlock();
 8006ec4:	f7fa fa7a 	bl	80013bc <HAL_FLASH_Unlock>
	
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8006ec8:	2304      	movs	r3, #4
 8006eca:	60fb      	str	r3, [r7, #12]
	EraseInitStruct.Banks = FLASH_BANK_1;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	613b      	str	r3, [r7, #16]
	EraseInitStruct.Sector = (ApplicationAddress - FLASH_BASE) / PAGE_SIZE;
 8006ed0:	2306      	movs	r3, #6
 8006ed2:	617b      	str	r3, [r7, #20]
	EraseInitStruct.NbSectors = NbrOfSector;
 8006ed4:	6a3b      	ldr	r3, [r7, #32]
 8006ed6:	61bb      	str	r3, [r7, #24]
	
	status = HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
 8006ed8:	f107 0208 	add.w	r2, r7, #8
 8006edc:	f107 030c 	add.w	r3, r7, #12
 8006ee0:	4611      	mov	r1, r2
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f7fa fb50 	bl	8001588 <HAL_FLASHEx_Erase>
 8006ee8:	4603      	mov	r3, r0
 8006eea:	77fb      	strb	r3, [r7, #31]
	
	if(status == HAL_OK)
 8006eec:	7ffb      	ldrb	r3, [r7, #31]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d11d      	bne.n	8006f2e <EraseSomePages+0x9e>
	{
		for (EraseCounter = 0; EraseCounter < NbrOfSector; EraseCounter++)
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ef6:	e016      	b.n	8006f26 <EraseSomePages+0x96>
		{
			if(outPutCont == 1)
 8006ef8:	78fb      	ldrb	r3, [r7, #3]
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d110      	bne.n	8006f20 <EraseSomePages+0x90>
			{
				Int2Str(erase_cont, EraseCounter + 1);
 8006efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f00:	3301      	adds	r3, #1
 8006f02:	461a      	mov	r2, r3
 8006f04:	f107 031c 	add.w	r3, r7, #28
 8006f08:	4611      	mov	r1, r2
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f7ff ff38 	bl	8006d80 <Int2Str>
				SerialPutString(erase_cont);
 8006f10:	f107 031c 	add.w	r3, r7, #28
 8006f14:	4618      	mov	r0, r3
 8006f16:	f7ff ff89 	bl	8006e2c <Serial_PutString>
				SerialPutString("@");
 8006f1a:	480b      	ldr	r0, [pc, #44]	@ (8006f48 <EraseSomePages+0xb8>)
 8006f1c:	f7ff ff86 	bl	8006e2c <Serial_PutString>
		for (EraseCounter = 0; EraseCounter < NbrOfSector; EraseCounter++)
 8006f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f22:	3301      	adds	r3, #1
 8006f24:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f28:	6a3b      	ldr	r3, [r7, #32]
 8006f2a:	429a      	cmp	r2, r3
 8006f2c:	d3e4      	bcc.n	8006ef8 <EraseSomePages+0x68>
			}
		}
	}
	
	HAL_FLASH_Lock();
 8006f2e:	f7fa fa6b 	bl	8001408 <HAL_FLASH_Lock>
	
	if(status != HAL_OK)
 8006f32:	7ffb      	ldrb	r3, [r7, #31]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d001      	beq.n	8006f3c <EraseSomePages+0xac>
	{
		return 0;
 8006f38:	2300      	movs	r3, #0
 8006f3a:	e000      	b.n	8006f3e <EraseSomePages+0xae>
	}
	return 1;
 8006f3c:	2301      	movs	r3, #1
}
 8006f3e:	4618      	mov	r0, r3
 8006f40:	3728      	adds	r7, #40	@ 0x28
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	08007ecc 	.word	0x08007ecc

08006f4c <FLASH_DisableWriteProtectionPages>:


/************************************************************************/

static void FLASH_DisableWriteProtectionPages(void)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	af00      	add	r7, sp, #0
	SerialPutString("Write protection control is not supported in this implementation.\r\n");
 8006f50:	4802      	ldr	r0, [pc, #8]	@ (8006f5c <FLASH_DisableWriteProtectionPages+0x10>)
 8006f52:	f7ff ff6b 	bl	8006e2c <Serial_PutString>
}
 8006f56:	bf00      	nop
 8006f58:	bd80      	pop	{r7, pc}
 8006f5a:	bf00      	nop
 8006f5c:	08007ed0 	.word	0x08007ed0

08006f60 <IAP_WriteFlag>:


/************************************************************************/
void IAP_WriteFlag(uint16_t flag)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	4603      	mov	r3, r0
 8006f68:	80fb      	strh	r3, [r7, #6]
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
	STMFLASH_Write(IAP_FLAG_ADDR, &flag, 1);
 8006f6a:	1dbb      	adds	r3, r7, #6
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	4619      	mov	r1, r3
 8006f70:	4803      	ldr	r0, [pc, #12]	@ (8006f80 <IAP_WriteFlag+0x20>)
 8006f72:	f000 fe47 	bl	8007c04 <STMFLASH_Write>
#else 
	STMFLASH_Write(IAP_FLAG_ADDR, &flag, 1);
#endif 	
}
 8006f76:	bf00      	nop
 8006f78:	3708      	adds	r7, #8
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd80      	pop	{r7, pc}
 8006f7e:	bf00      	nop
 8006f80:	0800a000 	.word	0x0800a000

08006f84 <IAP_ReadFlag>:

/************************************************************************/
uint16_t IAP_ReadFlag(void)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	af00      	add	r7, sp, #0
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
	return STMFLASH_ReadHalfWord(IAP_FLAG_ADDR);  
 8006f88:	4802      	ldr	r0, [pc, #8]	@ (8006f94 <IAP_ReadFlag+0x10>)
 8006f8a:	f000 fd4b 	bl	8007a24 <STMFLASH_ReadHalfWord>
 8006f8e:	4603      	mov	r3, r0
#else
	return STMFLASH_ReadHalfWord(IAP_FLAG_ADDR);  
#endif 	
}
 8006f90:	4618      	mov	r0, r3
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	0800a000 	.word	0x0800a000

08006f98 <IAP_UART_Init>:


/************************************************************************/
void IAP_UART_Init(void)
{
 8006f98:	b480      	push	{r7}
 8006f9a:	af00      	add	r7, sp, #0
    // USART initialization is handled by MX_USART1_UART_Init() in main.c
}
 8006f9c:	bf00      	nop
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr

08006fa6 <IAP_Init>:

void IAP_Init(void)
{
 8006fa6:	b580      	push	{r7, lr}
 8006fa8:	af00      	add	r7, sp, #0
    IAP_UART_Init();
 8006faa:	f7ff fff5 	bl	8006f98 <IAP_UART_Init>
#if (USE_BKP_SAVE_FLAG == 1)
	// BKP is not supported in this implementation
#endif
}
 8006fae:	bf00      	nop
 8006fb0:	bd80      	pop	{r7, pc}
	...

08006fb4 <IAP_RunApp>:
/************************************************************************/
extern UART_HandleTypeDef huart1;
int8_t IAP_RunApp(void)
{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b084      	sub	sp, #16
 8006fb8:	af00      	add	r7, sp, #0
		// 
	uint32_t sp = (*(__IO uint32_t*)ApplicationAddress);
 8006fba:	4b2b      	ldr	r3, [pc, #172]	@ (8007068 <IAP_RunApp+0xb4>)
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	60bb      	str	r3, [r7, #8]
	
	//  (STM32H503 SRAM: 0x20000000-0x20008000, 32KB)
	//  SRAM 
	if (sp >= 0x20000000 && sp <= 0x20008000)
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fc6:	d345      	bcc.n	8007054 <IAP_RunApp+0xa0>
 8006fc8:	68bb      	ldr	r3, [r7, #8]
 8006fca:	4a28      	ldr	r2, [pc, #160]	@ (800706c <IAP_RunApp+0xb8>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d841      	bhi.n	8007054 <IAP_RunApp+0xa0>
	{   
		SerialPutString("\r\n Run to app.\r\n");
 8006fd0:	4827      	ldr	r0, [pc, #156]	@ (8007070 <IAP_RunApp+0xbc>)
 8006fd2:	f7ff ff2b 	bl	8006e2c <Serial_PutString>
  __ASM volatile ("cpsid i" : : : "memory");
 8006fd6:	b672      	cpsid	i
}
 8006fd8:	bf00      	nop
		
		// 1. 
		__disable_irq();
		
		// 2. 
		HAL_UART_MspDeInit(&huart1);
 8006fda:	4826      	ldr	r0, [pc, #152]	@ (8007074 <IAP_RunApp+0xc0>)
 8006fdc:	f7f9 fdac 	bl	8000b38 <HAL_UART_MspDeInit>
		HAL_DeInit();
 8006fe0:	f7f9 fe48 	bl	8000c74 <HAL_DeInit>
		
		// 3.  SysTick
		SysTick->CTRL = 0;
 8006fe4:	4b24      	ldr	r3, [pc, #144]	@ (8007078 <IAP_RunApp+0xc4>)
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	601a      	str	r2, [r3, #0]
		SysTick->LOAD = 0;
 8006fea:	4b23      	ldr	r3, [pc, #140]	@ (8007078 <IAP_RunApp+0xc4>)
 8006fec:	2200      	movs	r2, #0
 8006fee:	605a      	str	r2, [r3, #4]
		SysTick->VAL = 0;
 8006ff0:	4b21      	ldr	r3, [pc, #132]	@ (8007078 <IAP_RunApp+0xc4>)
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	609a      	str	r2, [r3, #8]
		
		// 4. 
		for (uint8_t i = 0; i < 8; i++)
 8006ff6:	2300      	movs	r3, #0
 8006ff8:	73fb      	strb	r3, [r7, #15]
 8006ffa:	e010      	b.n	800701e <IAP_RunApp+0x6a>
		{
			NVIC->ICER[i] = 0xFFFFFFFF;
 8006ffc:	4a1f      	ldr	r2, [pc, #124]	@ (800707c <IAP_RunApp+0xc8>)
 8006ffe:	7bfb      	ldrb	r3, [r7, #15]
 8007000:	3320      	adds	r3, #32
 8007002:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8007006:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			NVIC->ICPR[i] = 0xFFFFFFFF;
 800700a:	4a1c      	ldr	r2, [pc, #112]	@ (800707c <IAP_RunApp+0xc8>)
 800700c:	7bfb      	ldrb	r3, [r7, #15]
 800700e:	3360      	adds	r3, #96	@ 0x60
 8007010:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8007014:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for (uint8_t i = 0; i < 8; i++)
 8007018:	7bfb      	ldrb	r3, [r7, #15]
 800701a:	3301      	adds	r3, #1
 800701c:	73fb      	strb	r3, [r7, #15]
 800701e:	7bfb      	ldrb	r3, [r7, #15]
 8007020:	2b07      	cmp	r3, #7
 8007022:	d9eb      	bls.n	8006ffc <IAP_RunApp+0x48>
		}
		
		// 5. 
		SCB->VTOR = ApplicationAddress;
 8007024:	4b16      	ldr	r3, [pc, #88]	@ (8007080 <IAP_RunApp+0xcc>)
 8007026:	4a10      	ldr	r2, [pc, #64]	@ (8007068 <IAP_RunApp+0xb4>)
 8007028:	609a      	str	r2, [r3, #8]
		SCB_CleanInvalidateDCache();
		SCB_DisableDCache();
		#endif
		
		// 7. 
		__set_MSP(*(__IO uint32_t*) ApplicationAddress);
 800702a:	4b0f      	ldr	r3, [pc, #60]	@ (8007068 <IAP_RunApp+0xb4>)
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f383 8808 	msr	MSP, r3
}
 8007036:	bf00      	nop
		
		// 8. 
		JumpAddress = *(__IO uint32_t*) (ApplicationAddress + 4);
 8007038:	4b12      	ldr	r3, [pc, #72]	@ (8007084 <IAP_RunApp+0xd0>)
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	4a12      	ldr	r2, [pc, #72]	@ (8007088 <IAP_RunApp+0xd4>)
 800703e:	6013      	str	r3, [r2, #0]
		Jump_To_Application = (pFunction) JumpAddress;
 8007040:	4b11      	ldr	r3, [pc, #68]	@ (8007088 <IAP_RunApp+0xd4>)
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	461a      	mov	r2, r3
 8007046:	4b11      	ldr	r3, [pc, #68]	@ (800708c <IAP_RunApp+0xd8>)
 8007048:	601a      	str	r2, [r3, #0]
		
		// 9. 
		Jump_To_Application();
 800704a:	4b10      	ldr	r3, [pc, #64]	@ (800708c <IAP_RunApp+0xd8>)
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4798      	blx	r3
		
		return 0;
 8007050:	2300      	movs	r3, #0
 8007052:	e004      	b.n	800705e <IAP_RunApp+0xaa>
	}
	else
	{
		SerialPutString("\r\n Run to app error.\r\n");
 8007054:	480e      	ldr	r0, [pc, #56]	@ (8007090 <IAP_RunApp+0xdc>)
 8007056:	f7ff fee9 	bl	8006e2c <Serial_PutString>
		return -1;
 800705a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
	}
}
 800705e:	4618      	mov	r0, r3
 8007060:	3710      	adds	r7, #16
 8007062:	46bd      	mov	sp, r7
 8007064:	bd80      	pop	{r7, pc}
 8007066:	bf00      	nop
 8007068:	0800c000 	.word	0x0800c000
 800706c:	20008000 	.word	0x20008000
 8007070:	08007f14 	.word	0x08007f14
 8007074:	2000004c 	.word	0x2000004c
 8007078:	e000e010 	.word	0xe000e010
 800707c:	e000e100 	.word	0xe000e100
 8007080:	e000ed00 	.word	0xe000ed00
 8007084:	0800c004 	.word	0x0800c004
 8007088:	200000ec 	.word	0x200000ec
 800708c:	200000e8 	.word	0x200000e8
 8007090:	08007f28 	.word	0x08007f28

08007094 <IAP_Main_Menu>:
/************************************************************************/
extern uint8_t UART1_flag;
extern UART_HandleTypeDef huart1;
uint8_t cmdStr[CMD_STRING_SIZE] = {0};
void IAP_Main_Menu(void)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	af00      	add	r7, sp, #0

	BlockNbr = (FlashDestination - 0x08000000) >> 12;
 8007098:	4b41      	ldr	r3, [pc, #260]	@ (80071a0 <IAP_Main_Menu+0x10c>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 80070a0:	0b1b      	lsrs	r3, r3, #12
 80070a2:	4a40      	ldr	r2, [pc, #256]	@ (80071a4 <IAP_Main_Menu+0x110>)
 80070a4:	6013      	str	r3, [r2, #0]
	
	// UserMemoryMask calculation for STM32H503CBT6
	UserMemoryMask = 0;
 80070a6:	4b40      	ldr	r3, [pc, #256]	@ (80071a8 <IAP_Main_Menu+0x114>)
 80070a8:	2200      	movs	r2, #0
 80070aa:	601a      	str	r2, [r3, #0]
	
	// Flash protection is not supported in this implementation
	FlashProtection = 0;
 80070ac:	4b3f      	ldr	r3, [pc, #252]	@ (80071ac <IAP_Main_Menu+0x118>)
 80070ae:	2200      	movs	r2, #0
 80070b0:	601a      	str	r2, [r3, #0]
	// 
	SerialPutString("\r\n IAP Main Menu (V 0.2.0)\r\n");
 80070b2:	483f      	ldr	r0, [pc, #252]	@ (80071b0 <IAP_Main_Menu+0x11c>)
 80070b4:	f7ff feba 	bl	8006e2c <Serial_PutString>
	SerialPutString(" update\r\n");
 80070b8:	483e      	ldr	r0, [pc, #248]	@ (80071b4 <IAP_Main_Menu+0x120>)
 80070ba:	f7ff feb7 	bl	8006e2c <Serial_PutString>
	SerialPutString(" upload\r\n");
 80070be:	483e      	ldr	r0, [pc, #248]	@ (80071b8 <IAP_Main_Menu+0x124>)
 80070c0:	f7ff feb4 	bl	8006e2c <Serial_PutString>
	SerialPutString(" erase\r\n");
 80070c4:	483d      	ldr	r0, [pc, #244]	@ (80071bc <IAP_Main_Menu+0x128>)
 80070c6:	f7ff feb1 	bl	8006e2c <Serial_PutString>
	SerialPutString(" menu\r\n");
 80070ca:	483d      	ldr	r0, [pc, #244]	@ (80071c0 <IAP_Main_Menu+0x12c>)
 80070cc:	f7ff feae 	bl	8006e2c <Serial_PutString>
	SerialPutString(" runapp\r\n");
 80070d0:	483c      	ldr	r0, [pc, #240]	@ (80071c4 <IAP_Main_Menu+0x130>)
 80070d2:	f7ff feab 	bl	8006e2c <Serial_PutString>
	if(FlashProtection != 0)//There is write protected
 80070d6:	4b35      	ldr	r3, [pc, #212]	@ (80071ac <IAP_Main_Menu+0x118>)
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d002      	beq.n	80070e4 <IAP_Main_Menu+0x50>
	{
		SerialPutString(" diswp\r\n");
 80070de:	483a      	ldr	r0, [pc, #232]	@ (80071c8 <IAP_Main_Menu+0x134>)
 80070e0:	f7ff fea4 	bl	8006e2c <Serial_PutString>
	}
	SerialPutString(" cmd> ");
 80070e4:	4839      	ldr	r0, [pc, #228]	@ (80071cc <IAP_Main_Menu+0x138>)
 80070e6:	f7ff fea1 	bl	8006e2c <Serial_PutString>
	while (1)
	{

//		GetInputString(cmdStr);
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, CMD_STRING_SIZE);
 80070ea:	2280      	movs	r2, #128	@ 0x80
 80070ec:	4938      	ldr	r1, [pc, #224]	@ (80071d0 <IAP_Main_Menu+0x13c>)
 80070ee:	4839      	ldr	r0, [pc, #228]	@ (80071d4 <IAP_Main_Menu+0x140>)
 80070f0:	f7ff fd8c 	bl	8006c0c <HAL_UARTEx_ReceiveToIdle_IT>
		if(UART1_flag){
 80070f4:	4b38      	ldr	r3, [pc, #224]	@ (80071d8 <IAP_Main_Menu+0x144>)
 80070f6:	781b      	ldrb	r3, [r3, #0]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d0f6      	beq.n	80070ea <IAP_Main_Menu+0x56>
			UART1_flag=0;
 80070fc:	4b36      	ldr	r3, [pc, #216]	@ (80071d8 <IAP_Main_Menu+0x144>)
 80070fe:	2200      	movs	r2, #0
 8007100:	701a      	strb	r2, [r3, #0]
			if(strcmp((char *)cmdStr, CMD_UPDATE_STR) == 0)
 8007102:	4936      	ldr	r1, [pc, #216]	@ (80071dc <IAP_Main_Menu+0x148>)
 8007104:	4832      	ldr	r0, [pc, #200]	@ (80071d0 <IAP_Main_Menu+0x13c>)
 8007106:	f7f9 f8c7 	bl	8000298 <strcmp>
 800710a:	4603      	mov	r3, r0
 800710c:	2b00      	cmp	r3, #0
 800710e:	d104      	bne.n	800711a <IAP_Main_Menu+0x86>
			{
				IAP_WriteFlag(UPDATE_FLAG_DATA);
 8007110:	f64e 60ee 	movw	r0, #61166	@ 0xeeee
 8007114:	f7ff ff24 	bl	8006f60 <IAP_WriteFlag>
				return;
 8007118:	e041      	b.n	800719e <IAP_Main_Menu+0x10a>
			}
			else if(strcmp((char *)cmdStr, CMD_UPLOAD_STR) == 0)
 800711a:	4931      	ldr	r1, [pc, #196]	@ (80071e0 <IAP_Main_Menu+0x14c>)
 800711c:	482c      	ldr	r0, [pc, #176]	@ (80071d0 <IAP_Main_Menu+0x13c>)
 800711e:	f7f9 f8bb 	bl	8000298 <strcmp>
 8007122:	4603      	mov	r3, r0
 8007124:	2b00      	cmp	r3, #0
 8007126:	d104      	bne.n	8007132 <IAP_Main_Menu+0x9e>
			{
				IAP_WriteFlag(UPLOAD_FLAG_DATA);
 8007128:	f64d 50dd 	movw	r0, #56797	@ 0xdddd
 800712c:	f7ff ff18 	bl	8006f60 <IAP_WriteFlag>
				return;
 8007130:	e035      	b.n	800719e <IAP_Main_Menu+0x10a>
			}
			else if(strcmp((char *)cmdStr, CMD_ERASE_STR) == 0)
 8007132:	492c      	ldr	r1, [pc, #176]	@ (80071e4 <IAP_Main_Menu+0x150>)
 8007134:	4826      	ldr	r0, [pc, #152]	@ (80071d0 <IAP_Main_Menu+0x13c>)
 8007136:	f7f9 f8af 	bl	8000298 <strcmp>
 800713a:	4603      	mov	r3, r0
 800713c:	2b00      	cmp	r3, #0
 800713e:	d104      	bne.n	800714a <IAP_Main_Menu+0xb6>
			{
				IAP_WriteFlag(ERASE_FLAG_DATA);
 8007140:	f64c 40cc 	movw	r0, #52428	@ 0xcccc
 8007144:	f7ff ff0c 	bl	8006f60 <IAP_WriteFlag>
				return;
 8007148:	e029      	b.n	800719e <IAP_Main_Menu+0x10a>
			}
			else if(strcmp((char *)cmdStr, CMD_MENU_STR) == 0)
 800714a:	4927      	ldr	r1, [pc, #156]	@ (80071e8 <IAP_Main_Menu+0x154>)
 800714c:	4820      	ldr	r0, [pc, #128]	@ (80071d0 <IAP_Main_Menu+0x13c>)
 800714e:	f7f9 f8a3 	bl	8000298 <strcmp>
 8007152:	4603      	mov	r3, r0
 8007154:	2b00      	cmp	r3, #0
 8007156:	d103      	bne.n	8007160 <IAP_Main_Menu+0xcc>
			{
				IAP_WriteFlag(INIT_FLAG_DATA);
 8007158:	2000      	movs	r0, #0
 800715a:	f7ff ff01 	bl	8006f60 <IAP_WriteFlag>
 800715e:	e018      	b.n	8007192 <IAP_Main_Menu+0xfe>
			}
			else if(strcmp((char *)cmdStr, CMD_RUNAPP_STR) == 0)
 8007160:	4922      	ldr	r1, [pc, #136]	@ (80071ec <IAP_Main_Menu+0x158>)
 8007162:	481b      	ldr	r0, [pc, #108]	@ (80071d0 <IAP_Main_Menu+0x13c>)
 8007164:	f7f9 f898 	bl	8000298 <strcmp>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d104      	bne.n	8007178 <IAP_Main_Menu+0xe4>
			{
				IAP_WriteFlag(APPRUN_FLAG_DATA);
 800716e:	f645 205a 	movw	r0, #23130	@ 0x5a5a
 8007172:	f7ff fef5 	bl	8006f60 <IAP_WriteFlag>
				return;
 8007176:	e012      	b.n	800719e <IAP_Main_Menu+0x10a>
			}
			else if(strcmp((char *)cmdStr, CMD_DISWP_STR) == 0)
 8007178:	491d      	ldr	r1, [pc, #116]	@ (80071f0 <IAP_Main_Menu+0x15c>)
 800717a:	4815      	ldr	r0, [pc, #84]	@ (80071d0 <IAP_Main_Menu+0x13c>)
 800717c:	f7f9 f88c 	bl	8000298 <strcmp>
 8007180:	4603      	mov	r3, r0
 8007182:	2b00      	cmp	r3, #0
 8007184:	d102      	bne.n	800718c <IAP_Main_Menu+0xf8>
			{
				FLASH_DisableWriteProtectionPages();
 8007186:	f7ff fee1 	bl	8006f4c <FLASH_DisableWriteProtectionPages>
 800718a:	e002      	b.n	8007192 <IAP_Main_Menu+0xfe>
			}
			else
			{
				SerialPutString(" Invalid CMD !\r\n");
 800718c:	4819      	ldr	r0, [pc, #100]	@ (80071f4 <IAP_Main_Menu+0x160>)
 800718e:	f7ff fe4d 	bl	8006e2c <Serial_PutString>
			}
			memset(cmdStr,0,CMD_STRING_SIZE);
 8007192:	2280      	movs	r2, #128	@ 0x80
 8007194:	2100      	movs	r1, #0
 8007196:	480e      	ldr	r0, [pc, #56]	@ (80071d0 <IAP_Main_Menu+0x13c>)
 8007198:	f000 fe30 	bl	8007dfc <memset>
		HAL_UARTEx_ReceiveToIdle_IT(&huart1, cmdStr, CMD_STRING_SIZE);
 800719c:	e7a5      	b.n	80070ea <IAP_Main_Menu+0x56>
		}
	}
}
 800719e:	bd80      	pop	{r7, pc}
 80071a0:	2000002c 	.word	0x2000002c
 80071a4:	200000f0 	.word	0x200000f0
 80071a8:	200000f4 	.word	0x200000f4
 80071ac:	200000f8 	.word	0x200000f8
 80071b0:	08007f40 	.word	0x08007f40
 80071b4:	08007f60 	.word	0x08007f60
 80071b8:	08007f6c 	.word	0x08007f6c
 80071bc:	08007f78 	.word	0x08007f78
 80071c0:	08007f84 	.word	0x08007f84
 80071c4:	08007f8c 	.word	0x08007f8c
 80071c8:	08007f98 	.word	0x08007f98
 80071cc:	08007fa4 	.word	0x08007fa4
 80071d0:	200000fc 	.word	0x200000fc
 80071d4:	2000004c 	.word	0x2000004c
 80071d8:	200000e0 	.word	0x200000e0
 80071dc:	08007fac 	.word	0x08007fac
 80071e0:	08007fb4 	.word	0x08007fb4
 80071e4:	08007fbc 	.word	0x08007fbc
 80071e8:	08007fc4 	.word	0x08007fc4
 80071ec:	08007fcc 	.word	0x08007fcc
 80071f0:	08007fd4 	.word	0x08007fd4
 80071f4:	08007fdc 	.word	0x08007fdc

080071f8 <IAP_Update>:


/************************************************************************/
// 
int8_t IAP_Update(void)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	f5ad 7d14 	sub.w	sp, sp, #592	@ 0x250
 80071fe:	af02      	add	r7, sp, #8
    uint8_t rx_buffer[512];  // UART512
    uint16_t rx_len = 0;
 8007200:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8007204:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 8007208:	2200      	movs	r2, #0
 800720a:	801a      	strh	r2, [r3, #0]
    uint32_t start_time;
    uint32_t last_progress = 0;
 800720c:	2300      	movs	r3, #0
 800720e:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
    HAL_StatusTypeDef status;
    
    // 1. 
    Protocol_IAP_Init();
 8007212:	f000 f9f5 	bl	8007600 <Protocol_IAP_Init>
    
    // 2. Flash
    SerialPutString("\r\n=== IAP Update Mode ===\r\n");
 8007216:	4883      	ldr	r0, [pc, #524]	@ (8007424 <IAP_Update+0x22c>)
 8007218:	f7ff fe08 	bl	8006e2c <Serial_PutString>
    SerialPutString("Erasing flash...\r\n");
 800721c:	4882      	ldr	r0, [pc, #520]	@ (8007428 <IAP_Update+0x230>)
 800721e:	f7ff fe05 	bl	8006e2c <Serial_PutString>
    if (!EraseSomePages(FLASH_IMAGE_SIZE, 1))
 8007222:	2101      	movs	r1, #1
 8007224:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8007228:	f7ff fe32 	bl	8006e90 <EraseSomePages>
 800722c:	4603      	mov	r3, r0
 800722e:	2b00      	cmp	r3, #0
 8007230:	d105      	bne.n	800723e <IAP_Update+0x46>
    {
        SerialPutString("Erase failed!\r\n");
 8007232:	487e      	ldr	r0, [pc, #504]	@ (800742c <IAP_Update+0x234>)
 8007234:	f7ff fdfa 	bl	8006e2c <Serial_PutString>
        return -1;
 8007238:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800723c:	e0ec      	b.n	8007418 <IAP_Update+0x220>
    }
    
    SerialPutString("Ready to receive firmware data...\r\n");
 800723e:	487c      	ldr	r0, [pc, #496]	@ (8007430 <IAP_Update+0x238>)
 8007240:	f7ff fdf4 	bl	8006e2c <Serial_PutString>
    SerialPutString("Waiting for data (timeout: 30s)...\r\n");
 8007244:	487b      	ldr	r0, [pc, #492]	@ (8007434 <IAP_Update+0x23c>)
 8007246:	f7ff fdf1 	bl	8006e2c <Serial_PutString>
    
    start_time = HAL_GetTick();
 800724a:	f7f9 fde1 	bl	8000e10 <HAL_GetTick>
 800724e:	f8c7 0244 	str.w	r0, [r7, #580]	@ 0x244
    
    // 3.  ReceiveToIdle 
    while (1)
    {
        //  (30)
        if ((HAL_GetTick() - start_time) > 30000)
 8007252:	f7f9 fddd 	bl	8000e10 <HAL_GetTick>
 8007256:	4602      	mov	r2, r0
 8007258:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 800725c:	1ad3      	subs	r3, r2, r3
 800725e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8007262:	4293      	cmp	r3, r2
 8007264:	d905      	bls.n	8007272 <IAP_Update+0x7a>
        {
            SerialPutString("\r\n=== Update Timeout! ===\r\n");
 8007266:	4874      	ldr	r0, [pc, #464]	@ (8007438 <IAP_Update+0x240>)
 8007268:	f7ff fde0 	bl	8006e2c <Serial_PutString>
            return -2;
 800726c:	f06f 0301 	mvn.w	r3, #1
 8007270:	e0d2      	b.n	8007418 <IAP_Update+0x220>
        }
        
        //  ReceiveToIdle 
        // 55
        status = HAL_UARTEx_ReceiveToIdle(&huart1, rx_buffer, sizeof(rx_buffer), &rx_len, 5000);
 8007272:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8007276:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 800727a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800727e:	9200      	str	r2, [sp, #0]
 8007280:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007284:	486d      	ldr	r0, [pc, #436]	@ (800743c <IAP_Update+0x244>)
 8007286:	f7ff fbb0 	bl	80069ea <HAL_UARTEx_ReceiveToIdle>
 800728a:	4603      	mov	r3, r0
 800728c:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
        
        if (status == HAL_OK && rx_len > 0)
 8007290:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8007294:	2b00      	cmp	r3, #0
 8007296:	f040 8092 	bne.w	80073be <IAP_Update+0x1c6>
 800729a:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800729e:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 80072a2:	881b      	ldrh	r3, [r3, #0]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	f000 808a 	beq.w	80073be <IAP_Update+0x1c6>
        {
            // 
            Protocol_Receive(rx_buffer, rx_len);
 80072aa:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 80072ae:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 80072b2:	881b      	ldrh	r3, [r3, #0]
 80072b4:	461a      	mov	r2, r3
 80072b6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80072ba:	4611      	mov	r1, r2
 80072bc:	4618      	mov	r0, r3
 80072be:	f000 fb37 	bl	8007930 <Protocol_Receive>
            
            // 
            start_time = HAL_GetTick();
 80072c2:	f7f9 fda5 	bl	8000e10 <HAL_GetTick>
 80072c6:	f8c7 0244 	str.w	r0, [r7, #580]	@ 0x244
            
            // 
            uint32_t current_progress = Protocol_IAP_GetProgress();
 80072ca:	f000 f9b9 	bl	8007640 <Protocol_IAP_GetProgress>
 80072ce:	f8c7 0238 	str.w	r0, [r7, #568]	@ 0x238
            if (current_progress != last_progress)
 80072d2:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 80072d6:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 80072da:	429a      	cmp	r2, r3
 80072dc:	d016      	beq.n	800730c <IAP_Update+0x114>
            {
                uint8_t progress_str[12];
                Int2Str(progress_str, current_progress);
 80072de:	f8d7 2238 	ldr.w	r2, [r7, #568]	@ 0x238
 80072e2:	f107 0320 	add.w	r3, r7, #32
 80072e6:	4611      	mov	r1, r2
 80072e8:	4618      	mov	r0, r3
 80072ea:	f7ff fd49 	bl	8006d80 <Int2Str>
                SerialPutString("\rReceived: ");
 80072ee:	4854      	ldr	r0, [pc, #336]	@ (8007440 <IAP_Update+0x248>)
 80072f0:	f7ff fd9c 	bl	8006e2c <Serial_PutString>
                SerialPutString(progress_str);
 80072f4:	f107 0320 	add.w	r3, r7, #32
 80072f8:	4618      	mov	r0, r3
 80072fa:	f7ff fd97 	bl	8006e2c <Serial_PutString>
                SerialPutString(" bytes");
 80072fe:	4851      	ldr	r0, [pc, #324]	@ (8007444 <IAP_Update+0x24c>)
 8007300:	f7ff fd94 	bl	8006e2c <Serial_PutString>
                last_progress = current_progress;
 8007304:	f8d7 3238 	ldr.w	r3, [r7, #568]	@ 0x238
 8007308:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
            }
            
            // 
            if (rx_len < sizeof(rx_buffer))
 800730c:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8007310:	f2a3 231a 	subw	r3, r3, #538	@ 0x21a
 8007314:	881b      	ldrh	r3, [r3, #0]
 8007316:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800731a:	d278      	bcs.n	800740e <IAP_Update+0x216>
            {
                // 
                HAL_Delay(500);
 800731c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8007320:	f7f9 fd82 	bl	8000e28 <HAL_Delay>
                
                // 
                uint16_t extra_len = 0;
 8007324:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8007328:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 800732c:	2200      	movs	r2, #0
 800732e:	801a      	strh	r2, [r3, #0]
                status = HAL_UARTEx_ReceiveToIdle(&huart1, rx_buffer, sizeof(rx_buffer), &extra_len, 500);
 8007330:	f107 031e 	add.w	r3, r7, #30
 8007334:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8007338:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800733c:	9200      	str	r2, [sp, #0]
 800733e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007342:	483e      	ldr	r0, [pc, #248]	@ (800743c <IAP_Update+0x244>)
 8007344:	f7ff fb51 	bl	80069ea <HAL_UARTEx_ReceiveToIdle>
 8007348:	4603      	mov	r3, r0
 800734a:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
                
                if (status == HAL_OK && extra_len > 0)
 800734e:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8007352:	2b00      	cmp	r3, #0
 8007354:	d113      	bne.n	800737e <IAP_Update+0x186>
 8007356:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 800735a:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 800735e:	881b      	ldrh	r3, [r3, #0]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d00c      	beq.n	800737e <IAP_Update+0x186>
                {
                    // 
                    Protocol_Receive(rx_buffer, extra_len);
 8007364:	f507 7312 	add.w	r3, r7, #584	@ 0x248
 8007368:	f2a3 232a 	subw	r3, r3, #554	@ 0x22a
 800736c:	881b      	ldrh	r3, [r3, #0]
 800736e:	461a      	mov	r2, r3
 8007370:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8007374:	4611      	mov	r1, r2
 8007376:	4618      	mov	r0, r3
 8007378:	f000 fada 	bl	8007930 <Protocol_Receive>
 800737c:	e769      	b.n	8007252 <IAP_Update+0x5a>
                    continue;
                }
                
                // 
                uint32_t total_received = Protocol_IAP_GetProgress();
 800737e:	f000 f95f 	bl	8007640 <Protocol_IAP_GetProgress>
 8007382:	f8c7 0234 	str.w	r0, [r7, #564]	@ 0x234
                if (total_received > 0)
 8007386:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 800738a:	2b00      	cmp	r3, #0
 800738c:	d03f      	beq.n	800740e <IAP_Update+0x216>
                {
                    SerialPutString("\r\n=== Update Successful! ===\r\n");
 800738e:	482e      	ldr	r0, [pc, #184]	@ (8007448 <IAP_Update+0x250>)
 8007390:	f7ff fd4c 	bl	8006e2c <Serial_PutString>
                    uint8_t size_str[12];
                    Int2Str(size_str, total_received);
 8007394:	f8d7 2234 	ldr.w	r2, [r7, #564]	@ 0x234
 8007398:	f107 0310 	add.w	r3, r7, #16
 800739c:	4611      	mov	r1, r2
 800739e:	4618      	mov	r0, r3
 80073a0:	f7ff fcee 	bl	8006d80 <Int2Str>
                    SerialPutString("Total received: ");
 80073a4:	4829      	ldr	r0, [pc, #164]	@ (800744c <IAP_Update+0x254>)
 80073a6:	f7ff fd41 	bl	8006e2c <Serial_PutString>
                    SerialPutString(size_str);
 80073aa:	f107 0310 	add.w	r3, r7, #16
 80073ae:	4618      	mov	r0, r3
 80073b0:	f7ff fd3c 	bl	8006e2c <Serial_PutString>
                    SerialPutString(" bytes\r\n");
 80073b4:	4826      	ldr	r0, [pc, #152]	@ (8007450 <IAP_Update+0x258>)
 80073b6:	f7ff fd39 	bl	8006e2c <Serial_PutString>
                    return 0;
 80073ba:	2300      	movs	r3, #0
 80073bc:	e02c      	b.n	8007418 <IAP_Update+0x220>
                }
            }
        }
        else if (status == HAL_TIMEOUT)
 80073be:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 80073c2:	2b03      	cmp	r3, #3
 80073c4:	d11d      	bne.n	8007402 <IAP_Update+0x20a>
        {
            // 
            uint32_t total_received = Protocol_IAP_GetProgress();
 80073c6:	f000 f93b 	bl	8007640 <Protocol_IAP_GetProgress>
 80073ca:	f8c7 0230 	str.w	r0, [r7, #560]	@ 0x230
            if (total_received > 0)
 80073ce:	f8d7 3230 	ldr.w	r3, [r7, #560]	@ 0x230
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d01c      	beq.n	8007410 <IAP_Update+0x218>
            {
                SerialPutString("\r\n=== Update Successful! ===\r\n");
 80073d6:	481c      	ldr	r0, [pc, #112]	@ (8007448 <IAP_Update+0x250>)
 80073d8:	f7ff fd28 	bl	8006e2c <Serial_PutString>
                uint8_t size_str[12];
                Int2Str(size_str, total_received);
 80073dc:	f8d7 2230 	ldr.w	r2, [r7, #560]	@ 0x230
 80073e0:	1d3b      	adds	r3, r7, #4
 80073e2:	4611      	mov	r1, r2
 80073e4:	4618      	mov	r0, r3
 80073e6:	f7ff fccb 	bl	8006d80 <Int2Str>
                SerialPutString("Total received: ");
 80073ea:	4818      	ldr	r0, [pc, #96]	@ (800744c <IAP_Update+0x254>)
 80073ec:	f7ff fd1e 	bl	8006e2c <Serial_PutString>
                SerialPutString(size_str);
 80073f0:	1d3b      	adds	r3, r7, #4
 80073f2:	4618      	mov	r0, r3
 80073f4:	f7ff fd1a 	bl	8006e2c <Serial_PutString>
                SerialPutString(" bytes\r\n");
 80073f8:	4815      	ldr	r0, [pc, #84]	@ (8007450 <IAP_Update+0x258>)
 80073fa:	f7ff fd17 	bl	8006e2c <Serial_PutString>
                return 0;
 80073fe:	2300      	movs	r3, #0
 8007400:	e00a      	b.n	8007418 <IAP_Update+0x220>
            // 
        }
        else
        {
            // 
            SerialPutString("\r\nUART receive error!\r\n");
 8007402:	4814      	ldr	r0, [pc, #80]	@ (8007454 <IAP_Update+0x25c>)
 8007404:	f7ff fd12 	bl	8006e2c <Serial_PutString>
            return -1;
 8007408:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800740c:	e004      	b.n	8007418 <IAP_Update+0x220>
        {
 800740e:	bf00      	nop
        }
        
        HAL_Delay(10);
 8007410:	200a      	movs	r0, #10
 8007412:	f7f9 fd09 	bl	8000e28 <HAL_Delay>
        if ((HAL_GetTick() - start_time) > 30000)
 8007416:	e71c      	b.n	8007252 <IAP_Update+0x5a>
    }
}
 8007418:	4618      	mov	r0, r3
 800741a:	f507 7712 	add.w	r7, r7, #584	@ 0x248
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}
 8007422:	bf00      	nop
 8007424:	08007ff0 	.word	0x08007ff0
 8007428:	0800800c 	.word	0x0800800c
 800742c:	08008020 	.word	0x08008020
 8007430:	08008030 	.word	0x08008030
 8007434:	08008054 	.word	0x08008054
 8007438:	0800807c 	.word	0x0800807c
 800743c:	2000004c 	.word	0x2000004c
 8007440:	08008098 	.word	0x08008098
 8007444:	080080a4 	.word	0x080080a4
 8007448:	080080ac 	.word	0x080080ac
 800744c:	080080cc 	.word	0x080080cc
 8007450:	080080e0 	.word	0x080080e0
 8007454:	080080ec 	.word	0x080080ec

08007458 <IAP_Erase>:
}


/************************************************************************/
int8_t IAP_Erase(void)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b082      	sub	sp, #8
 800745c:	af00      	add	r7, sp, #0
	uint8_t erase_cont[3] = {0};
 800745e:	1d3b      	adds	r3, r7, #4
 8007460:	2100      	movs	r1, #0
 8007462:	460a      	mov	r2, r1
 8007464:	801a      	strh	r2, [r3, #0]
 8007466:	460a      	mov	r2, r1
 8007468:	709a      	strb	r2, [r3, #2]
	Int2Str(erase_cont, FLASH_IMAGE_SIZE / PAGE_SIZE);
 800746a:	1d3b      	adds	r3, r7, #4
 800746c:	2104      	movs	r1, #4
 800746e:	4618      	mov	r0, r3
 8007470:	f7ff fc86 	bl	8006d80 <Int2Str>
	SerialPutString(" @");//?????bug
 8007474:	480c      	ldr	r0, [pc, #48]	@ (80074a8 <IAP_Erase+0x50>)
 8007476:	f7ff fcd9 	bl	8006e2c <Serial_PutString>
	SerialPutString(erase_cont);
 800747a:	1d3b      	adds	r3, r7, #4
 800747c:	4618      	mov	r0, r3
 800747e:	f7ff fcd5 	bl	8006e2c <Serial_PutString>
	SerialPutString("@");
 8007482:	480a      	ldr	r0, [pc, #40]	@ (80074ac <IAP_Erase+0x54>)
 8007484:	f7ff fcd2 	bl	8006e2c <Serial_PutString>
	if(EraseSomePages(FLASH_IMAGE_SIZE, 1))
 8007488:	2101      	movs	r1, #1
 800748a:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800748e:	f7ff fcff 	bl	8006e90 <EraseSomePages>
 8007492:	4603      	mov	r3, r0
 8007494:	2b00      	cmp	r3, #0
 8007496:	d001      	beq.n	800749c <IAP_Erase+0x44>
		return 0;
 8007498:	2300      	movs	r3, #0
 800749a:	e001      	b.n	80074a0 <IAP_Erase+0x48>
	else
		return -1;
 800749c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3708      	adds	r7, #8
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}
 80074a8:	08008244 	.word	0x08008244
 80074ac:	08008248 	.word	0x08008248

080074b0 <crc32_calc>:
		0xB3667A2E, 0xC4614AB8,  0x5D681B02, 0x2A6F2B94,   0xB40BBE37, 0xC30C8EA1,  0x5A05DF1B, 0x2D02EF8D
};
// CRC320x04C11DB7CRC32
// data-len-init_crc-0xFFFFFFFF
// CRC320xFFFFFFFF
uint32_t crc32_calc(const uint8_t *data, uint32_t len, uint32_t init_crc) {
 80074b0:	b480      	push	{r7}
 80074b2:	b087      	sub	sp, #28
 80074b4:	af00      	add	r7, sp, #0
 80074b6:	60f8      	str	r0, [r7, #12]
 80074b8:	60b9      	str	r1, [r7, #8]
 80074ba:	607a      	str	r2, [r7, #4]
    uint32_t crc = init_crc;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	617b      	str	r3, [r7, #20]
    while (len--) {
 80074c0:	e00d      	b.n	80074de <crc32_calc+0x2e>
        crc = (crc >> 8) ^ crc32_table[(crc & 0xFF) ^ *data++];
 80074c2:	697b      	ldr	r3, [r7, #20]
 80074c4:	0a1a      	lsrs	r2, r3, #8
 80074c6:	697b      	ldr	r3, [r7, #20]
 80074c8:	b2d9      	uxtb	r1, r3
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	1c58      	adds	r0, r3, #1
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	781b      	ldrb	r3, [r3, #0]
 80074d2:	404b      	eors	r3, r1
 80074d4:	4908      	ldr	r1, [pc, #32]	@ (80074f8 <crc32_calc+0x48>)
 80074d6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80074da:	4053      	eors	r3, r2
 80074dc:	617b      	str	r3, [r7, #20]
    while (len--) {
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	1e5a      	subs	r2, r3, #1
 80074e2:	60ba      	str	r2, [r7, #8]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d1ec      	bne.n	80074c2 <crc32_calc+0x12>
    }
    return crc;
 80074e8:	697b      	ldr	r3, [r7, #20]
}
 80074ea:	4618      	mov	r0, r3
 80074ec:	371c      	adds	r7, #28
 80074ee:	46bd      	mov	sp, r7
 80074f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f4:	4770      	bx	lr
 80074f6:	bf00      	nop
 80074f8:	08008300 	.word	0x08008300

080074fc <crc32_c>:
// CRC320xFFFFFFFF0xFFFFFFFF
uint32_t crc32_c(const uint8_t *data, uint32_t len) {
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b082      	sub	sp, #8
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
 8007504:	6039      	str	r1, [r7, #0]
    return crc32_calc(data, len, 0xFFFFFFFF) ^ 0xFFFFFFFF;
 8007506:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800750a:	6839      	ldr	r1, [r7, #0]
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f7ff ffcf 	bl	80074b0 <crc32_calc>
 8007512:	4603      	mov	r3, r0
 8007514:	43db      	mvns	r3, r3
}
 8007516:	4618      	mov	r0, r3
 8007518:	3708      	adds	r7, #8
 800751a:	46bd      	mov	sp, r7
 800751c:	bd80      	pop	{r7, pc}

0800751e <decode_escape>:
// 
// original	escaped
// 0x7E	0x7A 0x55
// 0x7A	0x7A 0xAA
uint32_t decode_escape(uint8_t *dst, const uint8_t *src, uint32_t src_len)
{
 800751e:	b480      	push	{r7}
 8007520:	b087      	sub	sp, #28
 8007522:	af00      	add	r7, sp, #0
 8007524:	60f8      	str	r0, [r7, #12]
 8007526:	60b9      	str	r1, [r7, #8]
 8007528:	607a      	str	r2, [r7, #4]
    uint32_t dst_idx = 0;
 800752a:	2300      	movs	r3, #0
 800752c:	617b      	str	r3, [r7, #20]
    for (uint32_t i = 0; i < src_len; i++)
 800752e:	2300      	movs	r3, #0
 8007530:	613b      	str	r3, [r7, #16]
 8007532:	e059      	b.n	80075e8 <decode_escape+0xca>
    {
    	//  (0x7E)
    	if (i == 0 || i == src_len - 1)
 8007534:	693b      	ldr	r3, [r7, #16]
 8007536:	2b00      	cmp	r3, #0
 8007538:	d004      	beq.n	8007544 <decode_escape+0x26>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	3b01      	subs	r3, #1
 800753e:	693a      	ldr	r2, [r7, #16]
 8007540:	429a      	cmp	r2, r3
 8007542:	d10a      	bne.n	800755a <decode_escape+0x3c>
    	{
    		dst[dst_idx++] = src[i];
 8007544:	68ba      	ldr	r2, [r7, #8]
 8007546:	693b      	ldr	r3, [r7, #16]
 8007548:	441a      	add	r2, r3
 800754a:	697b      	ldr	r3, [r7, #20]
 800754c:	1c59      	adds	r1, r3, #1
 800754e:	6179      	str	r1, [r7, #20]
 8007550:	68f9      	ldr	r1, [r7, #12]
 8007552:	440b      	add	r3, r1
 8007554:	7812      	ldrb	r2, [r2, #0]
 8007556:	701a      	strb	r2, [r3, #0]
    		continue;
 8007558:	e043      	b.n	80075e2 <decode_escape+0xc4>
    	}
    	
    	// 
		if (src[i] == ESCAPE_FLAG && i + 1 < src_len)
 800755a:	68ba      	ldr	r2, [r7, #8]
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	4413      	add	r3, r2
 8007560:	781b      	ldrb	r3, [r3, #0]
 8007562:	2b7a      	cmp	r3, #122	@ 0x7a
 8007564:	d133      	bne.n	80075ce <decode_escape+0xb0>
 8007566:	693b      	ldr	r3, [r7, #16]
 8007568:	3301      	adds	r3, #1
 800756a:	687a      	ldr	r2, [r7, #4]
 800756c:	429a      	cmp	r2, r3
 800756e:	d92e      	bls.n	80075ce <decode_escape+0xb0>
		{
			if (src[i+1] == ESCAPE_7E)
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	3301      	adds	r3, #1
 8007574:	68ba      	ldr	r2, [r7, #8]
 8007576:	4413      	add	r3, r2
 8007578:	781b      	ldrb	r3, [r3, #0]
 800757a:	2b55      	cmp	r3, #85	@ 0x55
 800757c:	d10a      	bne.n	8007594 <decode_escape+0x76>
			{
				dst[dst_idx++] = START_END_FLAG;
 800757e:	697b      	ldr	r3, [r7, #20]
 8007580:	1c5a      	adds	r2, r3, #1
 8007582:	617a      	str	r2, [r7, #20]
 8007584:	68fa      	ldr	r2, [r7, #12]
 8007586:	4413      	add	r3, r2
 8007588:	227e      	movs	r2, #126	@ 0x7e
 800758a:	701a      	strb	r2, [r3, #0]
				i++;
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	3301      	adds	r3, #1
 8007590:	613b      	str	r3, [r7, #16]
			if (src[i+1] == ESCAPE_7E)
 8007592:	e026      	b.n	80075e2 <decode_escape+0xc4>
			}
			else if (src[i+1] == ESCAPE_7A)
 8007594:	693b      	ldr	r3, [r7, #16]
 8007596:	3301      	adds	r3, #1
 8007598:	68ba      	ldr	r2, [r7, #8]
 800759a:	4413      	add	r3, r2
 800759c:	781b      	ldrb	r3, [r3, #0]
 800759e:	2baa      	cmp	r3, #170	@ 0xaa
 80075a0:	d10a      	bne.n	80075b8 <decode_escape+0x9a>
			{
				dst[dst_idx++] = ESCAPE_FLAG;
 80075a2:	697b      	ldr	r3, [r7, #20]
 80075a4:	1c5a      	adds	r2, r3, #1
 80075a6:	617a      	str	r2, [r7, #20]
 80075a8:	68fa      	ldr	r2, [r7, #12]
 80075aa:	4413      	add	r3, r2
 80075ac:	227a      	movs	r2, #122	@ 0x7a
 80075ae:	701a      	strb	r2, [r3, #0]
				i++;
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	3301      	adds	r3, #1
 80075b4:	613b      	str	r3, [r7, #16]
			if (src[i+1] == ESCAPE_7E)
 80075b6:	e014      	b.n	80075e2 <decode_escape+0xc4>
			}
			else
			{
				dst[dst_idx++] = src[i]; // 
 80075b8:	68ba      	ldr	r2, [r7, #8]
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	441a      	add	r2, r3
 80075be:	697b      	ldr	r3, [r7, #20]
 80075c0:	1c59      	adds	r1, r3, #1
 80075c2:	6179      	str	r1, [r7, #20]
 80075c4:	68f9      	ldr	r1, [r7, #12]
 80075c6:	440b      	add	r3, r1
 80075c8:	7812      	ldrb	r2, [r2, #0]
 80075ca:	701a      	strb	r2, [r3, #0]
			if (src[i+1] == ESCAPE_7E)
 80075cc:	e009      	b.n	80075e2 <decode_escape+0xc4>
			}
		}
		else
		{
			dst[dst_idx++] = src[i];
 80075ce:	68ba      	ldr	r2, [r7, #8]
 80075d0:	693b      	ldr	r3, [r7, #16]
 80075d2:	441a      	add	r2, r3
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	1c59      	adds	r1, r3, #1
 80075d8:	6179      	str	r1, [r7, #20]
 80075da:	68f9      	ldr	r1, [r7, #12]
 80075dc:	440b      	add	r3, r1
 80075de:	7812      	ldrb	r2, [r2, #0]
 80075e0:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < src_len; i++)
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	3301      	adds	r3, #1
 80075e6:	613b      	str	r3, [r7, #16]
 80075e8:	693a      	ldr	r2, [r7, #16]
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d3a1      	bcc.n	8007534 <decode_escape+0x16>
		}
    }
    return dst_idx; // 
 80075f0:	697b      	ldr	r3, [r7, #20]
}
 80075f2:	4618      	mov	r0, r3
 80075f4:	371c      	adds	r7, #28
 80075f6:	46bd      	mov	sp, r7
 80075f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fc:	4770      	bx	lr
	...

08007600 <Protocol_IAP_Init>:

// ==================== IAP ====================

void Protocol_IAP_Init(void)
{
 8007600:	b580      	push	{r7, lr}
 8007602:	af00      	add	r7, sp, #0
    iap_started = 0;
 8007604:	4b08      	ldr	r3, [pc, #32]	@ (8007628 <Protocol_IAP_Init+0x28>)
 8007606:	2200      	movs	r2, #0
 8007608:	701a      	strb	r2, [r3, #0]
    iap_write_addr = ApplicationAddress;
 800760a:	4b08      	ldr	r3, [pc, #32]	@ (800762c <Protocol_IAP_Init+0x2c>)
 800760c:	4a08      	ldr	r2, [pc, #32]	@ (8007630 <Protocol_IAP_Init+0x30>)
 800760e:	601a      	str	r2, [r3, #0]
    iap_buf_idx = 0;
 8007610:	4b08      	ldr	r3, [pc, #32]	@ (8007634 <Protocol_IAP_Init+0x34>)
 8007612:	2200      	movs	r2, #0
 8007614:	801a      	strh	r2, [r3, #0]
    iap_total_received = 0;
 8007616:	4b08      	ldr	r3, [pc, #32]	@ (8007638 <Protocol_IAP_Init+0x38>)
 8007618:	2200      	movs	r2, #0
 800761a:	601a      	str	r2, [r3, #0]
    
    SerialPutString("IAP Init OK\r\n");
 800761c:	4807      	ldr	r0, [pc, #28]	@ (800763c <Protocol_IAP_Init+0x3c>)
 800761e:	f7ff fc05 	bl	8006e2c <Serial_PutString>
}
 8007622:	bf00      	nop
 8007624:	bd80      	pop	{r7, pc}
 8007626:	bf00      	nop
 8007628:	200011a0 	.word	0x200011a0
 800762c:	20000028 	.word	0x20000028
 8007630:	0800c000 	.word	0x0800c000
 8007634:	200019a4 	.word	0x200019a4
 8007638:	200019a8 	.word	0x200019a8
 800763c:	0800824c 	.word	0x0800824c

08007640 <Protocol_IAP_GetProgress>:

uint32_t Protocol_IAP_GetProgress(void)
{
 8007640:	b480      	push	{r7}
 8007642:	af00      	add	r7, sp, #0
    return iap_total_received;
 8007644:	4b03      	ldr	r3, [pc, #12]	@ (8007654 <Protocol_IAP_GetProgress+0x14>)
 8007646:	681b      	ldr	r3, [r3, #0]
}
 8007648:	4618      	mov	r0, r3
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr
 8007652:	bf00      	nop
 8007654:	200019a8 	.word	0x200019a8

08007658 <parse_byte>:
// 
// [0x7E] [len(4, LSB)] [version] [receiver] [sender] [data...] [crc(4, LSB)] [0x7E]
static uint8_t crc_bytes[4];

void parse_byte(uint8_t byte)
{
 8007658:	b580      	push	{r7, lr}
 800765a:	b086      	sub	sp, #24
 800765c:	af00      	add	r7, sp, #0
 800765e:	4603      	mov	r3, r0
 8007660:	71fb      	strb	r3, [r7, #7]
    switch (state) {
 8007662:	4b9c      	ldr	r3, [pc, #624]	@ (80078d4 <parse_byte+0x27c>)
 8007664:	781b      	ldrb	r3, [r3, #0]
 8007666:	2b04      	cmp	r3, #4
 8007668:	f200 815d 	bhi.w	8007926 <parse_byte+0x2ce>
 800766c:	a201      	add	r2, pc, #4	@ (adr r2, 8007674 <parse_byte+0x1c>)
 800766e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007672:	bf00      	nop
 8007674:	08007689 	.word	0x08007689
 8007678:	080076ab 	.word	0x080076ab
 800767c:	080076f5 	.word	0x080076f5
 8007680:	08007741 	.word	0x08007741
 8007684:	08007789 	.word	0x08007789
        case STATE_WAIT_START:
            if (byte == START_END_FLAG) {
 8007688:	79fb      	ldrb	r3, [r7, #7]
 800768a:	2b7e      	cmp	r3, #126	@ 0x7e
 800768c:	f040 811e 	bne.w	80078cc <parse_byte+0x274>
                state = STATE_READ_LEN;
 8007690:	4b90      	ldr	r3, [pc, #576]	@ (80078d4 <parse_byte+0x27c>)
 8007692:	2201      	movs	r2, #1
 8007694:	701a      	strb	r2, [r3, #0]
                recv_count = 0;
 8007696:	4b90      	ldr	r3, [pc, #576]	@ (80078d8 <parse_byte+0x280>)
 8007698:	2200      	movs	r2, #0
 800769a:	601a      	str	r2, [r3, #0]
                body_offset = 0;
 800769c:	4b8f      	ldr	r3, [pc, #572]	@ (80078dc <parse_byte+0x284>)
 800769e:	2200      	movs	r2, #0
 80076a0:	601a      	str	r2, [r3, #0]
                body_len = 0;
 80076a2:	4b8f      	ldr	r3, [pc, #572]	@ (80078e0 <parse_byte+0x288>)
 80076a4:	2200      	movs	r2, #0
 80076a6:	601a      	str	r2, [r3, #0]
            }
            break;
 80076a8:	e110      	b.n	80078cc <parse_byte+0x274>

        case STATE_READ_LEN:
            ((uint8_t*)&body_len)[recv_count] = byte;
 80076aa:	4b8b      	ldr	r3, [pc, #556]	@ (80078d8 <parse_byte+0x280>)
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a8c      	ldr	r2, [pc, #560]	@ (80078e0 <parse_byte+0x288>)
 80076b0:	4413      	add	r3, r2
 80076b2:	79fa      	ldrb	r2, [r7, #7]
 80076b4:	701a      	strb	r2, [r3, #0]
            recv_count++;
 80076b6:	4b88      	ldr	r3, [pc, #544]	@ (80078d8 <parse_byte+0x280>)
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	3301      	adds	r3, #1
 80076bc:	4a86      	ldr	r2, [pc, #536]	@ (80078d8 <parse_byte+0x280>)
 80076be:	6013      	str	r3, [r2, #0]
            if (recv_count == 4) {
 80076c0:	4b85      	ldr	r3, [pc, #532]	@ (80078d8 <parse_byte+0x280>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	2b04      	cmp	r3, #4
 80076c6:	f040 8103 	bne.w	80078d0 <parse_byte+0x278>
                if (body_len < 3 || body_len > MAX_FRAME_SIZE - 10) {
 80076ca:	4b85      	ldr	r3, [pc, #532]	@ (80078e0 <parse_byte+0x288>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	2b02      	cmp	r3, #2
 80076d0:	d905      	bls.n	80076de <parse_byte+0x86>
 80076d2:	4b83      	ldr	r3, [pc, #524]	@ (80078e0 <parse_byte+0x288>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	f240 32f6 	movw	r2, #1014	@ 0x3f6
 80076da:	4293      	cmp	r3, r2
 80076dc:	d903      	bls.n	80076e6 <parse_byte+0x8e>
                    state = STATE_WAIT_START;
 80076de:	4b7d      	ldr	r3, [pc, #500]	@ (80078d4 <parse_byte+0x27c>)
 80076e0:	2200      	movs	r2, #0
 80076e2:	701a      	strb	r2, [r3, #0]
                    break;
 80076e4:	e11f      	b.n	8007926 <parse_byte+0x2ce>
                }
                state = STATE_READ_BODY;
 80076e6:	4b7b      	ldr	r3, [pc, #492]	@ (80078d4 <parse_byte+0x27c>)
 80076e8:	2202      	movs	r2, #2
 80076ea:	701a      	strb	r2, [r3, #0]
                recv_count = 0;
 80076ec:	4b7a      	ldr	r3, [pc, #488]	@ (80078d8 <parse_byte+0x280>)
 80076ee:	2200      	movs	r2, #0
 80076f0:	601a      	str	r2, [r3, #0]
            }
            break;
 80076f2:	e0ed      	b.n	80078d0 <parse_byte+0x278>

        case STATE_READ_BODY:
			if (body_offset < body_len && body_offset < MAX_FRAME_SIZE) {
 80076f4:	4b79      	ldr	r3, [pc, #484]	@ (80078dc <parse_byte+0x284>)
 80076f6:	681a      	ldr	r2, [r3, #0]
 80076f8:	4b79      	ldr	r3, [pc, #484]	@ (80078e0 <parse_byte+0x288>)
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	429a      	cmp	r2, r3
 80076fe:	d20c      	bcs.n	800771a <parse_byte+0xc2>
 8007700:	4b76      	ldr	r3, [pc, #472]	@ (80078dc <parse_byte+0x284>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007708:	d207      	bcs.n	800771a <parse_byte+0xc2>
				frame_buf[body_offset++] = byte;
 800770a:	4b74      	ldr	r3, [pc, #464]	@ (80078dc <parse_byte+0x284>)
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	1c5a      	adds	r2, r3, #1
 8007710:	4972      	ldr	r1, [pc, #456]	@ (80078dc <parse_byte+0x284>)
 8007712:	600a      	str	r2, [r1, #0]
 8007714:	4973      	ldr	r1, [pc, #460]	@ (80078e4 <parse_byte+0x28c>)
 8007716:	79fa      	ldrb	r2, [r7, #7]
 8007718:	54ca      	strb	r2, [r1, r3]
			}
			if (body_offset == body_len) {
 800771a:	4b70      	ldr	r3, [pc, #448]	@ (80078dc <parse_byte+0x284>)
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	4b70      	ldr	r3, [pc, #448]	@ (80078e0 <parse_byte+0x288>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	429a      	cmp	r2, r3
 8007724:	f040 80fc 	bne.w	8007920 <parse_byte+0x2c8>
				state = STATE_READ_CRC;
 8007728:	4b6a      	ldr	r3, [pc, #424]	@ (80078d4 <parse_byte+0x27c>)
 800772a:	2203      	movs	r2, #3
 800772c:	701a      	strb	r2, [r3, #0]
				recv_count = 0;
 800772e:	4b6a      	ldr	r3, [pc, #424]	@ (80078d8 <parse_byte+0x280>)
 8007730:	2200      	movs	r2, #0
 8007732:	601a      	str	r2, [r3, #0]
				memset(crc_bytes, 0, 4);  //  CRC 
 8007734:	2204      	movs	r2, #4
 8007736:	2100      	movs	r1, #0
 8007738:	486b      	ldr	r0, [pc, #428]	@ (80078e8 <parse_byte+0x290>)
 800773a:	f000 fb5f 	bl	8007dfc <memset>
			}
            break;
 800773e:	e0ef      	b.n	8007920 <parse_byte+0x2c8>

        case STATE_READ_CRC:

            crc_bytes[recv_count] = byte;
 8007740:	4b65      	ldr	r3, [pc, #404]	@ (80078d8 <parse_byte+0x280>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	4968      	ldr	r1, [pc, #416]	@ (80078e8 <parse_byte+0x290>)
 8007746:	79fa      	ldrb	r2, [r7, #7]
 8007748:	54ca      	strb	r2, [r1, r3]
            recv_count++;
 800774a:	4b63      	ldr	r3, [pc, #396]	@ (80078d8 <parse_byte+0x280>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	3301      	adds	r3, #1
 8007750:	4a61      	ldr	r2, [pc, #388]	@ (80078d8 <parse_byte+0x280>)
 8007752:	6013      	str	r3, [r2, #0]
            if (recv_count == 4) {
 8007754:	4b60      	ldr	r3, [pc, #384]	@ (80078d8 <parse_byte+0x280>)
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	2b04      	cmp	r3, #4
 800775a:	f040 80e3 	bne.w	8007924 <parse_byte+0x2cc>
                // 
                recv_crc = (uint32_t)crc_bytes[0] |
 800775e:	4b62      	ldr	r3, [pc, #392]	@ (80078e8 <parse_byte+0x290>)
 8007760:	781b      	ldrb	r3, [r3, #0]
 8007762:	461a      	mov	r2, r3
                           ((uint32_t)crc_bytes[1] << 8) |
 8007764:	4b60      	ldr	r3, [pc, #384]	@ (80078e8 <parse_byte+0x290>)
 8007766:	785b      	ldrb	r3, [r3, #1]
 8007768:	021b      	lsls	r3, r3, #8
                recv_crc = (uint32_t)crc_bytes[0] |
 800776a:	431a      	orrs	r2, r3
                           ((uint32_t)crc_bytes[2] << 16) |
 800776c:	4b5e      	ldr	r3, [pc, #376]	@ (80078e8 <parse_byte+0x290>)
 800776e:	789b      	ldrb	r3, [r3, #2]
 8007770:	041b      	lsls	r3, r3, #16
                           ((uint32_t)crc_bytes[1] << 8) |
 8007772:	431a      	orrs	r2, r3
                           ((uint32_t)crc_bytes[3] << 24);
 8007774:	4b5c      	ldr	r3, [pc, #368]	@ (80078e8 <parse_byte+0x290>)
 8007776:	78db      	ldrb	r3, [r3, #3]
 8007778:	061b      	lsls	r3, r3, #24
                           ((uint32_t)crc_bytes[2] << 16) |
 800777a:	4313      	orrs	r3, r2
                recv_crc = (uint32_t)crc_bytes[0] |
 800777c:	4a5b      	ldr	r2, [pc, #364]	@ (80078ec <parse_byte+0x294>)
 800777e:	6013      	str	r3, [r2, #0]
                state = STATE_WAIT_END_FLAG;
 8007780:	4b54      	ldr	r3, [pc, #336]	@ (80078d4 <parse_byte+0x27c>)
 8007782:	2204      	movs	r2, #4
 8007784:	701a      	strb	r2, [r3, #0]
            }
            break;
 8007786:	e0cd      	b.n	8007924 <parse_byte+0x2cc>
        case STATE_WAIT_END_FLAG:
            if (byte == START_END_FLAG) {
 8007788:	79fb      	ldrb	r3, [r7, #7]
 800778a:	2b7e      	cmp	r3, #126	@ 0x7e
 800778c:	f040 809a 	bne.w	80078c4 <parse_byte+0x26c>
				//  CRC [body_length(4)] + [frame_buf(body_len)]
				crc_input[0] = (uint8_t)(body_len >> 0);
 8007790:	4b53      	ldr	r3, [pc, #332]	@ (80078e0 <parse_byte+0x288>)
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	b2da      	uxtb	r2, r3
 8007796:	4b56      	ldr	r3, [pc, #344]	@ (80078f0 <parse_byte+0x298>)
 8007798:	701a      	strb	r2, [r3, #0]
				crc_input[1] = (uint8_t)(body_len >> 8);
 800779a:	4b51      	ldr	r3, [pc, #324]	@ (80078e0 <parse_byte+0x288>)
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	0a1b      	lsrs	r3, r3, #8
 80077a0:	b2da      	uxtb	r2, r3
 80077a2:	4b53      	ldr	r3, [pc, #332]	@ (80078f0 <parse_byte+0x298>)
 80077a4:	705a      	strb	r2, [r3, #1]
				crc_input[2] = (uint8_t)(body_len >> 16);
 80077a6:	4b4e      	ldr	r3, [pc, #312]	@ (80078e0 <parse_byte+0x288>)
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	0c1b      	lsrs	r3, r3, #16
 80077ac:	b2da      	uxtb	r2, r3
 80077ae:	4b50      	ldr	r3, [pc, #320]	@ (80078f0 <parse_byte+0x298>)
 80077b0:	709a      	strb	r2, [r3, #2]
				crc_input[3] = (uint8_t)(body_len >> 24);
 80077b2:	4b4b      	ldr	r3, [pc, #300]	@ (80078e0 <parse_byte+0x288>)
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	0e1b      	lsrs	r3, r3, #24
 80077b8:	b2da      	uxtb	r2, r3
 80077ba:	4b4d      	ldr	r3, [pc, #308]	@ (80078f0 <parse_byte+0x298>)
 80077bc:	70da      	strb	r2, [r3, #3]
				memcpy(&crc_input[4], frame_buf, body_len);
 80077be:	4b48      	ldr	r3, [pc, #288]	@ (80078e0 <parse_byte+0x288>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	461a      	mov	r2, r3
 80077c4:	4947      	ldr	r1, [pc, #284]	@ (80078e4 <parse_byte+0x28c>)
 80077c6:	484b      	ldr	r0, [pc, #300]	@ (80078f4 <parse_byte+0x29c>)
 80077c8:	f000 fb44 	bl	8007e54 <memcpy>

				// CRC 
				uint32_t calc_crc = crc32_c(crc_input, 4 + body_len);
 80077cc:	4b44      	ldr	r3, [pc, #272]	@ (80078e0 <parse_byte+0x288>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	3304      	adds	r3, #4
 80077d2:	4619      	mov	r1, r3
 80077d4:	4846      	ldr	r0, [pc, #280]	@ (80078f0 <parse_byte+0x298>)
 80077d6:	f7ff fe91 	bl	80074fc <crc32_c>
 80077da:	6178      	str	r0, [r7, #20]
				
				if (calc_crc == recv_crc) {
 80077dc:	4b43      	ldr	r3, [pc, #268]	@ (80078ec <parse_byte+0x294>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	697a      	ldr	r2, [r7, #20]
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d16b      	bne.n	80078be <parse_byte+0x266>
					// CRC OK! version, receiver, sender3
					uint8_t *firmware_data = &frame_buf[3];
 80077e6:	4b44      	ldr	r3, [pc, #272]	@ (80078f8 <parse_byte+0x2a0>)
 80077e8:	613b      	str	r3, [r7, #16]
					uint32_t data_len = body_len - 3;
 80077ea:	4b3d      	ldr	r3, [pc, #244]	@ (80078e0 <parse_byte+0x288>)
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	3b03      	subs	r3, #3
 80077f0:	60fb      	str	r3, [r7, #12]
					
					if (iap_started && data_len > 0)
 80077f2:	4b42      	ldr	r3, [pc, #264]	@ (80078fc <parse_byte+0x2a4>)
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d064      	beq.n	80078c4 <parse_byte+0x26c>
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d061      	beq.n	80078c4 <parse_byte+0x26c>
					{
						// 
						if (iap_buf_idx + data_len <= sizeof(iap_buffer))
 8007800:	4b3f      	ldr	r3, [pc, #252]	@ (8007900 <parse_byte+0x2a8>)
 8007802:	881b      	ldrh	r3, [r3, #0]
 8007804:	461a      	mov	r2, r3
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	4413      	add	r3, r2
 800780a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800780e:	d852      	bhi.n	80078b6 <parse_byte+0x25e>
						{
							memcpy(&iap_buffer[iap_buf_idx], firmware_data, data_len);
 8007810:	4b3b      	ldr	r3, [pc, #236]	@ (8007900 <parse_byte+0x2a8>)
 8007812:	881b      	ldrh	r3, [r3, #0]
 8007814:	461a      	mov	r2, r3
 8007816:	4b3b      	ldr	r3, [pc, #236]	@ (8007904 <parse_byte+0x2ac>)
 8007818:	4413      	add	r3, r2
 800781a:	68fa      	ldr	r2, [r7, #12]
 800781c:	6939      	ldr	r1, [r7, #16]
 800781e:	4618      	mov	r0, r3
 8007820:	f000 fb18 	bl	8007e54 <memcpy>
							iap_buf_idx += data_len;
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	b29a      	uxth	r2, r3
 8007828:	4b35      	ldr	r3, [pc, #212]	@ (8007900 <parse_byte+0x2a8>)
 800782a:	881b      	ldrh	r3, [r3, #0]
 800782c:	4413      	add	r3, r2
 800782e:	b29a      	uxth	r2, r3
 8007830:	4b33      	ldr	r3, [pc, #204]	@ (8007900 <parse_byte+0x2a8>)
 8007832:	801a      	strh	r2, [r3, #0]
							
							// Flash
							if (iap_buf_idx >= 2)
 8007834:	4b32      	ldr	r3, [pc, #200]	@ (8007900 <parse_byte+0x2a8>)
 8007836:	881b      	ldrh	r3, [r3, #0]
 8007838:	2b01      	cmp	r3, #1
 800783a:	d938      	bls.n	80078ae <parse_byte+0x256>
							{
								uint16_t write_count = iap_buf_idx / 2;
 800783c:	4b30      	ldr	r3, [pc, #192]	@ (8007900 <parse_byte+0x2a8>)
 800783e:	881b      	ldrh	r3, [r3, #0]
 8007840:	085b      	lsrs	r3, r3, #1
 8007842:	817b      	strh	r3, [r7, #10]
								STMFLASH_Write(iap_write_addr, (uint16_t*)iap_buffer, write_count);
 8007844:	4b30      	ldr	r3, [pc, #192]	@ (8007908 <parse_byte+0x2b0>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	897a      	ldrh	r2, [r7, #10]
 800784a:	492e      	ldr	r1, [pc, #184]	@ (8007904 <parse_byte+0x2ac>)
 800784c:	4618      	mov	r0, r3
 800784e:	f000 f9d9 	bl	8007c04 <STMFLASH_Write>
								
								iap_write_addr += write_count * 2;
 8007852:	897b      	ldrh	r3, [r7, #10]
 8007854:	005b      	lsls	r3, r3, #1
 8007856:	461a      	mov	r2, r3
 8007858:	4b2b      	ldr	r3, [pc, #172]	@ (8007908 <parse_byte+0x2b0>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4413      	add	r3, r2
 800785e:	4a2a      	ldr	r2, [pc, #168]	@ (8007908 <parse_byte+0x2b0>)
 8007860:	6013      	str	r3, [r2, #0]
								iap_total_received += write_count * 2;
 8007862:	897b      	ldrh	r3, [r7, #10]
 8007864:	005b      	lsls	r3, r3, #1
 8007866:	461a      	mov	r2, r3
 8007868:	4b28      	ldr	r3, [pc, #160]	@ (800790c <parse_byte+0x2b4>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	4413      	add	r3, r2
 800786e:	4a27      	ldr	r2, [pc, #156]	@ (800790c <parse_byte+0x2b4>)
 8007870:	6013      	str	r3, [r2, #0]
								
								// 
								if (iap_buf_idx % 2)
 8007872:	4b23      	ldr	r3, [pc, #140]	@ (8007900 <parse_byte+0x2a8>)
 8007874:	881b      	ldrh	r3, [r3, #0]
 8007876:	f003 0301 	and.w	r3, r3, #1
 800787a:	b29b      	uxth	r3, r3
 800787c:	2b00      	cmp	r3, #0
 800787e:	d00a      	beq.n	8007896 <parse_byte+0x23e>
								{
									iap_buffer[0] = iap_buffer[iap_buf_idx - 1];
 8007880:	4b1f      	ldr	r3, [pc, #124]	@ (8007900 <parse_byte+0x2a8>)
 8007882:	881b      	ldrh	r3, [r3, #0]
 8007884:	3b01      	subs	r3, #1
 8007886:	4a1f      	ldr	r2, [pc, #124]	@ (8007904 <parse_byte+0x2ac>)
 8007888:	5cd2      	ldrb	r2, [r2, r3]
 800788a:	4b1e      	ldr	r3, [pc, #120]	@ (8007904 <parse_byte+0x2ac>)
 800788c:	701a      	strb	r2, [r3, #0]
									iap_buf_idx = 1;
 800788e:	4b1c      	ldr	r3, [pc, #112]	@ (8007900 <parse_byte+0x2a8>)
 8007890:	2201      	movs	r2, #1
 8007892:	801a      	strh	r2, [r3, #0]
 8007894:	e002      	b.n	800789c <parse_byte+0x244>
								}
								else
								{
									iap_buf_idx = 0;
 8007896:	4b1a      	ldr	r3, [pc, #104]	@ (8007900 <parse_byte+0x2a8>)
 8007898:	2200      	movs	r2, #0
 800789a:	801a      	strh	r2, [r3, #0]
								}
								
								// 
								if ((iap_total_received % 1024) == 0)
 800789c:	4b1b      	ldr	r3, [pc, #108]	@ (800790c <parse_byte+0x2b4>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d102      	bne.n	80078ae <parse_byte+0x256>
								{
									SerialPutString((const uint8_t*)".");
 80078a8:	4819      	ldr	r0, [pc, #100]	@ (8007910 <parse_byte+0x2b8>)
 80078aa:	f7ff fabf 	bl	8006e2c <Serial_PutString>
								}
							}
							
							SerialPutString((const uint8_t*)"OK\r\n");
 80078ae:	4819      	ldr	r0, [pc, #100]	@ (8007914 <parse_byte+0x2bc>)
 80078b0:	f7ff fabc 	bl	8006e2c <Serial_PutString>
 80078b4:	e006      	b.n	80078c4 <parse_byte+0x26c>
						}
						else
						{
							SerialPutString((const uint8_t*)"ERROR: Buffer full\r\n");
 80078b6:	4818      	ldr	r0, [pc, #96]	@ (8007918 <parse_byte+0x2c0>)
 80078b8:	f7ff fab8 	bl	8006e2c <Serial_PutString>
 80078bc:	e002      	b.n	80078c4 <parse_byte+0x26c>
						}
					}
				} else {
					SerialPutString((const uint8_t*)"ERROR: CRC failed\r\n");
 80078be:	4817      	ldr	r0, [pc, #92]	@ (800791c <parse_byte+0x2c4>)
 80078c0:	f7ff fab4 	bl	8006e2c <Serial_PutString>
				}
            }
            state = STATE_WAIT_START;
 80078c4:	4b03      	ldr	r3, [pc, #12]	@ (80078d4 <parse_byte+0x27c>)
 80078c6:	2200      	movs	r2, #0
 80078c8:	701a      	strb	r2, [r3, #0]
            break;
 80078ca:	e02c      	b.n	8007926 <parse_byte+0x2ce>
            break;
 80078cc:	bf00      	nop
 80078ce:	e02a      	b.n	8007926 <parse_byte+0x2ce>
            break;
 80078d0:	bf00      	nop
 80078d2:	e028      	b.n	8007926 <parse_byte+0x2ce>
 80078d4:	2000017c 	.word	0x2000017c
 80078d8:	20000188 	.word	0x20000188
 80078dc:	20000184 	.word	0x20000184
 80078e0:	20000180 	.word	0x20000180
 80078e4:	20000190 	.word	0x20000190
 80078e8:	2000119c 	.word	0x2000119c
 80078ec:	2000018c 	.word	0x2000018c
 80078f0:	20000590 	.word	0x20000590
 80078f4:	20000594 	.word	0x20000594
 80078f8:	20000193 	.word	0x20000193
 80078fc:	200011a0 	.word	0x200011a0
 8007900:	200019a4 	.word	0x200019a4
 8007904:	200011a4 	.word	0x200011a4
 8007908:	20000028 	.word	0x20000028
 800790c:	200019a8 	.word	0x200019a8
 8007910:	0800825c 	.word	0x0800825c
 8007914:	08008260 	.word	0x08008260
 8007918:	08008268 	.word	0x08008268
 800791c:	08008280 	.word	0x08008280
            break;
 8007920:	bf00      	nop
 8007922:	e000      	b.n	8007926 <parse_byte+0x2ce>
            break;
 8007924:	bf00      	nop
    }
}
 8007926:	bf00      	nop
 8007928:	3718      	adds	r7, #24
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}
 800792e:	bf00      	nop

08007930 <Protocol_Receive>:
// 
// buf - len - 
// 0 -1 
int32_t Protocol_Receive(uint8_t *buf, uint32_t len)
{
 8007930:	b580      	push	{r7, lr}
 8007932:	b086      	sub	sp, #24
 8007934:	af00      	add	r7, sp, #0
 8007936:	6078      	str	r0, [r7, #4]
 8007938:	6039      	str	r1, [r7, #0]
	for (uint32_t i = 0; i < len; i++)
 800793a:	2300      	movs	r3, #0
 800793c:	617b      	str	r3, [r7, #20]
 800793e:	e05d      	b.n	80079fc <Protocol_Receive+0xcc>
	{
		uint8_t byte = buf[i];
 8007940:	687a      	ldr	r2, [r7, #4]
 8007942:	697b      	ldr	r3, [r7, #20]
 8007944:	4413      	add	r3, r2
 8007946:	781b      	ldrb	r3, [r3, #0]
 8007948:	73fb      	strb	r3, [r7, #15]
		
		if (!in_frame)
 800794a:	4b31      	ldr	r3, [pc, #196]	@ (8007a10 <Protocol_Receive+0xe0>)
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	2b00      	cmp	r3, #0
 8007950:	d111      	bne.n	8007976 <Protocol_Receive+0x46>
		{
			//  0x7E
			if (byte == 0x7E)
 8007952:	7bfb      	ldrb	r3, [r7, #15]
 8007954:	2b7e      	cmp	r3, #126	@ 0x7e
 8007956:	d14e      	bne.n	80079f6 <Protocol_Receive+0xc6>
			{
				in_frame = 1;
 8007958:	4b2d      	ldr	r3, [pc, #180]	@ (8007a10 <Protocol_Receive+0xe0>)
 800795a:	2201      	movs	r2, #1
 800795c:	701a      	strb	r2, [r3, #0]
				frame_pos = 0;
 800795e:	4b2d      	ldr	r3, [pc, #180]	@ (8007a14 <Protocol_Receive+0xe4>)
 8007960:	2200      	movs	r2, #0
 8007962:	601a      	str	r2, [r3, #0]
				frame_buffer[frame_pos++] = byte;
 8007964:	4b2b      	ldr	r3, [pc, #172]	@ (8007a14 <Protocol_Receive+0xe4>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	1c5a      	adds	r2, r3, #1
 800796a:	492a      	ldr	r1, [pc, #168]	@ (8007a14 <Protocol_Receive+0xe4>)
 800796c:	600a      	str	r2, [r1, #0]
 800796e:	492a      	ldr	r1, [pc, #168]	@ (8007a18 <Protocol_Receive+0xe8>)
 8007970:	7bfa      	ldrb	r2, [r7, #15]
 8007972:	54ca      	strb	r2, [r1, r3]
 8007974:	e03f      	b.n	80079f6 <Protocol_Receive+0xc6>
			}
		}
		else
		{
			// 
			if (frame_pos < MAX_FRAME_SIZE)
 8007976:	4b27      	ldr	r3, [pc, #156]	@ (8007a14 <Protocol_Receive+0xe4>)
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800797e:	d22e      	bcs.n	80079de <Protocol_Receive+0xae>
			{
				frame_buffer[frame_pos++] = byte;
 8007980:	4b24      	ldr	r3, [pc, #144]	@ (8007a14 <Protocol_Receive+0xe4>)
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	1c5a      	adds	r2, r3, #1
 8007986:	4923      	ldr	r1, [pc, #140]	@ (8007a14 <Protocol_Receive+0xe4>)
 8007988:	600a      	str	r2, [r1, #0]
 800798a:	4923      	ldr	r1, [pc, #140]	@ (8007a18 <Protocol_Receive+0xe8>)
 800798c:	7bfa      	ldrb	r2, [r7, #15]
 800798e:	54ca      	strb	r2, [r1, r3]
				// 
				if (byte == 0x7E && frame_pos >= 13)
 8007990:	7bfb      	ldrb	r3, [r7, #15]
 8007992:	2b7e      	cmp	r3, #126	@ 0x7e
 8007994:	d12f      	bne.n	80079f6 <Protocol_Receive+0xc6>
 8007996:	4b1f      	ldr	r3, [pc, #124]	@ (8007a14 <Protocol_Receive+0xe4>)
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	2b0c      	cmp	r3, #12
 800799c:	d92b      	bls.n	80079f6 <Protocol_Receive+0xc6>
				{
					// 
					uint32_t decoded_len = decode_escape(decode_data, frame_buffer, frame_pos);
 800799e:	4b1d      	ldr	r3, [pc, #116]	@ (8007a14 <Protocol_Receive+0xe4>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	461a      	mov	r2, r3
 80079a4:	491c      	ldr	r1, [pc, #112]	@ (8007a18 <Protocol_Receive+0xe8>)
 80079a6:	481d      	ldr	r0, [pc, #116]	@ (8007a1c <Protocol_Receive+0xec>)
 80079a8:	f7ff fdb9 	bl	800751e <decode_escape>
 80079ac:	60b8      	str	r0, [r7, #8]
					
					// 
					for (uint32_t j = 0; j < decoded_len; j++)
 80079ae:	2300      	movs	r3, #0
 80079b0:	613b      	str	r3, [r7, #16]
 80079b2:	e009      	b.n	80079c8 <Protocol_Receive+0x98>
					{
						parse_byte(decode_data[j]);
 80079b4:	4a19      	ldr	r2, [pc, #100]	@ (8007a1c <Protocol_Receive+0xec>)
 80079b6:	693b      	ldr	r3, [r7, #16]
 80079b8:	4413      	add	r3, r2
 80079ba:	781b      	ldrb	r3, [r3, #0]
 80079bc:	4618      	mov	r0, r3
 80079be:	f7ff fe4b 	bl	8007658 <parse_byte>
					for (uint32_t j = 0; j < decoded_len; j++)
 80079c2:	693b      	ldr	r3, [r7, #16]
 80079c4:	3301      	adds	r3, #1
 80079c6:	613b      	str	r3, [r7, #16]
 80079c8:	693a      	ldr	r2, [r7, #16]
 80079ca:	68bb      	ldr	r3, [r7, #8]
 80079cc:	429a      	cmp	r2, r3
 80079ce:	d3f1      	bcc.n	80079b4 <Protocol_Receive+0x84>
					}
					
					// 
					in_frame = 0;
 80079d0:	4b0f      	ldr	r3, [pc, #60]	@ (8007a10 <Protocol_Receive+0xe0>)
 80079d2:	2200      	movs	r2, #0
 80079d4:	701a      	strb	r2, [r3, #0]
					frame_pos = 0;
 80079d6:	4b0f      	ldr	r3, [pc, #60]	@ (8007a14 <Protocol_Receive+0xe4>)
 80079d8:	2200      	movs	r2, #0
 80079da:	601a      	str	r2, [r3, #0]
 80079dc:	e00b      	b.n	80079f6 <Protocol_Receive+0xc6>
				}
			}
			else
			{
				// 
				SerialPutString((const uint8_t*)"Frame buffer overflow!\r\n");
 80079de:	4810      	ldr	r0, [pc, #64]	@ (8007a20 <Protocol_Receive+0xf0>)
 80079e0:	f7ff fa24 	bl	8006e2c <Serial_PutString>
				in_frame = 0;
 80079e4:	4b0a      	ldr	r3, [pc, #40]	@ (8007a10 <Protocol_Receive+0xe0>)
 80079e6:	2200      	movs	r2, #0
 80079e8:	701a      	strb	r2, [r3, #0]
				frame_pos = 0;
 80079ea:	4b0a      	ldr	r3, [pc, #40]	@ (8007a14 <Protocol_Receive+0xe4>)
 80079ec:	2200      	movs	r2, #0
 80079ee:	601a      	str	r2, [r3, #0]
				return -1;
 80079f0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80079f4:	e007      	b.n	8007a06 <Protocol_Receive+0xd6>
	for (uint32_t i = 0; i < len; i++)
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	3301      	adds	r3, #1
 80079fa:	617b      	str	r3, [r7, #20]
 80079fc:	697a      	ldr	r2, [r7, #20]
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	429a      	cmp	r2, r3
 8007a02:	d39d      	bcc.n	8007940 <Protocol_Receive+0x10>
			}
		}
	}
	return 0;
 8007a04:	2300      	movs	r3, #0
}
 8007a06:	4618      	mov	r0, r3
 8007a08:	3718      	adds	r7, #24
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	bd80      	pop	{r7, pc}
 8007a0e:	bf00      	nop
 8007a10:	20001198 	.word	0x20001198
 8007a14:	20001194 	.word	0x20001194
 8007a18:	20000994 	.word	0x20000994
 8007a1c:	20000d94 	.word	0x20000d94
 8007a20:	08008294 	.word	0x08008294

08007a24 <STMFLASH_ReadHalfWord>:
  * @note   This function can be used for STM32H5 devices.
  * @param  faddr: The address to be read (the multiple of the address, which is 2)
  * @retval Value of specified address
  */
uint16_t STMFLASH_ReadHalfWord(uint32_t faddr)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
	return *(uint16_t*)faddr;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	881b      	ldrh	r3, [r3, #0]
}
 8007a30:	4618      	mov	r0, r3
 8007a32:	370c      	adds	r7, #12
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr

08007a3c <STMFLASH_Write_NoCheck>:
  * @param  pBuffer: The pointer to the data.
  * @param  NumToWrite:  The number of half words written
  * @retval None
  */
static void STMFLASH_Write_NoCheck(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
{ 			  
 8007a3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a40:	b0a9      	sub	sp, #164	@ 0xa4
 8007a42:	af00      	add	r7, sp, #0
 8007a44:	6778      	str	r0, [r7, #116]	@ 0x74
 8007a46:	6739      	str	r1, [r7, #112]	@ 0x70
 8007a48:	4613      	mov	r3, r2
 8007a4a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
	uint16_t i;
	uint64_t qw_data[2]; // 128-bit = 2 x 64-bit
	// STM32H5 requires 128-bit (quadword) programming, 16-byte aligned
	// Process 8 halfwords (16 bytes) at a time
	for(i=0; i<NumToWrite; i+=8)
 8007a4e:	2300      	movs	r3, #0
 8007a50:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8007a54:	e0c9      	b.n	8007bea <STMFLASH_Write_NoCheck+0x1ae>
	{
		// Prepare temp buffer with 0xFFFF padding
		uint16_t temp[8] = {0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF, 0xFFFF};
 8007a56:	4b6a      	ldr	r3, [pc, #424]	@ (8007c00 <STMFLASH_Write_NoCheck+0x1c4>)
 8007a58:	f107 0478 	add.w	r4, r7, #120	@ 0x78
 8007a5c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007a5e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		// Copy available halfwords
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8007a62:	2300      	movs	r3, #0
 8007a64:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
 8007a68:	e016      	b.n	8007a98 <STMFLASH_Write_NoCheck+0x5c>
			temp[j] = pBuffer[i+j];
 8007a6a:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 8007a6e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007a72:	4413      	add	r3, r2
 8007a74:	005a      	lsls	r2, r3, #1
 8007a76:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007a78:	441a      	add	r2, r3
 8007a7a:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007a7e:	8812      	ldrh	r2, [r2, #0]
 8007a80:	005b      	lsls	r3, r3, #1
 8007a82:	3338      	adds	r3, #56	@ 0x38
 8007a84:	f107 0168 	add.w	r1, r7, #104	@ 0x68
 8007a88:	440b      	add	r3, r1
 8007a8a:	f823 2c28 	strh.w	r2, [r3, #-40]
		for(uint16_t j=0; j<8 && (i+j)<NumToWrite; j++) {
 8007a8e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007a92:	3301      	adds	r3, #1
 8007a94:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
 8007a98:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007a9c:	2b07      	cmp	r3, #7
 8007a9e:	d808      	bhi.n	8007ab2 <STMFLASH_Write_NoCheck+0x76>
 8007aa0:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 8007aa4:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8007aa8:	441a      	add	r2, r3
 8007aaa:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	dbdb      	blt.n	8007a6a <STMFLASH_Write_NoCheck+0x2e>
		}
		// Pack 8 halfwords into two 64-bit words (128-bit total)
		qw_data[0] = ((uint64_t)temp[0])       |
 8007ab2:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8007ab6:	b29b      	uxth	r3, r3
 8007ab8:	2200      	movs	r2, #0
 8007aba:	663b      	str	r3, [r7, #96]	@ 0x60
 8007abc:	667a      	str	r2, [r7, #100]	@ 0x64
		             ((uint64_t)temp[1] << 16) |
 8007abe:	f8b7 307a 	ldrh.w	r3, [r7, #122]	@ 0x7a
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007ac8:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007aca:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007ace:	460b      	mov	r3, r1
 8007ad0:	0c1b      	lsrs	r3, r3, #16
 8007ad2:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ad4:	460b      	mov	r3, r1
 8007ad6:	041b      	lsls	r3, r3, #16
 8007ad8:	643b      	str	r3, [r7, #64]	@ 0x40
		qw_data[0] = ((uint64_t)temp[0])       |
 8007ada:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007adc:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	@ 0x40
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ae6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ae8:	460a      	mov	r2, r1
 8007aea:	4313      	orrs	r3, r2
 8007aec:	65fb      	str	r3, [r7, #92]	@ 0x5c
		             ((uint64_t)temp[2] << 32) |
 8007aee:	f8b7 307c 	ldrh.w	r3, [r7, #124]	@ 0x7c
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	2200      	movs	r2, #0
 8007af6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007af8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007afa:	f04f 0200 	mov.w	r2, #0
 8007afe:	f04f 0300 	mov.w	r3, #0
 8007b02:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007b04:	000b      	movs	r3, r1
 8007b06:	2200      	movs	r2, #0
		             ((uint64_t)temp[1] << 16) |
 8007b08:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8007b0a:	4311      	orrs	r1, r2
 8007b0c:	6539      	str	r1, [r7, #80]	@ 0x50
 8007b0e:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8007b10:	430b      	orrs	r3, r1
 8007b12:	657b      	str	r3, [r7, #84]	@ 0x54
		             ((uint64_t)temp[3] << 48);
 8007b14:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8007b18:	b29b      	uxth	r3, r3
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8007b1e:	637a      	str	r2, [r7, #52]	@ 0x34
 8007b20:	f04f 0200 	mov.w	r2, #0
 8007b24:	f04f 0300 	mov.w	r3, #0
 8007b28:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007b2a:	040b      	lsls	r3, r1, #16
 8007b2c:	2200      	movs	r2, #0
		             ((uint64_t)temp[2] << 32) |
 8007b2e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8007b30:	4311      	orrs	r1, r2
 8007b32:	62b9      	str	r1, [r7, #40]	@ 0x28
 8007b34:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007b36:	430b      	orrs	r3, r1
 8007b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
		qw_data[0] = ((uint64_t)temp[0])       |
 8007b3a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 8007b3e:	e9c7 3422 	strd	r3, r4, [r7, #136]	@ 0x88
		qw_data[1] = ((uint64_t)temp[4])       |
 8007b42:	f8b7 3080 	ldrh.w	r3, [r7, #128]	@ 0x80
 8007b46:	b29b      	uxth	r3, r3
 8007b48:	2200      	movs	r2, #0
 8007b4a:	623b      	str	r3, [r7, #32]
 8007b4c:	627a      	str	r2, [r7, #36]	@ 0x24
		             ((uint64_t)temp[5] << 16) |
 8007b4e:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8007b52:	b29b      	uxth	r3, r3
 8007b54:	2200      	movs	r2, #0
 8007b56:	61bb      	str	r3, [r7, #24]
 8007b58:	61fa      	str	r2, [r7, #28]
 8007b5a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007b5e:	460b      	mov	r3, r1
 8007b60:	0c1e      	lsrs	r6, r3, #16
 8007b62:	460b      	mov	r3, r1
 8007b64:	041d      	lsls	r5, r3, #16
		qw_data[1] = ((uint64_t)temp[4])       |
 8007b66:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007b6a:	460b      	mov	r3, r1
 8007b6c:	ea43 0a05 	orr.w	sl, r3, r5
 8007b70:	4613      	mov	r3, r2
 8007b72:	ea43 0b06 	orr.w	fp, r3, r6
		             ((uint64_t)temp[6] << 32) |
 8007b76:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 8007b7a:	b29b      	uxth	r3, r3
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	613b      	str	r3, [r7, #16]
 8007b80:	617a      	str	r2, [r7, #20]
 8007b82:	f04f 0200 	mov.w	r2, #0
 8007b86:	f04f 0300 	mov.w	r3, #0
 8007b8a:	6939      	ldr	r1, [r7, #16]
 8007b8c:	000b      	movs	r3, r1
 8007b8e:	2200      	movs	r2, #0
		             ((uint64_t)temp[5] << 16) |
 8007b90:	ea4a 0802 	orr.w	r8, sl, r2
 8007b94:	ea4b 0903 	orr.w	r9, fp, r3
		             ((uint64_t)temp[7] << 48);
 8007b98:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8007b9c:	b29b      	uxth	r3, r3
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	60bb      	str	r3, [r7, #8]
 8007ba2:	60fa      	str	r2, [r7, #12]
 8007ba4:	f04f 0200 	mov.w	r2, #0
 8007ba8:	f04f 0300 	mov.w	r3, #0
 8007bac:	68b9      	ldr	r1, [r7, #8]
 8007bae:	040b      	lsls	r3, r1, #16
 8007bb0:	2200      	movs	r2, #0
		             ((uint64_t)temp[6] << 32) |
 8007bb2:	ea48 0102 	orr.w	r1, r8, r2
 8007bb6:	6039      	str	r1, [r7, #0]
 8007bb8:	ea49 0303 	orr.w	r3, r9, r3
 8007bbc:	607b      	str	r3, [r7, #4]
		qw_data[1] = ((uint64_t)temp[4])       |
 8007bbe:	e9d7 3400 	ldrd	r3, r4, [r7]
 8007bc2:	e9c7 3424 	strd	r3, r4, [r7, #144]	@ 0x90
		
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_QUADWORD, WriteAddr, (uint32_t)qw_data) != HAL_OK) {
 8007bc6:	f107 0388 	add.w	r3, r7, #136	@ 0x88
 8007bca:	461a      	mov	r2, r3
 8007bcc:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 8007bce:	2002      	movs	r0, #2
 8007bd0:	f7f9 fbb6 	bl	8001340 <HAL_FLASH_Program>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d10e      	bne.n	8007bf8 <STMFLASH_Write_NoCheck+0x1bc>
			return; // Write failed
		}
		WriteAddr += 16; // Advance by 16 bytes
 8007bda:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007bdc:	3310      	adds	r3, #16
 8007bde:	677b      	str	r3, [r7, #116]	@ 0x74
	for(i=0; i<NumToWrite; i+=8)
 8007be0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8007be4:	3308      	adds	r3, #8
 8007be6:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
 8007bea:	f8b7 209e 	ldrh.w	r2, [r7, #158]	@ 0x9e
 8007bee:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 8007bf2:	429a      	cmp	r2, r3
 8007bf4:	f4ff af2f 	bcc.w	8007a56 <STMFLASH_Write_NoCheck+0x1a>
	}
} 
 8007bf8:	37a4      	adds	r7, #164	@ 0xa4
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c00:	080082b0 	.word	0x080082b0

08007c04 <STMFLASH_Write>:
  * @param  buffer: The pointer to the data.
  * @param  count:  The number of half words written
  * @retval None
  */
void STMFLASH_Write(uint32_t WriteAddr,uint16_t *pBuffer,uint16_t NumToWrite)
{
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b08e      	sub	sp, #56	@ 0x38
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	60f8      	str	r0, [r7, #12]
 8007c0c:	60b9      	str	r1, [r7, #8]
 8007c0e:	4613      	mov	r3, r2
 8007c10:	80fb      	strh	r3, [r7, #6]
	uint16_t secoff;	   //(16)
	uint16_t secremain; //?(16)	   
 	uint16_t i;    
	uint32_t offaddr;   //0X08000000?
	// Check if address is within valid flash range (STM32H503: 128KB total)
	if(WriteAddr<STM32_FLASH_BASE || WriteAddr>=(STM32_FLASH_BASE+0x20000))return;//
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007c18:	f0c0 80c3 	bcc.w	8007da2 <STMFLASH_Write+0x19e>
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	4a63      	ldr	r2, [pc, #396]	@ (8007dac <STMFLASH_Write+0x1a8>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	f200 80be 	bhi.w	8007da2 <STMFLASH_Write+0x19e>
	HAL_FLASH_Unlock();						//
 8007c26:	f7f9 fbc9 	bl	80013bc <HAL_FLASH_Unlock>
	offaddr=WriteAddr-STM32_FLASH_BASE;		//.
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8007c30:	62bb      	str	r3, [r7, #40]	@ 0x28
	secpos=offaddr/STM_SECTOR_SIZE;			//  0~127 for STM32F103RBT6
 8007c32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c34:	0b5b      	lsrs	r3, r3, #13
 8007c36:	637b      	str	r3, [r7, #52]	@ 0x34
	secoff=(offaddr%STM_SECTOR_SIZE)/2;		//(2.)
 8007c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c3a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007c3e:	085b      	lsrs	r3, r3, #1
 8007c40:	867b      	strh	r3, [r7, #50]	@ 0x32
	secremain=STM_SECTOR_SIZE/2-secoff;		//   
 8007c42:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007c44:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8007c48:	863b      	strh	r3, [r7, #48]	@ 0x30
	if(NumToWrite<=secremain)secremain=NumToWrite;//
 8007c4a:	88fa      	ldrh	r2, [r7, #6]
 8007c4c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d801      	bhi.n	8007c56 <STMFLASH_Write+0x52>
 8007c52:	88fb      	ldrh	r3, [r7, #6]
 8007c54:	863b      	strh	r3, [r7, #48]	@ 0x30
	while(1) 
	{	
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);//
 8007c56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c58:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8007c5c:	035b      	lsls	r3, r3, #13
 8007c5e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007c62:	4953      	ldr	r1, [pc, #332]	@ (8007db0 <STMFLASH_Write+0x1ac>)
 8007c64:	4618      	mov	r0, r3
 8007c66:	f000 f8a7 	bl	8007db8 <STMFLASH_Read>
		for(i=0;i<secremain;i++)//
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007c6e:	e00c      	b.n	8007c8a <STMFLASH_Write+0x86>
		{
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;//  	  
 8007c70:	8e7a      	ldrh	r2, [r7, #50]	@ 0x32
 8007c72:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007c74:	4413      	add	r3, r2
 8007c76:	4a4e      	ldr	r2, [pc, #312]	@ (8007db0 <STMFLASH_Write+0x1ac>)
 8007c78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d107      	bne.n	8007c94 <STMFLASH_Write+0x90>
		for(i=0;i<secremain;i++)//
 8007c84:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007c86:	3301      	adds	r3, #1
 8007c88:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007c8a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007c8c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007c8e:	429a      	cmp	r2, r3
 8007c90:	d3ee      	bcc.n	8007c70 <STMFLASH_Write+0x6c>
 8007c92:	e000      	b.n	8007c96 <STMFLASH_Write+0x92>
			if(STMFLASH_BUF[secoff+i]!=0XFFFF)break;//  	  
 8007c94:	bf00      	nop
		}
		if(i<secremain)//
 8007c96:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007c98:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007c9a:	429a      	cmp	r2, r3
 8007c9c:	d254      	bcs.n	8007d48 <STMFLASH_Write+0x144>
		{
			HAL_FLASH_Unlock();
 8007c9e:	f7f9 fb8d 	bl	80013bc <HAL_FLASH_Unlock>
			FLASH_EraseInitTypeDef EraseInitStruct;
			uint32_t SectorError = 0;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	617b      	str	r3, [r7, #20]
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8007ca6:	2304      	movs	r3, #4
 8007ca8:	61bb      	str	r3, [r7, #24]
			EraseInitStruct.Banks     = FLASH_BANK_1;
 8007caa:	2301      	movs	r3, #1
 8007cac:	61fb      	str	r3, [r7, #28]
			EraseInitStruct.Sector    = secpos;   //  8KB ?
 8007cae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007cb0:	623b      	str	r3, [r7, #32]
			EraseInitStruct.NbSectors = 1;
 8007cb2:	2301      	movs	r3, #1
 8007cb4:	627b      	str	r3, [r7, #36]	@ 0x24
			__HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8007cb6:	4b3f      	ldr	r3, [pc, #252]	@ (8007db4 <STMFLASH_Write+0x1b0>)
 8007cb8:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8007cbc:	4a3d      	ldr	r2, [pc, #244]	@ (8007db4 <STMFLASH_Write+0x1b0>)
 8007cbe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007cc2:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100
 8007cc6:	4b3b      	ldr	r3, [pc, #236]	@ (8007db4 <STMFLASH_Write+0x1b0>)
 8007cc8:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8007ccc:	4a39      	ldr	r2, [pc, #228]	@ (8007db4 <STMFLASH_Write+0x1b0>)
 8007cce:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007cd2:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
 8007cd6:	4b37      	ldr	r3, [pc, #220]	@ (8007db4 <STMFLASH_Write+0x1b0>)
 8007cd8:	f44f 021e 	mov.w	r2, #10354688	@ 0x9e0000
 8007cdc:	631a      	str	r2, [r3, #48]	@ 0x30
			if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK) {
 8007cde:	f107 0214 	add.w	r2, r7, #20
 8007ce2:	f107 0318 	add.w	r3, r7, #24
 8007ce6:	4611      	mov	r1, r2
 8007ce8:	4618      	mov	r0, r3
 8007cea:	f7f9 fc4d 	bl	8001588 <HAL_FLASHEx_Erase>
 8007cee:	4603      	mov	r3, r0
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d002      	beq.n	8007cfa <STMFLASH_Write+0xf6>
				HAL_FLASH_Lock();
 8007cf4:	f7f9 fb88 	bl	8001408 <HAL_FLASH_Lock>
 8007cf8:	e054      	b.n	8007da4 <STMFLASH_Write+0x1a0>
				return; //  SectorError
			}
			// ?0xFFFF?
			memset(STMFLASH_BUF, 0xFFFF, sizeof(STMFLASH_BUF));
 8007cfa:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007cfe:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8007d02:	482b      	ldr	r0, [pc, #172]	@ (8007db0 <STMFLASH_Write+0x1ac>)
 8007d04:	f000 f87a 	bl	8007dfc <memset>
			for(i=0;i<secremain;i++)//
 8007d08:	2300      	movs	r3, #0
 8007d0a:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007d0c:	e00d      	b.n	8007d2a <STMFLASH_Write+0x126>
			{
				STMFLASH_BUF[i+secoff]=pBuffer[i];	  
 8007d0e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007d10:	005b      	lsls	r3, r3, #1
 8007d12:	68ba      	ldr	r2, [r7, #8]
 8007d14:	441a      	add	r2, r3
 8007d16:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8007d18:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8007d1a:	440b      	add	r3, r1
 8007d1c:	8811      	ldrh	r1, [r2, #0]
 8007d1e:	4a24      	ldr	r2, [pc, #144]	@ (8007db0 <STMFLASH_Write+0x1ac>)
 8007d20:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for(i=0;i<secremain;i++)//
 8007d24:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8007d26:	3301      	adds	r3, #1
 8007d28:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8007d2a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8007d2c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007d2e:	429a      	cmp	r2, r3
 8007d30:	d3ed      	bcc.n	8007d0e <STMFLASH_Write+0x10a>
			}
			STMFLASH_Write_NoCheck(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);//
 8007d32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d34:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8007d38:	035b      	lsls	r3, r3, #13
 8007d3a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8007d3e:	491c      	ldr	r1, [pc, #112]	@ (8007db0 <STMFLASH_Write+0x1ac>)
 8007d40:	4618      	mov	r0, r3
 8007d42:	f7ff fe7b 	bl	8007a3c <STMFLASH_Write_NoCheck>
 8007d46:	e007      	b.n	8007d58 <STMFLASH_Write+0x154>

		}else {
			HAL_FLASH_Unlock();
 8007d48:	f7f9 fb38 	bl	80013bc <HAL_FLASH_Unlock>
			STMFLASH_Write_NoCheck(WriteAddr,pBuffer,secremain);//,.
 8007d4c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007d4e:	461a      	mov	r2, r3
 8007d50:	68b9      	ldr	r1, [r7, #8]
 8007d52:	68f8      	ldr	r0, [r7, #12]
 8007d54:	f7ff fe72 	bl	8007a3c <STMFLASH_Write_NoCheck>

		}				   
		if(NumToWrite==secremain)break;//??
 8007d58:	88fa      	ldrh	r2, [r7, #6]
 8007d5a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	d01c      	beq.n	8007d9a <STMFLASH_Write+0x196>
		else//
		{
			secpos++;				//1		
 8007d60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007d62:	3301      	adds	r3, #1
 8007d64:	637b      	str	r3, [r7, #52]	@ 0x34
			secoff=0;				//0 	 
 8007d66:	2300      	movs	r3, #0
 8007d68:	867b      	strh	r3, [r7, #50]	@ 0x32
		   	pBuffer+=secremain;  	//
 8007d6a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007d6c:	005b      	lsls	r3, r3, #1
 8007d6e:	68ba      	ldr	r2, [r7, #8]
 8007d70:	4413      	add	r3, r2
 8007d72:	60bb      	str	r3, [r7, #8]
			WriteAddr+=secremain;	//	   
 8007d74:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007d76:	68fa      	ldr	r2, [r7, #12]
 8007d78:	4413      	add	r3, r2
 8007d7a:	60fb      	str	r3, [r7, #12]
		   	NumToWrite-=secremain;	//(16)
 8007d7c:	88fa      	ldrh	r2, [r7, #6]
 8007d7e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8007d80:	1ad3      	subs	r3, r2, r3
 8007d82:	80fb      	strh	r3, [r7, #6]
			if(NumToWrite>(STM_SECTOR_SIZE/2))secremain=STM_SECTOR_SIZE/2;//
 8007d84:	88fb      	ldrh	r3, [r7, #6]
 8007d86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007d8a:	d903      	bls.n	8007d94 <STMFLASH_Write+0x190>
 8007d8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007d90:	863b      	strh	r3, [r7, #48]	@ 0x30
 8007d92:	e760      	b.n	8007c56 <STMFLASH_Write+0x52>
			else secremain=NumToWrite;//
 8007d94:	88fb      	ldrh	r3, [r7, #6]
 8007d96:	863b      	strh	r3, [r7, #48]	@ 0x30
		STMFLASH_Read(secpos*STM_SECTOR_SIZE+STM32_FLASH_BASE,STMFLASH_BUF,STM_SECTOR_SIZE/2);//
 8007d98:	e75d      	b.n	8007c56 <STMFLASH_Write+0x52>
		if(NumToWrite==secremain)break;//??
 8007d9a:	bf00      	nop
		}	 
	};	
	HAL_FLASH_Lock();//
 8007d9c:	f7f9 fb34 	bl	8001408 <HAL_FLASH_Lock>
 8007da0:	e000      	b.n	8007da4 <STMFLASH_Write+0x1a0>
	if(WriteAddr<STM32_FLASH_BASE || WriteAddr>=(STM32_FLASH_BASE+0x20000))return;//
 8007da2:	bf00      	nop
}
 8007da4:	3738      	adds	r7, #56	@ 0x38
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}
 8007daa:	bf00      	nop
 8007dac:	0801ffff 	.word	0x0801ffff
 8007db0:	200019ac 	.word	0x200019ac
 8007db4:	40022000 	.word	0x40022000

08007db8 <STMFLASH_Read>:
  * @param  pBuffer: The pointer to the data.
  * @param  NumToWrite:  The number of half words written(16bit)
  * @retval None
  */
void STMFLASH_Read(uint32_t ReadAddr,uint16_t *pBuffer,uint16_t NumToRead)
{
 8007db8:	b590      	push	{r4, r7, lr}
 8007dba:	b087      	sub	sp, #28
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	60f8      	str	r0, [r7, #12]
 8007dc0:	60b9      	str	r1, [r7, #8]
 8007dc2:	4613      	mov	r3, r2
 8007dc4:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	for(i=0;i<NumToRead;i++)
 8007dc6:	2300      	movs	r3, #0
 8007dc8:	82fb      	strh	r3, [r7, #22]
 8007dca:	e00e      	b.n	8007dea <STMFLASH_Read+0x32>
	{
		pBuffer[i]=STMFLASH_ReadHalfWord(ReadAddr);//2.
 8007dcc:	8afb      	ldrh	r3, [r7, #22]
 8007dce:	005b      	lsls	r3, r3, #1
 8007dd0:	68ba      	ldr	r2, [r7, #8]
 8007dd2:	18d4      	adds	r4, r2, r3
 8007dd4:	68f8      	ldr	r0, [r7, #12]
 8007dd6:	f7ff fe25 	bl	8007a24 <STMFLASH_ReadHalfWord>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	8023      	strh	r3, [r4, #0]
		ReadAddr+=2;//2.	
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	3302      	adds	r3, #2
 8007de2:	60fb      	str	r3, [r7, #12]
	for(i=0;i<NumToRead;i++)
 8007de4:	8afb      	ldrh	r3, [r7, #22]
 8007de6:	3301      	adds	r3, #1
 8007de8:	82fb      	strh	r3, [r7, #22]
 8007dea:	8afa      	ldrh	r2, [r7, #22]
 8007dec:	88fb      	ldrh	r3, [r7, #6]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d3ec      	bcc.n	8007dcc <STMFLASH_Read+0x14>
	}
}
 8007df2:	bf00      	nop
 8007df4:	bf00      	nop
 8007df6:	371c      	adds	r7, #28
 8007df8:	46bd      	mov	sp, r7
 8007dfa:	bd90      	pop	{r4, r7, pc}

08007dfc <memset>:
 8007dfc:	4402      	add	r2, r0
 8007dfe:	4603      	mov	r3, r0
 8007e00:	4293      	cmp	r3, r2
 8007e02:	d100      	bne.n	8007e06 <memset+0xa>
 8007e04:	4770      	bx	lr
 8007e06:	f803 1b01 	strb.w	r1, [r3], #1
 8007e0a:	e7f9      	b.n	8007e00 <memset+0x4>

08007e0c <__libc_init_array>:
 8007e0c:	b570      	push	{r4, r5, r6, lr}
 8007e0e:	4d0d      	ldr	r5, [pc, #52]	@ (8007e44 <__libc_init_array+0x38>)
 8007e10:	2600      	movs	r6, #0
 8007e12:	4c0d      	ldr	r4, [pc, #52]	@ (8007e48 <__libc_init_array+0x3c>)
 8007e14:	1b64      	subs	r4, r4, r5
 8007e16:	10a4      	asrs	r4, r4, #2
 8007e18:	42a6      	cmp	r6, r4
 8007e1a:	d109      	bne.n	8007e30 <__libc_init_array+0x24>
 8007e1c:	4d0b      	ldr	r5, [pc, #44]	@ (8007e4c <__libc_init_array+0x40>)
 8007e1e:	2600      	movs	r6, #0
 8007e20:	4c0b      	ldr	r4, [pc, #44]	@ (8007e50 <__libc_init_array+0x44>)
 8007e22:	f000 f825 	bl	8007e70 <_init>
 8007e26:	1b64      	subs	r4, r4, r5
 8007e28:	10a4      	asrs	r4, r4, #2
 8007e2a:	42a6      	cmp	r6, r4
 8007e2c:	d105      	bne.n	8007e3a <__libc_init_array+0x2e>
 8007e2e:	bd70      	pop	{r4, r5, r6, pc}
 8007e30:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e34:	3601      	adds	r6, #1
 8007e36:	4798      	blx	r3
 8007e38:	e7ee      	b.n	8007e18 <__libc_init_array+0xc>
 8007e3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e3e:	3601      	adds	r6, #1
 8007e40:	4798      	blx	r3
 8007e42:	e7f2      	b.n	8007e2a <__libc_init_array+0x1e>
 8007e44:	08008708 	.word	0x08008708
 8007e48:	08008708 	.word	0x08008708
 8007e4c:	08008708 	.word	0x08008708
 8007e50:	0800870c 	.word	0x0800870c

08007e54 <memcpy>:
 8007e54:	440a      	add	r2, r1
 8007e56:	1e43      	subs	r3, r0, #1
 8007e58:	4291      	cmp	r1, r2
 8007e5a:	d100      	bne.n	8007e5e <memcpy+0xa>
 8007e5c:	4770      	bx	lr
 8007e5e:	b510      	push	{r4, lr}
 8007e60:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e64:	4291      	cmp	r1, r2
 8007e66:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e6a:	d1f9      	bne.n	8007e60 <memcpy+0xc>
 8007e6c:	bd10      	pop	{r4, pc}
	...

08007e70 <_init>:
 8007e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e72:	bf00      	nop
 8007e74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e76:	bc08      	pop	{r3}
 8007e78:	469e      	mov	lr, r3
 8007e7a:	4770      	bx	lr

08007e7c <_fini>:
 8007e7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e7e:	bf00      	nop
 8007e80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e82:	bc08      	pop	{r3}
 8007e84:	469e      	mov	lr, r3
 8007e86:	4770      	bx	lr
