PPA Report for priority_pattern_matcher.v (Module: priority_pattern_matcher)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 15
FF Count: 17
IO Count: 47
Cell Count: 169

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 983.28 MHz
Reg-to-Reg Critical Path Delay: 0.887 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
