/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [24:0] _03_;
  reg [12:0] _04_;
  reg [11:0] _05_;
  wire [7:0] _06_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [13:0] celloutsig_0_2z;
  wire [14:0] celloutsig_0_4z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [23:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire [17:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(in_data[74] & in_data[11]);
  assign celloutsig_0_15z = ~(celloutsig_0_6z[4] & _00_);
  assign celloutsig_0_18z = ~(celloutsig_0_0z[0] & _01_);
  assign celloutsig_1_0z = ~(in_data[147] & in_data[189]);
  assign celloutsig_1_6z = ~(_02_ & celloutsig_1_3z[20]);
  assign celloutsig_1_11z = !(celloutsig_1_3z[2] ? celloutsig_1_4z : celloutsig_1_3z[21]);
  assign celloutsig_1_4z = !(celloutsig_1_3z[10] ? celloutsig_1_1z : celloutsig_1_2z[8]);
  assign celloutsig_1_18z = ~((celloutsig_1_9z[11] | celloutsig_1_8z[0]) & celloutsig_1_17z);
  assign celloutsig_1_1z = ~((in_data[128] | celloutsig_1_0z) & celloutsig_1_0z);
  reg [24:0] _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _16_ <= 25'h0000000;
    else _16_ <= { in_data[64:41], celloutsig_0_1z };
  assign { _03_[24:7], _01_, _00_, _03_[4:0] } = _16_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _04_ <= 13'h0000;
    else _04_ <= celloutsig_0_4z[14:2];
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _05_ <= 12'h000;
    else _05_ <= { celloutsig_0_2z[12:4], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z };
  reg [7:0] _19_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 8'h00;
    else _19_ <= { in_data[164:158], celloutsig_1_1z };
  assign { _06_[7:3], _02_, _06_[1:0] } = _19_;
  assign celloutsig_0_0z = in_data[64:60] / { 1'h1, in_data[61:58] };
  assign celloutsig_1_19z = celloutsig_1_15z[8:6] / { 1'h1, in_data[165], celloutsig_1_1z };
  assign celloutsig_0_19z = { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_1z } / { 1'h1, _05_[10:3] };
  assign celloutsig_1_17z = { celloutsig_1_3z[10:6], celloutsig_1_6z } === celloutsig_1_12z[8:3];
  assign celloutsig_0_21z = _04_[12:9] === celloutsig_0_4z[3:0];
  assign celloutsig_0_1z = { in_data[69:31], celloutsig_0_0z } >= in_data[68:25];
  assign celloutsig_0_22z = { in_data[85:83], celloutsig_0_13z, celloutsig_0_17z } >= { celloutsig_0_4z[14:7], celloutsig_0_15z, celloutsig_0_19z };
  assign celloutsig_0_8z = { _03_[16:14], celloutsig_0_1z } > _04_[4:1];
  assign celloutsig_0_10z = { celloutsig_0_4z[8:7], celloutsig_0_8z, celloutsig_0_2z } <= { in_data[52:51], celloutsig_0_7z, celloutsig_0_8z, _04_ };
  assign celloutsig_1_7z = { celloutsig_1_3z[2:0], celloutsig_1_1z, celloutsig_1_1z } && in_data[112:108];
  assign celloutsig_0_4z = { _03_[20:7], celloutsig_0_1z } % { 1'h1, in_data[79:68], celloutsig_0_1z, in_data[0] };
  assign celloutsig_1_8z = celloutsig_1_4z ? { celloutsig_1_2z[5:4], celloutsig_1_1z } : celloutsig_1_2z[6:4];
  assign celloutsig_1_10z = _06_[3] ? { celloutsig_1_2z[9:2], celloutsig_1_2z[2], celloutsig_1_8z, celloutsig_1_4z } : { in_data[161:158], celloutsig_1_6z, _06_[7:4], 1'h0, _02_, _06_[1:0] };
  assign celloutsig_1_15z = in_data[102] ? { celloutsig_1_3z[12:9], _06_[7:3], _02_, _06_[1:0] } : { celloutsig_1_3z[23:13], celloutsig_1_6z };
  assign celloutsig_0_2z = in_data[92] ? in_data[59:46] : in_data[48:35];
  assign celloutsig_0_12z = in_data[45:40] | in_data[73:68];
  assign celloutsig_0_17z = { _01_, _00_, _03_[4:3] } - celloutsig_0_4z[10:7];
  assign celloutsig_1_12z = { celloutsig_1_10z[7:4], celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_6z, celloutsig_1_1z } ^ celloutsig_1_3z[21:12];
  assign celloutsig_0_6z = _03_[19:14] ^ _04_[7:2];
  assign celloutsig_0_13z = celloutsig_0_2z[12:2] ^ _03_[21:11];
  assign celloutsig_1_3z = in_data[152:129] ^ in_data[142:119];
  assign { celloutsig_1_2z[0], celloutsig_1_2z[2], celloutsig_1_2z[10:3] } = ~ { celloutsig_1_1z, celloutsig_1_0z, in_data[168:161] };
  assign { celloutsig_1_9z[6:4], celloutsig_1_9z[0], celloutsig_1_9z[8], celloutsig_1_9z[17:9], celloutsig_1_9z[7], celloutsig_1_9z[3] } = ~ { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_3z[15:7], celloutsig_1_1z, celloutsig_1_0z };
  assign _03_[6:5] = { _01_, _00_ };
  assign _06_[2] = _02_;
  assign celloutsig_1_2z[1] = celloutsig_1_2z[2];
  assign celloutsig_1_9z[2:1] = celloutsig_1_9z[8:7];
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
