Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May  6 23:37:12 2024
| Host         : LAPTOP-KTP5C24J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Pong_timing_summary_routed.rpt -pb Pong_timing_summary_routed.pb -rpx Pong_timing_summary_routed.rpx -warn_on_violation
| Design       : Pong
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  112         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (112)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (190)
5. checking no_input_delay (0)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (112)
--------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clock_debounce/out_clock_reg/Q (HIGH)

 There are 89 register/latch pins with no clock driven by root clock pin: clock_div/out_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (190)
--------------------------------------------------
 There are 190 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  218          inf        0.000                      0                  218           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           218 Endpoints
Min Delay           218 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.237ns  (logic 3.744ns (51.733%)  route 3.493ns (48.267%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=12, routed)          0.543     0.884    ssd_wrap/refresh_count[0]
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.113     0.997 r  ssd_wrap/anode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.950     3.947    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.290     7.237 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.237    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.479ns  (logic 3.611ns (55.731%)  route 2.868ns (44.269%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=12, routed)          0.619     0.960    ssd_wrap/refresh_count[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.097     1.057 r  ssd_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           2.249     3.306    ssd_OBUF[2]
    K13                  OBUF (Prop_obuf_I_O)         3.173     6.479 r  ssd_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.479    ssd[4]
    K13                                                               r  ssd[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.438ns  (logic 3.770ns (58.566%)  route 2.668ns (41.434%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=12, routed)          0.548     0.889    ssd_wrap/refresh_count[0]
    SLICE_X0Y78          LUT3 (Prop_lut3_I2_O)        0.113     1.002 r  ssd_wrap/anode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.120     3.122    anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.316     6.438 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.438    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.286ns  (logic 3.616ns (57.518%)  route 2.671ns (42.482%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=12, routed)          0.619     0.960    ssd_wrap/refresh_count[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.097     1.057 r  ssd_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           2.051     3.109    ssd_OBUF[2]
    R10                  OBUF (Prop_obuf_I_O)         3.178     6.286 r  ssd_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.286    ssd[6]
    R10                                                               r  ssd[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.202ns  (logic 3.637ns (58.652%)  route 2.564ns (41.348%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=12, routed)          0.619     0.960    ssd_wrap/refresh_count[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.097     1.057 r  ssd_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           1.945     3.002    ssd_OBUF[2]
    T10                  OBUF (Prop_obuf_I_O)         3.199     6.202 r  ssd_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.202    ssd[7]
    T10                                                               r  ssd[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.153ns  (logic 3.777ns (61.379%)  route 2.376ns (38.621%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[1]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[1]/Q
                         net (fo=11, routed)          0.519     0.860    ssd_wrap/refresh_count[1]
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.097     0.957 r  ssd_wrap/anode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.858     2.814    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.339     6.153 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.153    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.614ns (59.180%)  route 2.493ns (40.820%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[1]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 f  ssd_wrap/refresh_count_reg[1]/Q
                         net (fo=11, routed)          0.638     0.979    ssd_wrap/refresh_count[1]
    SLICE_X0Y78          LUT3 (Prop_lut3_I1_O)        0.097     1.076 r  ssd_wrap/anode_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.855     2.931    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.176     6.106 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.106    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.017ns  (logic 3.553ns (59.061%)  route 2.463ns (40.939%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=12, routed)          0.619     0.960    ssd_wrap/refresh_count[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.097     1.057 r  ssd_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           1.844     2.901    ssd_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.115     6.017 r  ssd_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.017    ssd[5]
    K16                                                               r  ssd[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.967ns  (logic 3.621ns (60.682%)  route 2.346ns (39.318%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[0]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[0]/Q
                         net (fo=12, routed)          0.619     0.960    ssd_wrap/refresh_count[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.097     1.057 r  ssd_wrap/ssd_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           1.727     2.784    ssd_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.183     5.967 r  ssd_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.967    ssd[2]
    T11                                                               r  ssd[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd_wrap/refresh_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.869ns  (logic 3.596ns (61.267%)  route 2.273ns (38.733%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE                         0.000     0.000 r  ssd_wrap/refresh_count_reg[1]/C
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  ssd_wrap/refresh_count_reg[1]/Q
                         net (fo=11, routed)          0.519     0.860    ssd_wrap/refresh_count[1]
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.097     0.957 r  ssd_wrap/anode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.755     2.711    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.158     5.869 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.869    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sync_pulse_gen/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_pulse_gen/row_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.775%)  route 0.070ns (27.225%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y145         FDRE                         0.000     0.000 r  sync_pulse_gen/row_count_reg[3]/C
    SLICE_X0Y145         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_pulse_gen/row_count_reg[3]/Q
                         net (fo=7, routed)           0.070     0.211    sync_pulse_gen/row_count_reg_n_0_[3]
    SLICE_X1Y145         LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  sync_pulse_gen/row_count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.256    sync_pulse_gen/row_count[5]_i_1__1_n_0
    SLICE_X1Y145         FDRE                                         r  sync_pulse_gen/row_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/temp_Red_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/out_Red_reg[3]_lopt_replica_11/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.382%)  route 0.133ns (48.618%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE                         0.000     0.000 r  sync_porch/temp_Red_reg[3]/C
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/temp_Red_reg[3]/Q
                         net (fo=12, routed)          0.133     0.274    sync_porch/temp_Blue__0[3]
    SLICE_X89Y135        FDRE                                         r  sync_porch/out_Red_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/previous_ball_x_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            pong_fsm_wrap/ball_wrap/ball_x_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.186ns (67.514%)  route 0.089ns (32.486%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y133        FDSE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/previous_ball_x_reg[0]/C
    SLICE_X87Y133        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  pong_fsm_wrap/ball_wrap/previous_ball_x_reg[0]/Q
                         net (fo=2, routed)           0.089     0.230    pong_fsm_wrap/ball_wrap/previous_ball_x_reg_n_0_[0]
    SLICE_X86Y133        LUT5 (Prop_lut5_I2_O)        0.045     0.275 r  pong_fsm_wrap/ball_wrap/ball_x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.275    pong_fsm_wrap/ball_wrap/ball_x[2]_i_1_n_0
    SLICE_X86Y133        FDSE                                         r  pong_fsm_wrap/ball_wrap/ball_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pong_fsm_wrap/ball_wrap/previous_ball_x_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            pong_fsm_wrap/ball_wrap/ball_x_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.189ns (67.864%)  route 0.089ns (32.136%))
  Logic Levels:           2  (FDSE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y133        FDSE                         0.000     0.000 r  pong_fsm_wrap/ball_wrap/previous_ball_x_reg[0]/C
    SLICE_X87Y133        FDSE (Prop_fdse_C_Q)         0.141     0.141 f  pong_fsm_wrap/ball_wrap/previous_ball_x_reg[0]/Q
                         net (fo=2, routed)           0.089     0.230    pong_fsm_wrap/ball_wrap/previous_ball_x_reg_n_0_[0]
    SLICE_X86Y133        LUT5 (Prop_lut5_I2_O)        0.048     0.278 r  pong_fsm_wrap/ball_wrap/ball_x[4]_i_2/O
                         net (fo=1, routed)           0.000     0.278    pong_fsm_wrap/ball_wrap/ball_x[4]_i_2_n_0
    SLICE_X86Y133        FDSE                                         r  pong_fsm_wrap/ball_wrap/ball_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/temp_Red_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/out_Red_reg[3]_lopt_replica_9/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.840%)  route 0.142ns (50.160%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y134        FDRE                         0.000     0.000 r  sync_porch/temp_Red_reg[3]/C
    SLICE_X89Y134        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/temp_Red_reg[3]/Q
                         net (fo=12, routed)          0.142     0.283    sync_porch/temp_Blue__0[3]
    SLICE_X89Y134        FDRE                                         r  sync_porch/out_Red_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/row_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/row_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.227ns (75.631%)  route 0.073ns (24.369%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y126         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/row_count_reg[7]/C
    SLICE_X3Y126         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  sync_porch/Sync_to_Count_wrap/row_count_reg[7]/Q
                         net (fo=6, routed)           0.073     0.201    sync_porch/Sync_to_Count_wrap/row_count_reg_n_0_[7]
    SLICE_X3Y126         LUT6 (Prop_lut6_I4_O)        0.099     0.300 r  sync_porch/Sync_to_Count_wrap/row_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.300    sync_porch/Sync_to_Count_wrap/row_count[8]_i_1__0_n_0
    SLICE_X3Y126         FDRE                                         r  sync_porch/Sync_to_Count_wrap/row_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/column_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/column_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.716%)  route 0.115ns (38.284%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/column_count_reg[7]/C
    SLICE_X0Y141         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/Sync_to_Count_wrap/column_count_reg[7]/Q
                         net (fo=5, routed)           0.115     0.256    sync_porch/Sync_to_Count_wrap/column_count[7]
    SLICE_X1Y141         LUT6 (Prop_lut6_I5_O)        0.045     0.301 r  sync_porch/Sync_to_Count_wrap/column_count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.301    sync_porch/Sync_to_Count_wrap/column_count[8]_i_1__0_n_0
    SLICE_X1Y141         FDRE                                         r  sync_porch/Sync_to_Count_wrap/column_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/column_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/column_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.454%)  route 0.117ns (38.546%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y140         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/column_count_reg[5]/C
    SLICE_X1Y140         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/Sync_to_Count_wrap/column_count_reg[5]/Q
                         net (fo=8, routed)           0.117     0.258    sync_porch/Sync_to_Count_wrap/column_count[5]
    SLICE_X1Y140         LUT6 (Prop_lut6_I0_O)        0.045     0.303 r  sync_porch/Sync_to_Count_wrap/column_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.303    sync_porch/Sync_to_Count_wrap/column_count[5]_i_1__0_n_0
    SLICE_X1Y140         FDRE                                         r  sync_porch/Sync_to_Count_wrap/column_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/column_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/column_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.641%)  route 0.121ns (39.359%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y141         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/column_count_reg[6]/C
    SLICE_X1Y141         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/Sync_to_Count_wrap/column_count_reg[6]/Q
                         net (fo=7, routed)           0.121     0.262    sync_porch/Sync_to_Count_wrap/column_count[6]
    SLICE_X0Y141         LUT5 (Prop_lut5_I1_O)        0.045     0.307 r  sync_porch/Sync_to_Count_wrap/column_count[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.307    sync_porch/Sync_to_Count_wrap/column_count[7]_i_1__1_n_0
    SLICE_X0Y141         FDRE                                         r  sync_porch/Sync_to_Count_wrap/column_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_porch/Sync_to_Count_wrap/column_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sync_porch/Sync_to_Count_wrap/column_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (59.925%)  route 0.124ns (40.075%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDRE                         0.000     0.000 r  sync_porch/Sync_to_Count_wrap/column_count_reg[0]/C
    SLICE_X0Y140         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sync_porch/Sync_to_Count_wrap/column_count_reg[0]/Q
                         net (fo=8, routed)           0.124     0.265    sync_porch/Sync_to_Count_wrap/column_count[0]
    SLICE_X1Y140         LUT2 (Prop_lut2_I0_O)        0.045     0.310 r  sync_porch/Sync_to_Count_wrap/column_count[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.310    sync_porch/Sync_to_Count_wrap/column_count[1]_i_1__0_n_0
    SLICE_X1Y140         FDRE                                         r  sync_porch/Sync_to_Count_wrap/column_count_reg[1]/D
  -------------------------------------------------------------------    -------------------





