#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Oct 02 09:00:46 2020
# Process ID: 16056
# Log file: D:/FPGA/LED7DOAN/planAhead_run_2/planAhead.log
# Journal file: D:/FPGA/LED7DOAN/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/LED7DOAN/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property is_loc_fixed false [get_ports [list  clk]]
set_property is_loc_fixed true [get_ports [list  clk]]
set_property is_loc_fixed false [get_ports [list  clk]]
set_property is_loc_fixed true [get_ports [list  clk]]
set_property package_pin "" [get_ports [list  {IO_P5_i[1]}]]
startgroup
set_property package_pin P125 [get_ports {IO_P5_i[0]}]
endgroup
startgroup
set_property package_pin P123 [get_ports {IO_P5_i[1]}]
endgroup
set_property pulltype PULLUP [get_ports [list {IO_P5_i[1]}]]
set_property iostandard LVCMOS33 [get_ports [list {IO_P5_i[1]}]]
set_property iostandard LVCMOS33 [get_ports [list {IO_P5_i[0]}]]
save_constraints
