Flow report for logic_analysis
Sun Mar 14 09:52:38 2010
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------+
; Flow Summary                                                      ;
+-------------------------+-----------------------------------------+
; Flow Status             ; Successful - Sun Mar 14 09:52:38 2010   ;
; Quartus II Version      ; 9.1 Build 222 10/21/2009 SJ Web Edition ;
; Revision Name           ; logic_analysis                          ;
; Top-level Entity Name   ; logic_analysis                          ;
; Family                  ; Cyclone                                 ;
; Device                  ; EP1C3T144C8                             ;
; Timing Models           ; Final                                   ;
; Met timing requirements ; N/A                                     ;
; Total logic elements    ; 1,763 / 2,910 ( 61 % )                  ;
; Total pins              ; 36 / 104 ( 35 % )                       ;
; Total virtual pins      ; 0                                       ;
; Total memory bits       ; 15,360 / 59,904 ( 26 % )                ;
; Total PLLs              ; 1 / 1 ( 100 % )                         ;
+-------------------------+-----------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/14/2010 09:51:08 ;
; Main task         ; Compilation         ;
; Revision Name     ; logic_analysis      ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                   ;
+------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------+
; Assignment Name                    ; Value                                                                                                          ; Default Value ; Entity Name ; Section Id     ;
+------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID              ; 126665487391.126853146803792                                                                                   ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog                                                                                                        ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                ; ModelSim (Verilog)                                                                                             ; <None>        ; --          ; --             ;
; EDA_TIME_SCALE                     ; 1 ps                                                                                                           ; --            ; --          ; eda_simulation ;
; IP_TOOL_NAME                       ; ALTPLL                                                                                                         ; --            ; --          ; --             ;
; IP_TOOL_NAME                       ; ROM: 1-PORT                                                                                                    ; --            ; --          ; --             ;
; IP_TOOL_NAME                       ; ROM: 1-PORT                                                                                                    ; --            ; --          ; --             ;
; IP_TOOL_VERSION                    ; 8.1                                                                                                            ; --            ; --          ; --             ;
; IP_TOOL_VERSION                    ; 8.1                                                                                                            ; --            ; --          ; --             ;
; IP_TOOL_VERSION                    ; 8.1                                                                                                            ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP             ; 85                                                                                                             ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP             ; 0                                                                                                              ; --            ; --          ; --             ;
; MISC_FILE                          ; E:/GR/EP1C3T144_board/cyclone_prj/logic_analysis/logic_analysis/logic_analysis.dpf                             ; --            ; --          ; --             ;
; MISC_FILE                          ; E:/Personal/EP1C3T144_board/cyclone_prj/logic_analysis/logic_analysis/logic_analysis.dpf                       ; --            ; --          ; --             ;
; MISC_FILE                          ; E:/Personal/EP1C3T144_board/cyclone_prj/logic_analysis0415g/logic_analysis/logic_analysis.dpf                  ; --            ; --          ; --             ;
; MISC_FILE                          ; E:/GR/EP1C3T144_board/cyclone_prj/logic_analysis0415n/logic_analysis/logic_analysis.dpf                        ; --            ; --          ; --             ;
; MISC_FILE                          ; PLL_ctrl_bb.v                                                                                                  ; --            ; --          ; --             ;
; MISC_FILE                          ; PLL_ctrl.ppf                                                                                                   ; --            ; --          ; --             ;
; MISC_FILE                          ; topic_rom.bsf                                                                                                  ; --            ; --          ; --             ;
; MISC_FILE                          ; topic_rom_inst.v                                                                                               ; --            ; --          ; --             ;
; MISC_FILE                          ; topic_rom_bb.v                                                                                                 ; --            ; --          ; --             ;
; MISC_FILE                          ; char_rom.bsf                                                                                                   ; --            ; --          ; --             ;
; MISC_FILE                          ; char_rom_inst.v                                                                                                ; --            ; --          ; --             ;
; MISC_FILE                          ; char_rom_bb.v                                                                                                  ; --            ; --          ; --             ;
; MISC_FILE                          ; E:/Personal/EP1C3T144_board/cyclone_prj/logic_analysis0418/logic_analysis/logic_analysis.dpf                   ; --            ; --          ; --             ;
; MISC_FILE                          ; E:/Personal/EP1C3T144_board/cyclone_prj/ex14_logic_analysis0418/logic_analysis/logic_analysis.dpf              ; --            ; --          ; --             ;
; MISC_FILE                          ; E:/xjwjj/SF-EP1CV2_ex/verilog_prj/ex15_logic_analysis/logic_analysis/logic_analysis.dpf                        ; --            ; --          ; --             ;
; MISC_FILE                          ; E:/Personal/EP1C3T144_board/SF-EP1CV2_ex0903/verilog_prj/ex15_logic_analysis/logic_analysis/logic_analysis.dpf ; --            ; --          ; --             ;
; PARTITION_COLOR                    ; 16764057                                                                                                       ; --            ; --          ; Top            ;
; PARTITION_NETLIST_TYPE             ; SOURCE                                                                                                         ; --            ; --          ; Top            ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                                                                                                            ; --            ; --          ; eda_blast_fpga ;
; USE_TIMEQUEST_TIMING_ANALYZER      ; On                                                                                                             ; Off           ; --          ; --             ;
+------------------------------------+----------------------------------------------------------------------------------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:35     ; 1.0                     ; 199 MB              ; 00:00:32                           ;
; Fitter                    ; 00:00:37     ; 1.0                     ; 198 MB              ; 00:00:35                           ;
; TimeQuest Timing Analyzer ; 00:00:05     ; 1.0                     ; 144 MB              ; 00:00:04                           ;
; Assembler                 ; 00:00:02     ; 1.0                     ; 156 MB              ; 00:00:02                           ;
; EDA Netlist Writer        ; 00:00:04     ; 1.0                     ; 137 MB              ; 00:00:04                           ;
; Total                     ; 00:01:21     ; --                      ; --                  ; 00:01:15                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; 62c9910a7196422  ; Windows XP ; 5.1        ; i686           ;
; Fitter                    ; 62c9910a7196422  ; Windows XP ; 5.1        ; i686           ;
; Assembler                 ; 62c9910a7196422  ; Windows XP ; 5.1        ; i686           ;
; TimeQuest Timing Analyzer ; 62c9910a7196422  ; Windows XP ; 5.1        ; i686           ;
; EDA Netlist Writer        ; 62c9910a7196422  ; Windows XP ; 5.1        ; i686           ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off logic_analysis -c logic_analysis
quartus_fit --read_settings_files=off --write_settings_files=off logic_analysis -c logic_analysis
quartus_asm --read_settings_files=off --write_settings_files=off logic_analysis -c logic_analysis
quartus_sta logic_analysis -c logic_analysis
quartus_eda --read_settings_files=off --write_settings_files=off logic_analysis -c logic_analysis



