# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do SPI_TX_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/SPI_TX {C:/intelFPGA_lite/18.1/Projects/SPI_TX/SPI_TX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:26 on Oct 14,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/SPI_TX" C:/intelFPGA_lite/18.1/Projects/SPI_TX/SPI_TX.v 
# -- Compiling module SPI_TX
# 
# Top level modules:
# 	SPI_TX
# End time: 11:40:26 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/Projects/SPI_TX/simulation/modelsim {C:/intelFPGA_lite/18.1/Projects/SPI_TX/simulation/modelsim/SPI_TX.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:40:26 on Oct 14,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/intelFPGA_lite/18.1/Projects/SPI_TX/simulation/modelsim" C:/intelFPGA_lite/18.1/Projects/SPI_TX/simulation/modelsim/SPI_TX.vt 
# -- Compiling module SPI_TX_vlg_tst
# ** Warning: C:/intelFPGA_lite/18.1/Projects/SPI_TX/simulation/modelsim/SPI_TX.vt(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	SPI_TX_vlg_tst
# End time: 11:40:26 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  SPI_TX_vlg_tst
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" SPI_TX_vlg_tst 
# Start time: 11:40:27 on Oct 14,2021
# Loading work.SPI_TX_vlg_tst
# Loading work.SPI_TX
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/SPI_TX/simulation/modelsim/SPI_TX.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:23 on Oct 14,2021
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/SPI_TX/simulation/modelsim/SPI_TX.vt 
# -- Compiling module SPI_TX_vlg_tst
# ** Warning: C:/intelFPGA_lite/18.1/Projects/SPI_TX/simulation/modelsim/SPI_TX.vt(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	SPI_TX_vlg_tst
# End time: 11:41:23 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=\"+acc\" rtl_work.SPI_TX_vlg_tst
# End time: 11:41:31 on Oct 14,2021, Elapsed time: 0:01:04
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" rtl_work.SPI_TX_vlg_tst 
# Start time: 11:41:31 on Oct 14,2021
# Loading rtl_work.SPI_TX_vlg_tst
# Loading rtl_work.SPI_TX
run
# Running testbench
run
add wave -position end  sim:/SPI_TX_vlg_tst/eachvec
add wave -position end  sim:/SPI_TX_vlg_tst/clk
add wave -position end  sim:/SPI_TX_vlg_tst/data
add wave -position end  sim:/SPI_TX_vlg_tst/reset
add wave -position end  sim:/SPI_TX_vlg_tst/start_transmit
add wave -position end  sim:/SPI_TX_vlg_tst/cs
add wave -position end  sim:/SPI_TX_vlg_tst/out_spi_clk
add wave -position end  sim:/SPI_TX_vlg_tst/sdi
run
run
run
run
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/SPI_TX/simulation/modelsim/SPI_TX.vt
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:06 on Oct 14,2021
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/SPI_TX/simulation/modelsim/SPI_TX.vt 
# -- Compiling module SPI_TX_vlg_tst
# ** Warning: C:/intelFPGA_lite/18.1/Projects/SPI_TX/simulation/modelsim/SPI_TX.vt(55): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	SPI_TX_vlg_tst
# End time: 11:43:06 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/SPI_TX/SPI_TX.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:43:07 on Oct 14,2021
# vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/Projects/SPI_TX/SPI_TX.v 
# -- Compiling module SPI_TX
# 
# Top level modules:
# 	SPI_TX
# End time: 11:43:07 on Oct 14,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading rtl_work.SPI_TX_vlg_tst
# Loading rtl_work.SPI_TX
run
# Running testbench
run
run
run
# End time: 11:43:56 on Oct 14,2021, Elapsed time: 0:02:25
# Errors: 0, Warnings: 1
