![Header](https://capsule-render.vercel.app/api?type=waving&color=0:1E90FF,100:00BFFF&height=200&section=header&text=Hi%20ðŸ‘‹,%20I'm%20Chandrashekhar%20R%20Angadi&fontSize=35&fontColor=fff)

---

## ðŸ‘¨â€ðŸ’» A Passionate Embedded Systems & VLSI Engineer from India

- ðŸŽ“ Final year B.E in Electrical and Electronics Engineering at **KLE Technological University, Hubballi**
- ðŸš€ Enthusiastic about **Embedded Firmware**, **SystemVerilog Verification**, **IoT**, and **Battery Management Systems**
- ðŸ§  Continuously exploring **MATLAB**, **UVM**, **RTOS**, and **Low-Power Digital Design**

---

## ðŸ”­ Current Projects

- ðŸ”‹ **Adaptive Battery Cell Balancing Algorithms for EVs** using MATLAB/Simulink  
  ![MATLAB](https://img.shields.io/badge/MATLAB-Simulation-orange?logo=mathworks&logoColor=white)
- ðŸ“¡ **SPI Protocol Verification** with Verilog/SystemVerilog  
  ![Verilog](https://img.shields.io/badge/Verilog-HDL-blue?logo=verilog&logoColor=white)
- ðŸ“¶ **OFDM Demodulation Block for NB-IoT** (BER and SNR Optimized)  
  ![IoT](https://img.shields.io/badge/NB--IoT-Low%20Power-green?logo=raspberrypi&logoColor=white)

---

## ðŸŒ± Currently Learning

- ðŸ§© **SystemVerilog Advanced Verification (UVM)**
- ðŸ“¦ **Embedded Linux (Yocto, Buildroot)**
- âš™ï¸ **RTOS for ARM (Keil RTX / FreeRTOS)**
- ðŸ“¶ **IoT with Firebase & Flutter**

---

## ðŸ’¬ Ask Me About

![C](https://img.shields.io/badge/C-Embedded-blue?logo=c&logoColor=white)
![C++](https://img.shields.io/badge/C++-OOP-brightgreen?logo=cplusplus&logoColor=white)
![Python](https://img.shields.io/badge/Python-Scripting-yellow?logo=python&logoColor=white)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-Verification-blueviolet?logo=verilog&logoColor=white)

- RTOS, Interrupts, and Mailbox (LPC1768)
- IoT with ESP32, Raspberry Pi
- MATLAB/Simulink simulations

---

## ðŸ› ï¸ Technical Stack

**Languages & Tools:**

![C](https://img.shields.io/badge/C%20Language-blue?logo=c)
![C++](https://img.shields.io/badge/C++-blue?logo=cpp)
![Python](https://img.shields.io/badge/Python-yellow?logo=python)
![Verilog](https://img.shields.io/badge/Verilog-HDL-critical?logo=verilog)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-Advanced-informational)

**Platforms & IDEs:**

![Vivado](https://img.shields.io/badge/Xilinx%20Vivado-FPGA-blueviolet?logo=xilinx)
![MATLAB](https://img.shields.io/badge/MATLAB-Simulink-orange?logo=mathworks)
![Keil](https://img.shields.io/badge/Keil-uVision-green?logo=arm)
![VS Code](https://img.shields.io/badge/VSCode-Editor-blue?logo=visualstudiocode)

**Controllers & Boards:**

![ESP32](https://img.shields.io/badge/ESP32-IoT%20Board-red?logo=espressif)
![Arduino](https://img.shields.io/badge/Arduino-Projects-00979D?logo=arduino)
![Raspberry Pi](https://img.shields.io/badge/Raspberry%20Pi-Linux-CC0000?logo=raspberrypi)
![LPC1768](https://img.shields.io/badge/NXP-LPC1768-yellowgreen?logo=arm)

**Version Control:**

![Git](https://img.shields.io/badge/Git-VersionControl-orange?logo=git)

---

## ðŸ“« Let's Connect

- ðŸ“§ Email: chandrashekharangadi07@gmail.com
- ðŸ’¼ [LinkedIn](https://www.linkedin.com/in/chandrashekhar-angadi)
- ðŸ“ [My Resume](https://your-resume-link.com)
- ðŸŒ [My Portfolio](https://your-portfolio-link.com)

---

## âœï¸ I Write On

ðŸ“ [My Technical Blog](https://your-blog-link.com)

---

## ðŸ† Achievements & Highlights

- ðŸ¥ˆ 2nd Place @ AUKUR Project Expo (EESA, KLE Tech)
- ðŸŽ–ï¸ Captained South Zone Inter-University Handball Team (2023â€“2024)
- ðŸ“ƒ Published Research on Battery Cell Balancing (ICISPES-2024)

---

## âš¡ Fun Fact

> I design logic for embedded devices â€” and crack logic jokes with the same passion ðŸ˜„

---

![Footer](https://capsule-render.vercel.app/api?type=waving&color=0:00BFFF,100:1E90FF&height=200&section=footer)
