#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Sep 21 21:48:55 2022
# Process ID: 249454
# Current directory: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/impl_1
# Command line: vivado -log design_fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_fpga_wrapper.tcl -notrace
# Log file: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/impl_1/design_fpga_wrapper.vdi
# Journal file: /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2491.223 ; gain = 136.066 ; free physical = 5163 ; free virtual = 12452
Command: link_design -top design_fpga_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_0_0/design_fpga_axi_dma_0_0.dcp' for cell 'design_fpga_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_1_0/design_fpga_axi_dma_1_0.dcp' for cell 'design_fpga_i/axi_dma_1'
INFO: [Project 1-454] Reading design checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axis_bitflip_0_0/design_fpga_axis_bitflip_0_0.dcp' for cell 'design_fpga_i/axis_bitflip_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axis_ema_0_0/design_fpga_axis_ema_0_0.dcp' for cell 'design_fpga_i/axis_ema_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_processing_system7_0_0/design_fpga_processing_system7_0_0.dcp' for cell 'design_fpga_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_rst_ps7_0_100M_0/design_fpga_rst_ps7_0_100M_0.dcp' for cell 'design_fpga_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_system_ila_0_0/design_fpga_system_ila_0_0.dcp' for cell 'design_fpga_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_xbar_1/design_fpga_xbar_1.dcp' for cell 'design_fpga_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_auto_pc_1/design_fpga_auto_pc_1.dcp' for cell 'design_fpga_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_auto_us_0/design_fpga_auto_us_0.dcp' for cell 'design_fpga_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_auto_us_1/design_fpga_auto_us_1.dcp' for cell 'design_fpga_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_xbar_0/design_fpga_xbar_0.dcp' for cell 'design_fpga_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_auto_pc_0/design_fpga_auto_pc_0.dcp' for cell 'design_fpga_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2491.223 ; gain = 0.000 ; free physical = 4822 ; free virtual = 12116
INFO: [Netlist 29-17] Analyzing 198 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: design_fpga_i/system_ila_0/inst/ila_lib UUID: cbab2fe5-64a0-5a14-9152-a746665bc180 
Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_processing_system7_0_0/design_fpga_processing_system7_0_0.xdc] for cell 'design_fpga_i/processing_system7_0/inst'
Finished Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_processing_system7_0_0/design_fpga_processing_system7_0_0.xdc] for cell 'design_fpga_i/processing_system7_0/inst'
Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_0_0/design_fpga_axi_dma_0_0.xdc] for cell 'design_fpga_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_0_0/design_fpga_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_0_0/design_fpga_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_0_0/design_fpga_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_0_0/design_fpga_axi_dma_0_0.xdc] for cell 'design_fpga_i/axi_dma_0/U0'
Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_rst_ps7_0_100M_0/design_fpga_rst_ps7_0_100M_0_board.xdc] for cell 'design_fpga_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_rst_ps7_0_100M_0/design_fpga_rst_ps7_0_100M_0_board.xdc] for cell 'design_fpga_i/rst_ps7_0_100M/U0'
Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_rst_ps7_0_100M_0/design_fpga_rst_ps7_0_100M_0.xdc] for cell 'design_fpga_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_rst_ps7_0_100M_0/design_fpga_rst_ps7_0_100M_0.xdc] for cell 'design_fpga_i/rst_ps7_0_100M/U0'
Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_1_0/design_fpga_axi_dma_1_0.xdc] for cell 'design_fpga_i/axi_dma_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_1_0/design_fpga_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_1_0/design_fpga_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_1_0/design_fpga_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_1_0/design_fpga_axi_dma_1_0.xdc] for cell 'design_fpga_i/axi_dma_1/U0'
Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_fpga_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'design_fpga_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_fpga_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'design_fpga_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_0_0/design_fpga_axi_dma_0_0_clocks.xdc] for cell 'design_fpga_i/axi_dma_0/U0'
Finished Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_0_0/design_fpga_axi_dma_0_0_clocks.xdc] for cell 'design_fpga_i/axi_dma_0/U0'
Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_auto_us_0/design_fpga_auto_us_0_clocks.xdc] for cell 'design_fpga_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_auto_us_0/design_fpga_auto_us_0_clocks.xdc] for cell 'design_fpga_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_auto_us_1/design_fpga_auto_us_1_clocks.xdc] for cell 'design_fpga_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_auto_us_1/design_fpga_auto_us_1_clocks.xdc] for cell 'design_fpga_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_1_0/design_fpga_axi_dma_1_0_clocks.xdc] for cell 'design_fpga_i/axi_dma_1/U0'
Finished Parsing XDC File [/nfs/nfs2/home/mvidali/E315/P2_EMA/verilog/vsrc/design_fpga/ip/design_fpga_axi_dma_1_0/design_fpga_axi_dma_1_0_clocks.xdc] for cell 'design_fpga_i/axi_dma_1/U0'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2555.395 ; gain = 0.000 ; free physical = 4725 ; free virtual = 12021
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 99 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 96 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

25 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2555.395 ; gain = 64.172 ; free physical = 4724 ; free virtual = 12021
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2555.395 ; gain = 0.000 ; free physical = 4709 ; free virtual = 12007

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14f4d4e77

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2902.121 ; gain = 346.727 ; free physical = 4341 ; free virtual = 11635

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = f83900a7de4d5aea.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3125.801 ; gain = 0.000 ; free physical = 4134 ; free virtual = 11433
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1410c917c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 3125.801 ; gain = 44.773 ; free physical = 4134 ; free virtual = 11433

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 14c6e085f

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3125.801 ; gain = 44.773 ; free physical = 4142 ; free virtual = 11442
INFO: [Opt 31-389] Phase Retarget created 14 cells and removed 74 cells
INFO: [Opt 31-1021] In phase Retarget, 87 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 18 load pin(s).
Phase 3 Constant propagation | Checksum: 1a5272b6d

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3125.801 ; gain = 44.773 ; free physical = 4144 ; free virtual = 11443
INFO: [Opt 31-389] Phase Constant propagation created 492 cells and removed 1217 cells
INFO: [Opt 31-1021] In phase Constant propagation, 71 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 117f24231

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3125.801 ; gain = 44.773 ; free physical = 4144 ; free virtual = 11443
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 260 cells
INFO: [Opt 31-1021] In phase Sweep, 1111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 117f24231

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3125.801 ; gain = 44.773 ; free physical = 4144 ; free virtual = 11443
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 117f24231

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3125.801 ; gain = 44.773 ; free physical = 4144 ; free virtual = 11443
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 117f24231

Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 3125.801 ; gain = 44.773 ; free physical = 4144 ; free virtual = 11443
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              14  |              74  |                                             87  |
|  Constant propagation         |             492  |            1217  |                                             71  |
|  Sweep                        |               0  |             260  |                                           1111  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             90  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3125.801 ; gain = 0.000 ; free physical = 4144 ; free virtual = 11443
Ending Logic Optimization Task | Checksum: 12406a4f2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 3125.801 ; gain = 44.773 ; free physical = 4144 ; free virtual = 11443

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 6
Ending PowerOpt Patch Enables Task | Checksum: 1df7c9e20

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4124 ; free virtual = 11423
Ending Power Optimization Task | Checksum: 1df7c9e20

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3410.762 ; gain = 284.961 ; free physical = 4132 ; free virtual = 11432

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1df7c9e20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4132 ; free virtual = 11432

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4132 ; free virtual = 11432
Ending Netlist Obfuscation Task | Checksum: 15c2f140f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4132 ; free virtual = 11432
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 3410.762 ; gain = 855.367 ; free physical = 4132 ; free virtual = 11432
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4118 ; free virtual = 11421
INFO: [Common 17-1381] The checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/impl_1/design_fpga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_fpga_wrapper_drc_opted.rpt -pb design_fpga_wrapper_drc_opted.pb -rpx design_fpga_wrapper_drc_opted.rpx
Command: report_drc -file design_fpga_wrapper_drc_opted.rpt -pb design_fpga_wrapper_drc_opted.pb -rpx design_fpga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/impl_1/design_fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4020 ; free virtual = 11339
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1231c423b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4020 ; free virtual = 11339
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4020 ; free virtual = 11339

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dbe51d0e

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4054 ; free virtual = 11372

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 203b49510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4063 ; free virtual = 11386

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 203b49510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4063 ; free virtual = 11386
Phase 1 Placer Initialization | Checksum: 203b49510

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4063 ; free virtual = 11386

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15fd28121

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4053 ; free virtual = 11376

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 21c45885b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4053 ; free virtual = 11375

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 531 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 226 nets or cells. Created 0 new cell, deleted 226 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4014 ; free virtual = 11337

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            226  |                   226  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            226  |                   226  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1d5c2f7ae

Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4015 ; free virtual = 11337
Phase 2.3 Global Placement Core | Checksum: 16b8322ed

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4013 ; free virtual = 11335
Phase 2 Global Placement | Checksum: 16b8322ed

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4016 ; free virtual = 11339

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22033fca6

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4016 ; free virtual = 11338

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14d3850b1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4015 ; free virtual = 11338

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f2665660

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4015 ; free virtual = 11338

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 147a05b66

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4015 ; free virtual = 11338

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 134c4dc18

Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4017 ; free virtual = 11339

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1eebdab1d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4005 ; free virtual = 11328

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2555a1b5a

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4021 ; free virtual = 11327

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 26f06fa27

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4021 ; free virtual = 11327
Phase 3 Detail Placement | Checksum: 26f06fa27

Time (s): cpu = 00:00:26 ; elapsed = 00:00:09 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4021 ; free virtual = 11327

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 193d988af

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.957 | TNS=-52.078 |
Phase 1 Physical Synthesis Initialization | Checksum: eb8d66b4

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4013 ; free virtual = 11326
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1782f899d

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4013 ; free virtual = 11325
Phase 4.1.1.1 BUFG Insertion | Checksum: 193d988af

Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4012 ; free virtual = 11325
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.536. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4011 ; free virtual = 11323
Phase 4.1 Post Commit Optimization | Checksum: 148c764a4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4011 ; free virtual = 11323

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 148c764a4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4011 ; free virtual = 11323

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 148c764a4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:11 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4011 ; free virtual = 11323
Phase 4.3 Placer Reporting | Checksum: 148c764a4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4010 ; free virtual = 11323

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4010 ; free virtual = 11318

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4012 ; free virtual = 11317
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12e21264f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4014 ; free virtual = 11318
Ending Placer Task | Checksum: ed556e41

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4013 ; free virtual = 11318
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4044 ; free virtual = 11348
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4011 ; free virtual = 11334
INFO: [Common 17-1381] The checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/impl_1/design_fpga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4034 ; free virtual = 11344
INFO: [runtcl-4] Executing : report_utilization -file design_fpga_wrapper_utilization_placed.rpt -pb design_fpga_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 4040 ; free virtual = 11351
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 3988 ; free virtual = 11317
INFO: [Common 17-1381] The checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/impl_1/design_fpga_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: aa3de89c ConstDB: 0 ShapeSum: 431785a5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 189a4b202

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 3869 ; free virtual = 11205
Post Restoration Checksum: NetGraph: 9f6f817f NumContArr: ea353083 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 189a4b202

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 3872 ; free virtual = 11208

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 189a4b202

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 3837 ; free virtual = 11174

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 189a4b202

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 3837 ; free virtual = 11174
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 208266534

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 3833 ; free virtual = 11155
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.719  | TNS=0.000  | WHS=-0.220 | THS=-172.915|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2260c36d2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3410.762 ; gain = 0.000 ; free physical = 3833 ; free virtual = 11155
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.719  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 18915fb57

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3833 ; free virtual = 11155
Phase 2 Router Initialization | Checksum: 2248f292a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3833 ; free virtual = 11155

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 10116
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 10116
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2248f292a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3834 ; free virtual = 11155
Phase 3 Initial Routing | Checksum: ee4e6f97

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3836 ; free virtual = 11158

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 695
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 187fa268e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:14 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3833 ; free virtual = 11155

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 172206c6f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3833 ; free virtual = 11155
Phase 4 Rip-up And Reroute | Checksum: 172206c6f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3833 ; free virtual = 11155

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 172206c6f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3833 ; free virtual = 11154

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 172206c6f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3833 ; free virtual = 11154
Phase 5 Delay and Skew Optimization | Checksum: 172206c6f

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3833 ; free virtual = 11154

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17a2713e0

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3833 ; free virtual = 11154
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.905  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13a5ef393

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3833 ; free virtual = 11154
Phase 6 Post Hold Fix | Checksum: 13a5ef393

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3833 ; free virtual = 11154

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.43507 %
  Global Horizontal Routing Utilization  = 1.91717 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13a5ef393

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3833 ; free virtual = 11154

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13a5ef393

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 3412.559 ; gain = 1.797 ; free physical = 3831 ; free virtual = 11153

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f62449a0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3444.574 ; gain = 33.812 ; free physical = 3831 ; free virtual = 11153

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.905  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f62449a0

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3444.574 ; gain = 33.812 ; free physical = 3831 ; free virtual = 11153
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 3444.574 ; gain = 33.812 ; free physical = 3865 ; free virtual = 11186

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 3444.574 ; gain = 33.812 ; free physical = 3865 ; free virtual = 11186
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.60 . Memory (MB): peak = 3444.574 ; gain = 0.000 ; free physical = 3830 ; free virtual = 11173
INFO: [Common 17-1381] The checkpoint '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/impl_1/design_fpga_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_fpga_wrapper_drc_routed.rpt -pb design_fpga_wrapper_drc_routed.pb -rpx design_fpga_wrapper_drc_routed.rpx
Command: report_drc -file design_fpga_wrapper_drc_routed.rpt -pb design_fpga_wrapper_drc_routed.pb -rpx design_fpga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/impl_1/design_fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_fpga_wrapper_methodology_drc_routed.rpt -pb design_fpga_wrapper_methodology_drc_routed.pb -rpx design_fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_fpga_wrapper_methodology_drc_routed.rpt -pb design_fpga_wrapper_methodology_drc_routed.pb -rpx design_fpga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/impl_1/design_fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_fpga_wrapper_power_routed.rpt -pb design_fpga_wrapper_power_summary_routed.pb -rpx design_fpga_wrapper_power_routed.rpx
Command: report_power -file design_fpga_wrapper_power_routed.rpt -pb design_fpga_wrapper_power_summary_routed.pb -rpx design_fpga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
130 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_fpga_wrapper_route_status.rpt -pb design_fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_fpga_wrapper_timing_summary_routed.rpt -pb design_fpga_wrapper_timing_summary_routed.pb -rpx design_fpga_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_fpga_wrapper_bus_skew_routed.rpt -pb design_fpga_wrapper_bus_skew_routed.pb -rpx design_fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_fpga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 58 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_fpga_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_fpga_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_fpga_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, design_fpga_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_fpga_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_fpga_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 44 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_fpga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/nfs/nfs2/home/mvidali/E315/P2_EMA/vivado_project/vivado_project.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Wed Sep 21 21:51:17 2022. For additional details about this file, please refer to the WebTalk help file at /l/Xilinx_Vivado_SDK_Web_2020.2_1118_1232/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3787.648 ; gain = 242.391 ; free physical = 3777 ; free virtual = 11143
INFO: [Common 17-206] Exiting Vivado at Wed Sep 21 21:51:18 2022...
