{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741463765483 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741463765487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 08 13:56:05 2025 " "Processing started: Sat Mar 08 13:56:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741463765487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741463765487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Sub -c Top_Sub " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Sub -c Top_Sub" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741463765487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741463765860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741463765860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Sub " "Found entity 1: Top_Sub" {  } { { "Top_Sub.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741463771741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741463771741 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "tb_Top_Sub.v " "Can't analyze file -- file tb_Top_Sub.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1741463771744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file topdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopDecoder " "Found entity 1: TopDecoder" {  } { { "TopDecoder.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741463771747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741463771747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderbdc.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoderbdc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoderBDC " "Found entity 1: decoderBDC" {  } { { "decoderBDC.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/decoderBDC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741463771749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741463771749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder7seg " "Found entity 1: Decoder7seg" {  } { { "Decoder7seg.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Decoder7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741463771752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741463771752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_sub.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_top_sub.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Top_Sub " "Found entity 1: tb_Top_Sub" {  } { { "tb_Top_Sub.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/tb_Top_Sub.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741463771755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741463771755 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_Sub " "Elaborating entity \"Top_Sub\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741463771784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopDecoder TopDecoder:topdec " "Elaborating entity \"TopDecoder\" for hierarchy \"TopDecoder:topdec\"" {  } { { "Top_Sub.sv" "topdec" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741463771785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopDecoder.sv(11) " "Verilog HDL assignment warning at TopDecoder.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "TopDecoder.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741463771786 "|Top_Sub|TopDecoder:topdec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TopDecoder.sv(12) " "Verilog HDL assignment warning at TopDecoder.sv(12): truncated value with size 32 to match size of target (4)" {  } { { "TopDecoder.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1741463771786 "|Top_Sub|TopDecoder:topdec"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TopDecoder:topdec\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TopDecoder:topdec\|Div0\"" {  } { { "TopDecoder.sv" "Div0" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741463771982 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TopDecoder:topdec\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TopDecoder:topdec\|Mod0\"" {  } { { "TopDecoder.sv" "Mod0" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1741463771982 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1741463771982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopDecoder:topdec\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"TopDecoder:topdec\|lpm_divide:Div0\"" {  } { { "TopDecoder.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741463772018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopDecoder:topdec\|lpm_divide:Div0 " "Instantiated megafunction \"TopDecoder:topdec\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741463772018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741463772018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741463772018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741463772018 ""}  } { { "TopDecoder.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741463772018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741463772048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741463772048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741463772059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741463772059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741463772071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741463772071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TopDecoder:topdec\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"TopDecoder:topdec\|lpm_divide:Mod0\"" {  } { { "TopDecoder.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741463772079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TopDecoder:topdec\|lpm_divide:Mod0 " "Instantiated megafunction \"TopDecoder:topdec\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741463772079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741463772079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741463772079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741463772079 ""}  } { { "TopDecoder.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/TopDecoder.sv" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741463772079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741463772107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741463772107 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "value\[0\] value\[0\]~_emulated value\[0\]~1 " "Register \"value\[0\]\" is converted into an equivalent circuit using register \"value\[0\]~_emulated\" and latch \"value\[0\]~1\"" {  } { { "Top_Sub.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741463772201 "|Top_Sub|value[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "value\[1\] value\[1\]~_emulated value\[1\]~5 " "Register \"value\[1\]\" is converted into an equivalent circuit using register \"value\[1\]~_emulated\" and latch \"value\[1\]~5\"" {  } { { "Top_Sub.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741463772201 "|Top_Sub|value[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "value\[2\] value\[2\]~_emulated value\[2\]~9 " "Register \"value\[2\]\" is converted into an equivalent circuit using register \"value\[2\]~_emulated\" and latch \"value\[2\]~9\"" {  } { { "Top_Sub.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741463772201 "|Top_Sub|value[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "value\[3\] value\[3\]~_emulated value\[3\]~13 " "Register \"value\[3\]\" is converted into an equivalent circuit using register \"value\[3\]~_emulated\" and latch \"value\[3\]~13\"" {  } { { "Top_Sub.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741463772201 "|Top_Sub|value[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "value\[4\] value\[4\]~_emulated value\[4\]~17 " "Register \"value\[4\]\" is converted into an equivalent circuit using register \"value\[4\]~_emulated\" and latch \"value\[4\]~17\"" {  } { { "Top_Sub.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741463772201 "|Top_Sub|value[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "value\[5\] value\[5\]~_emulated value\[5\]~21 " "Register \"value\[5\]\" is converted into an equivalent circuit using register \"value\[5\]~_emulated\" and latch \"value\[5\]~21\"" {  } { { "Top_Sub.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1741463772201 "|Top_Sub|value[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1741463772201 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[7\] VCC " "Pin \"seg1\[7\]\" is stuck at VCC" {  } { { "Top_Sub.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741463772214 "|Top_Sub|seg1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[7\] VCC " "Pin \"seg0\[7\]\" is stuck at VCC" {  } { { "Top_Sub.sv" "" { Text "C:/Users/jimmy/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/problema_3/Top_Sub.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741463772214 "|Top_Sub|seg0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741463772214 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741463772269 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741463772483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741463772483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741463772509 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741463772509 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741463772509 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741463772509 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741463772520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 08 13:56:12 2025 " "Processing ended: Sat Mar 08 13:56:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741463772520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741463772520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741463772520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741463772520 ""}
