# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: C:\Users\cesar\OneDrive\Documents\USC\CE_MASTERS\COURSES\EE454\project\EE454_final_project-main\phase2pt2\task2\FPGA1\PIN_ASSIGNMENT.csv
# Generated on: Thu Dec 11 10:03:59 2025

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
altera_reserved_tck,Input,,,,PIN_P5,,,,,,
altera_reserved_tdi,Input,,,,PIN_P7,,,,,,
altera_reserved_tdo,Output,,,,PIN_P6,,,,,,
altera_reserved_tms,Input,,,,PIN_P8,,,,,,
CLOCK_50,Input,PIN_Y2,2,B2_N0,PIN_J1,,,,,,
GPIO_Z[3],Output,PIN_AD21,4,B4_N0,PIN_H14,,,,,,
GPIO_Z[2],Output,PIN_AC21,4,B4_N0,PIN_H15,,,,,,
GPIO_Z[1],Output,PIN_AB21,4,B4_N0,PIN_D14,,,,,,
GPIO_Z[0],Output,PIN_AB22,4,B4_N0,PIN_D15,,,,,,
KEY[1],Input,PIN_M21,6,B6_N1,PIN_AA12,,,,,,
KEY[0],Input,PIN_M23,6,B6_N2,PIN_AA13,,,,,,
LED_DONE,Output,PIN_G21,7,B7_N1,PIN_D12,,,,,,
LEDR[3],Output,PIN_F21,7,B7_N0,PIN_C13,,,,,,
LEDR[2],Output,PIN_E19,7,B7_N0,PIN_J14,,,,,,
LEDR[1],Output,PIN_F19,7,B7_N0,PIN_C14,,,,,,
LEDR[0],Output,PIN_G19,7,B7_N2,PIN_D13,,,,,,
rst,Input,PIN_R24,5,B5_N0,PIN_D16,,,,,,
SW[3],Input,PIN_AD27,5,B5_N2,PIN_E15,,,,,,
SW[2],Input,PIN_AC27,5,B5_N2,PIN_C12,,,,,,
SW[1],Input,PIN_AC28,5,B5_N2,PIN_C15,,,,,,
SW[0],Input,PIN_AB28,5,B5_N1,PIN_F15,,,,,,
