# Reading pref.tcl
# do mux2a1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Huich/Documentos/Quartus/mux2a1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:18:59 on Jan 26,2026
# vcom -reportprogress 300 -93 -work work C:/Users/Huich/Documentos/Quartus/mux2a1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2a1
# -- Compiling architecture Behavioral of mux2a1
# End time: 23:18:59 on Jan 26,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Huich/Documentos/Quartus/mux2a1_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:19:00 on Jan 26,2026
# vcom -reportprogress 300 -93 -work work C:/Users/Huich/Documentos/Quartus/mux2a1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2a1_tb
# -- Compiling architecture tb of mux2a1_tb
# -- Loading entity mux2a1
# End time: 23:19:00 on Jan 26,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  mux
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" mux 
# Start time: 23:19:00 on Jan 26,2026
# ** Error: (vsim-3170) Could not find 'mux'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/cyclonev
#             C:/Users/Huich/Documentos/Quartus/simulation/modelsim/rtl_work
#             C:/Users/Huich/Documentos/Quartus/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./mux2a1_run_msim_rtl_vhdl.do PAUSED at line 12
vsim work.mux2a1_tb
# vsim work.mux2a1_tb 
# Start time: 23:19:00 on Jan 26,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux2a1_tb(tb)
# Loading work.mux2a1(behavioral)
run
run
add wave sim:/mux2a1_tb/*
run
run
run
run
run
# End time: 23:21:40 on Jan 26,2026, Elapsed time: 0:02:40
# Errors: 1, Warnings: 0
