{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670825952527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670825952538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 11 22:19:12 2022 " "Processing started: Sun Dec 11 22:19:12 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670825952538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670825952538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670825952538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670825953115 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670825953115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/DE1_SoC.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670825963665 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_testbench " "Found entity 2: DE1_SoC_testbench" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/DE1_SoC.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670825963665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670825963665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 2 2 " "Found 2 design units, including 2 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/fullAdder.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670825963670 ""} { "Info" "ISGN_ENTITY_NAME" "2 fullAdder_testbench " "Found entity 2: fullAdder_testbench" {  } { { "fullAdder.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/fullAdder.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670825963670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670825963670 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "seg7.sv(36) " "Verilog HDL warning at seg7.sv(36): extended using \"x\" or \"z\"" {  } { { "seg7.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/seg7.sv" 36 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1670825963672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.sv 2 2 " "Found 2 design units, including 2 entities, in source file seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "seg7.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/seg7.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670825963673 ""} { "Info" "ISGN_ENTITY_NAME" "2 seg7_testbench " "Found entity 2: seg7_testbench" {  } { { "seg7.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/seg7.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670825963673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670825963673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carcount.sv 2 2 " "Found 2 design units, including 2 entities, in source file carcount.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carCount " "Found entity 1: carCount" {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670825963674 ""} { "Info" "ISGN_ENTITY_NAME" "2 carCount_testbench " "Found entity 2: carCount_testbench" {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670825963674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670825963674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 2 2 " "Found 2 design units, including 2 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/clock_divider.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670825963678 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_divider_testbench " "Found entity 2: clock_divider_testbench" {  } { { "clock_divider.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/clock_divider.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670825963678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cardetect.sv 2 2 " "Found 2 design units, including 2 entities, in source file cardetect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carDetect " "Found entity 1: carDetect" {  } { { "carDetect.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carDetect.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670825963678 ""} { "Info" "ISGN_ENTITY_NAME" "2 carDetect_testbench " "Found entity 2: carDetect_testbench" {  } { { "carDetect.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carDetect.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670825963678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(47) " "Verilog HDL error at carCount.sv(47): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 47 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "decr carCount.sv(48) " "Verilog HDL error at carCount.sv(48): object \"decr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 48 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(50) " "Verilog HDL error at carCount.sv(50): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 50 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(51) " "Verilog HDL error at carCount.sv(51): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 51 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(52) " "Verilog HDL error at carCount.sv(52): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 52 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(53) " "Verilog HDL error at carCount.sv(53): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 53 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(54) " "Verilog HDL error at carCount.sv(54): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 54 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(55) " "Verilog HDL error at carCount.sv(55): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 55 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(56) " "Verilog HDL error at carCount.sv(56): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 56 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(57) " "Verilog HDL error at carCount.sv(57): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 57 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(58) " "Verilog HDL error at carCount.sv(58): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 58 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(59) " "Verilog HDL error at carCount.sv(59): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 59 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(60) " "Verilog HDL error at carCount.sv(60): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 60 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(61) " "Verilog HDL error at carCount.sv(61): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 61 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(62) " "Verilog HDL error at carCount.sv(62): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 62 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(63) " "Verilog HDL error at carCount.sv(63): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 63 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(64) " "Verilog HDL error at carCount.sv(64): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 64 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(65) " "Verilog HDL error at carCount.sv(65): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 65 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "incr carCount.sv(66) " "Verilog HDL error at carCount.sv(66): object \"incr\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "carCount.sv" "" { Text "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/carCount.sv" 66 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670825963678 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/egeen/Desktop/School/EE 271/Projects/lab6/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670825963711 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4770 " "Peak virtual memory: 4770 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670825963772 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 11 22:19:23 2022 " "Processing ended: Sun Dec 11 22:19:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670825963772 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670825963772 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670825963772 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670825963772 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670825964423 ""}
