

================================================================
== Vitis HLS Report for 'sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4'
================================================================
* Date:           Sat Jul 30 21:26:28 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        iris_hls_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      772|      772|  7.720 us|  7.720 us|  772|  772|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4  |      770|      770|         6|          3|          1|   256|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    384|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    178|    -|
|Register         |        -|    -|     300|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     300|    562|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |acc_d0                   |         +|   0|  0|  39|          32|          32|
    |add_ln79_1_fu_224_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln79_fu_198_p2       |         +|   0|  0|  14|           9|           1|
    |add_ln80_1_fu_486_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln80_fu_260_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln81_fu_481_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln82_1_fu_304_p2     |         +|   0|  0|  13|           5|           5|
    |add_ln82_fu_424_p2       |         +|   0|  0|  13|           5|           5|
    |empty_28_fu_337_p2       |         +|   0|  0|  14|           7|           7|
    |p_mid131_fu_382_p2       |         +|   0|  0|  14|           7|           6|
    |p_mid16_fu_406_p2        |         +|   0|  0|  14|           7|           7|
    |and_ln79_fu_254_p2       |       and|   0|  0|   2|           1|           1|
    |addr_cmp4_fu_450_p2      |      icmp|   0|  0|  29|          64|          64|
    |addr_cmp_fu_437_p2       |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln79_fu_192_p2      |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln80_fu_210_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln81_fu_248_p2      |      icmp|   0|  0|   9|           3|           4|
    |or_ln80_fu_266_p2        |        or|   0|  0|   2|           1|           1|
    |reuse_select5_fu_524_p3  |    select|   0|  0|  32|           1|          32|
    |reuse_select_fu_474_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln79_1_fu_343_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln79_2_fu_371_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln79_3_fu_234_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln79_4_fu_388_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln79_fu_216_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln80_1_fu_292_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln80_2_fu_412_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln80_3_fu_466_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln80_4_fu_491_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln80_fu_272_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln79_fu_242_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 384|         253|         322|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |acc_address0                            |  14|          3|    7|         21|
    |ap_NS_fsm                               |  20|          4|    1|          4|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                      |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten37_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_1                    |   9|          2|    4|          8|
    |ap_sig_allocacmp_k_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_reuse_reg_load         |   9|          2|   32|         64|
    |i_1_fu_86                               |   9|          2|    4|          8|
    |indvar_flatten37_fu_90                  |   9|          2|    9|         18|
    |indvar_flatten_fu_82                    |   9|          2|    7|         14|
    |j_fu_78                                 |   9|          2|    4|          8|
    |k_fu_74                                 |   9|          2|    3|          6|
    |reuse_addr_reg_fu_66                    |   9|          2|   64|        128|
    |reuse_reg_fu_70                         |   9|          2|   32|         64|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 178|         39|  193|        395|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_addr_3_reg_681                |   7|   0|    7|          0|
    |acc_addr_3_reg_681_pp0_iter1_reg  |   7|   0|    7|          0|
    |acc_load_3_reg_701                |  32|   0|   32|          0|
    |add_ln79_1_reg_629                |   4|   0|    4|          0|
    |add_ln80_reg_645                  |   4|   0|    4|          0|
    |add_ln82_1_reg_661                |   5|   0|    5|          0|
    |addr_cmp4_reg_686                 |   1|   0|    1|          0|
    |addr_cmp4_reg_686_pp0_iter1_reg   |   1|   0|    1|          0|
    |addr_cmp_reg_671                  |   1|   0|    1|          0|
    |and_ln79_reg_639                  |   1|   0|    1|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |empty_30_reg_634                  |   3|   0|    3|          0|
    |empty_reg_602                     |   3|   0|    3|          0|
    |i_1_fu_86                         |   4|   0|    4|          0|
    |i_reg_597                         |   4|   0|    4|          0|
    |icmp_ln79_reg_607                 |   1|   0|    1|          0|
    |icmp_ln80_reg_616                 |   1|   0|    1|          0|
    |indvar_flatten37_fu_90            |   9|   0|    9|          0|
    |indvar_flatten_fu_82              |   7|   0|    7|          0|
    |indvar_flatten_load_reg_611       |   7|   0|    7|          0|
    |j_1_reg_592                       |   4|   0|    4|          0|
    |j_fu_78                           |   4|   0|    4|          0|
    |k_cast_reg_656                    |   3|   0|    5|          2|
    |k_fu_74                           |   3|   0|    3|          0|
    |mul_ln82_reg_711                  |  32|   0|   32|          0|
    |reuse_addr_reg_fu_66              |  64|   0|   64|          0|
    |reuse_reg_fu_70                   |  32|   0|   32|          0|
    |reuse_select_reg_691              |  32|   0|   32|          0|
    |select_ln79_reg_624               |   4|   0|    4|          0|
    |select_ln80_reg_651               |   3|   0|    3|          0|
    |w_load_reg_696                    |  11|   0|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 300|   0|  302|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                            Source Object                            |    C Type    |
+--------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|grp_fu_157_p_din0   |  out|   32|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|grp_fu_157_p_din1   |  out|   11|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|grp_fu_157_p_dout0  |   in|   32|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|grp_fu_157_p_ce     |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_79_2_VITIS_LOOP_80_3_VITIS_LOOP_81_4|  return value|
|acc_address0        |  out|    7|   ap_memory|                                                                  acc|         array|
|acc_ce0             |  out|    1|   ap_memory|                                                                  acc|         array|
|acc_we0             |  out|    1|   ap_memory|                                                                  acc|         array|
|acc_d0              |  out|   32|   ap_memory|                                                                  acc|         array|
|acc_q0              |   in|   32|   ap_memory|                                                                  acc|         array|
|acc_address1        |  out|    7|   ap_memory|                                                                  acc|         array|
|acc_ce1             |  out|    1|   ap_memory|                                                                  acc|         array|
|acc_q1              |   in|   32|   ap_memory|                                                                  acc|         array|
|w_address0          |  out|    6|   ap_memory|                                                                    w|         array|
|w_ce0               |  out|    1|   ap_memory|                                                                    w|         array|
|w_q0                |   in|   11|   ap_memory|                                                                    w|         array|
+--------------------+-----+-----+------------+---------------------------------------------------------------------+--------------+

