
STM32_CODE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000091d8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e4  08009368  08009368  00019368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800954c  0800954c  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  0800954c  0800954c  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800954c  0800954c  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800954c  0800954c  0001954c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009550  08009550  00019550  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08009554  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
 10 .bss          00001a10  20000010  20000010  00020010  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001a20  20001a20  00020010  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d5f2  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b7d  00000000  00000000  0003d632  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001690  00000000  00000000  000411b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000014f8  00000000  00000000  00042840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020cc4  00000000  00000000  00043d38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001be5a  00000000  00000000  000649fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c7e6f  00000000  00000000  00080856  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001486c5  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006044  00000000  00000000  00148718  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009350 	.word	0x08009350

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	08009350 	.word	0x08009350

080001d0 <__aeabi_drsub>:
 80001d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001d4:	e002      	b.n	80001dc <__adddf3>
 80001d6:	bf00      	nop

080001d8 <__aeabi_dsub>:
 80001d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001dc <__adddf3>:
 80001dc:	b530      	push	{r4, r5, lr}
 80001de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001e6:	ea94 0f05 	teq	r4, r5
 80001ea:	bf08      	it	eq
 80001ec:	ea90 0f02 	teqeq	r0, r2
 80001f0:	bf1f      	itttt	ne
 80001f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000202:	f000 80e2 	beq.w	80003ca <__adddf3+0x1ee>
 8000206:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800020a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800020e:	bfb8      	it	lt
 8000210:	426d      	neglt	r5, r5
 8000212:	dd0c      	ble.n	800022e <__adddf3+0x52>
 8000214:	442c      	add	r4, r5
 8000216:	ea80 0202 	eor.w	r2, r0, r2
 800021a:	ea81 0303 	eor.w	r3, r1, r3
 800021e:	ea82 0000 	eor.w	r0, r2, r0
 8000222:	ea83 0101 	eor.w	r1, r3, r1
 8000226:	ea80 0202 	eor.w	r2, r0, r2
 800022a:	ea81 0303 	eor.w	r3, r1, r3
 800022e:	2d36      	cmp	r5, #54	; 0x36
 8000230:	bf88      	it	hi
 8000232:	bd30      	pophi	{r4, r5, pc}
 8000234:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000238:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800023c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000240:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000244:	d002      	beq.n	800024c <__adddf3+0x70>
 8000246:	4240      	negs	r0, r0
 8000248:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800024c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000250:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000254:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000258:	d002      	beq.n	8000260 <__adddf3+0x84>
 800025a:	4252      	negs	r2, r2
 800025c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000260:	ea94 0f05 	teq	r4, r5
 8000264:	f000 80a7 	beq.w	80003b6 <__adddf3+0x1da>
 8000268:	f1a4 0401 	sub.w	r4, r4, #1
 800026c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000270:	db0d      	blt.n	800028e <__adddf3+0xb2>
 8000272:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000276:	fa22 f205 	lsr.w	r2, r2, r5
 800027a:	1880      	adds	r0, r0, r2
 800027c:	f141 0100 	adc.w	r1, r1, #0
 8000280:	fa03 f20e 	lsl.w	r2, r3, lr
 8000284:	1880      	adds	r0, r0, r2
 8000286:	fa43 f305 	asr.w	r3, r3, r5
 800028a:	4159      	adcs	r1, r3
 800028c:	e00e      	b.n	80002ac <__adddf3+0xd0>
 800028e:	f1a5 0520 	sub.w	r5, r5, #32
 8000292:	f10e 0e20 	add.w	lr, lr, #32
 8000296:	2a01      	cmp	r2, #1
 8000298:	fa03 fc0e 	lsl.w	ip, r3, lr
 800029c:	bf28      	it	cs
 800029e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002a2:	fa43 f305 	asr.w	r3, r3, r5
 80002a6:	18c0      	adds	r0, r0, r3
 80002a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b0:	d507      	bpl.n	80002c2 <__adddf3+0xe6>
 80002b2:	f04f 0e00 	mov.w	lr, #0
 80002b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002be:	eb6e 0101 	sbc.w	r1, lr, r1
 80002c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002c6:	d31b      	bcc.n	8000300 <__adddf3+0x124>
 80002c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002cc:	d30c      	bcc.n	80002e8 <__adddf3+0x10c>
 80002ce:	0849      	lsrs	r1, r1, #1
 80002d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d8:	f104 0401 	add.w	r4, r4, #1
 80002dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002e4:	f080 809a 	bcs.w	800041c <__adddf3+0x240>
 80002e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002ec:	bf08      	it	eq
 80002ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002f2:	f150 0000 	adcs.w	r0, r0, #0
 80002f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002fa:	ea41 0105 	orr.w	r1, r1, r5
 80002fe:	bd30      	pop	{r4, r5, pc}
 8000300:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000304:	4140      	adcs	r0, r0
 8000306:	eb41 0101 	adc.w	r1, r1, r1
 800030a:	3c01      	subs	r4, #1
 800030c:	bf28      	it	cs
 800030e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000312:	d2e9      	bcs.n	80002e8 <__adddf3+0x10c>
 8000314:	f091 0f00 	teq	r1, #0
 8000318:	bf04      	itt	eq
 800031a:	4601      	moveq	r1, r0
 800031c:	2000      	moveq	r0, #0
 800031e:	fab1 f381 	clz	r3, r1
 8000322:	bf08      	it	eq
 8000324:	3320      	addeq	r3, #32
 8000326:	f1a3 030b 	sub.w	r3, r3, #11
 800032a:	f1b3 0220 	subs.w	r2, r3, #32
 800032e:	da0c      	bge.n	800034a <__adddf3+0x16e>
 8000330:	320c      	adds	r2, #12
 8000332:	dd08      	ble.n	8000346 <__adddf3+0x16a>
 8000334:	f102 0c14 	add.w	ip, r2, #20
 8000338:	f1c2 020c 	rsb	r2, r2, #12
 800033c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000340:	fa21 f102 	lsr.w	r1, r1, r2
 8000344:	e00c      	b.n	8000360 <__adddf3+0x184>
 8000346:	f102 0214 	add.w	r2, r2, #20
 800034a:	bfd8      	it	le
 800034c:	f1c2 0c20 	rsble	ip, r2, #32
 8000350:	fa01 f102 	lsl.w	r1, r1, r2
 8000354:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000358:	bfdc      	itt	le
 800035a:	ea41 010c 	orrle.w	r1, r1, ip
 800035e:	4090      	lslle	r0, r2
 8000360:	1ae4      	subs	r4, r4, r3
 8000362:	bfa2      	ittt	ge
 8000364:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000368:	4329      	orrge	r1, r5
 800036a:	bd30      	popge	{r4, r5, pc}
 800036c:	ea6f 0404 	mvn.w	r4, r4
 8000370:	3c1f      	subs	r4, #31
 8000372:	da1c      	bge.n	80003ae <__adddf3+0x1d2>
 8000374:	340c      	adds	r4, #12
 8000376:	dc0e      	bgt.n	8000396 <__adddf3+0x1ba>
 8000378:	f104 0414 	add.w	r4, r4, #20
 800037c:	f1c4 0220 	rsb	r2, r4, #32
 8000380:	fa20 f004 	lsr.w	r0, r0, r4
 8000384:	fa01 f302 	lsl.w	r3, r1, r2
 8000388:	ea40 0003 	orr.w	r0, r0, r3
 800038c:	fa21 f304 	lsr.w	r3, r1, r4
 8000390:	ea45 0103 	orr.w	r1, r5, r3
 8000394:	bd30      	pop	{r4, r5, pc}
 8000396:	f1c4 040c 	rsb	r4, r4, #12
 800039a:	f1c4 0220 	rsb	r2, r4, #32
 800039e:	fa20 f002 	lsr.w	r0, r0, r2
 80003a2:	fa01 f304 	lsl.w	r3, r1, r4
 80003a6:	ea40 0003 	orr.w	r0, r0, r3
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	fa21 f004 	lsr.w	r0, r1, r4
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f094 0f00 	teq	r4, #0
 80003ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003be:	bf06      	itte	eq
 80003c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003c4:	3401      	addeq	r4, #1
 80003c6:	3d01      	subne	r5, #1
 80003c8:	e74e      	b.n	8000268 <__adddf3+0x8c>
 80003ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ce:	bf18      	it	ne
 80003d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003d4:	d029      	beq.n	800042a <__adddf3+0x24e>
 80003d6:	ea94 0f05 	teq	r4, r5
 80003da:	bf08      	it	eq
 80003dc:	ea90 0f02 	teqeq	r0, r2
 80003e0:	d005      	beq.n	80003ee <__adddf3+0x212>
 80003e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003e6:	bf04      	itt	eq
 80003e8:	4619      	moveq	r1, r3
 80003ea:	4610      	moveq	r0, r2
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	ea91 0f03 	teq	r1, r3
 80003f2:	bf1e      	ittt	ne
 80003f4:	2100      	movne	r1, #0
 80003f6:	2000      	movne	r0, #0
 80003f8:	bd30      	popne	{r4, r5, pc}
 80003fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003fe:	d105      	bne.n	800040c <__adddf3+0x230>
 8000400:	0040      	lsls	r0, r0, #1
 8000402:	4149      	adcs	r1, r1
 8000404:	bf28      	it	cs
 8000406:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800040a:	bd30      	pop	{r4, r5, pc}
 800040c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000410:	bf3c      	itt	cc
 8000412:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000416:	bd30      	popcc	{r4, r5, pc}
 8000418:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800041c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000420:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000424:	f04f 0000 	mov.w	r0, #0
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf1a      	itte	ne
 8000430:	4619      	movne	r1, r3
 8000432:	4610      	movne	r0, r2
 8000434:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000438:	bf1c      	itt	ne
 800043a:	460b      	movne	r3, r1
 800043c:	4602      	movne	r2, r0
 800043e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000442:	bf06      	itte	eq
 8000444:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000448:	ea91 0f03 	teqeq	r1, r3
 800044c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000450:	bd30      	pop	{r4, r5, pc}
 8000452:	bf00      	nop

08000454 <__aeabi_ui2d>:
 8000454:	f090 0f00 	teq	r0, #0
 8000458:	bf04      	itt	eq
 800045a:	2100      	moveq	r1, #0
 800045c:	4770      	bxeq	lr
 800045e:	b530      	push	{r4, r5, lr}
 8000460:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000464:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000468:	f04f 0500 	mov.w	r5, #0
 800046c:	f04f 0100 	mov.w	r1, #0
 8000470:	e750      	b.n	8000314 <__adddf3+0x138>
 8000472:	bf00      	nop

08000474 <__aeabi_i2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800048c:	bf48      	it	mi
 800048e:	4240      	negmi	r0, r0
 8000490:	f04f 0100 	mov.w	r1, #0
 8000494:	e73e      	b.n	8000314 <__adddf3+0x138>
 8000496:	bf00      	nop

08000498 <__aeabi_f2d>:
 8000498:	0042      	lsls	r2, r0, #1
 800049a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800049e:	ea4f 0131 	mov.w	r1, r1, rrx
 80004a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004a6:	bf1f      	itttt	ne
 80004a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004b4:	4770      	bxne	lr
 80004b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ba:	bf08      	it	eq
 80004bc:	4770      	bxeq	lr
 80004be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004c2:	bf04      	itt	eq
 80004c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e71c      	b.n	8000314 <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aed8 	beq.w	80002c2 <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6bd      	b.n	80002c2 <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__aeabi_dmul>:
 8000548:	b570      	push	{r4, r5, r6, lr}
 800054a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800054e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000552:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000556:	bf1d      	ittte	ne
 8000558:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800055c:	ea94 0f0c 	teqne	r4, ip
 8000560:	ea95 0f0c 	teqne	r5, ip
 8000564:	f000 f8de 	bleq	8000724 <__aeabi_dmul+0x1dc>
 8000568:	442c      	add	r4, r5
 800056a:	ea81 0603 	eor.w	r6, r1, r3
 800056e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000572:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000576:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800057a:	bf18      	it	ne
 800057c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000580:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000584:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000588:	d038      	beq.n	80005fc <__aeabi_dmul+0xb4>
 800058a:	fba0 ce02 	umull	ip, lr, r0, r2
 800058e:	f04f 0500 	mov.w	r5, #0
 8000592:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000596:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800059a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800059e:	f04f 0600 	mov.w	r6, #0
 80005a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005a6:	f09c 0f00 	teq	ip, #0
 80005aa:	bf18      	it	ne
 80005ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005bc:	d204      	bcs.n	80005c8 <__aeabi_dmul+0x80>
 80005be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005c2:	416d      	adcs	r5, r5
 80005c4:	eb46 0606 	adc.w	r6, r6, r6
 80005c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e0:	bf88      	it	hi
 80005e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005e6:	d81e      	bhi.n	8000626 <__aeabi_dmul+0xde>
 80005e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005ec:	bf08      	it	eq
 80005ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005f2:	f150 0000 	adcs.w	r0, r0, #0
 80005f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000600:	ea46 0101 	orr.w	r1, r6, r1
 8000604:	ea40 0002 	orr.w	r0, r0, r2
 8000608:	ea81 0103 	eor.w	r1, r1, r3
 800060c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000610:	bfc2      	ittt	gt
 8000612:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000616:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800061a:	bd70      	popgt	{r4, r5, r6, pc}
 800061c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000620:	f04f 0e00 	mov.w	lr, #0
 8000624:	3c01      	subs	r4, #1
 8000626:	f300 80ab 	bgt.w	8000780 <__aeabi_dmul+0x238>
 800062a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800062e:	bfde      	ittt	le
 8000630:	2000      	movle	r0, #0
 8000632:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000636:	bd70      	pople	{r4, r5, r6, pc}
 8000638:	f1c4 0400 	rsb	r4, r4, #0
 800063c:	3c20      	subs	r4, #32
 800063e:	da35      	bge.n	80006ac <__aeabi_dmul+0x164>
 8000640:	340c      	adds	r4, #12
 8000642:	dc1b      	bgt.n	800067c <__aeabi_dmul+0x134>
 8000644:	f104 0414 	add.w	r4, r4, #20
 8000648:	f1c4 0520 	rsb	r5, r4, #32
 800064c:	fa00 f305 	lsl.w	r3, r0, r5
 8000650:	fa20 f004 	lsr.w	r0, r0, r4
 8000654:	fa01 f205 	lsl.w	r2, r1, r5
 8000658:	ea40 0002 	orr.w	r0, r0, r2
 800065c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000660:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000664:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000668:	fa21 f604 	lsr.w	r6, r1, r4
 800066c:	eb42 0106 	adc.w	r1, r2, r6
 8000670:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000674:	bf08      	it	eq
 8000676:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800067a:	bd70      	pop	{r4, r5, r6, pc}
 800067c:	f1c4 040c 	rsb	r4, r4, #12
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f304 	lsl.w	r3, r0, r4
 8000688:	fa20 f005 	lsr.w	r0, r0, r5
 800068c:	fa01 f204 	lsl.w	r2, r1, r4
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000698:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800069c:	f141 0100 	adc.w	r1, r1, #0
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f205 	lsl.w	r2, r0, r5
 80006b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b8:	fa20 f304 	lsr.w	r3, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea43 0302 	orr.w	r3, r3, r2
 80006c4:	fa21 f004 	lsr.w	r0, r1, r4
 80006c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	fa21 f204 	lsr.w	r2, r1, r4
 80006d0:	ea20 0002 	bic.w	r0, r0, r2
 80006d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f094 0f00 	teq	r4, #0
 80006e8:	d10f      	bne.n	800070a <__aeabi_dmul+0x1c2>
 80006ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006ee:	0040      	lsls	r0, r0, #1
 80006f0:	eb41 0101 	adc.w	r1, r1, r1
 80006f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f8:	bf08      	it	eq
 80006fa:	3c01      	subeq	r4, #1
 80006fc:	d0f7      	beq.n	80006ee <__aeabi_dmul+0x1a6>
 80006fe:	ea41 0106 	orr.w	r1, r1, r6
 8000702:	f095 0f00 	teq	r5, #0
 8000706:	bf18      	it	ne
 8000708:	4770      	bxne	lr
 800070a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800070e:	0052      	lsls	r2, r2, #1
 8000710:	eb43 0303 	adc.w	r3, r3, r3
 8000714:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3d01      	subeq	r5, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1c6>
 800071e:	ea43 0306 	orr.w	r3, r3, r6
 8000722:	4770      	bx	lr
 8000724:	ea94 0f0c 	teq	r4, ip
 8000728:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800072c:	bf18      	it	ne
 800072e:	ea95 0f0c 	teqne	r5, ip
 8000732:	d00c      	beq.n	800074e <__aeabi_dmul+0x206>
 8000734:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000738:	bf18      	it	ne
 800073a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800073e:	d1d1      	bne.n	80006e4 <__aeabi_dmul+0x19c>
 8000740:	ea81 0103 	eor.w	r1, r1, r3
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	f04f 0000 	mov.w	r0, #0
 800074c:	bd70      	pop	{r4, r5, r6, pc}
 800074e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000752:	bf06      	itte	eq
 8000754:	4610      	moveq	r0, r2
 8000756:	4619      	moveq	r1, r3
 8000758:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075c:	d019      	beq.n	8000792 <__aeabi_dmul+0x24a>
 800075e:	ea94 0f0c 	teq	r4, ip
 8000762:	d102      	bne.n	800076a <__aeabi_dmul+0x222>
 8000764:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000768:	d113      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800076a:	ea95 0f0c 	teq	r5, ip
 800076e:	d105      	bne.n	800077c <__aeabi_dmul+0x234>
 8000770:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000774:	bf1c      	itt	ne
 8000776:	4610      	movne	r0, r2
 8000778:	4619      	movne	r1, r3
 800077a:	d10a      	bne.n	8000792 <__aeabi_dmul+0x24a>
 800077c:	ea81 0103 	eor.w	r1, r1, r3
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000788:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800078c:	f04f 0000 	mov.w	r0, #0
 8000790:	bd70      	pop	{r4, r5, r6, pc}
 8000792:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000796:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800079a:	bd70      	pop	{r4, r5, r6, pc}

0800079c <__aeabi_ddiv>:
 800079c:	b570      	push	{r4, r5, r6, lr}
 800079e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007aa:	bf1d      	ittte	ne
 80007ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b0:	ea94 0f0c 	teqne	r4, ip
 80007b4:	ea95 0f0c 	teqne	r5, ip
 80007b8:	f000 f8a7 	bleq	800090a <__aeabi_ddiv+0x16e>
 80007bc:	eba4 0405 	sub.w	r4, r4, r5
 80007c0:	ea81 0e03 	eor.w	lr, r1, r3
 80007c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007cc:	f000 8088 	beq.w	80008e0 <__aeabi_ddiv+0x144>
 80007d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007f4:	429d      	cmp	r5, r3
 80007f6:	bf08      	it	eq
 80007f8:	4296      	cmpeq	r6, r2
 80007fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000802:	d202      	bcs.n	800080a <__aeabi_ddiv+0x6e>
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	1ab6      	subs	r6, r6, r2
 800080c:	eb65 0503 	sbc.w	r5, r5, r3
 8000810:	085b      	lsrs	r3, r3, #1
 8000812:	ea4f 0232 	mov.w	r2, r2, rrx
 8000816:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800081a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800081e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000822:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000826:	bf22      	ittt	cs
 8000828:	1ab6      	subcs	r6, r6, r2
 800082a:	4675      	movcs	r5, lr
 800082c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	ebb6 0e02 	subs.w	lr, r6, r2
 800083a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800083e:	bf22      	ittt	cs
 8000840:	1ab6      	subcs	r6, r6, r2
 8000842:	4675      	movcs	r5, lr
 8000844:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000878:	ea55 0e06 	orrs.w	lr, r5, r6
 800087c:	d018      	beq.n	80008b0 <__aeabi_ddiv+0x114>
 800087e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000882:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000886:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800088a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800088e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000892:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000896:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800089a:	d1c0      	bne.n	800081e <__aeabi_ddiv+0x82>
 800089c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a0:	d10b      	bne.n	80008ba <__aeabi_ddiv+0x11e>
 80008a2:	ea41 0100 	orr.w	r1, r1, r0
 80008a6:	f04f 0000 	mov.w	r0, #0
 80008aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ae:	e7b6      	b.n	800081e <__aeabi_ddiv+0x82>
 80008b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008b4:	bf04      	itt	eq
 80008b6:	4301      	orreq	r1, r0
 80008b8:	2000      	moveq	r0, #0
 80008ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008be:	bf88      	it	hi
 80008c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008c4:	f63f aeaf 	bhi.w	8000626 <__aeabi_dmul+0xde>
 80008c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008cc:	bf04      	itt	eq
 80008ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008d6:	f150 0000 	adcs.w	r0, r0, #0
 80008da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008de:	bd70      	pop	{r4, r5, r6, pc}
 80008e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ec:	bfc2      	ittt	gt
 80008ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008f6:	bd70      	popgt	{r4, r5, r6, pc}
 80008f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008fc:	f04f 0e00 	mov.w	lr, #0
 8000900:	3c01      	subs	r4, #1
 8000902:	e690      	b.n	8000626 <__aeabi_dmul+0xde>
 8000904:	ea45 0e06 	orr.w	lr, r5, r6
 8000908:	e68d      	b.n	8000626 <__aeabi_dmul+0xde>
 800090a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800090e:	ea94 0f0c 	teq	r4, ip
 8000912:	bf08      	it	eq
 8000914:	ea95 0f0c 	teqeq	r5, ip
 8000918:	f43f af3b 	beq.w	8000792 <__aeabi_dmul+0x24a>
 800091c:	ea94 0f0c 	teq	r4, ip
 8000920:	d10a      	bne.n	8000938 <__aeabi_ddiv+0x19c>
 8000922:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000926:	f47f af34 	bne.w	8000792 <__aeabi_dmul+0x24a>
 800092a:	ea95 0f0c 	teq	r5, ip
 800092e:	f47f af25 	bne.w	800077c <__aeabi_dmul+0x234>
 8000932:	4610      	mov	r0, r2
 8000934:	4619      	mov	r1, r3
 8000936:	e72c      	b.n	8000792 <__aeabi_dmul+0x24a>
 8000938:	ea95 0f0c 	teq	r5, ip
 800093c:	d106      	bne.n	800094c <__aeabi_ddiv+0x1b0>
 800093e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000942:	f43f aefd 	beq.w	8000740 <__aeabi_dmul+0x1f8>
 8000946:	4610      	mov	r0, r2
 8000948:	4619      	mov	r1, r3
 800094a:	e722      	b.n	8000792 <__aeabi_dmul+0x24a>
 800094c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000956:	f47f aec5 	bne.w	80006e4 <__aeabi_dmul+0x19c>
 800095a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800095e:	f47f af0d 	bne.w	800077c <__aeabi_dmul+0x234>
 8000962:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000966:	f47f aeeb 	bne.w	8000740 <__aeabi_dmul+0x1f8>
 800096a:	e712      	b.n	8000792 <__aeabi_dmul+0x24a>

0800096c <__aeabi_d2f>:
 800096c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000970:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000974:	bf24      	itt	cs
 8000976:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800097a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800097e:	d90d      	bls.n	800099c <__aeabi_d2f+0x30>
 8000980:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000984:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000988:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800098c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000990:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000994:	bf08      	it	eq
 8000996:	f020 0001 	biceq.w	r0, r0, #1
 800099a:	4770      	bx	lr
 800099c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80009a0:	d121      	bne.n	80009e6 <__aeabi_d2f+0x7a>
 80009a2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80009a6:	bfbc      	itt	lt
 80009a8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80009ac:	4770      	bxlt	lr
 80009ae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009b6:	f1c2 0218 	rsb	r2, r2, #24
 80009ba:	f1c2 0c20 	rsb	ip, r2, #32
 80009be:	fa10 f30c 	lsls.w	r3, r0, ip
 80009c2:	fa20 f002 	lsr.w	r0, r0, r2
 80009c6:	bf18      	it	ne
 80009c8:	f040 0001 	orrne.w	r0, r0, #1
 80009cc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009d0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80009d4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80009d8:	ea40 000c 	orr.w	r0, r0, ip
 80009dc:	fa23 f302 	lsr.w	r3, r3, r2
 80009e0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009e4:	e7cc      	b.n	8000980 <__aeabi_d2f+0x14>
 80009e6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80009ea:	d107      	bne.n	80009fc <__aeabi_d2f+0x90>
 80009ec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80009f0:	bf1e      	ittt	ne
 80009f2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80009f6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80009fa:	4770      	bxne	lr
 80009fc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000a00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000a04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a08:	4770      	bx	lr
 8000a0a:	bf00      	nop

08000a0c <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	60f8      	str	r0, [r7, #12]
 8000a14:	60b9      	str	r1, [r7, #8]
 8000a16:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	4a07      	ldr	r2, [pc, #28]	; (8000a38 <vApplicationGetIdleTaskMemory+0x2c>)
 8000a1c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000a1e:	68bb      	ldr	r3, [r7, #8]
 8000a20:	4a06      	ldr	r2, [pc, #24]	; (8000a3c <vApplicationGetIdleTaskMemory+0x30>)
 8000a22:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	2280      	movs	r2, #128	; 0x80
 8000a28:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000a2a:	bf00      	nop
 8000a2c:	3714      	adds	r7, #20
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop
 8000a38:	2000002c 	.word	0x2000002c
 8000a3c:	20000080 	.word	0x20000080

08000a40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a40:	b5b0      	push	{r4, r5, r7, lr}
 8000a42:	b0b2      	sub	sp, #200	; 0xc8
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a46:	f001 f8bb 	bl	8001bc0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a4a:	f000 fa25 	bl	8000e98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a4e:	f000 fb57 	bl	8001100 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000a52:	f000 faf5 	bl	8001040 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000a56:	f000 fa83 	bl	8000f60 <MX_ADC1_Init>
  MX_USB_PCD_Init();
 8000a5a:	f000 fb2f 	bl	80010bc <MX_USB_PCD_Init>
  /* USER CODE BEGIN 2 */
  //preconfigure the ADC to change channels
	sConfig2.Rank = ADC_REGULAR_RANK_1;
 8000a5e:	4bc2      	ldr	r3, [pc, #776]	; (8000d68 <main+0x328>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	605a      	str	r2, [r3, #4]
	sConfig2.SingleDiff = ADC_SINGLE_ENDED;
 8000a64:	4bc0      	ldr	r3, [pc, #768]	; (8000d68 <main+0x328>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	60da      	str	r2, [r3, #12]
	sConfig2.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000a6a:	4bbf      	ldr	r3, [pc, #764]	; (8000d68 <main+0x328>)
 8000a6c:	2205      	movs	r2, #5
 8000a6e:	609a      	str	r2, [r3, #8]
	sConfig2.OffsetNumber = ADC_OFFSET_NONE;
 8000a70:	4bbd      	ldr	r3, [pc, #756]	; (8000d68 <main+0x328>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	611a      	str	r2, [r3, #16]
	sConfig2.Offset = 0;
 8000a76:	4bbc      	ldr	r3, [pc, #752]	; (8000d68 <main+0x328>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	615a      	str	r2, [r3, #20]
  // PCB data initialization
  pcb.PCBUniqueID=PCBuniqueID;
 8000a7c:	4bbb      	ldr	r3, [pc, #748]	; (8000d6c <main+0x32c>)
 8000a7e:	220a      	movs	r2, #10
 8000a80:	801a      	strh	r2, [r3, #0]
  pcb.PCBUniqueID=pcb.PCBUniqueID<<8|pcb.PCBUniqueID>>8;
 8000a82:	4bba      	ldr	r3, [pc, #744]	; (8000d6c <main+0x32c>)
 8000a84:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a88:	021b      	lsls	r3, r3, #8
 8000a8a:	b21a      	sxth	r2, r3
 8000a8c:	4bb7      	ldr	r3, [pc, #732]	; (8000d6c <main+0x32c>)
 8000a8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a92:	121b      	asrs	r3, r3, #8
 8000a94:	b21b      	sxth	r3, r3
 8000a96:	4313      	orrs	r3, r2
 8000a98:	b21a      	sxth	r2, r3
 8000a9a:	4bb4      	ldr	r3, [pc, #720]	; (8000d6c <main+0x32c>)
 8000a9c:	801a      	strh	r2, [r3, #0]
  pcb.NumberOfSensors=Numberofsensors;
 8000a9e:	4bb3      	ldr	r3, [pc, #716]	; (8000d6c <main+0x32c>)
 8000aa0:	2203      	movs	r2, #3
 8000aa2:	709a      	strb	r2, [r3, #2]
  strcpy(pcb.ManufacturingDate,Manufacturingdate);
 8000aa4:	4ab2      	ldr	r2, [pc, #712]	; (8000d70 <main+0x330>)
 8000aa6:	4bb3      	ldr	r3, [pc, #716]	; (8000d74 <main+0x334>)
 8000aa8:	cb03      	ldmia	r3!, {r0, r1}
 8000aaa:	6010      	str	r0, [r2, #0]
 8000aac:	6051      	str	r1, [r2, #4]
 8000aae:	8819      	ldrh	r1, [r3, #0]
 8000ab0:	789b      	ldrb	r3, [r3, #2]
 8000ab2:	8111      	strh	r1, [r2, #8]
 8000ab4:	7293      	strb	r3, [r2, #10]
  pcb.PCBCapabilities=temperature_degC*8 + temperaturePCB_degC*4 + humidity_percent*2 + absolutePressure_kPa;
 8000ab6:	4bad      	ldr	r3, [pc, #692]	; (8000d6c <main+0x32c>)
 8000ab8:	2205      	movs	r2, #5
 8000aba:	735a      	strb	r2, [r3, #13]

  /* USER CODE END 2 */

  /* Create the mutex(es) */
  /* definition and creation of MutexADC1 */
  osMutexDef(MutexADC1);
 8000abc:	2300      	movs	r3, #0
 8000abe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  MutexADC1Handle = osMutexCreate(osMutex(MutexADC1));
 8000ac8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8000acc:	4618      	mov	r0, r3
 8000ace:	f006 f850 	bl	8006b72 <osMutexCreate>
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	4aa8      	ldr	r2, [pc, #672]	; (8000d78 <main+0x338>)
 8000ad6:	6013      	str	r3, [r2, #0]
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* definition and creation of SemI2C */
  osSemaphoreDef(SemI2C);
 8000ad8:	2300      	movs	r3, #0
 8000ada:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8000ade:	2300      	movs	r3, #0
 8000ae0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  SemI2CHandle = osSemaphoreCreate(osSemaphore(SemI2C), 1);
 8000ae4:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8000ae8:	2101      	movs	r1, #1
 8000aea:	4618      	mov	r0, r3
 8000aec:	f006 f8de 	bl	8006cac <osSemaphoreCreate>
 8000af0:	4603      	mov	r3, r0
 8000af2:	4aa2      	ldr	r2, [pc, #648]	; (8000d7c <main+0x33c>)
 8000af4:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task01_I2C */
  osThreadDef(Task01_I2C, StartTask01_I2C, osPriorityRealtime, 0, 128);
 8000af6:	4ba2      	ldr	r3, [pc, #648]	; (8000d80 <main+0x340>)
 8000af8:	f107 048c 	add.w	r4, r7, #140	; 0x8c
 8000afc:	461d      	mov	r5, r3
 8000afe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b02:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task01_I2CHandle = osThreadCreate(osThread(Task01_I2C), NULL);
 8000b0a:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000b0e:	2100      	movs	r1, #0
 8000b10:	4618      	mov	r0, r3
 8000b12:	f005 ffce 	bl	8006ab2 <osThreadCreate>
 8000b16:	4603      	mov	r3, r0
 8000b18:	4a9a      	ldr	r2, [pc, #616]	; (8000d84 <main+0x344>)
 8000b1a:	6013      	str	r3, [r2, #0]
	osThreadDef(Task02, StartTask02, osPriorityNormal, 0, 128);
	Task02Handle = osThreadCreate(osThread(Task02), NULL);
#endif
  /* definition and creation of Task03 */
#if(temperaturePCB_degC==1)
	osThreadDef(Task03, StartTask03, osPriorityNormal, 0, 128);
 8000b1c:	4b9a      	ldr	r3, [pc, #616]	; (8000d88 <main+0x348>)
 8000b1e:	f107 0470 	add.w	r4, r7, #112	; 0x70
 8000b22:	461d      	mov	r5, r3
 8000b24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b28:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	Task03Handle = osThreadCreate(osThread(Task03), NULL);
 8000b30:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000b34:	2100      	movs	r1, #0
 8000b36:	4618      	mov	r0, r3
 8000b38:	f005 ffbb 	bl	8006ab2 <osThreadCreate>
 8000b3c:	4603      	mov	r3, r0
 8000b3e:	4a93      	ldr	r2, [pc, #588]	; (8000d8c <main+0x34c>)
 8000b40:	6013      	str	r3, [r2, #0]
	osThreadDef(Task04, StartTask04, osPriorityNormal, 0, 128);
	Task04Handle = osThreadCreate(osThread(Task04), NULL);
#endif
  /* definition and creation of Task05 */
#if(absolutePressure_kPa==1)
	osThreadDef(Task05, StartTask05, osPriorityNormal, 0, 128);
 8000b42:	4b93      	ldr	r3, [pc, #588]	; (8000d90 <main+0x350>)
 8000b44:	f107 0454 	add.w	r4, r7, #84	; 0x54
 8000b48:	461d      	mov	r5, r3
 8000b4a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b4c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b4e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b52:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	Task05Handle = osThreadCreate(osThread(Task05), NULL);
 8000b56:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f005 ffa8 	bl	8006ab2 <osThreadCreate>
 8000b62:	4603      	mov	r3, r0
 8000b64:	4a8b      	ldr	r2, [pc, #556]	; (8000d94 <main+0x354>)
 8000b66:	6013      	str	r3, [r2, #0]
#endif


  /* definition and creation of TaskN01 */
  //Sensor initialization
  	strcpy(MatrizSensor[0].Sensor_name,Sensor01_name);
 8000b68:	4a8b      	ldr	r2, [pc, #556]	; (8000d98 <main+0x358>)
 8000b6a:	4b8c      	ldr	r3, [pc, #560]	; (8000d9c <main+0x35c>)
 8000b6c:	4614      	mov	r4, r2
 8000b6e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000b70:	6020      	str	r0, [r4, #0]
 8000b72:	6061      	str	r1, [r4, #4]
 8000b74:	60a2      	str	r2, [r4, #8]
  	strcpy(MatrizSensor[0].Sensor_type,Sensor01_type);
 8000b76:	4a8a      	ldr	r2, [pc, #552]	; (8000da0 <main+0x360>)
 8000b78:	4b8a      	ldr	r3, [pc, #552]	; (8000da4 <main+0x364>)
 8000b7a:	4614      	mov	r4, r2
 8000b7c:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000b7e:	6020      	str	r0, [r4, #0]
 8000b80:	6061      	str	r1, [r4, #4]
 8000b82:	60a2      	str	r2, [r4, #8]
 8000b84:	881a      	ldrh	r2, [r3, #0]
 8000b86:	789b      	ldrb	r3, [r3, #2]
 8000b88:	81a2      	strh	r2, [r4, #12]
 8000b8a:	73a3      	strb	r3, [r4, #14]
  	strcpy(MatrizSensor[0].Main_gas,Sensor01_Main_gas);
 8000b8c:	4b82      	ldr	r3, [pc, #520]	; (8000d98 <main+0x358>)
 8000b8e:	4a86      	ldr	r2, [pc, #536]	; (8000da8 <main+0x368>)
 8000b90:	f103 0519 	add.w	r5, r3, #25
 8000b94:	4614      	mov	r4, r2
 8000b96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000b98:	6028      	str	r0, [r5, #0]
 8000b9a:	6069      	str	r1, [r5, #4]
 8000b9c:	60aa      	str	r2, [r5, #8]
 8000b9e:	60eb      	str	r3, [r5, #12]
 8000ba0:	6820      	ldr	r0, [r4, #0]
 8000ba2:	6128      	str	r0, [r5, #16]
  	MatrizSensor[0].Response_time=Sensor01_Response_time;
 8000ba4:	4b7c      	ldr	r3, [pc, #496]	; (8000d98 <main+0x358>)
 8000ba6:	221e      	movs	r2, #30
 8000ba8:	85da      	strh	r2, [r3, #46]	; 0x2e
  	SensorChannel[0]=Sensor01_ADC_Channel;
 8000baa:	4b80      	ldr	r3, [pc, #512]	; (8000dac <main+0x36c>)
 8000bac:	2203      	movs	r2, #3
 8000bae:	601a      	str	r2, [r3, #0]
	osThreadDef(TaskN01, StartTaskN, osPriorityNormal, 0, 128);
 8000bb0:	4b7f      	ldr	r3, [pc, #508]	; (8000db0 <main+0x370>)
 8000bb2:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8000bb6:	461d      	mov	r5, r3
 8000bb8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000bba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000bbc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000bc0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TaskN01Handle = osThreadCreate(osThread(TaskN01), (void*) 0);
 8000bc4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000bc8:	2100      	movs	r1, #0
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f005 ff71 	bl	8006ab2 <osThreadCreate>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	4a78      	ldr	r2, [pc, #480]	; (8000db4 <main+0x374>)
 8000bd4:	6013      	str	r3, [r2, #0]
  /* definition and creation of TaskN02 */
#if(Numberofsensors>1)
	//Sensor initialization
	strcpy(MatrizSensor[1].Sensor_name,Sensor02_name);
 8000bd6:	4a78      	ldr	r2, [pc, #480]	; (8000db8 <main+0x378>)
 8000bd8:	4b78      	ldr	r3, [pc, #480]	; (8000dbc <main+0x37c>)
 8000bda:	4614      	mov	r4, r2
 8000bdc:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000bde:	6020      	str	r0, [r4, #0]
 8000be0:	6061      	str	r1, [r4, #4]
 8000be2:	60a2      	str	r2, [r4, #8]
	strcpy(MatrizSensor[1].Sensor_type,Sensor02_type);
 8000be4:	4a76      	ldr	r2, [pc, #472]	; (8000dc0 <main+0x380>)
 8000be6:	4b6f      	ldr	r3, [pc, #444]	; (8000da4 <main+0x364>)
 8000be8:	4614      	mov	r4, r2
 8000bea:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000bec:	6020      	str	r0, [r4, #0]
 8000bee:	6061      	str	r1, [r4, #4]
 8000bf0:	60a2      	str	r2, [r4, #8]
 8000bf2:	881a      	ldrh	r2, [r3, #0]
 8000bf4:	789b      	ldrb	r3, [r3, #2]
 8000bf6:	81a2      	strh	r2, [r4, #12]
 8000bf8:	73a3      	strb	r3, [r4, #14]
	strcpy(MatrizSensor[1].Main_gas,Sensor02_Main_gas);
 8000bfa:	4b67      	ldr	r3, [pc, #412]	; (8000d98 <main+0x358>)
 8000bfc:	4a6a      	ldr	r2, [pc, #424]	; (8000da8 <main+0x368>)
 8000bfe:	f103 0549 	add.w	r5, r3, #73	; 0x49
 8000c02:	4614      	mov	r4, r2
 8000c04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c06:	6028      	str	r0, [r5, #0]
 8000c08:	6069      	str	r1, [r5, #4]
 8000c0a:	60aa      	str	r2, [r5, #8]
 8000c0c:	60eb      	str	r3, [r5, #12]
 8000c0e:	6820      	ldr	r0, [r4, #0]
 8000c10:	6128      	str	r0, [r5, #16]
	MatrizSensor[1].Response_time=Sensor02_Response_time;
 8000c12:	4b61      	ldr	r3, [pc, #388]	; (8000d98 <main+0x358>)
 8000c14:	224b      	movs	r2, #75	; 0x4b
 8000c16:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
	SensorChannel[1]=Sensor02_ADC_Channel;
 8000c1a:	4b64      	ldr	r3, [pc, #400]	; (8000dac <main+0x36c>)
 8000c1c:	2204      	movs	r2, #4
 8000c1e:	605a      	str	r2, [r3, #4]
	osThreadDef(TaskN02, StartTaskN, osPriorityNormal, 0, 128);
 8000c20:	4b68      	ldr	r3, [pc, #416]	; (8000dc4 <main+0x384>)
 8000c22:	f107 041c 	add.w	r4, r7, #28
 8000c26:	461d      	mov	r5, r3
 8000c28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000c2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000c2c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000c30:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	TaskN02Handle = osThreadCreate(osThread(TaskN02), (void*) 1);
 8000c34:	f107 031c 	add.w	r3, r7, #28
 8000c38:	2101      	movs	r1, #1
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	f005 ff39 	bl	8006ab2 <osThreadCreate>
 8000c40:	4603      	mov	r3, r0
 8000c42:	4a61      	ldr	r2, [pc, #388]	; (8000dc8 <main+0x388>)
 8000c44:	6013      	str	r3, [r2, #0]
#endif
  /* definition and creation of TaskN03 */
#if(Numberofsensors>2)
  	//Sensor initialization
  	strcpy(MatrizSensor[2].Sensor_name,Sensor03_name);
 8000c46:	4b54      	ldr	r3, [pc, #336]	; (8000d98 <main+0x358>)
 8000c48:	4960      	ldr	r1, [pc, #384]	; (8000dcc <main+0x38c>)
 8000c4a:	f103 0260 	add.w	r2, r3, #96	; 0x60
 8000c4e:	460b      	mov	r3, r1
 8000c50:	cb03      	ldmia	r3!, {r0, r1}
 8000c52:	6010      	str	r0, [r2, #0]
 8000c54:	6051      	str	r1, [r2, #4]
 8000c56:	8819      	ldrh	r1, [r3, #0]
 8000c58:	789b      	ldrb	r3, [r3, #2]
 8000c5a:	8111      	strh	r1, [r2, #8]
 8000c5c:	7293      	strb	r3, [r2, #10]
  	strcpy(MatrizSensor[2].Sensor_type,Sensor03_type);
 8000c5e:	4a5c      	ldr	r2, [pc, #368]	; (8000dd0 <main+0x390>)
 8000c60:	4b50      	ldr	r3, [pc, #320]	; (8000da4 <main+0x364>)
 8000c62:	4614      	mov	r4, r2
 8000c64:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000c66:	6020      	str	r0, [r4, #0]
 8000c68:	6061      	str	r1, [r4, #4]
 8000c6a:	60a2      	str	r2, [r4, #8]
 8000c6c:	881a      	ldrh	r2, [r3, #0]
 8000c6e:	789b      	ldrb	r3, [r3, #2]
 8000c70:	81a2      	strh	r2, [r4, #12]
 8000c72:	73a3      	strb	r3, [r4, #14]
  	strcpy(MatrizSensor[2].Main_gas,Sensor03_Main_gas);
 8000c74:	4a57      	ldr	r2, [pc, #348]	; (8000dd4 <main+0x394>)
 8000c76:	4b58      	ldr	r3, [pc, #352]	; (8000dd8 <main+0x398>)
 8000c78:	4615      	mov	r5, r2
 8000c7a:	461c      	mov	r4, r3
 8000c7c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000c7e:	6028      	str	r0, [r5, #0]
 8000c80:	6069      	str	r1, [r5, #4]
 8000c82:	60aa      	str	r2, [r5, #8]
 8000c84:	60eb      	str	r3, [r5, #12]
 8000c86:	6820      	ldr	r0, [r4, #0]
 8000c88:	6128      	str	r0, [r5, #16]
 8000c8a:	7923      	ldrb	r3, [r4, #4]
 8000c8c:	752b      	strb	r3, [r5, #20]
  	MatrizSensor[2].Response_time=Sensor03_Response_time;
 8000c8e:	4b42      	ldr	r3, [pc, #264]	; (8000d98 <main+0x358>)
 8000c90:	223c      	movs	r2, #60	; 0x3c
 8000c92:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
  	SensorChannel[2]=Sensor03_ADC_Channel;
 8000c96:	4b45      	ldr	r3, [pc, #276]	; (8000dac <main+0x36c>)
 8000c98:	2205      	movs	r2, #5
 8000c9a:	609a      	str	r2, [r3, #8]
  	osThreadDef(TaskN03, StartTaskN, osPriorityNormal, 0, 128);
 8000c9c:	4b4f      	ldr	r3, [pc, #316]	; (8000ddc <main+0x39c>)
 8000c9e:	463c      	mov	r4, r7
 8000ca0:	461d      	mov	r5, r3
 8000ca2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ca4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ca6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000caa:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  	TaskN03Handle = osThreadCreate(osThread(TaskN03), (void*) 2);
 8000cae:	463b      	mov	r3, r7
 8000cb0:	2102      	movs	r1, #2
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	f005 fefd 	bl	8006ab2 <osThreadCreate>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	4a49      	ldr	r2, [pc, #292]	; (8000de0 <main+0x3a0>)
 8000cbc:	6013      	str	r3, [r2, #0]
	osThreadDef(TaskN10, StartTaskN, osPriorityNormal, 0, 128);
	TaskN10Handle = osThreadCreate(osThread(TaskN10), (void*) 9);
#endif


	for(int i=0;i<Numberofsensors;i++){
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8000cc4:	e0dc      	b.n	8000e80 <main+0x440>
		for(int j=0;j<11;j++){
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8000ccc:	e01c      	b.n	8000d08 <main+0x2c8>
			mensaje3[47*i+j]=MatrizSensor[i].Sensor_name[j];
 8000cce:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8000cd2:	4613      	mov	r3, r2
 8000cd4:	005b      	lsls	r3, r3, #1
 8000cd6:	4413      	add	r3, r2
 8000cd8:	011b      	lsls	r3, r3, #4
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8000ce0:	18d1      	adds	r1, r2, r3
 8000ce2:	482d      	ldr	r0, [pc, #180]	; (8000d98 <main+0x358>)
 8000ce4:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8000ce8:	4613      	mov	r3, r2
 8000cea:	005b      	lsls	r3, r3, #1
 8000cec:	4413      	add	r3, r2
 8000cee:	011b      	lsls	r3, r3, #4
 8000cf0:	18c2      	adds	r2, r0, r3
 8000cf2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8000cf6:	4413      	add	r3, r2
 8000cf8:	781a      	ldrb	r2, [r3, #0]
 8000cfa:	4b3a      	ldr	r3, [pc, #232]	; (8000de4 <main+0x3a4>)
 8000cfc:	545a      	strb	r2, [r3, r1]
		for(int j=0;j<11;j++){
 8000cfe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8000d02:	3301      	adds	r3, #1
 8000d04:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8000d08:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8000d0c:	2b0a      	cmp	r3, #10
 8000d0e:	ddde      	ble.n	8000cce <main+0x28e>
		}
		for(int j=0;j<14;j++){
 8000d10:	2300      	movs	r3, #0
 8000d12:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8000d16:	e01f      	b.n	8000d58 <main+0x318>
			mensaje3[11+47*i+j]=MatrizSensor[i].Sensor_type[j];
 8000d18:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8000d1c:	4613      	mov	r3, r2
 8000d1e:	005b      	lsls	r3, r3, #1
 8000d20:	4413      	add	r3, r2
 8000d22:	011b      	lsls	r3, r3, #4
 8000d24:	1a9b      	subs	r3, r3, r2
 8000d26:	f103 020b 	add.w	r2, r3, #11
 8000d2a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000d2e:	18d1      	adds	r1, r2, r3
 8000d30:	4819      	ldr	r0, [pc, #100]	; (8000d98 <main+0x358>)
 8000d32:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8000d36:	4613      	mov	r3, r2
 8000d38:	005b      	lsls	r3, r3, #1
 8000d3a:	4413      	add	r3, r2
 8000d3c:	011b      	lsls	r3, r3, #4
 8000d3e:	18c2      	adds	r2, r0, r3
 8000d40:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000d44:	4413      	add	r3, r2
 8000d46:	330b      	adds	r3, #11
 8000d48:	781a      	ldrb	r2, [r3, #0]
 8000d4a:	4b26      	ldr	r3, [pc, #152]	; (8000de4 <main+0x3a4>)
 8000d4c:	545a      	strb	r2, [r3, r1]
		for(int j=0;j<14;j++){
 8000d4e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000d52:	3301      	adds	r3, #1
 8000d54:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8000d58:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8000d5c:	2b0d      	cmp	r3, #13
 8000d5e:	dddb      	ble.n	8000d18 <main+0x2d8>
		}
		for(int j=0;j<20;j++){
 8000d60:	2300      	movs	r3, #0
 8000d62:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8000d66:	e05f      	b.n	8000e28 <main+0x3e8>
 8000d68:	20000280 	.word	0x20000280
 8000d6c:	20001694 	.word	0x20001694
 8000d70:	20001697 	.word	0x20001697
 8000d74:	0800939c 	.word	0x0800939c
 8000d78:	200013d0 	.word	0x200013d0
 8000d7c:	200014fc 	.word	0x200014fc
 8000d80:	08009408 	.word	0x08009408
 8000d84:	200015c4 	.word	0x200015c4
 8000d88:	08009424 	.word	0x08009424
 8000d8c:	20001658 	.word	0x20001658
 8000d90:	08009440 	.word	0x08009440
 8000d94:	20001660 	.word	0x20001660
 8000d98:	200015c8 	.word	0x200015c8
 8000d9c:	080093a8 	.word	0x080093a8
 8000da0:	200015d3 	.word	0x200015d3
 8000da4:	080093b4 	.word	0x080093b4
 8000da8:	080093c4 	.word	0x080093c4
 8000dac:	2000149c 	.word	0x2000149c
 8000db0:	0800945c 	.word	0x0800945c
 8000db4:	200014a8 	.word	0x200014a8
 8000db8:	200015f8 	.word	0x200015f8
 8000dbc:	080093d8 	.word	0x080093d8
 8000dc0:	20001603 	.word	0x20001603
 8000dc4:	08009478 	.word	0x08009478
 8000dc8:	20001504 	.word	0x20001504
 8000dcc:	080093e4 	.word	0x080093e4
 8000dd0:	20001633 	.word	0x20001633
 8000dd4:	20001641 	.word	0x20001641
 8000dd8:	080093f0 	.word	0x080093f0
 8000ddc:	08009494 	.word	0x08009494
 8000de0:	200016a4 	.word	0x200016a4
 8000de4:	200013dc 	.word	0x200013dc
			mensaje3[25+47*i+j]=MatrizSensor[i].Main_gas[j];
 8000de8:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8000dec:	4613      	mov	r3, r2
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	4413      	add	r3, r2
 8000df2:	011b      	lsls	r3, r3, #4
 8000df4:	1a9b      	subs	r3, r3, r2
 8000df6:	f103 0219 	add.w	r2, r3, #25
 8000dfa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8000dfe:	18d1      	adds	r1, r2, r3
 8000e00:	4823      	ldr	r0, [pc, #140]	; (8000e90 <main+0x450>)
 8000e02:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8000e06:	4613      	mov	r3, r2
 8000e08:	005b      	lsls	r3, r3, #1
 8000e0a:	4413      	add	r3, r2
 8000e0c:	011b      	lsls	r3, r3, #4
 8000e0e:	18c2      	adds	r2, r0, r3
 8000e10:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8000e14:	4413      	add	r3, r2
 8000e16:	3319      	adds	r3, #25
 8000e18:	781a      	ldrb	r2, [r3, #0]
 8000e1a:	4b1e      	ldr	r3, [pc, #120]	; (8000e94 <main+0x454>)
 8000e1c:	545a      	strb	r2, [r3, r1]
		for(int j=0;j<20;j++){
 8000e1e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8000e22:	3301      	adds	r3, #1
 8000e24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8000e28:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8000e2c:	2b13      	cmp	r3, #19
 8000e2e:	dddb      	ble.n	8000de8 <main+0x3a8>
		}

		mensaje3[45+47*i]=(MatrizSensor[i].Response_time>>8);
 8000e30:	4917      	ldr	r1, [pc, #92]	; (8000e90 <main+0x450>)
 8000e32:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8000e36:	4613      	mov	r3, r2
 8000e38:	005b      	lsls	r3, r3, #1
 8000e3a:	4413      	add	r3, r2
 8000e3c:	011b      	lsls	r3, r3, #4
 8000e3e:	440b      	add	r3, r1
 8000e40:	332e      	adds	r3, #46	; 0x2e
 8000e42:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e46:	121b      	asrs	r3, r3, #8
 8000e48:	b219      	sxth	r1, r3
 8000e4a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8000e4e:	4613      	mov	r3, r2
 8000e50:	005b      	lsls	r3, r3, #1
 8000e52:	4413      	add	r3, r2
 8000e54:	011b      	lsls	r3, r3, #4
 8000e56:	1a9b      	subs	r3, r3, r2
 8000e58:	332d      	adds	r3, #45	; 0x2d
 8000e5a:	b2c9      	uxtb	r1, r1
 8000e5c:	4a0d      	ldr	r2, [pc, #52]	; (8000e94 <main+0x454>)
 8000e5e:	54d1      	strb	r1, [r2, r3]
		mensaje3[46+47*i]=(MatrizSensor[i].Response_time<<8);
 8000e60:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8000e64:	4613      	mov	r3, r2
 8000e66:	005b      	lsls	r3, r3, #1
 8000e68:	4413      	add	r3, r2
 8000e6a:	011b      	lsls	r3, r3, #4
 8000e6c:	1a9b      	subs	r3, r3, r2
 8000e6e:	332e      	adds	r3, #46	; 0x2e
 8000e70:	4a08      	ldr	r2, [pc, #32]	; (8000e94 <main+0x454>)
 8000e72:	2100      	movs	r1, #0
 8000e74:	54d1      	strb	r1, [r2, r3]
	for(int i=0;i<Numberofsensors;i++){
 8000e76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8000e7a:	3301      	adds	r3, #1
 8000e7c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8000e80:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8000e84:	2b02      	cmp	r3, #2
 8000e86:	f77f af1e 	ble.w	8000cc6 <main+0x286>
	}
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000e8a:	f005 fe0b 	bl	8006aa4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e8e:	e7fe      	b.n	8000e8e <main+0x44e>
 8000e90:	200015c8 	.word	0x200015c8
 8000e94:	200013dc 	.word	0x200013dc

08000e98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b09e      	sub	sp, #120	; 0x78
 8000e9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e9e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000ea2:	2228      	movs	r2, #40	; 0x28
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f008 fa4a 	bl	8009340 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000eac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ebc:	463b      	mov	r3, r7
 8000ebe:	223c      	movs	r2, #60	; 0x3c
 8000ec0:	2100      	movs	r1, #0
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	f008 fa3c 	bl	8009340 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000ecc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000ed0:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ed6:	2301      	movs	r3, #1
 8000ed8:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000eda:	2310      	movs	r3, #16
 8000edc:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ee2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ee6:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8000ee8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000eec:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eee:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f003 ffb0 	bl	8004e58 <HAL_RCC_OscConfig>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000efe:	f000 fc73 	bl	80017e8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f02:	230f      	movs	r3, #15
 8000f04:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f06:	2302      	movs	r3, #2
 8000f08:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000f12:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f14:	2300      	movs	r3, #0
 8000f16:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000f18:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000f1c:	2101      	movs	r1, #1
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f004 fea2 	bl	8005c68 <HAL_RCC_ClockConfig>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000f2a:	f000 fc5d 	bl	80017e8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_I2C1
 8000f2e:	4b0b      	ldr	r3, [pc, #44]	; (8000f5c <SystemClock_Config+0xc4>)
 8000f30:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000f32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f36:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 8000f3c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f40:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f42:	463b      	mov	r3, r7
 8000f44:	4618      	mov	r0, r3
 8000f46:	f005 f8d5 	bl	80060f4 <HAL_RCCEx_PeriphCLKConfig>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8000f50:	f000 fc4a 	bl	80017e8 <Error_Handler>
  }
}
 8000f54:	bf00      	nop
 8000f56:	3778      	adds	r7, #120	; 0x78
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	bd80      	pop	{r7, pc}
 8000f5c:	000200a0 	.word	0x000200a0

08000f60 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b08a      	sub	sp, #40	; 0x28
 8000f64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000f66:	f107 031c 	add.w	r3, r7, #28
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	601a      	str	r2, [r3, #0]
 8000f6e:	605a      	str	r2, [r3, #4]
 8000f70:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000f72:	1d3b      	adds	r3, r7, #4
 8000f74:	2200      	movs	r2, #0
 8000f76:	601a      	str	r2, [r3, #0]
 8000f78:	605a      	str	r2, [r3, #4]
 8000f7a:	609a      	str	r2, [r3, #8]
 8000f7c:	60da      	str	r2, [r3, #12]
 8000f7e:	611a      	str	r2, [r3, #16]
 8000f80:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000f82:	4b2e      	ldr	r3, [pc, #184]	; (800103c <MX_ADC1_Init+0xdc>)
 8000f84:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000f88:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000f8a:	4b2c      	ldr	r3, [pc, #176]	; (800103c <MX_ADC1_Init+0xdc>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f90:	4b2a      	ldr	r3, [pc, #168]	; (800103c <MX_ADC1_Init+0xdc>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f96:	4b29      	ldr	r3, [pc, #164]	; (800103c <MX_ADC1_Init+0xdc>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f9c:	4b27      	ldr	r3, [pc, #156]	; (800103c <MX_ADC1_Init+0xdc>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000fa2:	4b26      	ldr	r3, [pc, #152]	; (800103c <MX_ADC1_Init+0xdc>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000faa:	4b24      	ldr	r3, [pc, #144]	; (800103c <MX_ADC1_Init+0xdc>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fb0:	4b22      	ldr	r3, [pc, #136]	; (800103c <MX_ADC1_Init+0xdc>)
 8000fb2:	2201      	movs	r2, #1
 8000fb4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000fb6:	4b21      	ldr	r3, [pc, #132]	; (800103c <MX_ADC1_Init+0xdc>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000fbc:	4b1f      	ldr	r3, [pc, #124]	; (800103c <MX_ADC1_Init+0xdc>)
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000fc2:	4b1e      	ldr	r3, [pc, #120]	; (800103c <MX_ADC1_Init+0xdc>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000fca:	4b1c      	ldr	r3, [pc, #112]	; (800103c <MX_ADC1_Init+0xdc>)
 8000fcc:	2204      	movs	r2, #4
 8000fce:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000fd0:	4b1a      	ldr	r3, [pc, #104]	; (800103c <MX_ADC1_Init+0xdc>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000fd6:	4b19      	ldr	r3, [pc, #100]	; (800103c <MX_ADC1_Init+0xdc>)
 8000fd8:	2200      	movs	r2, #0
 8000fda:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000fdc:	4817      	ldr	r0, [pc, #92]	; (800103c <MX_ADC1_Init+0xdc>)
 8000fde:	f000 fe25 	bl	8001c2c <HAL_ADC_Init>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000fe8:	f000 fbfe 	bl	80017e8 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000fec:	2300      	movs	r3, #0
 8000fee:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000ff0:	f107 031c 	add.w	r3, r7, #28
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	4811      	ldr	r0, [pc, #68]	; (800103c <MX_ADC1_Init+0xdc>)
 8000ff8:	f001 fd40 	bl	8002a7c <HAL_ADCEx_MultiModeConfigChannel>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8001002:	f000 fbf1 	bl	80017e8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001006:	2302      	movs	r3, #2
 8001008:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800100a:	2301      	movs	r3, #1
 800100c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800100e:	2300      	movs	r3, #0
 8001010:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8001012:	2305      	movs	r3, #5
 8001014:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001016:	2300      	movs	r3, #0
 8001018:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800101a:	2300      	movs	r3, #0
 800101c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800101e:	1d3b      	adds	r3, r7, #4
 8001020:	4619      	mov	r1, r3
 8001022:	4806      	ldr	r0, [pc, #24]	; (800103c <MX_ADC1_Init+0xdc>)
 8001024:	f001 fa3e 	bl	80024a4 <HAL_ADC_ConfigChannel>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 800102e:	f000 fbdb 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001032:	bf00      	nop
 8001034:	3728      	adds	r7, #40	; 0x28
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	20001554 	.word	0x20001554

08001040 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001044:	4b1b      	ldr	r3, [pc, #108]	; (80010b4 <MX_I2C1_Init+0x74>)
 8001046:	4a1c      	ldr	r2, [pc, #112]	; (80010b8 <MX_I2C1_Init+0x78>)
 8001048:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 800104a:	4b1a      	ldr	r3, [pc, #104]	; (80010b4 <MX_I2C1_Init+0x74>)
 800104c:	f240 220b 	movw	r2, #523	; 0x20b
 8001050:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 26;
 8001052:	4b18      	ldr	r3, [pc, #96]	; (80010b4 <MX_I2C1_Init+0x74>)
 8001054:	221a      	movs	r2, #26
 8001056:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001058:	4b16      	ldr	r3, [pc, #88]	; (80010b4 <MX_I2C1_Init+0x74>)
 800105a:	2201      	movs	r2, #1
 800105c:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800105e:	4b15      	ldr	r3, [pc, #84]	; (80010b4 <MX_I2C1_Init+0x74>)
 8001060:	2200      	movs	r2, #0
 8001062:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001064:	4b13      	ldr	r3, [pc, #76]	; (80010b4 <MX_I2C1_Init+0x74>)
 8001066:	2200      	movs	r2, #0
 8001068:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800106a:	4b12      	ldr	r3, [pc, #72]	; (80010b4 <MX_I2C1_Init+0x74>)
 800106c:	2200      	movs	r2, #0
 800106e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001070:	4b10      	ldr	r3, [pc, #64]	; (80010b4 <MX_I2C1_Init+0x74>)
 8001072:	2200      	movs	r2, #0
 8001074:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001076:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <MX_I2C1_Init+0x74>)
 8001078:	2200      	movs	r2, #0
 800107a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800107c:	480d      	ldr	r0, [pc, #52]	; (80010b4 <MX_I2C1_Init+0x74>)
 800107e:	f002 fa2f 	bl	80034e0 <HAL_I2C_Init>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001088:	f000 fbae 	bl	80017e8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800108c:	2100      	movs	r1, #0
 800108e:	4809      	ldr	r0, [pc, #36]	; (80010b4 <MX_I2C1_Init+0x74>)
 8001090:	f003 fd6c 	bl	8004b6c <HAL_I2CEx_ConfigAnalogFilter>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800109a:	f000 fba5 	bl	80017e8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800109e:	2100      	movs	r1, #0
 80010a0:	4804      	ldr	r0, [pc, #16]	; (80010b4 <MX_I2C1_Init+0x74>)
 80010a2:	f003 fdae 	bl	8004c02 <HAL_I2CEx_ConfigDigitalFilter>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80010ac:	f000 fb9c 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80010b0:	bf00      	nop
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	200014b0 	.word	0x200014b0
 80010b8:	40005400 	.word	0x40005400

080010bc <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_FS.Instance = USB;
 80010c0:	4b0d      	ldr	r3, [pc, #52]	; (80010f8 <MX_USB_PCD_Init+0x3c>)
 80010c2:	4a0e      	ldr	r2, [pc, #56]	; (80010fc <MX_USB_PCD_Init+0x40>)
 80010c4:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80010c6:	4b0c      	ldr	r3, [pc, #48]	; (80010f8 <MX_USB_PCD_Init+0x3c>)
 80010c8:	2208      	movs	r2, #8
 80010ca:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80010cc:	4b0a      	ldr	r3, [pc, #40]	; (80010f8 <MX_USB_PCD_Init+0x3c>)
 80010ce:	2202      	movs	r2, #2
 80010d0:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80010d2:	4b09      	ldr	r3, [pc, #36]	; (80010f8 <MX_USB_PCD_Init+0x3c>)
 80010d4:	2202      	movs	r2, #2
 80010d6:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80010d8:	4b07      	ldr	r3, [pc, #28]	; (80010f8 <MX_USB_PCD_Init+0x3c>)
 80010da:	2200      	movs	r2, #0
 80010dc:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80010de:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <MX_USB_PCD_Init+0x3c>)
 80010e0:	2200      	movs	r2, #0
 80010e2:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80010e4:	4804      	ldr	r0, [pc, #16]	; (80010f8 <MX_USB_PCD_Init+0x3c>)
 80010e6:	f003 fdd8 	bl	8004c9a <HAL_PCD_Init>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d001      	beq.n	80010f4 <MX_USB_PCD_Init+0x38>
  {
    Error_Handler();
 80010f0:	f000 fb7a 	bl	80017e8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */

  /* USER CODE END USB_Init 2 */

}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	200016e0 	.word	0x200016e0
 80010fc:	40005c00 	.word	0x40005c00

08001100 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b08a      	sub	sp, #40	; 0x28
 8001104:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001106:	f107 0314 	add.w	r3, r7, #20
 800110a:	2200      	movs	r2, #0
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	605a      	str	r2, [r3, #4]
 8001110:	609a      	str	r2, [r3, #8]
 8001112:	60da      	str	r2, [r3, #12]
 8001114:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001116:	4b40      	ldr	r3, [pc, #256]	; (8001218 <MX_GPIO_Init+0x118>)
 8001118:	695b      	ldr	r3, [r3, #20]
 800111a:	4a3f      	ldr	r2, [pc, #252]	; (8001218 <MX_GPIO_Init+0x118>)
 800111c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001120:	6153      	str	r3, [r2, #20]
 8001122:	4b3d      	ldr	r3, [pc, #244]	; (8001218 <MX_GPIO_Init+0x118>)
 8001124:	695b      	ldr	r3, [r3, #20]
 8001126:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800112a:	613b      	str	r3, [r7, #16]
 800112c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800112e:	4b3a      	ldr	r3, [pc, #232]	; (8001218 <MX_GPIO_Init+0x118>)
 8001130:	695b      	ldr	r3, [r3, #20]
 8001132:	4a39      	ldr	r2, [pc, #228]	; (8001218 <MX_GPIO_Init+0x118>)
 8001134:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001138:	6153      	str	r3, [r2, #20]
 800113a:	4b37      	ldr	r3, [pc, #220]	; (8001218 <MX_GPIO_Init+0x118>)
 800113c:	695b      	ldr	r3, [r3, #20]
 800113e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001146:	4b34      	ldr	r3, [pc, #208]	; (8001218 <MX_GPIO_Init+0x118>)
 8001148:	695b      	ldr	r3, [r3, #20]
 800114a:	4a33      	ldr	r2, [pc, #204]	; (8001218 <MX_GPIO_Init+0x118>)
 800114c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001150:	6153      	str	r3, [r2, #20]
 8001152:	4b31      	ldr	r3, [pc, #196]	; (8001218 <MX_GPIO_Init+0x118>)
 8001154:	695b      	ldr	r3, [r3, #20]
 8001156:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800115e:	4b2e      	ldr	r3, [pc, #184]	; (8001218 <MX_GPIO_Init+0x118>)
 8001160:	695b      	ldr	r3, [r3, #20]
 8001162:	4a2d      	ldr	r2, [pc, #180]	; (8001218 <MX_GPIO_Init+0x118>)
 8001164:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001168:	6153      	str	r3, [r2, #20]
 800116a:	4b2b      	ldr	r3, [pc, #172]	; (8001218 <MX_GPIO_Init+0x118>)
 800116c:	695b      	ldr	r3, [r3, #20]
 800116e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001172:	607b      	str	r3, [r7, #4]
 8001174:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001176:	4b28      	ldr	r3, [pc, #160]	; (8001218 <MX_GPIO_Init+0x118>)
 8001178:	695b      	ldr	r3, [r3, #20]
 800117a:	4a27      	ldr	r2, [pc, #156]	; (8001218 <MX_GPIO_Init+0x118>)
 800117c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001180:	6153      	str	r3, [r2, #20]
 8001182:	4b25      	ldr	r3, [pc, #148]	; (8001218 <MX_GPIO_Init+0x118>)
 8001184:	695b      	ldr	r3, [r3, #20]
 8001186:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800118a:	603b      	str	r3, [r7, #0]
 800118c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 800118e:	2200      	movs	r2, #0
 8001190:	f64f 7108 	movw	r1, #65288	; 0xff08
 8001194:	4821      	ldr	r0, [pc, #132]	; (800121c <MX_GPIO_Init+0x11c>)
 8001196:	f002 f98b 	bl	80034b0 <HAL_GPIO_WritePin>
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
                           MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = DRDY_Pin|MEMS_INT3_Pin|MEMS_INT4_Pin|MEMS_INT1_Pin
 800119a:	2337      	movs	r3, #55	; 0x37
 800119c:	617b      	str	r3, [r7, #20]
                          |MEMS_INT2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800119e:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80011a2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a4:	2300      	movs	r3, #0
 80011a6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011a8:	f107 0314 	add.w	r3, r7, #20
 80011ac:	4619      	mov	r1, r3
 80011ae:	481b      	ldr	r0, [pc, #108]	; (800121c <MX_GPIO_Init+0x11c>)
 80011b0:	f002 f804 	bl	80031bc <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
                           LD7_Pin LD9_Pin LD10_Pin LD8_Pin
                           LD6_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|LD4_Pin|LD3_Pin|LD5_Pin
 80011b4:	f64f 7308 	movw	r3, #65288	; 0xff08
 80011b8:	617b      	str	r3, [r7, #20]
                          |LD7_Pin|LD9_Pin|LD10_Pin|LD8_Pin
                          |LD6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011ba:	2301      	movs	r3, #1
 80011bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011be:	2300      	movs	r3, #0
 80011c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011c2:	2300      	movs	r3, #0
 80011c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80011c6:	f107 0314 	add.w	r3, r7, #20
 80011ca:	4619      	mov	r1, r3
 80011cc:	4813      	ldr	r0, [pc, #76]	; (800121c <MX_GPIO_Init+0x11c>)
 80011ce:	f001 fff5 	bl	80031bc <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80011d2:	2301      	movs	r3, #1
 80011d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011da:	2300      	movs	r3, #0
 80011dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80011de:	f107 0314 	add.w	r3, r7, #20
 80011e2:	4619      	mov	r1, r3
 80011e4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80011e8:	f001 ffe8 	bl	80031bc <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MISOA7_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MISOA7_Pin;
 80011ec:	23e0      	movs	r3, #224	; 0xe0
 80011ee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f0:	2302      	movs	r3, #2
 80011f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011f8:	2303      	movs	r3, #3
 80011fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011fc:	2305      	movs	r3, #5
 80011fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001200:	f107 0314 	add.w	r3, r7, #20
 8001204:	4619      	mov	r1, r3
 8001206:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800120a:	f001 ffd7 	bl	80031bc <HAL_GPIO_Init>

}
 800120e:	bf00      	nop
 8001210:	3728      	adds	r7, #40	; 0x28
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	40021000 	.word	0x40021000
 800121c:	48001000 	.word	0x48001000

08001220 <HAL_I2C_ListenCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
  HAL_I2C_EnableListen_IT(hi2c); // slave is ready again
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f002 fbd1 	bl	80039d0 <HAL_I2C_EnableListen_IT>
}
 800122e:	bf00      	nop
 8001230:	3708      	adds	r7, #8
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
	...

08001238 <HAL_I2C_AddrCallback>:

void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
 8001240:	460b      	mov	r3, r1
 8001242:	70fb      	strb	r3, [r7, #3]
 8001244:	4613      	mov	r3, r2
 8001246:	803b      	strh	r3, [r7, #0]
  if( TransferDirection==I2C_DIRECTION_TRANSMIT ) {
 8001248:	78fb      	ldrb	r3, [r7, #3]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d107      	bne.n	800125e <HAL_I2C_AddrCallback+0x26>
	  HAL_I2C_Slave_Seq_Receive_IT(hi2c, &pFuncion, 1, I2C_NEXT_FRAME);
 800124e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001252:	2201      	movs	r2, #1
 8001254:	4907      	ldr	r1, [pc, #28]	; (8001274 <HAL_I2C_AddrCallback+0x3c>)
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f002 fb16 	bl	8003888 <HAL_I2C_Slave_Seq_Receive_IT>

  } else {
    HAL_I2C_Slave_Seq_Transmit_IT(hi2c, &pRecognized, 1, I2C_NEXT_FRAME);
  }
}
 800125c:	e006      	b.n	800126c <HAL_I2C_AddrCallback+0x34>
    HAL_I2C_Slave_Seq_Transmit_IT(hi2c, &pRecognized, 1, I2C_NEXT_FRAME);
 800125e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001262:	2201      	movs	r2, #1
 8001264:	4904      	ldr	r1, [pc, #16]	; (8001278 <HAL_I2C_AddrCallback+0x40>)
 8001266:	6878      	ldr	r0, [r7, #4]
 8001268:	f002 fa6a 	bl	8003740 <HAL_I2C_Slave_Seq_Transmit_IT>
}
 800126c:	bf00      	nop
 800126e:	3708      	adds	r7, #8
 8001270:	46bd      	mov	sp, r7
 8001272:	bd80      	pop	{r7, pc}
 8001274:	200016a8 	.word	0x200016a8
 8001278:	200016a9 	.word	0x200016a9

0800127c <HAL_I2C_SlaveRxCpltCallback>:

void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b082      	sub	sp, #8
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
	osSemaphoreRelease(SemI2CHandle);
 8001284:	4b04      	ldr	r3, [pc, #16]	; (8001298 <HAL_I2C_SlaveRxCpltCallback+0x1c>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4618      	mov	r0, r3
 800128a:	f005 fd41 	bl	8006d10 <osSemaphoreRelease>
//  HAL_I2C_Slave_Seq_Receive_IT(hi2c, &offset, 1, I2C_NEXT_FRAME);
}
 800128e:	bf00      	nop
 8001290:	3708      	adds	r7, #8
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	200014fc 	.word	0x200014fc

0800129c <HAL_I2C_SlaveTxCpltCallback>:

void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
	osSemaphoreRelease(SemI2CHandle);
 80012a4:	4b04      	ldr	r3, [pc, #16]	; (80012b8 <HAL_I2C_SlaveTxCpltCallback+0x1c>)
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f005 fd31 	bl	8006d10 <osSemaphoreRelease>
//  HAL_I2C_Slave_Seq_Transmit_IT(hi2c, &leido, 1, I2C_NEXT_FRAME);
}
 80012ae:	bf00      	nop
 80012b0:	3708      	adds	r7, #8
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	200014fc 	.word	0x200014fc
 80012bc:	00000000 	.word	0x00000000

080012c0 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 80012c0:	b5b0      	push	{r4, r5, r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  //Sensor initialization
	strcpy(InternalTemperatureSensor.Sensor_name,"Internal");
 80012c8:	4a41      	ldr	r2, [pc, #260]	; (80013d0 <StartTask03+0x110>)
 80012ca:	4b42      	ldr	r3, [pc, #264]	; (80013d4 <StartTask03+0x114>)
 80012cc:	cb03      	ldmia	r3!, {r0, r1}
 80012ce:	6010      	str	r0, [r2, #0]
 80012d0:	6051      	str	r1, [r2, #4]
 80012d2:	781b      	ldrb	r3, [r3, #0]
 80012d4:	7213      	strb	r3, [r2, #8]
	strcpy(InternalTemperatureSensor.Sensor_type,"Micro-controller temperature ");
 80012d6:	4a40      	ldr	r2, [pc, #256]	; (80013d8 <StartTask03+0x118>)
 80012d8:	4b40      	ldr	r3, [pc, #256]	; (80013dc <StartTask03+0x11c>)
 80012da:	4615      	mov	r5, r2
 80012dc:	461c      	mov	r4, r3
 80012de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012e0:	6028      	str	r0, [r5, #0]
 80012e2:	6069      	str	r1, [r5, #4]
 80012e4:	60aa      	str	r2, [r5, #8]
 80012e6:	60eb      	str	r3, [r5, #12]
 80012e8:	cc07      	ldmia	r4!, {r0, r1, r2}
 80012ea:	6128      	str	r0, [r5, #16]
 80012ec:	6169      	str	r1, [r5, #20]
 80012ee:	61aa      	str	r2, [r5, #24]
 80012f0:	8823      	ldrh	r3, [r4, #0]
 80012f2:	83ab      	strh	r3, [r5, #28]
	strcpy(InternalTemperatureSensor.Main_gas,"....");
 80012f4:	4b3a      	ldr	r3, [pc, #232]	; (80013e0 <StartTask03+0x120>)
 80012f6:	4a3b      	ldr	r2, [pc, #236]	; (80013e4 <StartTask03+0x124>)
 80012f8:	6810      	ldr	r0, [r2, #0]
 80012fa:	6018      	str	r0, [r3, #0]
 80012fc:	7912      	ldrb	r2, [r2, #4]
 80012fe:	711a      	strb	r2, [r3, #4]
	InternalTemperatureSensor.Response_time=temperaturePCB_degC_Response_time;
 8001300:	4b33      	ldr	r3, [pc, #204]	; (80013d0 <StartTask03+0x110>)
 8001302:	2228      	movs	r2, #40	; 0x28
 8001304:	85da      	strh	r2, [r3, #46]	; 0x2e
  /* Infinite loop */
  for(;;)
  {
    /*use of the ADC with mutex, this so that only one task can use the ADC at a time*/
	osMutexWait(MutexADC1Handle, 100);
 8001306:	4b38      	ldr	r3, [pc, #224]	; (80013e8 <StartTask03+0x128>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	2164      	movs	r1, #100	; 0x64
 800130c:	4618      	mov	r0, r3
 800130e:	f005 fc49 	bl	8006ba4 <osMutexWait>
	sConfig2.Channel=ADC_CHANNEL_TEMPSENSOR;
 8001312:	4b36      	ldr	r3, [pc, #216]	; (80013ec <StartTask03+0x12c>)
 8001314:	2210      	movs	r2, #16
 8001316:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig2) != HAL_OK){Error_Handler();}
 8001318:	4934      	ldr	r1, [pc, #208]	; (80013ec <StartTask03+0x12c>)
 800131a:	4835      	ldr	r0, [pc, #212]	; (80013f0 <StartTask03+0x130>)
 800131c:	f001 f8c2 	bl	80024a4 <HAL_ADC_ConfigChannel>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <StartTask03+0x6a>
 8001326:	f000 fa5f 	bl	80017e8 <Error_Handler>
	// Start ADC Conversion
	HAL_ADC_Start(&hadc1);
 800132a:	4831      	ldr	r0, [pc, #196]	; (80013f0 <StartTask03+0x130>)
 800132c:	f000 fe5e 	bl	8001fec <HAL_ADC_Start>
	// Poll ADC1 Perihperal & TimeOut = 1mSec
	HAL_ADC_PollForConversion(&hadc1, 1);
 8001330:	2101      	movs	r1, #1
 8001332:	482f      	ldr	r0, [pc, #188]	; (80013f0 <StartTask03+0x130>)
 8001334:	f000 ffa6 	bl	8002284 <HAL_ADC_PollForConversion>
	// Read The ADC Conversion Result
	uint32_t Vadc=HAL_ADC_GetValue(&hadc1);
 8001338:	482d      	ldr	r0, [pc, #180]	; (80013f0 <StartTask03+0x130>)
 800133a:	f001 f8a5 	bl	8002488 <HAL_ADC_GetValue>
 800133e:	60f8      	str	r0, [r7, #12]
	// stop The ADC
	HAL_ADC_Stop(&hadc1);
 8001340:	482b      	ldr	r0, [pc, #172]	; (80013f0 <StartTask03+0x130>)
 8001342:	f000 ff69 	bl	8002218 <HAL_ADC_Stop>
	osMutexRelease(MutexADC1Handle);
 8001346:	4b28      	ldr	r3, [pc, #160]	; (80013e8 <StartTask03+0x128>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4618      	mov	r0, r3
 800134c:	f005 fc78 	bl	8006c40 <osMutexRelease>
	//The formula is Temperature (in °C) = {(V25 – Vadc) / Avg_Slope} + 25
	//where V25=1.43, Avg_Slope=4.3, Vadc=adc*3.3/4096
	DataSensor[1]=((1.43 - (805.6640625e-6 * Vadc)) / 4.3) + 25;
 8001350:	68f8      	ldr	r0, [r7, #12]
 8001352:	f7ff f87f 	bl	8000454 <__aeabi_ui2d>
 8001356:	a318      	add	r3, pc, #96	; (adr r3, 80013b8 <StartTask03+0xf8>)
 8001358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800135c:	f7ff f8f4 	bl	8000548 <__aeabi_dmul>
 8001360:	4602      	mov	r2, r0
 8001362:	460b      	mov	r3, r1
 8001364:	a116      	add	r1, pc, #88	; (adr r1, 80013c0 <StartTask03+0x100>)
 8001366:	e9d1 0100 	ldrd	r0, r1, [r1]
 800136a:	f7fe ff35 	bl	80001d8 <__aeabi_dsub>
 800136e:	4602      	mov	r2, r0
 8001370:	460b      	mov	r3, r1
 8001372:	4610      	mov	r0, r2
 8001374:	4619      	mov	r1, r3
 8001376:	a314      	add	r3, pc, #80	; (adr r3, 80013c8 <StartTask03+0x108>)
 8001378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800137c:	f7ff fa0e 	bl	800079c <__aeabi_ddiv>
 8001380:	4602      	mov	r2, r0
 8001382:	460b      	mov	r3, r1
 8001384:	4610      	mov	r0, r2
 8001386:	4619      	mov	r1, r3
 8001388:	f04f 0200 	mov.w	r2, #0
 800138c:	4b19      	ldr	r3, [pc, #100]	; (80013f4 <StartTask03+0x134>)
 800138e:	f7fe ff25 	bl	80001dc <__adddf3>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	4610      	mov	r0, r2
 8001398:	4619      	mov	r1, r3
 800139a:	f7ff fae7 	bl	800096c <__aeabi_d2f>
 800139e:	4603      	mov	r3, r0
 80013a0:	4a15      	ldr	r2, [pc, #84]	; (80013f8 <StartTask03+0x138>)
 80013a2:	6053      	str	r3, [r2, #4]
    osDelay(InternalTemperatureSensor.Response_time);
 80013a4:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <StartTask03+0x110>)
 80013a6:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80013aa:	4618      	mov	r0, r3
 80013ac:	f005 fbcd 	bl	8006b4a <osDelay>
  {
 80013b0:	e7a9      	b.n	8001306 <StartTask03+0x46>
 80013b2:	bf00      	nop
 80013b4:	f3af 8000 	nop.w
 80013b8:	66666666 	.word	0x66666666
 80013bc:	3f4a6666 	.word	0x3f4a6666
 80013c0:	ae147ae1 	.word	0xae147ae1
 80013c4:	3ff6e147 	.word	0x3ff6e147
 80013c8:	33333333 	.word	0x33333333
 80013cc:	40113333 	.word	0x40113333
 80013d0:	20001664 	.word	0x20001664
 80013d4:	080094b0 	.word	0x080094b0
 80013d8:	2000166f 	.word	0x2000166f
 80013dc:	080094bc 	.word	0x080094bc
 80013e0:	2000167d 	.word	0x2000167d
 80013e4:	080094dc 	.word	0x080094dc
 80013e8:	200013d0 	.word	0x200013d0
 80013ec:	20000280 	.word	0x20000280
 80013f0:	20001554 	.word	0x20001554
 80013f4:	40390000 	.word	0x40390000
 80013f8:	20001538 	.word	0x20001538
 80013fc:	00000000 	.word	0x00000000

08001400 <StartTask05>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask05 */
void StartTask05(void const * argument)
{
 8001400:	b5b0      	push	{r4, r5, r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask05 */
  //Sensor initialization
	strcpy(PressureSensor.Sensor_name,"KP229-E2701-XTMA1");
 8001408:	4a37      	ldr	r2, [pc, #220]	; (80014e8 <StartTask05+0xe8>)
 800140a:	4b38      	ldr	r3, [pc, #224]	; (80014ec <StartTask05+0xec>)
 800140c:	4615      	mov	r5, r2
 800140e:	461c      	mov	r4, r3
 8001410:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001412:	6028      	str	r0, [r5, #0]
 8001414:	6069      	str	r1, [r5, #4]
 8001416:	60aa      	str	r2, [r5, #8]
 8001418:	60eb      	str	r3, [r5, #12]
 800141a:	8823      	ldrh	r3, [r4, #0]
 800141c:	822b      	strh	r3, [r5, #16]
	strcpy(PressureSensor.Sensor_type,"Absolute pressure");
 800141e:	4a34      	ldr	r2, [pc, #208]	; (80014f0 <StartTask05+0xf0>)
 8001420:	4b34      	ldr	r3, [pc, #208]	; (80014f4 <StartTask05+0xf4>)
 8001422:	4615      	mov	r5, r2
 8001424:	461c      	mov	r4, r3
 8001426:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001428:	6028      	str	r0, [r5, #0]
 800142a:	6069      	str	r1, [r5, #4]
 800142c:	60aa      	str	r2, [r5, #8]
 800142e:	60eb      	str	r3, [r5, #12]
 8001430:	8823      	ldrh	r3, [r4, #0]
 8001432:	822b      	strh	r3, [r5, #16]
	strcpy(PressureSensor.Main_gas,"....");
 8001434:	4b30      	ldr	r3, [pc, #192]	; (80014f8 <StartTask05+0xf8>)
 8001436:	4a31      	ldr	r2, [pc, #196]	; (80014fc <StartTask05+0xfc>)
 8001438:	6810      	ldr	r0, [r2, #0]
 800143a:	6018      	str	r0, [r3, #0]
 800143c:	7912      	ldrb	r2, [r2, #4]
 800143e:	711a      	strb	r2, [r3, #4]
	PressureSensor.Response_time=humidity_percent_Response_time;
 8001440:	4b29      	ldr	r3, [pc, #164]	; (80014e8 <StartTask05+0xe8>)
 8001442:	2228      	movs	r2, #40	; 0x28
 8001444:	85da      	strh	r2, [r3, #46]	; 0x2e
  /* Infinite loop */
  for(;;)
  {
    /*use of the ADC with mutex, this so that only one task can use the ADC at a time*/
	osMutexWait(MutexADC1Handle, 100);
 8001446:	4b2e      	ldr	r3, [pc, #184]	; (8001500 <StartTask05+0x100>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	2164      	movs	r1, #100	; 0x64
 800144c:	4618      	mov	r0, r3
 800144e:	f005 fba9 	bl	8006ba4 <osMutexWait>
	sConfig2.Channel=ADC_CHANNEL_4;
 8001452:	4b2c      	ldr	r3, [pc, #176]	; (8001504 <StartTask05+0x104>)
 8001454:	2204      	movs	r2, #4
 8001456:	601a      	str	r2, [r3, #0]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig2) != HAL_OK){Error_Handler();}
 8001458:	492a      	ldr	r1, [pc, #168]	; (8001504 <StartTask05+0x104>)
 800145a:	482b      	ldr	r0, [pc, #172]	; (8001508 <StartTask05+0x108>)
 800145c:	f001 f822 	bl	80024a4 <HAL_ADC_ConfigChannel>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <StartTask05+0x6a>
 8001466:	f000 f9bf 	bl	80017e8 <Error_Handler>
	// Start ADC Conversion
	HAL_ADC_Start(&hadc1);
 800146a:	4827      	ldr	r0, [pc, #156]	; (8001508 <StartTask05+0x108>)
 800146c:	f000 fdbe 	bl	8001fec <HAL_ADC_Start>
	// Poll ADC1 Perihperal & TimeOut = 1mSec
	HAL_ADC_PollForConversion(&hadc1, 1);
 8001470:	2101      	movs	r1, #1
 8001472:	4825      	ldr	r0, [pc, #148]	; (8001508 <StartTask05+0x108>)
 8001474:	f000 ff06 	bl	8002284 <HAL_ADC_PollForConversion>
	// Read The ADC Conversion Result
	uint32_t Vadc=HAL_ADC_GetValue(&hadc1);
 8001478:	4823      	ldr	r0, [pc, #140]	; (8001508 <StartTask05+0x108>)
 800147a:	f001 f805 	bl	8002488 <HAL_ADC_GetValue>
 800147e:	60f8      	str	r0, [r7, #12]
	// stop The ADC
	HAL_ADC_Stop(&hadc1);
 8001480:	4821      	ldr	r0, [pc, #132]	; (8001508 <StartTask05+0x108>)
 8001482:	f000 fec9 	bl	8002218 <HAL_ADC_Stop>
	osMutexRelease(MutexADC1Handle);
 8001486:	4b1e      	ldr	r3, [pc, #120]	; (8001500 <StartTask05+0x100>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	4618      	mov	r0, r3
 800148c:	f005 fbd8 	bl	8006c40 <osMutexRelease>
	//The temperature formula is P=(Vp/Vdd-b)/a
	//where Vp=adc*3.3/2^12, Vdd=3.3, b=0.05069, a=0.00293.
	//The temperature formula is P=-b/a+adc/a/4096=-17.3003413+83.32444539e-3*adc
	DataSensor[3]=-17.3003413 + (83.32444539e-3*Vadc);
 8001490:	68f8      	ldr	r0, [r7, #12]
 8001492:	f7fe ffdf 	bl	8000454 <__aeabi_ui2d>
 8001496:	a310      	add	r3, pc, #64	; (adr r3, 80014d8 <StartTask05+0xd8>)
 8001498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800149c:	f7ff f854 	bl	8000548 <__aeabi_dmul>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	4610      	mov	r0, r2
 80014a6:	4619      	mov	r1, r3
 80014a8:	a30d      	add	r3, pc, #52	; (adr r3, 80014e0 <StartTask05+0xe0>)
 80014aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ae:	f7fe fe93 	bl	80001d8 <__aeabi_dsub>
 80014b2:	4602      	mov	r2, r0
 80014b4:	460b      	mov	r3, r1
 80014b6:	4610      	mov	r0, r2
 80014b8:	4619      	mov	r1, r3
 80014ba:	f7ff fa57 	bl	800096c <__aeabi_d2f>
 80014be:	4603      	mov	r3, r0
 80014c0:	4a12      	ldr	r2, [pc, #72]	; (800150c <StartTask05+0x10c>)
 80014c2:	60d3      	str	r3, [r2, #12]
    osDelay(PressureSensor.Response_time);
 80014c4:	4b08      	ldr	r3, [pc, #32]	; (80014e8 <StartTask05+0xe8>)
 80014c6:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 80014ca:	4618      	mov	r0, r3
 80014cc:	f005 fb3d 	bl	8006b4a <osDelay>
  {
 80014d0:	e7b9      	b.n	8001446 <StartTask05+0x46>
 80014d2:	bf00      	nop
 80014d4:	f3af 8000 	nop.w
 80014d8:	37e84a94 	.word	0x37e84a94
 80014dc:	3fb554c0 	.word	0x3fb554c0
 80014e0:	2add235c 	.word	0x2add235c
 80014e4:	40314ce3 	.word	0x40314ce3
 80014e8:	2000146c 	.word	0x2000146c
 80014ec:	080094e4 	.word	0x080094e4
 80014f0:	20001477 	.word	0x20001477
 80014f4:	080094f8 	.word	0x080094f8
 80014f8:	20001485 	.word	0x20001485
 80014fc:	080094dc 	.word	0x080094dc
 8001500:	200013d0 	.word	0x200013d0
 8001504:	20000280 	.word	0x20000280
 8001508:	20001554 	.word	0x20001554
 800150c:	20001538 	.word	0x20001538

08001510 <StartTaskN>:
*
* @retval None
*/
/* USER CODE END Header_StartTaskN */
void StartTaskN(void const * argument)
{
 8001510:	b590      	push	{r4, r7, lr}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {
    /*use of the ADC with mutex, this so that only one task can use the ADC at a time*/
	osMutexWait(MutexADC1Handle, 100);
 8001518:	4b29      	ldr	r3, [pc, #164]	; (80015c0 <StartTaskN+0xb0>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	2164      	movs	r1, #100	; 0x64
 800151e:	4618      	mov	r0, r3
 8001520:	f005 fb40 	bl	8006ba4 <osMutexWait>
	sConfig2.Channel=SensorChannel[(int)argument];
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	4a27      	ldr	r2, [pc, #156]	; (80015c4 <StartTaskN+0xb4>)
 8001528:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800152c:	4a26      	ldr	r2, [pc, #152]	; (80015c8 <StartTaskN+0xb8>)
 800152e:	6013      	str	r3, [r2, #0]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig2) != HAL_OK){Error_Handler();}
 8001530:	4925      	ldr	r1, [pc, #148]	; (80015c8 <StartTaskN+0xb8>)
 8001532:	4826      	ldr	r0, [pc, #152]	; (80015cc <StartTaskN+0xbc>)
 8001534:	f000 ffb6 	bl	80024a4 <HAL_ADC_ConfigChannel>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <StartTaskN+0x32>
 800153e:	f000 f953 	bl	80017e8 <Error_Handler>
	// Start ADC Conversion
	HAL_ADC_Start(&hadc1);
 8001542:	4822      	ldr	r0, [pc, #136]	; (80015cc <StartTaskN+0xbc>)
 8001544:	f000 fd52 	bl	8001fec <HAL_ADC_Start>
	// Poll ADC1 Perihperal & TimeOut = 1mSec
	HAL_ADC_PollForConversion(&hadc1, 1);
 8001548:	2101      	movs	r1, #1
 800154a:	4820      	ldr	r0, [pc, #128]	; (80015cc <StartTaskN+0xbc>)
 800154c:	f000 fe9a 	bl	8002284 <HAL_ADC_PollForConversion>
	// Read The ADC Conversion Result
	uint32_t Vadc=HAL_ADC_GetValue(&hadc1);
 8001550:	481e      	ldr	r0, [pc, #120]	; (80015cc <StartTaskN+0xbc>)
 8001552:	f000 ff99 	bl	8002488 <HAL_ADC_GetValue>
 8001556:	60f8      	str	r0, [r7, #12]
	// stop The ADC
	HAL_ADC_Stop(&hadc1);
 8001558:	481c      	ldr	r0, [pc, #112]	; (80015cc <StartTaskN+0xbc>)
 800155a:	f000 fe5d 	bl	8002218 <HAL_ADC_Stop>
	osMutexRelease(MutexADC1Handle);
 800155e:	4b18      	ldr	r3, [pc, #96]	; (80015c0 <StartTaskN+0xb0>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4618      	mov	r0, r3
 8001564:	f005 fb6c 	bl	8006c40 <osMutexRelease>
	//The voltage value in miliVolts is Vadc=adc*3300/4096
	DataSensor[((int)argument)+4]=805.6640625e-3*Vadc;
 8001568:	68f8      	ldr	r0, [r7, #12]
 800156a:	f7fe ff73 	bl	8000454 <__aeabi_ui2d>
 800156e:	a312      	add	r3, pc, #72	; (adr r3, 80015b8 <StartTaskN+0xa8>)
 8001570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001574:	f7fe ffe8 	bl	8000548 <__aeabi_dmul>
 8001578:	4602      	mov	r2, r0
 800157a:	460b      	mov	r3, r1
 800157c:	4610      	mov	r0, r2
 800157e:	4619      	mov	r1, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	1d1c      	adds	r4, r3, #4
 8001584:	f7ff f9f2 	bl	800096c <__aeabi_d2f>
 8001588:	4602      	mov	r2, r0
 800158a:	4911      	ldr	r1, [pc, #68]	; (80015d0 <StartTaskN+0xc0>)
 800158c:	00a3      	lsls	r3, r4, #2
 800158e:	440b      	add	r3, r1
 8001590:	601a      	str	r2, [r3, #0]
    osDelay(MatrizSensor[(int)argument].Response_time*1000);
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	490f      	ldr	r1, [pc, #60]	; (80015d4 <StartTaskN+0xc4>)
 8001596:	4613      	mov	r3, r2
 8001598:	005b      	lsls	r3, r3, #1
 800159a:	4413      	add	r3, r2
 800159c:	011b      	lsls	r3, r3, #4
 800159e:	440b      	add	r3, r1
 80015a0:	332e      	adds	r3, #46	; 0x2e
 80015a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015a6:	461a      	mov	r2, r3
 80015a8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ac:	fb03 f302 	mul.w	r3, r3, r2
 80015b0:	4618      	mov	r0, r3
 80015b2:	f005 faca 	bl	8006b4a <osDelay>
  {
 80015b6:	e7af      	b.n	8001518 <StartTaskN+0x8>
 80015b8:	00000000 	.word	0x00000000
 80015bc:	3fe9c800 	.word	0x3fe9c800
 80015c0:	200013d0 	.word	0x200013d0
 80015c4:	2000149c 	.word	0x2000149c
 80015c8:	20000280 	.word	0x20000280
 80015cc:	20001554 	.word	0x20001554
 80015d0:	20001538 	.word	0x20001538
 80015d4:	200015c8 	.word	0x200015c8

080015d8 <StartTask01_I2C>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartTask01_I2C */
void StartTask01_I2C(void const * argument)
{
 80015d8:	b580      	push	{r7, lr}
 80015da:	b084      	sub	sp, #16
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
	pRecognized=0;
 80015e0:	4b71      	ldr	r3, [pc, #452]	; (80017a8 <StartTask01_I2C+0x1d0>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	701a      	strb	r2, [r3, #0]
	while(HAL_I2C_Slave_Transmit_IT(&hi2c1,(uint8_t*)&pRecognized, 1)!=HAL_OK){
 80015e6:	e002      	b.n	80015ee <StartTask01_I2C+0x16>
		osDelay(1);
 80015e8:	2001      	movs	r0, #1
 80015ea:	f005 faae 	bl	8006b4a <osDelay>
	while(HAL_I2C_Slave_Transmit_IT(&hi2c1,(uint8_t*)&pRecognized, 1)!=HAL_OK){
 80015ee:	2201      	movs	r2, #1
 80015f0:	496d      	ldr	r1, [pc, #436]	; (80017a8 <StartTask01_I2C+0x1d0>)
 80015f2:	486e      	ldr	r0, [pc, #440]	; (80017ac <StartTask01_I2C+0x1d4>)
 80015f4:	f002 f804 	bl	8003600 <HAL_I2C_Slave_Transmit_IT>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1f4      	bne.n	80015e8 <StartTask01_I2C+0x10>
	}
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){
 80015fe:	e002      	b.n	8001606 <StartTask01_I2C+0x2e>
		osDelay(1);
 8001600:	2001      	movs	r0, #1
 8001602:	f005 faa2 	bl	8006b4a <osDelay>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){
 8001606:	4869      	ldr	r0, [pc, #420]	; (80017ac <StartTask01_I2C+0x1d4>)
 8001608:	f002 fa58 	bl	8003abc <HAL_I2C_GetState>
 800160c:	4603      	mov	r3, r0
 800160e:	2b20      	cmp	r3, #32
 8001610:	d1f6      	bne.n	8001600 <StartTask01_I2C+0x28>
	}
  /* Infinite loop */
  for(;;)
  {
	while(HAL_I2C_Slave_Receive_IT(&hi2c1,(uint8_t*)&pFuncion, 1)!=HAL_OK){
 8001612:	e002      	b.n	800161a <StartTask01_I2C+0x42>
		osDelay(1);
 8001614:	2001      	movs	r0, #1
 8001616:	f005 fa98 	bl	8006b4a <osDelay>
	while(HAL_I2C_Slave_Receive_IT(&hi2c1,(uint8_t*)&pFuncion, 1)!=HAL_OK){
 800161a:	2201      	movs	r2, #1
 800161c:	4964      	ldr	r1, [pc, #400]	; (80017b0 <StartTask01_I2C+0x1d8>)
 800161e:	4863      	ldr	r0, [pc, #396]	; (80017ac <StartTask01_I2C+0x1d4>)
 8001620:	f002 f83e 	bl	80036a0 <HAL_I2C_Slave_Receive_IT>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d1f4      	bne.n	8001614 <StartTask01_I2C+0x3c>
	}
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){
 800162a:	e002      	b.n	8001632 <StartTask01_I2C+0x5a>
		osDelay(1);
 800162c:	2001      	movs	r0, #1
 800162e:	f005 fa8c 	bl	8006b4a <osDelay>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){
 8001632:	485e      	ldr	r0, [pc, #376]	; (80017ac <StartTask01_I2C+0x1d4>)
 8001634:	f002 fa42 	bl	8003abc <HAL_I2C_GetState>
 8001638:	4603      	mov	r3, r0
 800163a:	2b20      	cmp	r3, #32
 800163c:	d1f6      	bne.n	800162c <StartTask01_I2C+0x54>
	}
	pFuncion=pFuncion;
 800163e:	4b5c      	ldr	r3, [pc, #368]	; (80017b0 <StartTask01_I2C+0x1d8>)
 8001640:	781a      	ldrb	r2, [r3, #0]
 8001642:	4b5b      	ldr	r3, [pc, #364]	; (80017b0 <StartTask01_I2C+0x1d8>)
 8001644:	701a      	strb	r2, [r3, #0]
    if(pFuncion==REQUEST_DEVICE_TYPE){
 8001646:	4b5a      	ldr	r3, [pc, #360]	; (80017b0 <StartTask01_I2C+0x1d8>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b01      	cmp	r3, #1
 800164c:	d116      	bne.n	800167c <StartTask01_I2C+0xa4>
    	while(HAL_I2C_Slave_Transmit_IT(&hi2c1,(uint8_t*)&pRecognized, 1)!=HAL_OK){
 800164e:	e002      	b.n	8001656 <StartTask01_I2C+0x7e>
    		osDelay(1);
 8001650:	2001      	movs	r0, #1
 8001652:	f005 fa7a 	bl	8006b4a <osDelay>
    	while(HAL_I2C_Slave_Transmit_IT(&hi2c1,(uint8_t*)&pRecognized, 1)!=HAL_OK){
 8001656:	2201      	movs	r2, #1
 8001658:	4953      	ldr	r1, [pc, #332]	; (80017a8 <StartTask01_I2C+0x1d0>)
 800165a:	4854      	ldr	r0, [pc, #336]	; (80017ac <StartTask01_I2C+0x1d4>)
 800165c:	f001 ffd0 	bl	8003600 <HAL_I2C_Slave_Transmit_IT>
 8001660:	4603      	mov	r3, r0
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1f4      	bne.n	8001650 <StartTask01_I2C+0x78>
    	}
    	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){
 8001666:	e002      	b.n	800166e <StartTask01_I2C+0x96>
			osDelay(1);
 8001668:	2001      	movs	r0, #1
 800166a:	f005 fa6e 	bl	8006b4a <osDelay>
    	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){
 800166e:	484f      	ldr	r0, [pc, #316]	; (80017ac <StartTask01_I2C+0x1d4>)
 8001670:	f002 fa24 	bl	8003abc <HAL_I2C_GetState>
 8001674:	4603      	mov	r3, r0
 8001676:	2b20      	cmp	r3, #32
 8001678:	d1f6      	bne.n	8001668 <StartTask01_I2C+0x90>
 800167a:	e7ce      	b.n	800161a <StartTask01_I2C+0x42>
		}
//    	osSemaphoreWait(SemI2CHandle, 0xFFFFFFFF);
    }
    else if(pFuncion==REQUEST_DEVICE_METADATA_BASIC){
 800167c:	4b4c      	ldr	r3, [pc, #304]	; (80017b0 <StartTask01_I2C+0x1d8>)
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	2b02      	cmp	r3, #2
 8001682:	d116      	bne.n	80016b2 <StartTask01_I2C+0xda>
    	while (HAL_I2C_Slave_Transmit_IT(&hi2c1,(uint8_t*)&pcb, 14)!=HAL_OK){
 8001684:	e002      	b.n	800168c <StartTask01_I2C+0xb4>
    		osDelay(1);
 8001686:	2001      	movs	r0, #1
 8001688:	f005 fa5f 	bl	8006b4a <osDelay>
    	while (HAL_I2C_Slave_Transmit_IT(&hi2c1,(uint8_t*)&pcb, 14)!=HAL_OK){
 800168c:	220e      	movs	r2, #14
 800168e:	4949      	ldr	r1, [pc, #292]	; (80017b4 <StartTask01_I2C+0x1dc>)
 8001690:	4846      	ldr	r0, [pc, #280]	; (80017ac <StartTask01_I2C+0x1d4>)
 8001692:	f001 ffb5 	bl	8003600 <HAL_I2C_Slave_Transmit_IT>
 8001696:	4603      	mov	r3, r0
 8001698:	2b00      	cmp	r3, #0
 800169a:	d1f4      	bne.n	8001686 <StartTask01_I2C+0xae>
    	}
    	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){
 800169c:	e002      	b.n	80016a4 <StartTask01_I2C+0xcc>
			osDelay(1);
 800169e:	2001      	movs	r0, #1
 80016a0:	f005 fa53 	bl	8006b4a <osDelay>
    	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){
 80016a4:	4841      	ldr	r0, [pc, #260]	; (80017ac <StartTask01_I2C+0x1d4>)
 80016a6:	f002 fa09 	bl	8003abc <HAL_I2C_GetState>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b20      	cmp	r3, #32
 80016ae:	d1f6      	bne.n	800169e <StartTask01_I2C+0xc6>
 80016b0:	e7b3      	b.n	800161a <StartTask01_I2C+0x42>
		}
//		osSemaphoreWait(SemI2CHandle, 0xFFFFFFFF);
    }
    else if(pFuncion==REQUEST_DEVICE_METADATA_COMPLETE){
 80016b2:	4b3f      	ldr	r3, [pc, #252]	; (80017b0 <StartTask01_I2C+0x1d8>)
 80016b4:	781b      	ldrb	r3, [r3, #0]
 80016b6:	2b03      	cmp	r3, #3
 80016b8:	d116      	bne.n	80016e8 <StartTask01_I2C+0x110>
    	while (HAL_I2C_Slave_Transmit_IT(&hi2c1,(uint8_t*)mensaje3, 47*Numberofsensors)!=HAL_OK){
 80016ba:	e002      	b.n	80016c2 <StartTask01_I2C+0xea>
    		osDelay(1);
 80016bc:	2001      	movs	r0, #1
 80016be:	f005 fa44 	bl	8006b4a <osDelay>
    	while (HAL_I2C_Slave_Transmit_IT(&hi2c1,(uint8_t*)mensaje3, 47*Numberofsensors)!=HAL_OK){
 80016c2:	228d      	movs	r2, #141	; 0x8d
 80016c4:	493c      	ldr	r1, [pc, #240]	; (80017b8 <StartTask01_I2C+0x1e0>)
 80016c6:	4839      	ldr	r0, [pc, #228]	; (80017ac <StartTask01_I2C+0x1d4>)
 80016c8:	f001 ff9a 	bl	8003600 <HAL_I2C_Slave_Transmit_IT>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d1f4      	bne.n	80016bc <StartTask01_I2C+0xe4>
    	}
    	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){
 80016d2:	e002      	b.n	80016da <StartTask01_I2C+0x102>
			osDelay(1);
 80016d4:	2001      	movs	r0, #1
 80016d6:	f005 fa38 	bl	8006b4a <osDelay>
    	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){
 80016da:	4834      	ldr	r0, [pc, #208]	; (80017ac <StartTask01_I2C+0x1d4>)
 80016dc:	f002 f9ee 	bl	8003abc <HAL_I2C_GetState>
 80016e0:	4603      	mov	r3, r0
 80016e2:	2b20      	cmp	r3, #32
 80016e4:	d1f6      	bne.n	80016d4 <StartTask01_I2C+0xfc>
 80016e6:	e798      	b.n	800161a <StartTask01_I2C+0x42>
		}
//		osSemaphoreWait(SemI2CHandle, 0xFFFFFFFF);
    }
    else if(pFuncion==REQUEST_DEVICE_VOLTAGE_DATA){
 80016e8:	4b31      	ldr	r3, [pc, #196]	; (80017b0 <StartTask01_I2C+0x1d8>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	2b04      	cmp	r3, #4
 80016ee:	d148      	bne.n	8001782 <StartTask01_I2C+0x1aa>
    	int xx=14+(4*Numberofsensors);
 80016f0:	231a      	movs	r3, #26
 80016f2:	60bb      	str	r3, [r7, #8]
    	for(int i=0;i<(4+Numberofsensors);i++){
 80016f4:	2300      	movs	r3, #0
 80016f6:	60fb      	str	r3, [r7, #12]
 80016f8:	e024      	b.n	8001744 <StartTask01_I2C+0x16c>
    		mensaje4[4*i]=(uint8_t)((uint32_t)DataSensor[i]&0x000ff);
 80016fa:	4a30      	ldr	r2, [pc, #192]	; (80017bc <StartTask01_I2C+0x1e4>)
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	4413      	add	r3, r2
 8001702:	edd3 7a00 	vldr	s15, [r3]
 8001706:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800170a:	edc7 7a00 	vstr	s15, [r7]
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	683a      	ldr	r2, [r7, #0]
 8001714:	b2d1      	uxtb	r1, r2
 8001716:	4a2a      	ldr	r2, [pc, #168]	; (80017c0 <StartTask01_I2C+0x1e8>)
 8001718:	54d1      	strb	r1, [r2, r3]
    		mensaje4[4*i+1]=(uint8_t)((uint32_t)DataSensor[i]&0x00ff00)>>8;
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	3301      	adds	r3, #1
 8001720:	4a27      	ldr	r2, [pc, #156]	; (80017c0 <StartTask01_I2C+0x1e8>)
 8001722:	2100      	movs	r1, #0
 8001724:	54d1      	strb	r1, [r2, r3]
    		mensaje4[4*i+2]=(uint8_t)((uint32_t)DataSensor[i]&0xff0000)>>16;
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	3302      	adds	r3, #2
 800172c:	4a24      	ldr	r2, [pc, #144]	; (80017c0 <StartTask01_I2C+0x1e8>)
 800172e:	2100      	movs	r1, #0
 8001730:	54d1      	strb	r1, [r2, r3]
    		mensaje4[4*i+3]=(uint8_t)((uint32_t)DataSensor[i]&0xff000000)>>24;
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	009b      	lsls	r3, r3, #2
 8001736:	3303      	adds	r3, #3
 8001738:	4a21      	ldr	r2, [pc, #132]	; (80017c0 <StartTask01_I2C+0x1e8>)
 800173a:	2100      	movs	r1, #0
 800173c:	54d1      	strb	r1, [r2, r3]
    	for(int i=0;i<(4+Numberofsensors);i++){
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	3301      	adds	r3, #1
 8001742:	60fb      	str	r3, [r7, #12]
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	2b06      	cmp	r3, #6
 8001748:	ddd7      	ble.n	80016fa <StartTask01_I2C+0x122>
    	}
    	while (HAL_I2C_Slave_Transmit_IT(&hi2c1,(uint8_t*)mensaje4, xx)!=HAL_OK){
 800174a:	e002      	b.n	8001752 <StartTask01_I2C+0x17a>
    		osDelay(1);
 800174c:	2001      	movs	r0, #1
 800174e:	f005 f9fc 	bl	8006b4a <osDelay>
    	while (HAL_I2C_Slave_Transmit_IT(&hi2c1,(uint8_t*)mensaje4, xx)!=HAL_OK){
 8001752:	68bb      	ldr	r3, [r7, #8]
 8001754:	b29b      	uxth	r3, r3
 8001756:	461a      	mov	r2, r3
 8001758:	4919      	ldr	r1, [pc, #100]	; (80017c0 <StartTask01_I2C+0x1e8>)
 800175a:	4814      	ldr	r0, [pc, #80]	; (80017ac <StartTask01_I2C+0x1d4>)
 800175c:	f001 ff50 	bl	8003600 <HAL_I2C_Slave_Transmit_IT>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d1f2      	bne.n	800174c <StartTask01_I2C+0x174>
    	}
    	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){
 8001766:	e002      	b.n	800176e <StartTask01_I2C+0x196>
			osDelay(1);
 8001768:	2001      	movs	r0, #1
 800176a:	f005 f9ee 	bl	8006b4a <osDelay>
    	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){
 800176e:	480f      	ldr	r0, [pc, #60]	; (80017ac <StartTask01_I2C+0x1d4>)
 8001770:	f002 f9a4 	bl	8003abc <HAL_I2C_GetState>
 8001774:	4603      	mov	r3, r0
 8001776:	2b20      	cmp	r3, #32
 8001778:	d1f6      	bne.n	8001768 <StartTask01_I2C+0x190>
 800177a:	e74e      	b.n	800161a <StartTask01_I2C+0x42>
		}
//		osSemaphoreWait(SemI2CHandle, 0xFFFFFFFF);
    }
    else{
    	while (HAL_I2C_Slave_Transmit_IT(&hi2c1,(uint8_t*)&pRecognized, 1)!=HAL_OK){
    		osDelay(1);
 800177c:	2001      	movs	r0, #1
 800177e:	f005 f9e4 	bl	8006b4a <osDelay>
    	while (HAL_I2C_Slave_Transmit_IT(&hi2c1,(uint8_t*)&pRecognized, 1)!=HAL_OK){
 8001782:	2201      	movs	r2, #1
 8001784:	4908      	ldr	r1, [pc, #32]	; (80017a8 <StartTask01_I2C+0x1d0>)
 8001786:	4809      	ldr	r0, [pc, #36]	; (80017ac <StartTask01_I2C+0x1d4>)
 8001788:	f001 ff3a 	bl	8003600 <HAL_I2C_Slave_Transmit_IT>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d1f4      	bne.n	800177c <StartTask01_I2C+0x1a4>
    	}
    	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){
 8001792:	e002      	b.n	800179a <StartTask01_I2C+0x1c2>
			osDelay(1);
 8001794:	2001      	movs	r0, #1
 8001796:	f005 f9d8 	bl	8006b4a <osDelay>
    	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){
 800179a:	4804      	ldr	r0, [pc, #16]	; (80017ac <StartTask01_I2C+0x1d4>)
 800179c:	f002 f98e 	bl	8003abc <HAL_I2C_GetState>
 80017a0:	4603      	mov	r3, r0
 80017a2:	2b20      	cmp	r3, #32
 80017a4:	d1f6      	bne.n	8001794 <StartTask01_I2C+0x1bc>
	while(HAL_I2C_Slave_Receive_IT(&hi2c1,(uint8_t*)&pFuncion, 1)!=HAL_OK){
 80017a6:	e738      	b.n	800161a <StartTask01_I2C+0x42>
 80017a8:	200016a9 	.word	0x200016a9
 80017ac:	200014b0 	.word	0x200014b0
 80017b0:	200016a8 	.word	0x200016a8
 80017b4:	20001694 	.word	0x20001694
 80017b8:	200013dc 	.word	0x200013dc
 80017bc:	20001538 	.word	0x20001538
 80017c0:	200015a8 	.word	0x200015a8

080017c4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b082      	sub	sp, #8
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a04      	ldr	r2, [pc, #16]	; (80017e4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d101      	bne.n	80017da <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80017d6:	f000 fa09 	bl	8001bec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80017da:	bf00      	nop
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40001000 	.word	0x40001000

080017e8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80017ec:	b672      	cpsid	i
}
 80017ee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80017f0:	e7fe      	b.n	80017f0 <Error_Handler+0x8>
	...

080017f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b082      	sub	sp, #8
 80017f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017fa:	4b11      	ldr	r3, [pc, #68]	; (8001840 <HAL_MspInit+0x4c>)
 80017fc:	699b      	ldr	r3, [r3, #24]
 80017fe:	4a10      	ldr	r2, [pc, #64]	; (8001840 <HAL_MspInit+0x4c>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6193      	str	r3, [r2, #24]
 8001806:	4b0e      	ldr	r3, [pc, #56]	; (8001840 <HAL_MspInit+0x4c>)
 8001808:	699b      	ldr	r3, [r3, #24]
 800180a:	f003 0301 	and.w	r3, r3, #1
 800180e:	607b      	str	r3, [r7, #4]
 8001810:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001812:	4b0b      	ldr	r3, [pc, #44]	; (8001840 <HAL_MspInit+0x4c>)
 8001814:	69db      	ldr	r3, [r3, #28]
 8001816:	4a0a      	ldr	r2, [pc, #40]	; (8001840 <HAL_MspInit+0x4c>)
 8001818:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800181c:	61d3      	str	r3, [r2, #28]
 800181e:	4b08      	ldr	r3, [pc, #32]	; (8001840 <HAL_MspInit+0x4c>)
 8001820:	69db      	ldr	r3, [r3, #28]
 8001822:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001826:	603b      	str	r3, [r7, #0]
 8001828:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800182a:	2200      	movs	r2, #0
 800182c:	210f      	movs	r1, #15
 800182e:	f06f 0001 	mvn.w	r0, #1
 8001832:	f001 fc4d 	bl	80030d0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001836:	bf00      	nop
 8001838:	3708      	adds	r7, #8
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}
 800183e:	bf00      	nop
 8001840:	40021000 	.word	0x40021000

08001844 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	b08c      	sub	sp, #48	; 0x30
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800184c:	f107 031c 	add.w	r3, r7, #28
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	605a      	str	r2, [r3, #4]
 8001856:	609a      	str	r2, [r3, #8]
 8001858:	60da      	str	r2, [r3, #12]
 800185a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001864:	d154      	bne.n	8001910 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001866:	4b2c      	ldr	r3, [pc, #176]	; (8001918 <HAL_ADC_MspInit+0xd4>)
 8001868:	695b      	ldr	r3, [r3, #20]
 800186a:	4a2b      	ldr	r2, [pc, #172]	; (8001918 <HAL_ADC_MspInit+0xd4>)
 800186c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001870:	6153      	str	r3, [r2, #20]
 8001872:	4b29      	ldr	r3, [pc, #164]	; (8001918 <HAL_ADC_MspInit+0xd4>)
 8001874:	695b      	ldr	r3, [r3, #20]
 8001876:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800187a:	61bb      	str	r3, [r7, #24]
 800187c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800187e:	4b26      	ldr	r3, [pc, #152]	; (8001918 <HAL_ADC_MspInit+0xd4>)
 8001880:	695b      	ldr	r3, [r3, #20]
 8001882:	4a25      	ldr	r2, [pc, #148]	; (8001918 <HAL_ADC_MspInit+0xd4>)
 8001884:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001888:	6153      	str	r3, [r2, #20]
 800188a:	4b23      	ldr	r3, [pc, #140]	; (8001918 <HAL_ADC_MspInit+0xd4>)
 800188c:	695b      	ldr	r3, [r3, #20]
 800188e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001892:	617b      	str	r3, [r7, #20]
 8001894:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001896:	4b20      	ldr	r3, [pc, #128]	; (8001918 <HAL_ADC_MspInit+0xd4>)
 8001898:	695b      	ldr	r3, [r3, #20]
 800189a:	4a1f      	ldr	r2, [pc, #124]	; (8001918 <HAL_ADC_MspInit+0xd4>)
 800189c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018a0:	6153      	str	r3, [r2, #20]
 80018a2:	4b1d      	ldr	r3, [pc, #116]	; (8001918 <HAL_ADC_MspInit+0xd4>)
 80018a4:	695b      	ldr	r3, [r3, #20]
 80018a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018aa:	613b      	str	r3, [r7, #16]
 80018ac:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80018ae:	4b1a      	ldr	r3, [pc, #104]	; (8001918 <HAL_ADC_MspInit+0xd4>)
 80018b0:	695b      	ldr	r3, [r3, #20]
 80018b2:	4a19      	ldr	r2, [pc, #100]	; (8001918 <HAL_ADC_MspInit+0xd4>)
 80018b4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80018b8:	6153      	str	r3, [r2, #20]
 80018ba:	4b17      	ldr	r3, [pc, #92]	; (8001918 <HAL_ADC_MspInit+0xd4>)
 80018bc:	695b      	ldr	r3, [r3, #20]
 80018be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN2
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4
    PF4     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80018c6:	230f      	movs	r3, #15
 80018c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018ca:	2303      	movs	r3, #3
 80018cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ce:	2300      	movs	r3, #0
 80018d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018d2:	f107 031c 	add.w	r3, r7, #28
 80018d6:	4619      	mov	r1, r3
 80018d8:	4810      	ldr	r0, [pc, #64]	; (800191c <HAL_ADC_MspInit+0xd8>)
 80018da:	f001 fc6f 	bl	80031bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80018de:	230e      	movs	r3, #14
 80018e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018e2:	2303      	movs	r3, #3
 80018e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e6:	2300      	movs	r3, #0
 80018e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ea:	f107 031c 	add.w	r3, r7, #28
 80018ee:	4619      	mov	r1, r3
 80018f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018f4:	f001 fc62 	bl	80031bc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80018f8:	2310      	movs	r3, #16
 80018fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018fc:	2303      	movs	r3, #3
 80018fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001900:	2300      	movs	r3, #0
 8001902:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001904:	f107 031c 	add.w	r3, r7, #28
 8001908:	4619      	mov	r1, r3
 800190a:	4805      	ldr	r0, [pc, #20]	; (8001920 <HAL_ADC_MspInit+0xdc>)
 800190c:	f001 fc56 	bl	80031bc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001910:	bf00      	nop
 8001912:	3730      	adds	r7, #48	; 0x30
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	40021000 	.word	0x40021000
 800191c:	48000800 	.word	0x48000800
 8001920:	48001400 	.word	0x48001400

08001924 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b08a      	sub	sp, #40	; 0x28
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
 800193a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a1b      	ldr	r2, [pc, #108]	; (80019b0 <HAL_I2C_MspInit+0x8c>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d130      	bne.n	80019a8 <HAL_I2C_MspInit+0x84>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001946:	4b1b      	ldr	r3, [pc, #108]	; (80019b4 <HAL_I2C_MspInit+0x90>)
 8001948:	695b      	ldr	r3, [r3, #20]
 800194a:	4a1a      	ldr	r2, [pc, #104]	; (80019b4 <HAL_I2C_MspInit+0x90>)
 800194c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001950:	6153      	str	r3, [r2, #20]
 8001952:	4b18      	ldr	r3, [pc, #96]	; (80019b4 <HAL_I2C_MspInit+0x90>)
 8001954:	695b      	ldr	r3, [r3, #20]
 8001956:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800195a:	613b      	str	r3, [r7, #16]
 800195c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 800195e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001962:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001964:	2312      	movs	r3, #18
 8001966:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001968:	2301      	movs	r3, #1
 800196a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800196c:	2303      	movs	r3, #3
 800196e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001970:	2304      	movs	r3, #4
 8001972:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001974:	f107 0314 	add.w	r3, r7, #20
 8001978:	4619      	mov	r1, r3
 800197a:	480f      	ldr	r0, [pc, #60]	; (80019b8 <HAL_I2C_MspInit+0x94>)
 800197c:	f001 fc1e 	bl	80031bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001980:	4b0c      	ldr	r3, [pc, #48]	; (80019b4 <HAL_I2C_MspInit+0x90>)
 8001982:	69db      	ldr	r3, [r3, #28]
 8001984:	4a0b      	ldr	r2, [pc, #44]	; (80019b4 <HAL_I2C_MspInit+0x90>)
 8001986:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800198a:	61d3      	str	r3, [r2, #28]
 800198c:	4b09      	ldr	r3, [pc, #36]	; (80019b4 <HAL_I2C_MspInit+0x90>)
 800198e:	69db      	ldr	r3, [r3, #28]
 8001990:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001998:	2200      	movs	r2, #0
 800199a:	2105      	movs	r1, #5
 800199c:	201f      	movs	r0, #31
 800199e:	f001 fb97 	bl	80030d0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80019a2:	201f      	movs	r0, #31
 80019a4:	f001 fbb0 	bl	8003108 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80019a8:	bf00      	nop
 80019aa:	3728      	adds	r7, #40	; 0x28
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bd80      	pop	{r7, pc}
 80019b0:	40005400 	.word	0x40005400
 80019b4:	40021000 	.word	0x40021000
 80019b8:	48000400 	.word	0x48000400

080019bc <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b08a      	sub	sp, #40	; 0x28
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	60da      	str	r2, [r3, #12]
 80019d2:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	4a18      	ldr	r2, [pc, #96]	; (8001a3c <HAL_PCD_MspInit+0x80>)
 80019da:	4293      	cmp	r3, r2
 80019dc:	d129      	bne.n	8001a32 <HAL_PCD_MspInit+0x76>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019de:	4b18      	ldr	r3, [pc, #96]	; (8001a40 <HAL_PCD_MspInit+0x84>)
 80019e0:	695b      	ldr	r3, [r3, #20]
 80019e2:	4a17      	ldr	r2, [pc, #92]	; (8001a40 <HAL_PCD_MspInit+0x84>)
 80019e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019e8:	6153      	str	r3, [r2, #20]
 80019ea:	4b15      	ldr	r3, [pc, #84]	; (8001a40 <HAL_PCD_MspInit+0x84>)
 80019ec:	695b      	ldr	r3, [r3, #20]
 80019ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f2:	613b      	str	r3, [r7, #16]
 80019f4:	693b      	ldr	r3, [r7, #16]
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80019f6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80019fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019fc:	2302      	movs	r3, #2
 80019fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a00:	2300      	movs	r3, #0
 8001a02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a04:	2303      	movs	r3, #3
 8001a06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_USB;
 8001a08:	230e      	movs	r3, #14
 8001a0a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a0c:	f107 0314 	add.w	r3, r7, #20
 8001a10:	4619      	mov	r1, r3
 8001a12:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a16:	f001 fbd1 	bl	80031bc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8001a1a:	4b09      	ldr	r3, [pc, #36]	; (8001a40 <HAL_PCD_MspInit+0x84>)
 8001a1c:	69db      	ldr	r3, [r3, #28]
 8001a1e:	4a08      	ldr	r2, [pc, #32]	; (8001a40 <HAL_PCD_MspInit+0x84>)
 8001a20:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001a24:	61d3      	str	r3, [r2, #28]
 8001a26:	4b06      	ldr	r3, [pc, #24]	; (8001a40 <HAL_PCD_MspInit+0x84>)
 8001a28:	69db      	ldr	r3, [r3, #28]
 8001a2a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }

}
 8001a32:	bf00      	nop
 8001a34:	3728      	adds	r7, #40	; 0x28
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40005c00 	.word	0x40005c00
 8001a40:	40021000 	.word	0x40021000

08001a44 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b08c      	sub	sp, #48	; 0x30
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001a50:	2300      	movs	r3, #0
 8001a52:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8001a54:	2200      	movs	r2, #0
 8001a56:	6879      	ldr	r1, [r7, #4]
 8001a58:	2036      	movs	r0, #54	; 0x36
 8001a5a:	f001 fb39 	bl	80030d0 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001a5e:	2036      	movs	r0, #54	; 0x36
 8001a60:	f001 fb52 	bl	8003108 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001a64:	4b1f      	ldr	r3, [pc, #124]	; (8001ae4 <HAL_InitTick+0xa0>)
 8001a66:	69db      	ldr	r3, [r3, #28]
 8001a68:	4a1e      	ldr	r2, [pc, #120]	; (8001ae4 <HAL_InitTick+0xa0>)
 8001a6a:	f043 0310 	orr.w	r3, r3, #16
 8001a6e:	61d3      	str	r3, [r2, #28]
 8001a70:	4b1c      	ldr	r3, [pc, #112]	; (8001ae4 <HAL_InitTick+0xa0>)
 8001a72:	69db      	ldr	r3, [r3, #28]
 8001a74:	f003 0310 	and.w	r3, r3, #16
 8001a78:	60fb      	str	r3, [r7, #12]
 8001a7a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a7c:	f107 0210 	add.w	r2, r7, #16
 8001a80:	f107 0314 	add.w	r3, r7, #20
 8001a84:	4611      	mov	r1, r2
 8001a86:	4618      	mov	r0, r3
 8001a88:	f004 fb02 	bl	8006090 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001a8c:	f004 fade 	bl	800604c <HAL_RCC_GetPCLK1Freq>
 8001a90:	4603      	mov	r3, r0
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a98:	4a13      	ldr	r2, [pc, #76]	; (8001ae8 <HAL_InitTick+0xa4>)
 8001a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a9e:	0c9b      	lsrs	r3, r3, #18
 8001aa0:	3b01      	subs	r3, #1
 8001aa2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001aa4:	4b11      	ldr	r3, [pc, #68]	; (8001aec <HAL_InitTick+0xa8>)
 8001aa6:	4a12      	ldr	r2, [pc, #72]	; (8001af0 <HAL_InitTick+0xac>)
 8001aa8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001aaa:	4b10      	ldr	r3, [pc, #64]	; (8001aec <HAL_InitTick+0xa8>)
 8001aac:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001ab0:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001ab2:	4a0e      	ldr	r2, [pc, #56]	; (8001aec <HAL_InitTick+0xa8>)
 8001ab4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ab6:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001ab8:	4b0c      	ldr	r3, [pc, #48]	; (8001aec <HAL_InitTick+0xa8>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001abe:	4b0b      	ldr	r3, [pc, #44]	; (8001aec <HAL_InitTick+0xa8>)
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8001ac4:	4809      	ldr	r0, [pc, #36]	; (8001aec <HAL_InitTick+0xa8>)
 8001ac6:	f004 fcc5 	bl	8006454 <HAL_TIM_Base_Init>
 8001aca:	4603      	mov	r3, r0
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d104      	bne.n	8001ada <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001ad0:	4806      	ldr	r0, [pc, #24]	; (8001aec <HAL_InitTick+0xa8>)
 8001ad2:	f004 fd21 	bl	8006518 <HAL_TIM_Base_Start_IT>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	e000      	b.n	8001adc <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8001ada:	2301      	movs	r3, #1
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3730      	adds	r7, #48	; 0x30
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	40021000 	.word	0x40021000
 8001ae8:	431bde83 	.word	0x431bde83
 8001aec:	200019d0 	.word	0x200019d0
 8001af0:	40001000 	.word	0x40001000

08001af4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001af8:	e7fe      	b.n	8001af8 <NMI_Handler+0x4>

08001afa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001afa:	b480      	push	{r7}
 8001afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001afe:	e7fe      	b.n	8001afe <HardFault_Handler+0x4>

08001b00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b00:	b480      	push	{r7}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b04:	e7fe      	b.n	8001b04 <MemManage_Handler+0x4>

08001b06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b06:	b480      	push	{r7}
 8001b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b0a:	e7fe      	b.n	8001b0a <BusFault_Handler+0x4>

08001b0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b10:	e7fe      	b.n	8001b10 <UsageFault_Handler+0x4>

08001b12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b12:	b480      	push	{r7}
 8001b14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b16:	bf00      	nop
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8001b24:	4802      	ldr	r0, [pc, #8]	; (8001b30 <I2C1_EV_IRQHandler+0x10>)
 8001b26:	f001 ff73 	bl	8003a10 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */
//  if(HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_READY){
//  		osSemaphoreRelease(SemI2CHandle);
//  }
  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	200014b0 	.word	0x200014b0

08001b34 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles Timer 6 interrupt and DAC underrun interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001b38:	4802      	ldr	r0, [pc, #8]	; (8001b44 <TIM6_DAC_IRQHandler+0x10>)
 8001b3a:	f004 fd57 	bl	80065ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001b3e:	bf00      	nop
 8001b40:	bd80      	pop	{r7, pc}
 8001b42:	bf00      	nop
 8001b44:	200019d0 	.word	0x200019d0

08001b48 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b4c:	4b06      	ldr	r3, [pc, #24]	; (8001b68 <SystemInit+0x20>)
 8001b4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b52:	4a05      	ldr	r2, [pc, #20]	; (8001b68 <SystemInit+0x20>)
 8001b54:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001b5c:	bf00      	nop
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
 8001b66:	bf00      	nop
 8001b68:	e000ed00 	.word	0xe000ed00

08001b6c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001b6c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ba4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001b70:	480d      	ldr	r0, [pc, #52]	; (8001ba8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001b72:	490e      	ldr	r1, [pc, #56]	; (8001bac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001b74:	4a0e      	ldr	r2, [pc, #56]	; (8001bb0 <LoopForever+0xe>)
  movs r3, #0
 8001b76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b78:	e002      	b.n	8001b80 <LoopCopyDataInit>

08001b7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b7e:	3304      	adds	r3, #4

08001b80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b84:	d3f9      	bcc.n	8001b7a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b86:	4a0b      	ldr	r2, [pc, #44]	; (8001bb4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001b88:	4c0b      	ldr	r4, [pc, #44]	; (8001bb8 <LoopForever+0x16>)
  movs r3, #0
 8001b8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b8c:	e001      	b.n	8001b92 <LoopFillZerobss>

08001b8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b90:	3204      	adds	r2, #4

08001b92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b94:	d3fb      	bcc.n	8001b8e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b96:	f7ff ffd7 	bl	8001b48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b9a:	f007 fb9f 	bl	80092dc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001b9e:	f7fe ff4f 	bl	8000a40 <main>

08001ba2 <LoopForever>:

LoopForever:
    b LoopForever
 8001ba2:	e7fe      	b.n	8001ba2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001ba4:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 8001ba8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bac:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8001bb0:	08009554 	.word	0x08009554
  ldr r2, =_sbss
 8001bb4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8001bb8:	20001a20 	.word	0x20001a20

08001bbc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001bbc:	e7fe      	b.n	8001bbc <ADC1_2_IRQHandler>
	...

08001bc0 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001bc4:	4b08      	ldr	r3, [pc, #32]	; (8001be8 <HAL_Init+0x28>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	4a07      	ldr	r2, [pc, #28]	; (8001be8 <HAL_Init+0x28>)
 8001bca:	f043 0310 	orr.w	r3, r3, #16
 8001bce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bd0:	2003      	movs	r0, #3
 8001bd2:	f001 fa72 	bl	80030ba <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001bd6:	200f      	movs	r0, #15
 8001bd8:	f7ff ff34 	bl	8001a44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001bdc:	f7ff fe0a 	bl	80017f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001be0:	2300      	movs	r3, #0
}
 8001be2:	4618      	mov	r0, r3
 8001be4:	bd80      	pop	{r7, pc}
 8001be6:	bf00      	nop
 8001be8:	40022000 	.word	0x40022000

08001bec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bf0:	4b06      	ldr	r3, [pc, #24]	; (8001c0c <HAL_IncTick+0x20>)
 8001bf2:	781b      	ldrb	r3, [r3, #0]
 8001bf4:	461a      	mov	r2, r3
 8001bf6:	4b06      	ldr	r3, [pc, #24]	; (8001c10 <HAL_IncTick+0x24>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	4413      	add	r3, r2
 8001bfc:	4a04      	ldr	r2, [pc, #16]	; (8001c10 <HAL_IncTick+0x24>)
 8001bfe:	6013      	str	r3, [r2, #0]
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	20000008 	.word	0x20000008
 8001c10:	20001a1c 	.word	0x20001a1c

08001c14 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  return uwTick;  
 8001c18:	4b03      	ldr	r3, [pc, #12]	; (8001c28 <HAL_GetTick+0x14>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c24:	4770      	bx	lr
 8001c26:	bf00      	nop
 8001c28:	20001a1c 	.word	0x20001a1c

08001c2c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b09a      	sub	sp, #104	; 0x68
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c34:	2300      	movs	r3, #0
 8001c36:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d101      	bne.n	8001c4c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e1c9      	b.n	8001fe0 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	691b      	ldr	r3, [r3, #16]
 8001c50:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c56:	f003 0310 	and.w	r3, r3, #16
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d176      	bne.n	8001d4c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d152      	bne.n	8001d0c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2200      	movs	r2, #0
 8001c70:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2200      	movs	r2, #0
 8001c76:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f7ff fddf 	bl	8001844 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	689b      	ldr	r3, [r3, #8]
 8001c8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d13b      	bne.n	8001d0c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f001 f847 	bl	8002d28 <ADC_Disable>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca4:	f003 0310 	and.w	r3, r3, #16
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d12f      	bne.n	8001d0c <HAL_ADC_Init+0xe0>
 8001cac:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d12b      	bne.n	8001d0c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001cbc:	f023 0302 	bic.w	r3, r3, #2
 8001cc0:	f043 0202 	orr.w	r2, r3, #2
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	689a      	ldr	r2, [r3, #8]
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001cd6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	689a      	ldr	r2, [r3, #8]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001ce6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001ce8:	4b86      	ldr	r3, [pc, #536]	; (8001f04 <HAL_ADC_Init+0x2d8>)
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	4a86      	ldr	r2, [pc, #536]	; (8001f08 <HAL_ADC_Init+0x2dc>)
 8001cee:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf2:	0c9a      	lsrs	r2, r3, #18
 8001cf4:	4613      	mov	r3, r2
 8001cf6:	009b      	lsls	r3, r3, #2
 8001cf8:	4413      	add	r3, r2
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001cfe:	e002      	b.n	8001d06 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001d00:	68bb      	ldr	r3, [r7, #8]
 8001d02:	3b01      	subs	r3, #1
 8001d04:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001d06:	68bb      	ldr	r3, [r7, #8]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1f9      	bne.n	8001d00 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d007      	beq.n	8001d2a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001d24:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001d28:	d110      	bne.n	8001d4c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2e:	f023 0312 	bic.w	r3, r3, #18
 8001d32:	f043 0210 	orr.w	r2, r3, #16
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d3e:	f043 0201 	orr.w	r2, r3, #1
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d50:	f003 0310 	and.w	r3, r3, #16
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	f040 8136 	bne.w	8001fc6 <HAL_ADC_Init+0x39a>
 8001d5a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f040 8131 	bne.w	8001fc6 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	f040 8129 	bne.w	8001fc6 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d78:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001d7c:	f043 0202 	orr.w	r2, r3, #2
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d8c:	d004      	beq.n	8001d98 <HAL_ADC_Init+0x16c>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4a5e      	ldr	r2, [pc, #376]	; (8001f0c <HAL_ADC_Init+0x2e0>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d101      	bne.n	8001d9c <HAL_ADC_Init+0x170>
 8001d98:	4b5d      	ldr	r3, [pc, #372]	; (8001f10 <HAL_ADC_Init+0x2e4>)
 8001d9a:	e000      	b.n	8001d9e <HAL_ADC_Init+0x172>
 8001d9c:	4b5d      	ldr	r3, [pc, #372]	; (8001f14 <HAL_ADC_Init+0x2e8>)
 8001d9e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001da8:	d102      	bne.n	8001db0 <HAL_ADC_Init+0x184>
 8001daa:	4b58      	ldr	r3, [pc, #352]	; (8001f0c <HAL_ADC_Init+0x2e0>)
 8001dac:	60fb      	str	r3, [r7, #12]
 8001dae:	e01a      	b.n	8001de6 <HAL_ADC_Init+0x1ba>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a55      	ldr	r2, [pc, #340]	; (8001f0c <HAL_ADC_Init+0x2e0>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d103      	bne.n	8001dc2 <HAL_ADC_Init+0x196>
 8001dba:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	e011      	b.n	8001de6 <HAL_ADC_Init+0x1ba>
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4a54      	ldr	r2, [pc, #336]	; (8001f18 <HAL_ADC_Init+0x2ec>)
 8001dc8:	4293      	cmp	r3, r2
 8001dca:	d102      	bne.n	8001dd2 <HAL_ADC_Init+0x1a6>
 8001dcc:	4b53      	ldr	r3, [pc, #332]	; (8001f1c <HAL_ADC_Init+0x2f0>)
 8001dce:	60fb      	str	r3, [r7, #12]
 8001dd0:	e009      	b.n	8001de6 <HAL_ADC_Init+0x1ba>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	4a51      	ldr	r2, [pc, #324]	; (8001f1c <HAL_ADC_Init+0x2f0>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d102      	bne.n	8001de2 <HAL_ADC_Init+0x1b6>
 8001ddc:	4b4e      	ldr	r3, [pc, #312]	; (8001f18 <HAL_ADC_Init+0x2ec>)
 8001dde:	60fb      	str	r3, [r7, #12]
 8001de0:	e001      	b.n	8001de6 <HAL_ADC_Init+0x1ba>
 8001de2:	2300      	movs	r3, #0
 8001de4:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	f003 0303 	and.w	r3, r3, #3
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d108      	bne.n	8001e06 <HAL_ADC_Init+0x1da>
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	2b01      	cmp	r3, #1
 8001e00:	d101      	bne.n	8001e06 <HAL_ADC_Init+0x1da>
 8001e02:	2301      	movs	r3, #1
 8001e04:	e000      	b.n	8001e08 <HAL_ADC_Init+0x1dc>
 8001e06:	2300      	movs	r3, #0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d11c      	bne.n	8001e46 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001e0c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d010      	beq.n	8001e34 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	f003 0303 	and.w	r3, r3, #3
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d107      	bne.n	8001e2e <HAL_ADC_Init+0x202>
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0301 	and.w	r3, r3, #1
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d101      	bne.n	8001e2e <HAL_ADC_Init+0x202>
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e000      	b.n	8001e30 <HAL_ADC_Init+0x204>
 8001e2e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d108      	bne.n	8001e46 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001e34:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	431a      	orrs	r2, r3
 8001e42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001e44:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	7e5b      	ldrb	r3, [r3, #25]
 8001e4a:	035b      	lsls	r3, r3, #13
 8001e4c:	687a      	ldr	r2, [r7, #4]
 8001e4e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001e50:	2a01      	cmp	r2, #1
 8001e52:	d002      	beq.n	8001e5a <HAL_ADC_Init+0x22e>
 8001e54:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e58:	e000      	b.n	8001e5c <HAL_ADC_Init+0x230>
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	431a      	orrs	r2, r3
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	431a      	orrs	r2, r3
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001e76:	2b01      	cmp	r3, #1
 8001e78:	d11b      	bne.n	8001eb2 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	7e5b      	ldrb	r3, [r3, #25]
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d109      	bne.n	8001e96 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e86:	3b01      	subs	r3, #1
 8001e88:	045a      	lsls	r2, r3, #17
 8001e8a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e92:	663b      	str	r3, [r7, #96]	; 0x60
 8001e94:	e00d      	b.n	8001eb2 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e9a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001e9e:	f043 0220 	orr.w	r2, r3, #32
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eaa:	f043 0201 	orr.w	r2, r3, #1
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d03a      	beq.n	8001f30 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a16      	ldr	r2, [pc, #88]	; (8001f18 <HAL_ADC_Init+0x2ec>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d004      	beq.n	8001ece <HAL_ADC_Init+0x2a2>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a14      	ldr	r2, [pc, #80]	; (8001f1c <HAL_ADC_Init+0x2f0>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d128      	bne.n	8001f20 <HAL_ADC_Init+0x2f4>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed2:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8001ed6:	d012      	beq.n	8001efe <HAL_ADC_Init+0x2d2>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001edc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ee0:	d00a      	beq.n	8001ef8 <HAL_ADC_Init+0x2cc>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ee6:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8001eea:	d002      	beq.n	8001ef2 <HAL_ADC_Init+0x2c6>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ef0:	e018      	b.n	8001f24 <HAL_ADC_Init+0x2f8>
 8001ef2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ef6:	e015      	b.n	8001f24 <HAL_ADC_Init+0x2f8>
 8001ef8:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 8001efc:	e012      	b.n	8001f24 <HAL_ADC_Init+0x2f8>
 8001efe:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001f02:	e00f      	b.n	8001f24 <HAL_ADC_Init+0x2f8>
 8001f04:	20000000 	.word	0x20000000
 8001f08:	431bde83 	.word	0x431bde83
 8001f0c:	50000100 	.word	0x50000100
 8001f10:	50000300 	.word	0x50000300
 8001f14:	50000700 	.word	0x50000700
 8001f18:	50000400 	.word	0x50000400
 8001f1c:	50000500 	.word	0x50000500
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	f003 030c 	and.w	r3, r3, #12
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d114      	bne.n	8001f68 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	6812      	ldr	r2, [r2, #0]
 8001f48:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001f4c:	f023 0302 	bic.w	r3, r3, #2
 8001f50:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	7e1b      	ldrb	r3, [r3, #24]
 8001f56:	039a      	lsls	r2, r3, #14
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001f5e:	005b      	lsls	r3, r3, #1
 8001f60:	4313      	orrs	r3, r2
 8001f62:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001f64:	4313      	orrs	r3, r2
 8001f66:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	68da      	ldr	r2, [r3, #12]
 8001f6e:	4b1e      	ldr	r3, [pc, #120]	; (8001fe8 <HAL_ADC_Init+0x3bc>)
 8001f70:	4013      	ands	r3, r2
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	6812      	ldr	r2, [r2, #0]
 8001f76:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001f78:	430b      	orrs	r3, r1
 8001f7a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	691b      	ldr	r3, [r3, #16]
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d10c      	bne.n	8001f9e <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8a:	f023 010f 	bic.w	r1, r3, #15
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	69db      	ldr	r3, [r3, #28]
 8001f92:	1e5a      	subs	r2, r3, #1
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	631a      	str	r2, [r3, #48]	; 0x30
 8001f9c:	e007      	b.n	8001fae <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f022 020f 	bic.w	r2, r2, #15
 8001fac:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb8:	f023 0303 	bic.w	r3, r3, #3
 8001fbc:	f043 0201 	orr.w	r2, r3, #1
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	641a      	str	r2, [r3, #64]	; 0x40
 8001fc4:	e00a      	b.n	8001fdc <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fca:	f023 0312 	bic.w	r3, r3, #18
 8001fce:	f043 0210 	orr.w	r2, r3, #16
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8001fdc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	3768      	adds	r7, #104	; 0x68
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	fff0c007 	.word	0xfff0c007

08001fec <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	689b      	ldr	r3, [r3, #8]
 8001ffe:	f003 0304 	and.w	r3, r3, #4
 8002002:	2b00      	cmp	r3, #0
 8002004:	f040 80f9 	bne.w	80021fa <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800200e:	2b01      	cmp	r3, #1
 8002010:	d101      	bne.n	8002016 <HAL_ADC_Start+0x2a>
 8002012:	2302      	movs	r3, #2
 8002014:	e0f4      	b.n	8002200 <HAL_ADC_Start+0x214>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2201      	movs	r2, #1
 800201a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f000 fe1e 	bl	8002c60 <ADC_Enable>
 8002024:	4603      	mov	r3, r0
 8002026:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002028:	7bfb      	ldrb	r3, [r7, #15]
 800202a:	2b00      	cmp	r3, #0
 800202c:	f040 80e0 	bne.w	80021f0 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002034:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002038:	f023 0301 	bic.w	r3, r3, #1
 800203c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800204c:	d004      	beq.n	8002058 <HAL_ADC_Start+0x6c>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a6d      	ldr	r2, [pc, #436]	; (8002208 <HAL_ADC_Start+0x21c>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d106      	bne.n	8002066 <HAL_ADC_Start+0x7a>
 8002058:	4b6c      	ldr	r3, [pc, #432]	; (800220c <HAL_ADC_Start+0x220>)
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f003 031f 	and.w	r3, r3, #31
 8002060:	2b00      	cmp	r3, #0
 8002062:	d010      	beq.n	8002086 <HAL_ADC_Start+0x9a>
 8002064:	e005      	b.n	8002072 <HAL_ADC_Start+0x86>
 8002066:	4b6a      	ldr	r3, [pc, #424]	; (8002210 <HAL_ADC_Start+0x224>)
 8002068:	689b      	ldr	r3, [r3, #8]
 800206a:	f003 031f 	and.w	r3, r3, #31
 800206e:	2b00      	cmp	r3, #0
 8002070:	d009      	beq.n	8002086 <HAL_ADC_Start+0x9a>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800207a:	d004      	beq.n	8002086 <HAL_ADC_Start+0x9a>
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	4a64      	ldr	r2, [pc, #400]	; (8002214 <HAL_ADC_Start+0x228>)
 8002082:	4293      	cmp	r3, r2
 8002084:	d115      	bne.n	80020b2 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800208a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d036      	beq.n	800210e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80020a8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	641a      	str	r2, [r3, #64]	; 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80020b0:	e02d      	b.n	800210e <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80020c6:	d004      	beq.n	80020d2 <HAL_ADC_Start+0xe6>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	4a4e      	ldr	r2, [pc, #312]	; (8002208 <HAL_ADC_Start+0x21c>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d10a      	bne.n	80020e8 <HAL_ADC_Start+0xfc>
 80020d2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80020d6:	68db      	ldr	r3, [r3, #12]
 80020d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020dc:	2b00      	cmp	r3, #0
 80020de:	bf14      	ite	ne
 80020e0:	2301      	movne	r3, #1
 80020e2:	2300      	moveq	r3, #0
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	e008      	b.n	80020fa <HAL_ADC_Start+0x10e>
 80020e8:	4b4a      	ldr	r3, [pc, #296]	; (8002214 <HAL_ADC_Start+0x228>)
 80020ea:	68db      	ldr	r3, [r3, #12]
 80020ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	bf14      	ite	ne
 80020f4:	2301      	movne	r3, #1
 80020f6:	2300      	moveq	r3, #0
 80020f8:	b2db      	uxtb	r3, r3
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d007      	beq.n	800210e <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002102:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002106:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	641a      	str	r2, [r3, #64]	; 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002112:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002116:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800211a:	d106      	bne.n	800212a <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002120:	f023 0206 	bic.w	r2, r3, #6
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	645a      	str	r2, [r3, #68]	; 0x44
 8002128:	e002      	b.n	8002130 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	645a      	str	r2, [r3, #68]	; 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	2200      	movs	r2, #0
 8002134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	221c      	movs	r2, #28
 800213e:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002148:	d004      	beq.n	8002154 <HAL_ADC_Start+0x168>
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a2e      	ldr	r2, [pc, #184]	; (8002208 <HAL_ADC_Start+0x21c>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d106      	bne.n	8002162 <HAL_ADC_Start+0x176>
 8002154:	4b2d      	ldr	r3, [pc, #180]	; (800220c <HAL_ADC_Start+0x220>)
 8002156:	689b      	ldr	r3, [r3, #8]
 8002158:	f003 031f 	and.w	r3, r3, #31
 800215c:	2b00      	cmp	r3, #0
 800215e:	d03e      	beq.n	80021de <HAL_ADC_Start+0x1f2>
 8002160:	e005      	b.n	800216e <HAL_ADC_Start+0x182>
 8002162:	4b2b      	ldr	r3, [pc, #172]	; (8002210 <HAL_ADC_Start+0x224>)
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	f003 031f 	and.w	r3, r3, #31
 800216a:	2b00      	cmp	r3, #0
 800216c:	d037      	beq.n	80021de <HAL_ADC_Start+0x1f2>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002176:	d004      	beq.n	8002182 <HAL_ADC_Start+0x196>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a22      	ldr	r2, [pc, #136]	; (8002208 <HAL_ADC_Start+0x21c>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d106      	bne.n	8002190 <HAL_ADC_Start+0x1a4>
 8002182:	4b22      	ldr	r3, [pc, #136]	; (800220c <HAL_ADC_Start+0x220>)
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	f003 031f 	and.w	r3, r3, #31
 800218a:	2b05      	cmp	r3, #5
 800218c:	d027      	beq.n	80021de <HAL_ADC_Start+0x1f2>
 800218e:	e005      	b.n	800219c <HAL_ADC_Start+0x1b0>
 8002190:	4b1f      	ldr	r3, [pc, #124]	; (8002210 <HAL_ADC_Start+0x224>)
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f003 031f 	and.w	r3, r3, #31
 8002198:	2b05      	cmp	r3, #5
 800219a:	d020      	beq.n	80021de <HAL_ADC_Start+0x1f2>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021a4:	d004      	beq.n	80021b0 <HAL_ADC_Start+0x1c4>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	4a17      	ldr	r2, [pc, #92]	; (8002208 <HAL_ADC_Start+0x21c>)
 80021ac:	4293      	cmp	r3, r2
 80021ae:	d106      	bne.n	80021be <HAL_ADC_Start+0x1d2>
 80021b0:	4b16      	ldr	r3, [pc, #88]	; (800220c <HAL_ADC_Start+0x220>)
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	f003 031f 	and.w	r3, r3, #31
 80021b8:	2b09      	cmp	r3, #9
 80021ba:	d010      	beq.n	80021de <HAL_ADC_Start+0x1f2>
 80021bc:	e005      	b.n	80021ca <HAL_ADC_Start+0x1de>
 80021be:	4b14      	ldr	r3, [pc, #80]	; (8002210 <HAL_ADC_Start+0x224>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	f003 031f 	and.w	r3, r3, #31
 80021c6:	2b09      	cmp	r3, #9
 80021c8:	d009      	beq.n	80021de <HAL_ADC_Start+0x1f2>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021d2:	d004      	beq.n	80021de <HAL_ADC_Start+0x1f2>
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	4a0e      	ldr	r2, [pc, #56]	; (8002214 <HAL_ADC_Start+0x228>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d10f      	bne.n	80021fe <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	689a      	ldr	r2, [r3, #8]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f042 0204 	orr.w	r2, r2, #4
 80021ec:	609a      	str	r2, [r3, #8]
 80021ee:	e006      	b.n	80021fe <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80021f8:	e001      	b.n	80021fe <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80021fa:	2302      	movs	r3, #2
 80021fc:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80021fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002200:	4618      	mov	r0, r3
 8002202:	3710      	adds	r7, #16
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	50000100 	.word	0x50000100
 800220c:	50000300 	.word	0x50000300
 8002210:	50000700 	.word	0x50000700
 8002214:	50000400 	.word	0x50000400

08002218 <HAL_ADC_Stop>:
  *         use function @ref HAL_ADCEx_RegularStop().
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002220:	2300      	movs	r3, #0
 8002222:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800222a:	2b01      	cmp	r3, #1
 800222c:	d101      	bne.n	8002232 <HAL_ADC_Stop+0x1a>
 800222e:	2302      	movs	r3, #2
 8002230:	e023      	b.n	800227a <HAL_ADC_Stop+0x62>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2201      	movs	r2, #1
 8002236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* 1. Stop potential conversion on going, on regular and injected groups */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 800223a:	216c      	movs	r1, #108	; 0x6c
 800223c:	6878      	ldr	r0, [r7, #4]
 800223e:	f000 fdd9 	bl	8002df4 <ADC_ConversionStop>
 8002242:	4603      	mov	r3, r0
 8002244:	73fb      	strb	r3, [r7, #15]
  
  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002246:	7bfb      	ldrb	r3, [r7, #15]
 8002248:	2b00      	cmp	r3, #0
 800224a:	d111      	bne.n	8002270 <HAL_ADC_Stop+0x58>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800224c:	6878      	ldr	r0, [r7, #4]
 800224e:	f000 fd6b 	bl	8002d28 <ADC_Disable>
 8002252:	4603      	mov	r3, r0
 8002254:	73fb      	strb	r3, [r7, #15]
    
    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002256:	7bfb      	ldrb	r3, [r7, #15]
 8002258:	2b00      	cmp	r3, #0
 800225a:	d109      	bne.n	8002270 <HAL_ADC_Stop+0x58>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002260:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002264:	f023 0301 	bic.w	r3, r3, #1
 8002268:	f043 0201 	orr.w	r2, r3, #1
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2200      	movs	r2, #0
 8002274:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002278:	7bfb      	ldrb	r3, [r7, #15]
}
 800227a:	4618      	mov	r0, r3
 800227c:	3710      	adds	r7, #16
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
	...

08002284 <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b086      	sub	sp, #24
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 800228e:	2300      	movs	r3, #0
 8002290:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	695b      	ldr	r3, [r3, #20]
 8002296:	2b08      	cmp	r3, #8
 8002298:	d102      	bne.n	80022a0 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 800229a:	2308      	movs	r3, #8
 800229c:	617b      	str	r3, [r7, #20]
 800229e:	e03a      	b.n	8002316 <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80022a8:	d004      	beq.n	80022b4 <HAL_ADC_PollForConversion+0x30>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a72      	ldr	r2, [pc, #456]	; (8002478 <HAL_ADC_PollForConversion+0x1f4>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d101      	bne.n	80022b8 <HAL_ADC_PollForConversion+0x34>
 80022b4:	4b71      	ldr	r3, [pc, #452]	; (800247c <HAL_ADC_PollForConversion+0x1f8>)
 80022b6:	e000      	b.n	80022ba <HAL_ADC_PollForConversion+0x36>
 80022b8:	4b71      	ldr	r3, [pc, #452]	; (8002480 <HAL_ADC_PollForConversion+0x1fc>)
 80022ba:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f003 031f 	and.w	r3, r3, #31
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d112      	bne.n	80022ee <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	68db      	ldr	r3, [r3, #12]
 80022ce:	f003 0301 	and.w	r3, r3, #1
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d11d      	bne.n	8002312 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022da:	f043 0220 	orr.w	r2, r3, #32
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e0bf      	b.n	800246e <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d00b      	beq.n	8002312 <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022fe:	f043 0220 	orr.w	r2, r3, #32
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 800230e:	2301      	movs	r3, #1
 8002310:	e0ad      	b.n	800246e <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8002312:	230c      	movs	r3, #12
 8002314:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800231e:	d004      	beq.n	800232a <HAL_ADC_PollForConversion+0xa6>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	4a54      	ldr	r2, [pc, #336]	; (8002478 <HAL_ADC_PollForConversion+0x1f4>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d106      	bne.n	8002338 <HAL_ADC_PollForConversion+0xb4>
 800232a:	4b54      	ldr	r3, [pc, #336]	; (800247c <HAL_ADC_PollForConversion+0x1f8>)
 800232c:	689b      	ldr	r3, [r3, #8]
 800232e:	f003 031f 	and.w	r3, r3, #31
 8002332:	2b00      	cmp	r3, #0
 8002334:	d010      	beq.n	8002358 <HAL_ADC_PollForConversion+0xd4>
 8002336:	e005      	b.n	8002344 <HAL_ADC_PollForConversion+0xc0>
 8002338:	4b51      	ldr	r3, [pc, #324]	; (8002480 <HAL_ADC_PollForConversion+0x1fc>)
 800233a:	689b      	ldr	r3, [r3, #8]
 800233c:	f003 031f 	and.w	r3, r3, #31
 8002340:	2b00      	cmp	r3, #0
 8002342:	d009      	beq.n	8002358 <HAL_ADC_PollForConversion+0xd4>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800234c:	d004      	beq.n	8002358 <HAL_ADC_PollForConversion+0xd4>
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4a4c      	ldr	r2, [pc, #304]	; (8002484 <HAL_ADC_PollForConversion+0x200>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d104      	bne.n	8002362 <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	68db      	ldr	r3, [r3, #12]
 800235e:	613b      	str	r3, [r7, #16]
 8002360:	e00f      	b.n	8002382 <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800236a:	d004      	beq.n	8002376 <HAL_ADC_PollForConversion+0xf2>
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a41      	ldr	r2, [pc, #260]	; (8002478 <HAL_ADC_PollForConversion+0x1f4>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d102      	bne.n	800237c <HAL_ADC_PollForConversion+0xf8>
 8002376:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800237a:	e000      	b.n	800237e <HAL_ADC_PollForConversion+0xfa>
 800237c:	4b41      	ldr	r3, [pc, #260]	; (8002484 <HAL_ADC_PollForConversion+0x200>)
 800237e:	68db      	ldr	r3, [r3, #12]
 8002380:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 8002382:	f7ff fc47 	bl	8001c14 <HAL_GetTick>
 8002386:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8002388:	e021      	b.n	80023ce <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002390:	d01d      	beq.n	80023ce <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d007      	beq.n	80023a8 <HAL_ADC_PollForConversion+0x124>
 8002398:	f7ff fc3c 	bl	8001c14 <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	683a      	ldr	r2, [r7, #0]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d212      	bcs.n	80023ce <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	681a      	ldr	r2, [r3, #0]
 80023ae:	697b      	ldr	r3, [r7, #20]
 80023b0:	4013      	ands	r3, r2
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d10b      	bne.n	80023ce <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ba:	f043 0204 	orr.w	r2, r3, #4
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80023ca:	2303      	movs	r3, #3
 80023cc:	e04f      	b.n	800246e <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681a      	ldr	r2, [r3, #0]
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	4013      	ands	r3, r2
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d0d6      	beq.n	800238a <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d131      	bne.n	800245a <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d12c      	bne.n	800245a <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0308 	and.w	r3, r3, #8
 800240a:	2b08      	cmp	r3, #8
 800240c:	d125      	bne.n	800245a <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f003 0304 	and.w	r3, r3, #4
 8002418:	2b00      	cmp	r3, #0
 800241a:	d112      	bne.n	8002442 <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002420:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	641a      	str	r2, [r3, #64]	; 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002430:	2b00      	cmp	r3, #0
 8002432:	d112      	bne.n	800245a <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002438:	f043 0201 	orr.w	r2, r3, #1
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	641a      	str	r2, [r3, #64]	; 0x40
 8002440:	e00b      	b.n	800245a <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002446:	f043 0220 	orr.w	r2, r3, #32
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002452:	f043 0201 	orr.w	r2, r3, #1
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002460:	2b00      	cmp	r3, #0
 8002462:	d103      	bne.n	800246c <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	697a      	ldr	r2, [r7, #20]
 800246a:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3718      	adds	r7, #24
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	50000100 	.word	0x50000100
 800247c:	50000300 	.word	0x50000300
 8002480:	50000700 	.word	0x50000700
 8002484:	50000400 	.word	0x50000400

08002488 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002488:	b480      	push	{r7}
 800248a:	b083      	sub	sp, #12
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002496:	4618      	mov	r0, r3
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
	...

080024a4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b09b      	sub	sp, #108	; 0x6c
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
 80024ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024ae:	2300      	movs	r3, #0
 80024b0:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80024b4:	2300      	movs	r3, #0
 80024b6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024be:	2b01      	cmp	r3, #1
 80024c0:	d101      	bne.n	80024c6 <HAL_ADC_ConfigChannel+0x22>
 80024c2:	2302      	movs	r3, #2
 80024c4:	e2cb      	b.n	8002a5e <HAL_ADC_ConfigChannel+0x5ba>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2201      	movs	r2, #1
 80024ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f003 0304 	and.w	r3, r3, #4
 80024d8:	2b00      	cmp	r3, #0
 80024da:	f040 82af 	bne.w	8002a3c <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	685b      	ldr	r3, [r3, #4]
 80024e2:	2b04      	cmp	r3, #4
 80024e4:	d81c      	bhi.n	8002520 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80024ec:	683b      	ldr	r3, [r7, #0]
 80024ee:	685a      	ldr	r2, [r3, #4]
 80024f0:	4613      	mov	r3, r2
 80024f2:	005b      	lsls	r3, r3, #1
 80024f4:	4413      	add	r3, r2
 80024f6:	005b      	lsls	r3, r3, #1
 80024f8:	461a      	mov	r2, r3
 80024fa:	231f      	movs	r3, #31
 80024fc:	4093      	lsls	r3, r2
 80024fe:	43db      	mvns	r3, r3
 8002500:	4019      	ands	r1, r3
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	6818      	ldr	r0, [r3, #0]
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	685a      	ldr	r2, [r3, #4]
 800250a:	4613      	mov	r3, r2
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	4413      	add	r3, r2
 8002510:	005b      	lsls	r3, r3, #1
 8002512:	fa00 f203 	lsl.w	r2, r0, r3
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	430a      	orrs	r2, r1
 800251c:	631a      	str	r2, [r3, #48]	; 0x30
 800251e:	e063      	b.n	80025e8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	2b09      	cmp	r3, #9
 8002526:	d81e      	bhi.n	8002566 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	685a      	ldr	r2, [r3, #4]
 8002532:	4613      	mov	r3, r2
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	4413      	add	r3, r2
 8002538:	005b      	lsls	r3, r3, #1
 800253a:	3b1e      	subs	r3, #30
 800253c:	221f      	movs	r2, #31
 800253e:	fa02 f303 	lsl.w	r3, r2, r3
 8002542:	43db      	mvns	r3, r3
 8002544:	4019      	ands	r1, r3
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	6818      	ldr	r0, [r3, #0]
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685a      	ldr	r2, [r3, #4]
 800254e:	4613      	mov	r3, r2
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	4413      	add	r3, r2
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	3b1e      	subs	r3, #30
 8002558:	fa00 f203 	lsl.w	r2, r0, r3
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	430a      	orrs	r2, r1
 8002562:	635a      	str	r2, [r3, #52]	; 0x34
 8002564:	e040      	b.n	80025e8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	2b0e      	cmp	r3, #14
 800256c:	d81e      	bhi.n	80025ac <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	685a      	ldr	r2, [r3, #4]
 8002578:	4613      	mov	r3, r2
 800257a:	005b      	lsls	r3, r3, #1
 800257c:	4413      	add	r3, r2
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	3b3c      	subs	r3, #60	; 0x3c
 8002582:	221f      	movs	r2, #31
 8002584:	fa02 f303 	lsl.w	r3, r2, r3
 8002588:	43db      	mvns	r3, r3
 800258a:	4019      	ands	r1, r3
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	6818      	ldr	r0, [r3, #0]
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	685a      	ldr	r2, [r3, #4]
 8002594:	4613      	mov	r3, r2
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	4413      	add	r3, r2
 800259a:	005b      	lsls	r3, r3, #1
 800259c:	3b3c      	subs	r3, #60	; 0x3c
 800259e:	fa00 f203 	lsl.w	r2, r0, r3
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	430a      	orrs	r2, r1
 80025a8:	639a      	str	r2, [r3, #56]	; 0x38
 80025aa:	e01d      	b.n	80025e8 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	685a      	ldr	r2, [r3, #4]
 80025b6:	4613      	mov	r3, r2
 80025b8:	005b      	lsls	r3, r3, #1
 80025ba:	4413      	add	r3, r2
 80025bc:	005b      	lsls	r3, r3, #1
 80025be:	3b5a      	subs	r3, #90	; 0x5a
 80025c0:	221f      	movs	r2, #31
 80025c2:	fa02 f303 	lsl.w	r3, r2, r3
 80025c6:	43db      	mvns	r3, r3
 80025c8:	4019      	ands	r1, r3
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	6818      	ldr	r0, [r3, #0]
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	685a      	ldr	r2, [r3, #4]
 80025d2:	4613      	mov	r3, r2
 80025d4:	005b      	lsls	r3, r3, #1
 80025d6:	4413      	add	r3, r2
 80025d8:	005b      	lsls	r3, r3, #1
 80025da:	3b5a      	subs	r3, #90	; 0x5a
 80025dc:	fa00 f203 	lsl.w	r2, r0, r3
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	430a      	orrs	r2, r1
 80025e6:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	689b      	ldr	r3, [r3, #8]
 80025ee:	f003 030c 	and.w	r3, r3, #12
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	f040 80e5 	bne.w	80027c2 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2b09      	cmp	r3, #9
 80025fe:	d91c      	bls.n	800263a <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	6999      	ldr	r1, [r3, #24]
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	4613      	mov	r3, r2
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	4413      	add	r3, r2
 8002610:	3b1e      	subs	r3, #30
 8002612:	2207      	movs	r2, #7
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	43db      	mvns	r3, r3
 800261a:	4019      	ands	r1, r3
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	6898      	ldr	r0, [r3, #8]
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	681a      	ldr	r2, [r3, #0]
 8002624:	4613      	mov	r3, r2
 8002626:	005b      	lsls	r3, r3, #1
 8002628:	4413      	add	r3, r2
 800262a:	3b1e      	subs	r3, #30
 800262c:	fa00 f203 	lsl.w	r2, r0, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	430a      	orrs	r2, r1
 8002636:	619a      	str	r2, [r3, #24]
 8002638:	e019      	b.n	800266e <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	6959      	ldr	r1, [r3, #20]
 8002640:	683b      	ldr	r3, [r7, #0]
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	4613      	mov	r3, r2
 8002646:	005b      	lsls	r3, r3, #1
 8002648:	4413      	add	r3, r2
 800264a:	2207      	movs	r2, #7
 800264c:	fa02 f303 	lsl.w	r3, r2, r3
 8002650:	43db      	mvns	r3, r3
 8002652:	4019      	ands	r1, r3
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	6898      	ldr	r0, [r3, #8]
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	681a      	ldr	r2, [r3, #0]
 800265c:	4613      	mov	r3, r2
 800265e:	005b      	lsls	r3, r3, #1
 8002660:	4413      	add	r3, r2
 8002662:	fa00 f203 	lsl.w	r2, r0, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	430a      	orrs	r2, r1
 800266c:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	695a      	ldr	r2, [r3, #20]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	68db      	ldr	r3, [r3, #12]
 8002678:	08db      	lsrs	r3, r3, #3
 800267a:	f003 0303 	and.w	r3, r3, #3
 800267e:	005b      	lsls	r3, r3, #1
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	691b      	ldr	r3, [r3, #16]
 800268a:	3b01      	subs	r3, #1
 800268c:	2b03      	cmp	r3, #3
 800268e:	d84f      	bhi.n	8002730 <HAL_ADC_ConfigChannel+0x28c>
 8002690:	a201      	add	r2, pc, #4	; (adr r2, 8002698 <HAL_ADC_ConfigChannel+0x1f4>)
 8002692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002696:	bf00      	nop
 8002698:	080026a9 	.word	0x080026a9
 800269c:	080026cb 	.word	0x080026cb
 80026a0:	080026ed 	.word	0x080026ed
 80026a4:	0800270f 	.word	0x0800270f
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80026ae:	4b9f      	ldr	r3, [pc, #636]	; (800292c <HAL_ADC_ConfigChannel+0x488>)
 80026b0:	4013      	ands	r3, r2
 80026b2:	683a      	ldr	r2, [r7, #0]
 80026b4:	6812      	ldr	r2, [r2, #0]
 80026b6:	0691      	lsls	r1, r2, #26
 80026b8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80026ba:	430a      	orrs	r2, r1
 80026bc:	431a      	orrs	r2, r3
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80026c6:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80026c8:	e07e      	b.n	80027c8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80026d0:	4b96      	ldr	r3, [pc, #600]	; (800292c <HAL_ADC_ConfigChannel+0x488>)
 80026d2:	4013      	ands	r3, r2
 80026d4:	683a      	ldr	r2, [r7, #0]
 80026d6:	6812      	ldr	r2, [r2, #0]
 80026d8:	0691      	lsls	r1, r2, #26
 80026da:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80026dc:	430a      	orrs	r2, r1
 80026de:	431a      	orrs	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80026e8:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80026ea:	e06d      	b.n	80027c8 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80026f2:	4b8e      	ldr	r3, [pc, #568]	; (800292c <HAL_ADC_ConfigChannel+0x488>)
 80026f4:	4013      	ands	r3, r2
 80026f6:	683a      	ldr	r2, [r7, #0]
 80026f8:	6812      	ldr	r2, [r2, #0]
 80026fa:	0691      	lsls	r1, r2, #26
 80026fc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80026fe:	430a      	orrs	r2, r1
 8002700:	431a      	orrs	r2, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800270a:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800270c:	e05c      	b.n	80027c8 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8002714:	4b85      	ldr	r3, [pc, #532]	; (800292c <HAL_ADC_ConfigChannel+0x488>)
 8002716:	4013      	ands	r3, r2
 8002718:	683a      	ldr	r2, [r7, #0]
 800271a:	6812      	ldr	r2, [r2, #0]
 800271c:	0691      	lsls	r1, r2, #26
 800271e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002720:	430a      	orrs	r2, r1
 8002722:	431a      	orrs	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800272c:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800272e:	e04b      	b.n	80027c8 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002736:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	069b      	lsls	r3, r3, #26
 8002740:	429a      	cmp	r2, r3
 8002742:	d107      	bne.n	8002754 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002752:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800275a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	069b      	lsls	r3, r3, #26
 8002764:	429a      	cmp	r2, r3
 8002766:	d107      	bne.n	8002778 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002776:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800277e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	069b      	lsls	r3, r3, #26
 8002788:	429a      	cmp	r2, r3
 800278a:	d107      	bne.n	800279c <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800279a:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80027a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	069b      	lsls	r3, r3, #26
 80027ac:	429a      	cmp	r2, r3
 80027ae:	d10a      	bne.n	80027c6 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80027be:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 80027c0:	e001      	b.n	80027c6 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 80027c2:	bf00      	nop
 80027c4:	e000      	b.n	80027c8 <HAL_ADC_ConfigChannel+0x324>
      break;
 80027c6:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	f003 0303 	and.w	r3, r3, #3
 80027d2:	2b01      	cmp	r3, #1
 80027d4:	d108      	bne.n	80027e8 <HAL_ADC_ConfigChannel+0x344>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0301 	and.w	r3, r3, #1
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d101      	bne.n	80027e8 <HAL_ADC_ConfigChannel+0x344>
 80027e4:	2301      	movs	r3, #1
 80027e6:	e000      	b.n	80027ea <HAL_ADC_ConfigChannel+0x346>
 80027e8:	2300      	movs	r3, #0
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	f040 8131 	bne.w	8002a52 <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	68db      	ldr	r3, [r3, #12]
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d00f      	beq.n	8002818 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	2201      	movs	r2, #1
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	43da      	mvns	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	400a      	ands	r2, r1
 8002812:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002816:	e049      	b.n	80028ac <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2201      	movs	r2, #1
 8002826:	409a      	lsls	r2, r3
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	430a      	orrs	r2, r1
 800282e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	2b09      	cmp	r3, #9
 8002838:	d91c      	bls.n	8002874 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	6999      	ldr	r1, [r3, #24]
 8002840:	683b      	ldr	r3, [r7, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	4613      	mov	r3, r2
 8002846:	005b      	lsls	r3, r3, #1
 8002848:	4413      	add	r3, r2
 800284a:	3b1b      	subs	r3, #27
 800284c:	2207      	movs	r2, #7
 800284e:	fa02 f303 	lsl.w	r3, r2, r3
 8002852:	43db      	mvns	r3, r3
 8002854:	4019      	ands	r1, r3
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	6898      	ldr	r0, [r3, #8]
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	681a      	ldr	r2, [r3, #0]
 800285e:	4613      	mov	r3, r2
 8002860:	005b      	lsls	r3, r3, #1
 8002862:	4413      	add	r3, r2
 8002864:	3b1b      	subs	r3, #27
 8002866:	fa00 f203 	lsl.w	r2, r0, r3
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	430a      	orrs	r2, r1
 8002870:	619a      	str	r2, [r3, #24]
 8002872:	e01b      	b.n	80028ac <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	6959      	ldr	r1, [r3, #20]
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	1c5a      	adds	r2, r3, #1
 8002880:	4613      	mov	r3, r2
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	4413      	add	r3, r2
 8002886:	2207      	movs	r2, #7
 8002888:	fa02 f303 	lsl.w	r3, r2, r3
 800288c:	43db      	mvns	r3, r3
 800288e:	4019      	ands	r1, r3
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	6898      	ldr	r0, [r3, #8]
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	1c5a      	adds	r2, r3, #1
 800289a:	4613      	mov	r3, r2
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	4413      	add	r3, r2
 80028a0:	fa00 f203 	lsl.w	r2, r0, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	430a      	orrs	r2, r1
 80028aa:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028b4:	d004      	beq.n	80028c0 <HAL_ADC_ConfigChannel+0x41c>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a1d      	ldr	r2, [pc, #116]	; (8002930 <HAL_ADC_ConfigChannel+0x48c>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d101      	bne.n	80028c4 <HAL_ADC_ConfigChannel+0x420>
 80028c0:	4b1c      	ldr	r3, [pc, #112]	; (8002934 <HAL_ADC_ConfigChannel+0x490>)
 80028c2:	e000      	b.n	80028c6 <HAL_ADC_ConfigChannel+0x422>
 80028c4:	4b1c      	ldr	r3, [pc, #112]	; (8002938 <HAL_ADC_ConfigChannel+0x494>)
 80028c6:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	2b10      	cmp	r3, #16
 80028ce:	d105      	bne.n	80028dc <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80028d0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d015      	beq.n	8002908 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 80028e0:	2b11      	cmp	r3, #17
 80028e2:	d105      	bne.n	80028f0 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80028e4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d00b      	beq.n	8002908 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80028f4:	2b12      	cmp	r3, #18
 80028f6:	f040 80ac 	bne.w	8002a52 <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80028fa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002902:	2b00      	cmp	r3, #0
 8002904:	f040 80a5 	bne.w	8002a52 <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002910:	d102      	bne.n	8002918 <HAL_ADC_ConfigChannel+0x474>
 8002912:	4b07      	ldr	r3, [pc, #28]	; (8002930 <HAL_ADC_ConfigChannel+0x48c>)
 8002914:	60fb      	str	r3, [r7, #12]
 8002916:	e023      	b.n	8002960 <HAL_ADC_ConfigChannel+0x4bc>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a04      	ldr	r2, [pc, #16]	; (8002930 <HAL_ADC_ConfigChannel+0x48c>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d10c      	bne.n	800293c <HAL_ADC_ConfigChannel+0x498>
 8002922:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002926:	60fb      	str	r3, [r7, #12]
 8002928:	e01a      	b.n	8002960 <HAL_ADC_ConfigChannel+0x4bc>
 800292a:	bf00      	nop
 800292c:	83fff000 	.word	0x83fff000
 8002930:	50000100 	.word	0x50000100
 8002934:	50000300 	.word	0x50000300
 8002938:	50000700 	.word	0x50000700
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a4a      	ldr	r2, [pc, #296]	; (8002a6c <HAL_ADC_ConfigChannel+0x5c8>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d102      	bne.n	800294c <HAL_ADC_ConfigChannel+0x4a8>
 8002946:	4b4a      	ldr	r3, [pc, #296]	; (8002a70 <HAL_ADC_ConfigChannel+0x5cc>)
 8002948:	60fb      	str	r3, [r7, #12]
 800294a:	e009      	b.n	8002960 <HAL_ADC_ConfigChannel+0x4bc>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a47      	ldr	r2, [pc, #284]	; (8002a70 <HAL_ADC_ConfigChannel+0x5cc>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d102      	bne.n	800295c <HAL_ADC_ConfigChannel+0x4b8>
 8002956:	4b45      	ldr	r3, [pc, #276]	; (8002a6c <HAL_ADC_ConfigChannel+0x5c8>)
 8002958:	60fb      	str	r3, [r7, #12]
 800295a:	e001      	b.n	8002960 <HAL_ADC_ConfigChannel+0x4bc>
 800295c:	2300      	movs	r3, #0
 800295e:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	f003 0303 	and.w	r3, r3, #3
 800296a:	2b01      	cmp	r3, #1
 800296c:	d108      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x4dc>
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0301 	and.w	r3, r3, #1
 8002978:	2b01      	cmp	r3, #1
 800297a:	d101      	bne.n	8002980 <HAL_ADC_ConfigChannel+0x4dc>
 800297c:	2301      	movs	r3, #1
 800297e:	e000      	b.n	8002982 <HAL_ADC_ConfigChannel+0x4de>
 8002980:	2300      	movs	r3, #0
 8002982:	2b00      	cmp	r3, #0
 8002984:	d150      	bne.n	8002a28 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002986:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002988:	2b00      	cmp	r3, #0
 800298a:	d010      	beq.n	80029ae <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	f003 0303 	and.w	r3, r3, #3
 8002994:	2b01      	cmp	r3, #1
 8002996:	d107      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x504>
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f003 0301 	and.w	r3, r3, #1
 80029a0:	2b01      	cmp	r3, #1
 80029a2:	d101      	bne.n	80029a8 <HAL_ADC_ConfigChannel+0x504>
 80029a4:	2301      	movs	r3, #1
 80029a6:	e000      	b.n	80029aa <HAL_ADC_ConfigChannel+0x506>
 80029a8:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d13c      	bne.n	8002a28 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029ae:	683b      	ldr	r3, [r7, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	2b10      	cmp	r3, #16
 80029b4:	d11d      	bne.n	80029f2 <HAL_ADC_ConfigChannel+0x54e>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029be:	d118      	bne.n	80029f2 <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80029c0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80029c8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80029ca:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80029cc:	4b29      	ldr	r3, [pc, #164]	; (8002a74 <HAL_ADC_ConfigChannel+0x5d0>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a29      	ldr	r2, [pc, #164]	; (8002a78 <HAL_ADC_ConfigChannel+0x5d4>)
 80029d2:	fba2 2303 	umull	r2, r3, r2, r3
 80029d6:	0c9a      	lsrs	r2, r3, #18
 80029d8:	4613      	mov	r3, r2
 80029da:	009b      	lsls	r3, r3, #2
 80029dc:	4413      	add	r3, r2
 80029de:	005b      	lsls	r3, r3, #1
 80029e0:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029e2:	e002      	b.n	80029ea <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	3b01      	subs	r3, #1
 80029e8:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80029ea:	68bb      	ldr	r3, [r7, #8]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d1f9      	bne.n	80029e4 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80029f0:	e02e      	b.n	8002a50 <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	2b11      	cmp	r3, #17
 80029f8:	d10b      	bne.n	8002a12 <HAL_ADC_ConfigChannel+0x56e>
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a02:	d106      	bne.n	8002a12 <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002a04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 8002a0c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a0e:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a10:	e01e      	b.n	8002a50 <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2b12      	cmp	r3, #18
 8002a18:	d11a      	bne.n	8002a50 <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8002a1a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002a22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002a24:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a26:	e013      	b.n	8002a50 <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a2c:	f043 0220 	orr.w	r2, r3, #32
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002a3a:	e00a      	b.n	8002a52 <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a40:	f043 0220 	orr.w	r2, r3, #32
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002a4e:	e000      	b.n	8002a52 <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002a50:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002a5a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	376c      	adds	r7, #108	; 0x6c
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	50000400 	.word	0x50000400
 8002a70:	50000500 	.word	0x50000500
 8002a74:	20000000 	.word	0x20000000
 8002a78:	431bde83 	.word	0x431bde83

08002a7c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b099      	sub	sp, #100	; 0x64
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
 8002a84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a86:	2300      	movs	r3, #0
 8002a88:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a94:	d102      	bne.n	8002a9c <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8002a96:	4b6d      	ldr	r3, [pc, #436]	; (8002c4c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002a98:	60bb      	str	r3, [r7, #8]
 8002a9a:	e01a      	b.n	8002ad2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a6a      	ldr	r2, [pc, #424]	; (8002c4c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d103      	bne.n	8002aae <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8002aa6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002aaa:	60bb      	str	r3, [r7, #8]
 8002aac:	e011      	b.n	8002ad2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a67      	ldr	r2, [pc, #412]	; (8002c50 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d102      	bne.n	8002abe <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8002ab8:	4b66      	ldr	r3, [pc, #408]	; (8002c54 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002aba:	60bb      	str	r3, [r7, #8]
 8002abc:	e009      	b.n	8002ad2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a64      	ldr	r2, [pc, #400]	; (8002c54 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d102      	bne.n	8002ace <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8002ac8:	4b61      	ldr	r3, [pc, #388]	; (8002c50 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002aca:	60bb      	str	r3, [r7, #8]
 8002acc:	e001      	b.n	8002ad2 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002ace:	2300      	movs	r3, #0
 8002ad0:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d101      	bne.n	8002adc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8002ad8:	2301      	movs	r3, #1
 8002ada:	e0b0      	b.n	8002c3e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d101      	bne.n	8002aea <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	e0a9      	b.n	8002c3e <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2201      	movs	r2, #1
 8002aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f003 0304 	and.w	r3, r3, #4
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f040 808d 	bne.w	8002c1c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002b02:	68bb      	ldr	r3, [r7, #8]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	f003 0304 	and.w	r3, r3, #4
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	f040 8086 	bne.w	8002c1c <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b18:	d004      	beq.n	8002b24 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	4a4b      	ldr	r2, [pc, #300]	; (8002c4c <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002b20:	4293      	cmp	r3, r2
 8002b22:	d101      	bne.n	8002b28 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002b24:	4b4c      	ldr	r3, [pc, #304]	; (8002c58 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 8002b26:	e000      	b.n	8002b2a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8002b28:	4b4c      	ldr	r3, [pc, #304]	; (8002c5c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 8002b2a:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d040      	beq.n	8002bb6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002b34:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b36:	689b      	ldr	r3, [r3, #8]
 8002b38:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002b3c:	683b      	ldr	r3, [r7, #0]
 8002b3e:	6859      	ldr	r1, [r3, #4]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b46:	035b      	lsls	r3, r3, #13
 8002b48:	430b      	orrs	r3, r1
 8002b4a:	431a      	orrs	r2, r3
 8002b4c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b4e:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	f003 0303 	and.w	r3, r3, #3
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d108      	bne.n	8002b70 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f003 0301 	and.w	r3, r3, #1
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d101      	bne.n	8002b70 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e000      	b.n	8002b72 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8002b70:	2300      	movs	r3, #0
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d15c      	bne.n	8002c30 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	689b      	ldr	r3, [r3, #8]
 8002b7a:	f003 0303 	and.w	r3, r3, #3
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d107      	bne.n	8002b92 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	2b01      	cmp	r3, #1
 8002b8c:	d101      	bne.n	8002b92 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e000      	b.n	8002b94 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002b92:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d14b      	bne.n	8002c30 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002b98:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002b9a:	689b      	ldr	r3, [r3, #8]
 8002b9c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002ba0:	f023 030f 	bic.w	r3, r3, #15
 8002ba4:	683a      	ldr	r2, [r7, #0]
 8002ba6:	6811      	ldr	r1, [r2, #0]
 8002ba8:	683a      	ldr	r2, [r7, #0]
 8002baa:	6892      	ldr	r2, [r2, #8]
 8002bac:	430a      	orrs	r2, r1
 8002bae:	431a      	orrs	r2, r3
 8002bb0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bb2:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002bb4:	e03c      	b.n	8002c30 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002bb6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bb8:	689b      	ldr	r3, [r3, #8]
 8002bba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002bbe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bc0:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	f003 0303 	and.w	r3, r3, #3
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d108      	bne.n	8002be2 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f003 0301 	and.w	r3, r3, #1
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d101      	bne.n	8002be2 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002bde:	2301      	movs	r3, #1
 8002be0:	e000      	b.n	8002be4 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002be2:	2300      	movs	r3, #0
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d123      	bne.n	8002c30 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002be8:	68bb      	ldr	r3, [r7, #8]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f003 0303 	and.w	r3, r3, #3
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d107      	bne.n	8002c04 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 0301 	and.w	r3, r3, #1
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d101      	bne.n	8002c04 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002c00:	2301      	movs	r3, #1
 8002c02:	e000      	b.n	8002c06 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002c04:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d112      	bne.n	8002c30 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002c0a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002c0c:	689b      	ldr	r3, [r3, #8]
 8002c0e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002c12:	f023 030f 	bic.w	r3, r3, #15
 8002c16:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002c18:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c1a:	e009      	b.n	8002c30 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c20:	f043 0220 	orr.w	r2, r3, #32
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002c2e:	e000      	b.n	8002c32 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002c30:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2200      	movs	r2, #0
 8002c36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002c3a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3764      	adds	r7, #100	; 0x64
 8002c42:	46bd      	mov	sp, r7
 8002c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c48:	4770      	bx	lr
 8002c4a:	bf00      	nop
 8002c4c:	50000100 	.word	0x50000100
 8002c50:	50000400 	.word	0x50000400
 8002c54:	50000500 	.word	0x50000500
 8002c58:	50000300 	.word	0x50000300
 8002c5c:	50000700 	.word	0x50000700

08002c60 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b084      	sub	sp, #16
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f003 0303 	and.w	r3, r3, #3
 8002c76:	2b01      	cmp	r3, #1
 8002c78:	d108      	bne.n	8002c8c <ADC_Enable+0x2c>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f003 0301 	and.w	r3, r3, #1
 8002c84:	2b01      	cmp	r3, #1
 8002c86:	d101      	bne.n	8002c8c <ADC_Enable+0x2c>
 8002c88:	2301      	movs	r3, #1
 8002c8a:	e000      	b.n	8002c8e <ADC_Enable+0x2e>
 8002c8c:	2300      	movs	r3, #0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d143      	bne.n	8002d1a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	689a      	ldr	r2, [r3, #8]
 8002c98:	4b22      	ldr	r3, [pc, #136]	; (8002d24 <ADC_Enable+0xc4>)
 8002c9a:	4013      	ands	r3, r2
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00d      	beq.n	8002cbc <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca4:	f043 0210 	orr.w	r2, r3, #16
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb0:	f043 0201 	orr.w	r2, r3, #1
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e02f      	b.n	8002d1c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	689a      	ldr	r2, [r3, #8]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f042 0201 	orr.w	r2, r2, #1
 8002cca:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002ccc:	f7fe ffa2 	bl	8001c14 <HAL_GetTick>
 8002cd0:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002cd2:	e01b      	b.n	8002d0c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002cd4:	f7fe ff9e 	bl	8001c14 <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d914      	bls.n	8002d0c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0301 	and.w	r3, r3, #1
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d00d      	beq.n	8002d0c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf4:	f043 0210 	orr.w	r2, r3, #16
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d00:	f043 0201 	orr.w	r2, r3, #1
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	e007      	b.n	8002d1c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0301 	and.w	r3, r3, #1
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d1dc      	bne.n	8002cd4 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002d1a:	2300      	movs	r3, #0
}
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	3710      	adds	r7, #16
 8002d20:	46bd      	mov	sp, r7
 8002d22:	bd80      	pop	{r7, pc}
 8002d24:	8000003f 	.word	0x8000003f

08002d28 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002d28:	b580      	push	{r7, lr}
 8002d2a:	b084      	sub	sp, #16
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d30:	2300      	movs	r3, #0
 8002d32:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	689b      	ldr	r3, [r3, #8]
 8002d3a:	f003 0303 	and.w	r3, r3, #3
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d108      	bne.n	8002d54 <ADC_Disable+0x2c>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f003 0301 	and.w	r3, r3, #1
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d101      	bne.n	8002d54 <ADC_Disable+0x2c>
 8002d50:	2301      	movs	r3, #1
 8002d52:	e000      	b.n	8002d56 <ADC_Disable+0x2e>
 8002d54:	2300      	movs	r3, #0
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d047      	beq.n	8002dea <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 030d 	and.w	r3, r3, #13
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d10f      	bne.n	8002d88 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	689a      	ldr	r2, [r3, #8]
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f042 0202 	orr.w	r2, r2, #2
 8002d76:	609a      	str	r2, [r3, #8]
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	2203      	movs	r2, #3
 8002d7e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002d80:	f7fe ff48 	bl	8001c14 <HAL_GetTick>
 8002d84:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d86:	e029      	b.n	8002ddc <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d8c:	f043 0210 	orr.w	r2, r3, #16
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d98:	f043 0201 	orr.w	r2, r3, #1
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e023      	b.n	8002dec <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002da4:	f7fe ff36 	bl	8001c14 <HAL_GetTick>
 8002da8:	4602      	mov	r2, r0
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	1ad3      	subs	r3, r2, r3
 8002dae:	2b02      	cmp	r3, #2
 8002db0:	d914      	bls.n	8002ddc <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	f003 0301 	and.w	r3, r3, #1
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d10d      	bne.n	8002ddc <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dc4:	f043 0210 	orr.w	r2, r3, #16
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd0:	f043 0201 	orr.w	r2, r3, #1
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	e007      	b.n	8002dec <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d0dc      	beq.n	8002da4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3710      	adds	r7, #16
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <ADC_ConversionStop>:
  *            @arg ADC_INJECTED_GROUP: ADC injected conversion type.
  *            @arg ADC_REGULAR_INJECTED_GROUP: ADC regular and injected conversion type.
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef* hadc, uint32_t ConversionGroup)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b086      	sub	sp, #24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  uint32_t tmp_ADC_CR_ADSTART_JADSTART = 0U;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 8002e02:	2300      	movs	r3, #0
 8002e04:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002e06:	2300      	movs	r3, #0
 8002e08:	613b      	str	r3, [r7, #16]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	f003 030c 	and.w	r3, r3, #12
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f000 809b 	beq.w	8002f50 <ADC_ConversionStop+0x15c>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1U, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e24:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002e28:	d12a      	bne.n	8002e80 <ADC_ConversionStop+0x8c>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	7e5b      	ldrb	r3, [r3, #25]
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d126      	bne.n	8002e80 <ADC_ConversionStop+0x8c>
         (hadc->Init.LowPowerAutoWait==ENABLE)                   )
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	7e1b      	ldrb	r3, [r3, #24]
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d122      	bne.n	8002e80 <ADC_ConversionStop+0x8c>
    {
      /* Use stop of regular group */
      ConversionGroup = ADC_REGULAR_GROUP;
 8002e3a:	230c      	movs	r3, #12
 8002e3c:	603b      	str	r3, [r7, #0]
      
      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002e3e:	e014      	b.n	8002e6a <ADC_ConversionStop+0x76>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	4a46      	ldr	r2, [pc, #280]	; (8002f5c <ADC_ConversionStop+0x168>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	d90d      	bls.n	8002e64 <ADC_ConversionStop+0x70>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4c:	f043 0210 	orr.w	r2, r3, #16
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e58:	f043 0201 	orr.w	r2, r3, #1
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	645a      	str	r2, [r3, #68]	; 0x44
          
          return HAL_ERROR;
 8002e60:	2301      	movs	r3, #1
 8002e62:	e076      	b.n	8002f52 <ADC_ConversionStop+0x15e>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002e64:	693b      	ldr	r3, [r7, #16]
 8002e66:	3301      	adds	r3, #1
 8002e68:	613b      	str	r3, [r7, #16]
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e74:	2b40      	cmp	r3, #64	; 0x40
 8002e76:	d1e3      	bne.n	8002e40 <ADC_ConversionStop+0x4c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	2240      	movs	r2, #64	; 0x40
 8002e7e:	601a      	str	r2, [r3, #0]
    }
    
    /* Stop potential conversion on going on regular group */
    if (ConversionGroup != ADC_INJECTED_GROUP)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	2b60      	cmp	r3, #96	; 0x60
 8002e84:	d015      	beq.n	8002eb2 <ADC_ConversionStop+0xbe>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f003 0304 	and.w	r3, r3, #4
 8002e90:	2b04      	cmp	r3, #4
 8002e92:	d10e      	bne.n	8002eb2 <ADC_ConversionStop+0xbe>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	689b      	ldr	r3, [r3, #8]
 8002e9a:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d107      	bne.n	8002eb2 <ADC_ConversionStop+0xbe>
      {
        /* Stop conversions on regular group */
        hadc->Instance->CR |= ADC_CR_ADSTP;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	689a      	ldr	r2, [r3, #8]
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f042 0210 	orr.w	r2, r2, #16
 8002eb0:	609a      	str	r2, [r3, #8]
      }
    }

    /* Stop potential conversion on going on injected group */
    if (ConversionGroup != ADC_REGULAR_GROUP)
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	2b0c      	cmp	r3, #12
 8002eb6:	d015      	beq.n	8002ee4 <ADC_ConversionStop+0xf0>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0U */
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	f003 0308 	and.w	r3, r3, #8
 8002ec2:	2b08      	cmp	r3, #8
 8002ec4:	d10e      	bne.n	8002ee4 <ADC_ConversionStop+0xf0>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	f003 0302 	and.w	r3, r3, #2
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d107      	bne.n	8002ee4 <ADC_ConversionStop+0xf0>
      {
        /* Stop conversions on injected group */
        hadc->Instance->CR |= ADC_CR_JADSTP;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	689a      	ldr	r2, [r3, #8]
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f042 0220 	orr.w	r2, r2, #32
 8002ee2:	609a      	str	r2, [r3, #8]
      }
    }

    /* Selection of start and stop bits in function of regular or injected group */
    switch(ConversionGroup)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	2b60      	cmp	r3, #96	; 0x60
 8002ee8:	d005      	beq.n	8002ef6 <ADC_ConversionStop+0x102>
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	2b6c      	cmp	r3, #108	; 0x6c
 8002eee:	d105      	bne.n	8002efc <ADC_ConversionStop+0x108>
    {
    case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002ef0:	230c      	movs	r3, #12
 8002ef2:	617b      	str	r3, [r7, #20]
        break;
 8002ef4:	e005      	b.n	8002f02 <ADC_ConversionStop+0x10e>
    case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002ef6:	2308      	movs	r3, #8
 8002ef8:	617b      	str	r3, [r7, #20]
        break;
 8002efa:	e002      	b.n	8002f02 <ADC_ConversionStop+0x10e>
    /* Case ADC_REGULAR_GROUP */
    default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002efc:	2304      	movs	r3, #4
 8002efe:	617b      	str	r3, [r7, #20]
        break;
 8002f00:	bf00      	nop
    }
    
    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002f02:	f7fe fe87 	bl	8001c14 <HAL_GetTick>
 8002f06:	60f8      	str	r0, [r7, #12]
      
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002f08:	e01b      	b.n	8002f42 <ADC_ConversionStop+0x14e>
    {
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002f0a:	f7fe fe83 	bl	8001c14 <HAL_GetTick>
 8002f0e:	4602      	mov	r2, r0
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	1ad3      	subs	r3, r2, r3
 8002f14:	2b0b      	cmp	r3, #11
 8002f16:	d914      	bls.n	8002f42 <ADC_ConversionStop+0x14e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	689a      	ldr	r2, [r3, #8]
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	4013      	ands	r3, r2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00d      	beq.n	8002f42 <ADC_ConversionStop+0x14e>
        {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2a:	f043 0210 	orr.w	r2, r3, #16
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f36:	f043 0201 	orr.w	r2, r3, #1
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e007      	b.n	8002f52 <ADC_ConversionStop+0x15e>
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	689a      	ldr	r2, [r3, #8]
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d1dc      	bne.n	8002f0a <ADC_ConversionStop+0x116>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002f50:	2300      	movs	r3, #0
}
 8002f52:	4618      	mov	r0, r3
 8002f54:	3718      	adds	r7, #24
 8002f56:	46bd      	mov	sp, r7
 8002f58:	bd80      	pop	{r7, pc}
 8002f5a:	bf00      	nop
 8002f5c:	000993ff 	.word	0x000993ff

08002f60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	f003 0307 	and.w	r3, r3, #7
 8002f6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f70:	4b0c      	ldr	r3, [pc, #48]	; (8002fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f76:	68ba      	ldr	r2, [r7, #8]
 8002f78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f7c:	4013      	ands	r3, r2
 8002f7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f92:	4a04      	ldr	r2, [pc, #16]	; (8002fa4 <__NVIC_SetPriorityGrouping+0x44>)
 8002f94:	68bb      	ldr	r3, [r7, #8]
 8002f96:	60d3      	str	r3, [r2, #12]
}
 8002f98:	bf00      	nop
 8002f9a:	3714      	adds	r7, #20
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa2:	4770      	bx	lr
 8002fa4:	e000ed00 	.word	0xe000ed00

08002fa8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fac:	4b04      	ldr	r3, [pc, #16]	; (8002fc0 <__NVIC_GetPriorityGrouping+0x18>)
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	0a1b      	lsrs	r3, r3, #8
 8002fb2:	f003 0307 	and.w	r3, r3, #7
}
 8002fb6:	4618      	mov	r0, r3
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr
 8002fc0:	e000ed00 	.word	0xe000ed00

08002fc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fc4:	b480      	push	{r7}
 8002fc6:	b083      	sub	sp, #12
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	4603      	mov	r3, r0
 8002fcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	db0b      	blt.n	8002fee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fd6:	79fb      	ldrb	r3, [r7, #7]
 8002fd8:	f003 021f 	and.w	r2, r3, #31
 8002fdc:	4907      	ldr	r1, [pc, #28]	; (8002ffc <__NVIC_EnableIRQ+0x38>)
 8002fde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fe2:	095b      	lsrs	r3, r3, #5
 8002fe4:	2001      	movs	r0, #1
 8002fe6:	fa00 f202 	lsl.w	r2, r0, r2
 8002fea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002fee:	bf00      	nop
 8002ff0:	370c      	adds	r7, #12
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	e000e100 	.word	0xe000e100

08003000 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	4603      	mov	r3, r0
 8003008:	6039      	str	r1, [r7, #0]
 800300a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800300c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003010:	2b00      	cmp	r3, #0
 8003012:	db0a      	blt.n	800302a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	b2da      	uxtb	r2, r3
 8003018:	490c      	ldr	r1, [pc, #48]	; (800304c <__NVIC_SetPriority+0x4c>)
 800301a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301e:	0112      	lsls	r2, r2, #4
 8003020:	b2d2      	uxtb	r2, r2
 8003022:	440b      	add	r3, r1
 8003024:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003028:	e00a      	b.n	8003040 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	b2da      	uxtb	r2, r3
 800302e:	4908      	ldr	r1, [pc, #32]	; (8003050 <__NVIC_SetPriority+0x50>)
 8003030:	79fb      	ldrb	r3, [r7, #7]
 8003032:	f003 030f 	and.w	r3, r3, #15
 8003036:	3b04      	subs	r3, #4
 8003038:	0112      	lsls	r2, r2, #4
 800303a:	b2d2      	uxtb	r2, r2
 800303c:	440b      	add	r3, r1
 800303e:	761a      	strb	r2, [r3, #24]
}
 8003040:	bf00      	nop
 8003042:	370c      	adds	r7, #12
 8003044:	46bd      	mov	sp, r7
 8003046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304a:	4770      	bx	lr
 800304c:	e000e100 	.word	0xe000e100
 8003050:	e000ed00 	.word	0xe000ed00

08003054 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003054:	b480      	push	{r7}
 8003056:	b089      	sub	sp, #36	; 0x24
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f003 0307 	and.w	r3, r3, #7
 8003066:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	f1c3 0307 	rsb	r3, r3, #7
 800306e:	2b04      	cmp	r3, #4
 8003070:	bf28      	it	cs
 8003072:	2304      	movcs	r3, #4
 8003074:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003076:	69fb      	ldr	r3, [r7, #28]
 8003078:	3304      	adds	r3, #4
 800307a:	2b06      	cmp	r3, #6
 800307c:	d902      	bls.n	8003084 <NVIC_EncodePriority+0x30>
 800307e:	69fb      	ldr	r3, [r7, #28]
 8003080:	3b03      	subs	r3, #3
 8003082:	e000      	b.n	8003086 <NVIC_EncodePriority+0x32>
 8003084:	2300      	movs	r3, #0
 8003086:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003088:	f04f 32ff 	mov.w	r2, #4294967295
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	43da      	mvns	r2, r3
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	401a      	ands	r2, r3
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800309c:	f04f 31ff 	mov.w	r1, #4294967295
 80030a0:	697b      	ldr	r3, [r7, #20]
 80030a2:	fa01 f303 	lsl.w	r3, r1, r3
 80030a6:	43d9      	mvns	r1, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030ac:	4313      	orrs	r3, r2
         );
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3724      	adds	r7, #36	; 0x24
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr

080030ba <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030ba:	b580      	push	{r7, lr}
 80030bc:	b082      	sub	sp, #8
 80030be:	af00      	add	r7, sp, #0
 80030c0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030c2:	6878      	ldr	r0, [r7, #4]
 80030c4:	f7ff ff4c 	bl	8002f60 <__NVIC_SetPriorityGrouping>
}
 80030c8:	bf00      	nop
 80030ca:	3708      	adds	r7, #8
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b086      	sub	sp, #24
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	607a      	str	r2, [r7, #4]
 80030dc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030de:	2300      	movs	r3, #0
 80030e0:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030e2:	f7ff ff61 	bl	8002fa8 <__NVIC_GetPriorityGrouping>
 80030e6:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030e8:	687a      	ldr	r2, [r7, #4]
 80030ea:	68b9      	ldr	r1, [r7, #8]
 80030ec:	6978      	ldr	r0, [r7, #20]
 80030ee:	f7ff ffb1 	bl	8003054 <NVIC_EncodePriority>
 80030f2:	4602      	mov	r2, r0
 80030f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030f8:	4611      	mov	r1, r2
 80030fa:	4618      	mov	r0, r3
 80030fc:	f7ff ff80 	bl	8003000 <__NVIC_SetPriority>
}
 8003100:	bf00      	nop
 8003102:	3718      	adds	r7, #24
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}

08003108 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	b082      	sub	sp, #8
 800310c:	af00      	add	r7, sp, #0
 800310e:	4603      	mov	r3, r0
 8003110:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003112:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003116:	4618      	mov	r0, r3
 8003118:	f7ff ff54 	bl	8002fc4 <__NVIC_EnableIRQ>
}
 800311c:	bf00      	nop
 800311e:	3708      	adds	r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}

08003124 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003124:	b580      	push	{r7, lr}
 8003126:	b084      	sub	sp, #16
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800312c:	2300      	movs	r3, #0
 800312e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003136:	2b02      	cmp	r3, #2
 8003138:	d005      	beq.n	8003146 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	2204      	movs	r2, #4
 800313e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	73fb      	strb	r3, [r7, #15]
 8003144:	e027      	b.n	8003196 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f022 020e 	bic.w	r2, r2, #14
 8003154:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f022 0201 	bic.w	r2, r2, #1
 8003164:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800316e:	2101      	movs	r1, #1
 8003170:	fa01 f202 	lsl.w	r2, r1, r2
 8003174:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2201      	movs	r2, #1
 800317a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800318a:	2b00      	cmp	r3, #0
 800318c:	d003      	beq.n	8003196 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	4798      	blx	r3
    } 
  }
  return status;
 8003196:	7bfb      	ldrb	r3, [r7, #15]
}
 8003198:	4618      	mov	r0, r3
 800319a:	3710      	adds	r7, #16
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}

080031a0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80031a0:	b480      	push	{r7}
 80031a2:	b083      	sub	sp, #12
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	370c      	adds	r7, #12
 80031b2:	46bd      	mov	sp, r7
 80031b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b8:	4770      	bx	lr
	...

080031bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80031bc:	b480      	push	{r7}
 80031be:	b087      	sub	sp, #28
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
 80031c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80031c6:	2300      	movs	r3, #0
 80031c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80031ca:	e154      	b.n	8003476 <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	2101      	movs	r1, #1
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	fa01 f303 	lsl.w	r3, r1, r3
 80031d8:	4013      	ands	r3, r2
 80031da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f000 8146 	beq.w	8003470 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f003 0303 	and.w	r3, r3, #3
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d005      	beq.n	80031fc <HAL_GPIO_Init+0x40>
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	685b      	ldr	r3, [r3, #4]
 80031f4:	f003 0303 	and.w	r3, r3, #3
 80031f8:	2b02      	cmp	r3, #2
 80031fa:	d130      	bne.n	800325e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	005b      	lsls	r3, r3, #1
 8003206:	2203      	movs	r2, #3
 8003208:	fa02 f303 	lsl.w	r3, r2, r3
 800320c:	43db      	mvns	r3, r3
 800320e:	693a      	ldr	r2, [r7, #16]
 8003210:	4013      	ands	r3, r2
 8003212:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	68da      	ldr	r2, [r3, #12]
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	005b      	lsls	r3, r3, #1
 800321c:	fa02 f303 	lsl.w	r3, r2, r3
 8003220:	693a      	ldr	r2, [r7, #16]
 8003222:	4313      	orrs	r3, r2
 8003224:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	693a      	ldr	r2, [r7, #16]
 800322a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	685b      	ldr	r3, [r3, #4]
 8003230:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003232:	2201      	movs	r2, #1
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	fa02 f303 	lsl.w	r3, r2, r3
 800323a:	43db      	mvns	r3, r3
 800323c:	693a      	ldr	r2, [r7, #16]
 800323e:	4013      	ands	r3, r2
 8003240:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	091b      	lsrs	r3, r3, #4
 8003248:	f003 0201 	and.w	r2, r3, #1
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	fa02 f303 	lsl.w	r3, r2, r3
 8003252:	693a      	ldr	r2, [r7, #16]
 8003254:	4313      	orrs	r3, r2
 8003256:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	693a      	ldr	r2, [r7, #16]
 800325c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f003 0303 	and.w	r3, r3, #3
 8003266:	2b03      	cmp	r3, #3
 8003268:	d017      	beq.n	800329a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	005b      	lsls	r3, r3, #1
 8003274:	2203      	movs	r2, #3
 8003276:	fa02 f303 	lsl.w	r3, r2, r3
 800327a:	43db      	mvns	r3, r3
 800327c:	693a      	ldr	r2, [r7, #16]
 800327e:	4013      	ands	r3, r2
 8003280:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	689a      	ldr	r2, [r3, #8]
 8003286:	697b      	ldr	r3, [r7, #20]
 8003288:	005b      	lsls	r3, r3, #1
 800328a:	fa02 f303 	lsl.w	r3, r2, r3
 800328e:	693a      	ldr	r2, [r7, #16]
 8003290:	4313      	orrs	r3, r2
 8003292:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	693a      	ldr	r2, [r7, #16]
 8003298:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	685b      	ldr	r3, [r3, #4]
 800329e:	f003 0303 	and.w	r3, r3, #3
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d123      	bne.n	80032ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	08da      	lsrs	r2, r3, #3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	3208      	adds	r2, #8
 80032ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	f003 0307 	and.w	r3, r3, #7
 80032ba:	009b      	lsls	r3, r3, #2
 80032bc:	220f      	movs	r2, #15
 80032be:	fa02 f303 	lsl.w	r3, r2, r3
 80032c2:	43db      	mvns	r3, r3
 80032c4:	693a      	ldr	r2, [r7, #16]
 80032c6:	4013      	ands	r3, r2
 80032c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	691a      	ldr	r2, [r3, #16]
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	f003 0307 	and.w	r3, r3, #7
 80032d4:	009b      	lsls	r3, r3, #2
 80032d6:	fa02 f303 	lsl.w	r3, r2, r3
 80032da:	693a      	ldr	r2, [r7, #16]
 80032dc:	4313      	orrs	r3, r2
 80032de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	08da      	lsrs	r2, r3, #3
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	3208      	adds	r2, #8
 80032e8:	6939      	ldr	r1, [r7, #16]
 80032ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80032f4:	697b      	ldr	r3, [r7, #20]
 80032f6:	005b      	lsls	r3, r3, #1
 80032f8:	2203      	movs	r2, #3
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	43db      	mvns	r3, r3
 8003300:	693a      	ldr	r2, [r7, #16]
 8003302:	4013      	ands	r3, r2
 8003304:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	f003 0203 	and.w	r2, r3, #3
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	005b      	lsls	r3, r3, #1
 8003312:	fa02 f303 	lsl.w	r3, r2, r3
 8003316:	693a      	ldr	r2, [r7, #16]
 8003318:	4313      	orrs	r3, r2
 800331a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	693a      	ldr	r2, [r7, #16]
 8003320:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685b      	ldr	r3, [r3, #4]
 8003326:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800332a:	2b00      	cmp	r3, #0
 800332c:	f000 80a0 	beq.w	8003470 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003330:	4b58      	ldr	r3, [pc, #352]	; (8003494 <HAL_GPIO_Init+0x2d8>)
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	4a57      	ldr	r2, [pc, #348]	; (8003494 <HAL_GPIO_Init+0x2d8>)
 8003336:	f043 0301 	orr.w	r3, r3, #1
 800333a:	6193      	str	r3, [r2, #24]
 800333c:	4b55      	ldr	r3, [pc, #340]	; (8003494 <HAL_GPIO_Init+0x2d8>)
 800333e:	699b      	ldr	r3, [r3, #24]
 8003340:	f003 0301 	and.w	r3, r3, #1
 8003344:	60bb      	str	r3, [r7, #8]
 8003346:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003348:	4a53      	ldr	r2, [pc, #332]	; (8003498 <HAL_GPIO_Init+0x2dc>)
 800334a:	697b      	ldr	r3, [r7, #20]
 800334c:	089b      	lsrs	r3, r3, #2
 800334e:	3302      	adds	r3, #2
 8003350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003354:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003356:	697b      	ldr	r3, [r7, #20]
 8003358:	f003 0303 	and.w	r3, r3, #3
 800335c:	009b      	lsls	r3, r3, #2
 800335e:	220f      	movs	r2, #15
 8003360:	fa02 f303 	lsl.w	r3, r2, r3
 8003364:	43db      	mvns	r3, r3
 8003366:	693a      	ldr	r2, [r7, #16]
 8003368:	4013      	ands	r3, r2
 800336a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003372:	d019      	beq.n	80033a8 <HAL_GPIO_Init+0x1ec>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	4a49      	ldr	r2, [pc, #292]	; (800349c <HAL_GPIO_Init+0x2e0>)
 8003378:	4293      	cmp	r3, r2
 800337a:	d013      	beq.n	80033a4 <HAL_GPIO_Init+0x1e8>
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	4a48      	ldr	r2, [pc, #288]	; (80034a0 <HAL_GPIO_Init+0x2e4>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d00d      	beq.n	80033a0 <HAL_GPIO_Init+0x1e4>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4a47      	ldr	r2, [pc, #284]	; (80034a4 <HAL_GPIO_Init+0x2e8>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d007      	beq.n	800339c <HAL_GPIO_Init+0x1e0>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4a46      	ldr	r2, [pc, #280]	; (80034a8 <HAL_GPIO_Init+0x2ec>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d101      	bne.n	8003398 <HAL_GPIO_Init+0x1dc>
 8003394:	2304      	movs	r3, #4
 8003396:	e008      	b.n	80033aa <HAL_GPIO_Init+0x1ee>
 8003398:	2305      	movs	r3, #5
 800339a:	e006      	b.n	80033aa <HAL_GPIO_Init+0x1ee>
 800339c:	2303      	movs	r3, #3
 800339e:	e004      	b.n	80033aa <HAL_GPIO_Init+0x1ee>
 80033a0:	2302      	movs	r3, #2
 80033a2:	e002      	b.n	80033aa <HAL_GPIO_Init+0x1ee>
 80033a4:	2301      	movs	r3, #1
 80033a6:	e000      	b.n	80033aa <HAL_GPIO_Init+0x1ee>
 80033a8:	2300      	movs	r3, #0
 80033aa:	697a      	ldr	r2, [r7, #20]
 80033ac:	f002 0203 	and.w	r2, r2, #3
 80033b0:	0092      	lsls	r2, r2, #2
 80033b2:	4093      	lsls	r3, r2
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80033ba:	4937      	ldr	r1, [pc, #220]	; (8003498 <HAL_GPIO_Init+0x2dc>)
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	089b      	lsrs	r3, r3, #2
 80033c0:	3302      	adds	r3, #2
 80033c2:	693a      	ldr	r2, [r7, #16]
 80033c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033c8:	4b38      	ldr	r3, [pc, #224]	; (80034ac <HAL_GPIO_Init+0x2f0>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	43db      	mvns	r3, r3
 80033d2:	693a      	ldr	r2, [r7, #16]
 80033d4:	4013      	ands	r3, r2
 80033d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d003      	beq.n	80033ec <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80033e4:	693a      	ldr	r2, [r7, #16]
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80033ec:	4a2f      	ldr	r2, [pc, #188]	; (80034ac <HAL_GPIO_Init+0x2f0>)
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80033f2:	4b2e      	ldr	r3, [pc, #184]	; (80034ac <HAL_GPIO_Init+0x2f0>)
 80033f4:	685b      	ldr	r3, [r3, #4]
 80033f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	43db      	mvns	r3, r3
 80033fc:	693a      	ldr	r2, [r7, #16]
 80033fe:	4013      	ands	r3, r2
 8003400:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d003      	beq.n	8003416 <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 800340e:	693a      	ldr	r2, [r7, #16]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	4313      	orrs	r3, r2
 8003414:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8003416:	4a25      	ldr	r2, [pc, #148]	; (80034ac <HAL_GPIO_Init+0x2f0>)
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800341c:	4b23      	ldr	r3, [pc, #140]	; (80034ac <HAL_GPIO_Init+0x2f0>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	43db      	mvns	r3, r3
 8003426:	693a      	ldr	r2, [r7, #16]
 8003428:	4013      	ands	r3, r2
 800342a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800342c:	683b      	ldr	r3, [r7, #0]
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003434:	2b00      	cmp	r3, #0
 8003436:	d003      	beq.n	8003440 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8003438:	693a      	ldr	r2, [r7, #16]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	4313      	orrs	r3, r2
 800343e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8003440:	4a1a      	ldr	r2, [pc, #104]	; (80034ac <HAL_GPIO_Init+0x2f0>)
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003446:	4b19      	ldr	r3, [pc, #100]	; (80034ac <HAL_GPIO_Init+0x2f0>)
 8003448:	68db      	ldr	r3, [r3, #12]
 800344a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	43db      	mvns	r3, r3
 8003450:	693a      	ldr	r2, [r7, #16]
 8003452:	4013      	ands	r3, r2
 8003454:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	685b      	ldr	r3, [r3, #4]
 800345a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800345e:	2b00      	cmp	r3, #0
 8003460:	d003      	beq.n	800346a <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	4313      	orrs	r3, r2
 8003468:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800346a:	4a10      	ldr	r2, [pc, #64]	; (80034ac <HAL_GPIO_Init+0x2f0>)
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	3301      	adds	r3, #1
 8003474:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	fa22 f303 	lsr.w	r3, r2, r3
 8003480:	2b00      	cmp	r3, #0
 8003482:	f47f aea3 	bne.w	80031cc <HAL_GPIO_Init+0x10>
  }
}
 8003486:	bf00      	nop
 8003488:	bf00      	nop
 800348a:	371c      	adds	r7, #28
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr
 8003494:	40021000 	.word	0x40021000
 8003498:	40010000 	.word	0x40010000
 800349c:	48000400 	.word	0x48000400
 80034a0:	48000800 	.word	0x48000800
 80034a4:	48000c00 	.word	0x48000c00
 80034a8:	48001000 	.word	0x48001000
 80034ac:	40010400 	.word	0x40010400

080034b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80034b0:	b480      	push	{r7}
 80034b2:	b083      	sub	sp, #12
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
 80034b8:	460b      	mov	r3, r1
 80034ba:	807b      	strh	r3, [r7, #2]
 80034bc:	4613      	mov	r3, r2
 80034be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034c0:	787b      	ldrb	r3, [r7, #1]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d003      	beq.n	80034ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80034c6:	887a      	ldrh	r2, [r7, #2]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80034cc:	e002      	b.n	80034d4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80034ce:	887a      	ldrh	r2, [r7, #2]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80034d4:	bf00      	nop
 80034d6:	370c      	adds	r7, #12
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d101      	bne.n	80034f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e081      	b.n	80035f6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d106      	bne.n	800350c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f7fe fa0c 	bl	8001924 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2224      	movs	r2, #36	; 0x24
 8003510:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f022 0201 	bic.w	r2, r2, #1
 8003522:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	685a      	ldr	r2, [r3, #4]
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003530:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	689a      	ldr	r2, [r3, #8]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003540:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	68db      	ldr	r3, [r3, #12]
 8003546:	2b01      	cmp	r3, #1
 8003548:	d107      	bne.n	800355a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	689a      	ldr	r2, [r3, #8]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003556:	609a      	str	r2, [r3, #8]
 8003558:	e006      	b.n	8003568 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	689a      	ldr	r2, [r3, #8]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8003566:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	68db      	ldr	r3, [r3, #12]
 800356c:	2b02      	cmp	r3, #2
 800356e:	d104      	bne.n	800357a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003578:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	6812      	ldr	r2, [r2, #0]
 8003584:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003588:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800358c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	68da      	ldr	r2, [r3, #12]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800359c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	691a      	ldr	r2, [r3, #16]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	699b      	ldr	r3, [r3, #24]
 80035ae:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	430a      	orrs	r2, r1
 80035b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	69d9      	ldr	r1, [r3, #28]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6a1a      	ldr	r2, [r3, #32]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	430a      	orrs	r2, r1
 80035c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	681a      	ldr	r2, [r3, #0]
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f042 0201 	orr.w	r2, r2, #1
 80035d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2200      	movs	r2, #0
 80035dc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	2220      	movs	r2, #32
 80035e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3708      	adds	r7, #8
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
	...

08003600 <HAL_I2C_Slave_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b084      	sub	sp, #16
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	4613      	mov	r3, r2
 800360c:	80fb      	strh	r3, [r7, #6]
  if (hi2c->State == HAL_I2C_STATE_READY)
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b20      	cmp	r3, #32
 8003618:	d139      	bne.n	800368e <HAL_I2C_Slave_Transmit_IT+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003620:	2b01      	cmp	r3, #1
 8003622:	d101      	bne.n	8003628 <HAL_I2C_Slave_Transmit_IT+0x28>
 8003624:	2302      	movs	r3, #2
 8003626:	e033      	b.n	8003690 <HAL_I2C_Slave_Transmit_IT+0x90>
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2221      	movs	r2, #33	; 0x21
 8003634:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2220      	movs	r2, #32
 800363c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	685a      	ldr	r2, [r3, #4]
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003654:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	68ba      	ldr	r2, [r7, #8]
 800365a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	88fa      	ldrh	r2, [r7, #6]
 8003660:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003666:	b29a      	uxth	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	4a0a      	ldr	r2, [pc, #40]	; (8003698 <HAL_I2C_Slave_Transmit_IT+0x98>)
 8003670:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	4a09      	ldr	r2, [pc, #36]	; (800369c <HAL_I2C_Slave_Transmit_IT+0x9c>)
 8003676:	635a      	str	r2, [r3, #52]	; 0x34

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2200      	movs	r2, #0
 800367c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, TXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 8003680:	f248 0101 	movw	r1, #32769	; 0x8001
 8003684:	68f8      	ldr	r0, [r7, #12]
 8003686:	f001 f9af 	bl	80049e8 <I2C_Enable_IRQ>

    return HAL_OK;
 800368a:	2300      	movs	r3, #0
 800368c:	e000      	b.n	8003690 <HAL_I2C_Slave_Transmit_IT+0x90>
  }
  else
  {
    return HAL_BUSY;
 800368e:	2302      	movs	r3, #2
  }
}
 8003690:	4618      	mov	r0, r3
 8003692:	3710      	adds	r7, #16
 8003694:	46bd      	mov	sp, r7
 8003696:	bd80      	pop	{r7, pc}
 8003698:	ffff0000 	.word	0xffff0000
 800369c:	08003ad9 	.word	0x08003ad9

080036a0 <HAL_I2C_Slave_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	4613      	mov	r3, r2
 80036ac:	80fb      	strh	r3, [r7, #6]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2b20      	cmp	r3, #32
 80036b8:	d139      	bne.n	800372e <HAL_I2C_Slave_Receive_IT+0x8e>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d101      	bne.n	80036c8 <HAL_I2C_Slave_Receive_IT+0x28>
 80036c4:	2302      	movs	r3, #2
 80036c6:	e033      	b.n	8003730 <HAL_I2C_Slave_Receive_IT+0x90>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2201      	movs	r2, #1
 80036cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2222      	movs	r2, #34	; 0x22
 80036d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_SLAVE;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2220      	movs	r2, #32
 80036dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80036f4:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	68ba      	ldr	r2, [r7, #8]
 80036fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	88fa      	ldrh	r2, [r7, #6]
 8003700:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003706:	b29a      	uxth	r2, r3
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	4a0a      	ldr	r2, [pc, #40]	; (8003738 <HAL_I2C_Slave_Receive_IT+0x98>)
 8003710:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	4a09      	ldr	r2, [pc, #36]	; (800373c <HAL_I2C_Slave_Receive_IT+0x9c>)
 8003716:	635a      	str	r2, [r3, #52]	; 0x34

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Enable ERR, TC, STOP, NACK, RXI interrupt */
    /* possible to enable all of these */
    /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
      I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 8003720:	f248 0102 	movw	r1, #32770	; 0x8002
 8003724:	68f8      	ldr	r0, [r7, #12]
 8003726:	f001 f95f 	bl	80049e8 <I2C_Enable_IRQ>

    return HAL_OK;
 800372a:	2300      	movs	r3, #0
 800372c:	e000      	b.n	8003730 <HAL_I2C_Slave_Receive_IT+0x90>
  }
  else
  {
    return HAL_BUSY;
 800372e:	2302      	movs	r3, #2
  }
}
 8003730:	4618      	mov	r0, r3
 8003732:	3710      	adds	r7, #16
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}
 8003738:	ffff0000 	.word	0xffff0000
 800373c:	08003ad9 	.word	0x08003ad9

08003740 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                                uint32_t XferOptions)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	60f8      	str	r0, [r7, #12]
 8003748:	60b9      	str	r1, [r7, #8]
 800374a:	603b      	str	r3, [r7, #0]
 800374c:	4613      	mov	r3, r2
 800374e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003756:	b2db      	uxtb	r3, r3
 8003758:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800375c:	2b28      	cmp	r3, #40	; 0x28
 800375e:	f040 808a 	bne.w	8003876 <HAL_I2C_Slave_Seq_Transmit_IT+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d002      	beq.n	800376e <HAL_I2C_Slave_Seq_Transmit_IT+0x2e>
 8003768:	88fb      	ldrh	r3, [r7, #6]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d105      	bne.n	800377a <HAL_I2C_Slave_Seq_Transmit_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003774:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e07e      	b.n	8003878 <HAL_I2C_Slave_Seq_Transmit_IT+0x138>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800377a:	f248 0101 	movw	r1, #32769	; 0x8001
 800377e:	68f8      	ldr	r0, [r7, #12]
 8003780:	f001 f996 	bl	8004ab0 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800378a:	2b01      	cmp	r3, #1
 800378c:	d101      	bne.n	8003792 <HAL_I2C_Slave_Seq_Transmit_IT+0x52>
 800378e:	2302      	movs	r3, #2
 8003790:	e072      	b.n	8003878 <HAL_I2C_Slave_Seq_Transmit_IT+0x138>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2201      	movs	r2, #1
 8003796:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave RX state to TX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80037a0:	b2db      	uxtb	r3, r3
 80037a2:	2b2a      	cmp	r3, #42	; 0x2a
 80037a4:	d12a      	bne.n	80037fc <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80037a6:	2102      	movs	r1, #2
 80037a8:	68f8      	ldr	r0, [r7, #12]
 80037aa:	f001 f981 	bl	8004ab0 <I2C_Disable_IRQ>

      /* Abort DMA Xfer if any */
      if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037bc:	d11e      	bne.n	80037fc <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80037cc:	601a      	str	r2, [r3, #0]

        if (hi2c->hdmarx != NULL)
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d012      	beq.n	80037fc <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037da:	4a29      	ldr	r2, [pc, #164]	; (8003880 <HAL_I2C_Slave_Seq_Transmit_IT+0x140>)
 80037dc:	635a      	str	r2, [r3, #52]	; 0x34

          /* Abort DMA RX */
          if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7ff fc9e 	bl	8003124 <HAL_DMA_Abort_IT>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d006      	beq.n	80037fc <HAL_I2C_Slave_Seq_Transmit_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037f4:	68fa      	ldr	r2, [r7, #12]
 80037f6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80037f8:	4610      	mov	r0, r2
 80037fa:	4798      	blx	r3
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2229      	movs	r2, #41	; 0x29
 8003800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	2220      	movs	r2, #32
 8003808:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	2200      	movs	r2, #0
 8003810:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	685a      	ldr	r2, [r3, #4]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003820:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	68ba      	ldr	r2, [r7, #8]
 8003826:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	88fa      	ldrh	r2, [r7, #6]
 800382c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003832:	b29a      	uxth	r2, r3
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	683a      	ldr	r2, [r7, #0]
 800383c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	4a10      	ldr	r2, [pc, #64]	; (8003884 <HAL_I2C_Slave_Seq_Transmit_IT+0x144>)
 8003842:	635a      	str	r2, [r3, #52]	; 0x34

    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	699b      	ldr	r3, [r3, #24]
 800384a:	0c1b      	lsrs	r3, r3, #16
 800384c:	b2db      	uxtb	r3, r3
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	b2db      	uxtb	r3, r3
 8003854:	2b01      	cmp	r3, #1
 8003856:	d103      	bne.n	8003860 <HAL_I2C_Slave_Seq_Transmit_IT+0x120>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	2208      	movs	r2, #8
 800385e:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2200      	movs	r2, #0
 8003864:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT | I2C_XFER_LISTEN_IT);
 8003868:	f248 0101 	movw	r1, #32769	; 0x8001
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f001 f8bb 	bl	80049e8 <I2C_Enable_IRQ>

    return HAL_OK;
 8003872:	2300      	movs	r3, #0
 8003874:	e000      	b.n	8003878 <HAL_I2C_Slave_Seq_Transmit_IT+0x138>
  }
  else
  {
    return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
  }
}
 8003878:	4618      	mov	r0, r3
 800387a:	3710      	adds	r7, #16
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}
 8003880:	0800494f 	.word	0x0800494f
 8003884:	08003ad9 	.word	0x08003ad9

08003888 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                               uint32_t XferOptions)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b084      	sub	sp, #16
 800388c:	af00      	add	r7, sp, #0
 800388e:	60f8      	str	r0, [r7, #12]
 8003890:	60b9      	str	r1, [r7, #8]
 8003892:	603b      	str	r3, [r7, #0]
 8003894:	4613      	mov	r3, r2
 8003896:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80038a4:	2b28      	cmp	r3, #40	; 0x28
 80038a6:	f040 808a 	bne.w	80039be <HAL_I2C_Slave_Seq_Receive_IT+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d002      	beq.n	80038b6 <HAL_I2C_Slave_Seq_Receive_IT+0x2e>
 80038b0:	88fb      	ldrh	r3, [r7, #6]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d105      	bne.n	80038c2 <HAL_I2C_Slave_Seq_Receive_IT+0x3a>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038bc:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80038be:	2301      	movs	r3, #1
 80038c0:	e07e      	b.n	80039c0 <HAL_I2C_Slave_Seq_Receive_IT+0x138>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80038c2:	f248 0102 	movw	r1, #32770	; 0x8002
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f001 f8f2 	bl	8004ab0 <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038d2:	2b01      	cmp	r3, #1
 80038d4:	d101      	bne.n	80038da <HAL_I2C_Slave_Seq_Receive_IT+0x52>
 80038d6:	2302      	movs	r3, #2
 80038d8:	e072      	b.n	80039c0 <HAL_I2C_Slave_Seq_Receive_IT+0x138>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	2201      	movs	r2, #1
 80038de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	2b29      	cmp	r3, #41	; 0x29
 80038ec:	d12a      	bne.n	8003944 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80038ee:	2101      	movs	r1, #1
 80038f0:	68f8      	ldr	r0, [r7, #12]
 80038f2:	f001 f8dd 	bl	8004ab0 <I2C_Disable_IRQ>

      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003900:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003904:	d11e      	bne.n	8003944 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003914:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800391a:	2b00      	cmp	r3, #0
 800391c:	d012      	beq.n	8003944 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003922:	4a29      	ldr	r2, [pc, #164]	; (80039c8 <HAL_I2C_Slave_Seq_Receive_IT+0x140>)
 8003924:	635a      	str	r2, [r3, #52]	; 0x34

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800392a:	4618      	mov	r0, r3
 800392c:	f7ff fbfa 	bl	8003124 <HAL_DMA_Abort_IT>
 8003930:	4603      	mov	r3, r0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d006      	beq.n	8003944 <HAL_I2C_Slave_Seq_Receive_IT+0xbc>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800393a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800393c:	68fa      	ldr	r2, [r7, #12]
 800393e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003940:	4610      	mov	r0, r2
 8003942:	4798      	blx	r3
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	222a      	movs	r2, #42	; 0x2a
 8003948:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	2220      	movs	r2, #32
 8003950:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	685a      	ldr	r2, [r3, #4]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003968:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	68ba      	ldr	r2, [r7, #8]
 800396e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	88fa      	ldrh	r2, [r7, #6]
 8003974:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800397a:	b29a      	uxth	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = XferOptions;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	683a      	ldr	r2, [r7, #0]
 8003984:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	4a10      	ldr	r2, [pc, #64]	; (80039cc <HAL_I2C_Slave_Seq_Receive_IT+0x144>)
 800398a:	635a      	str	r2, [r3, #52]	; 0x34

    if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	0c1b      	lsrs	r3, r3, #16
 8003994:	b2db      	uxtb	r3, r3
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	b2db      	uxtb	r3, r3
 800399c:	2b00      	cmp	r3, #0
 800399e:	d103      	bne.n	80039a8 <HAL_I2C_Slave_Seq_Receive_IT+0x120>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	2208      	movs	r2, #8
 80039a6:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 80039b0:	f248 0102 	movw	r1, #32770	; 0x8002
 80039b4:	68f8      	ldr	r0, [r7, #12]
 80039b6:	f001 f817 	bl	80049e8 <I2C_Enable_IRQ>

    return HAL_OK;
 80039ba:	2300      	movs	r3, #0
 80039bc:	e000      	b.n	80039c0 <HAL_I2C_Slave_Seq_Receive_IT+0x138>
  }
  else
  {
    return HAL_ERROR;
 80039be:	2301      	movs	r3, #1
  }
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3710      	adds	r7, #16
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	0800494f 	.word	0x0800494f
 80039cc:	08003ad9 	.word	0x08003ad9

080039d0 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	2b20      	cmp	r3, #32
 80039e2:	d10d      	bne.n	8003a00 <HAL_I2C_EnableListen_IT+0x30>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2228      	movs	r2, #40	; 0x28
 80039e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR = I2C_Slave_ISR_IT;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	4a07      	ldr	r2, [pc, #28]	; (8003a0c <HAL_I2C_EnableListen_IT+0x3c>)
 80039f0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80039f2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	f000 fff6 	bl	80049e8 <I2C_Enable_IRQ>

    return HAL_OK;
 80039fc:	2300      	movs	r3, #0
 80039fe:	e000      	b.n	8003a02 <HAL_I2C_EnableListen_IT+0x32>
  }
  else
  {
    return HAL_BUSY;
 8003a00:	2302      	movs	r3, #2
  }
}
 8003a02:	4618      	mov	r0, r3
 8003a04:	3708      	adds	r7, #8
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	08003ad9 	.word	0x08003ad9

08003a10 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003a10:	b580      	push	{r7, lr}
 8003a12:	b084      	sub	sp, #16
 8003a14:	af00      	add	r7, sp, #0
 8003a16:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d005      	beq.n	8003a3c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a34:	68ba      	ldr	r2, [r7, #8]
 8003a36:	68f9      	ldr	r1, [r7, #12]
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	4798      	blx	r3
  }
}
 8003a3c:	bf00      	nop
 8003a3e:	3710      	adds	r7, #16
 8003a40:	46bd      	mov	sp, r7
 8003a42:	bd80      	pop	{r7, pc}

08003a44 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a44:	b480      	push	{r7}
 8003a46:	b083      	sub	sp, #12
 8003a48:	af00      	add	r7, sp, #0
 8003a4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr

08003a58 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003a60:	bf00      	nop
 8003a62:	370c      	adds	r7, #12
 8003a64:	46bd      	mov	sp, r7
 8003a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6a:	4770      	bx	lr

08003a6c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b083      	sub	sp, #12
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003a74:	bf00      	nop
 8003a76:	370c      	adds	r7, #12
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a7e:	4770      	bx	lr

08003a80 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003a80:	b480      	push	{r7}
 8003a82:	b083      	sub	sp, #12
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003a88:	bf00      	nop
 8003a8a:	370c      	adds	r7, #12
 8003a8c:	46bd      	mov	sp, r7
 8003a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a92:	4770      	bx	lr

08003a94 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003a9c:	bf00      	nop
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003aca:	b2db      	uxtb	r3, r3
}
 8003acc:	4618      	mov	r0, r3
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr

08003ad8 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b086      	sub	sp, #24
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ae8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003af4:	2b01      	cmp	r3, #1
 8003af6:	d101      	bne.n	8003afc <I2C_Slave_ISR_IT+0x24>
 8003af8:	2302      	movs	r3, #2
 8003afa:	e0ec      	b.n	8003cd6 <I2C_Slave_ISR_IT+0x1fe>
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2201      	movs	r2, #1
 8003b00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	095b      	lsrs	r3, r3, #5
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d009      	beq.n	8003b24 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	095b      	lsrs	r3, r3, #5
 8003b14:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d003      	beq.n	8003b24 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003b1c:	6939      	ldr	r1, [r7, #16]
 8003b1e:	68f8      	ldr	r0, [r7, #12]
 8003b20:	f000 fc9a 	bl	8004458 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	091b      	lsrs	r3, r3, #4
 8003b28:	f003 0301 	and.w	r3, r3, #1
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d04d      	beq.n	8003bcc <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	091b      	lsrs	r3, r3, #4
 8003b34:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d047      	beq.n	8003bcc <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b40:	b29b      	uxth	r3, r3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d128      	bne.n	8003b98 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	2b28      	cmp	r3, #40	; 0x28
 8003b50:	d108      	bne.n	8003b64 <I2C_Slave_ISR_IT+0x8c>
 8003b52:	697b      	ldr	r3, [r7, #20]
 8003b54:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003b58:	d104      	bne.n	8003b64 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003b5a:	6939      	ldr	r1, [r7, #16]
 8003b5c:	68f8      	ldr	r0, [r7, #12]
 8003b5e:	f000 fd85 	bl	800466c <I2C_ITListenCplt>
 8003b62:	e032      	b.n	8003bca <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	2b29      	cmp	r3, #41	; 0x29
 8003b6e:	d10e      	bne.n	8003b8e <I2C_Slave_ISR_IT+0xb6>
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003b76:	d00a      	beq.n	8003b8e <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	2210      	movs	r2, #16
 8003b7e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003b80:	68f8      	ldr	r0, [r7, #12]
 8003b82:	f000 fec0 	bl	8004906 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003b86:	68f8      	ldr	r0, [r7, #12]
 8003b88:	f000 fb3d 	bl	8004206 <I2C_ITSlaveSeqCplt>
 8003b8c:	e01d      	b.n	8003bca <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	2210      	movs	r2, #16
 8003b94:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003b96:	e096      	b.n	8003cc6 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2210      	movs	r2, #16
 8003b9e:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ba4:	f043 0204 	orr.w	r2, r3, #4
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d004      	beq.n	8003bbc <I2C_Slave_ISR_IT+0xe4>
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003bb8:	f040 8085 	bne.w	8003cc6 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc0:	4619      	mov	r1, r3
 8003bc2:	68f8      	ldr	r0, [r7, #12]
 8003bc4:	f000 fda8 	bl	8004718 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003bc8:	e07d      	b.n	8003cc6 <I2C_Slave_ISR_IT+0x1ee>
 8003bca:	e07c      	b.n	8003cc6 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	089b      	lsrs	r3, r3, #2
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d030      	beq.n	8003c3a <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	089b      	lsrs	r3, r3, #2
 8003bdc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d02a      	beq.n	8003c3a <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d018      	beq.n	8003c20 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf8:	b2d2      	uxtb	r2, r2
 8003bfa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c00:	1c5a      	adds	r2, r3, #1
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	b29a      	uxth	r2, r3
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	3b01      	subs	r3, #1
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d14f      	bne.n	8003cca <I2C_Slave_ISR_IT+0x1f2>
 8003c2a:	697b      	ldr	r3, [r7, #20]
 8003c2c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003c30:	d04b      	beq.n	8003cca <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f000 fae7 	bl	8004206 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8003c38:	e047      	b.n	8003cca <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003c3a:	693b      	ldr	r3, [r7, #16]
 8003c3c:	08db      	lsrs	r3, r3, #3
 8003c3e:	f003 0301 	and.w	r3, r3, #1
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d00a      	beq.n	8003c5c <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	08db      	lsrs	r3, r3, #3
 8003c4a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d004      	beq.n	8003c5c <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003c52:	6939      	ldr	r1, [r7, #16]
 8003c54:	68f8      	ldr	r0, [r7, #12]
 8003c56:	f000 fa15 	bl	8004084 <I2C_ITAddrCplt>
 8003c5a:	e037      	b.n	8003ccc <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	085b      	lsrs	r3, r3, #1
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d031      	beq.n	8003ccc <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	085b      	lsrs	r3, r3, #1
 8003c6c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d02b      	beq.n	8003ccc <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c78:	b29b      	uxth	r3, r3
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d018      	beq.n	8003cb0 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c82:	781a      	ldrb	r2, [r3, #0]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8e:	1c5a      	adds	r2, r3, #1
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c98:	b29b      	uxth	r3, r3
 8003c9a:	3b01      	subs	r3, #1
 8003c9c:	b29a      	uxth	r2, r3
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	851a      	strh	r2, [r3, #40]	; 0x28
 8003cae:	e00d      	b.n	8003ccc <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003cb0:	697b      	ldr	r3, [r7, #20]
 8003cb2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003cb6:	d002      	beq.n	8003cbe <I2C_Slave_ISR_IT+0x1e6>
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d106      	bne.n	8003ccc <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003cbe:	68f8      	ldr	r0, [r7, #12]
 8003cc0:	f000 faa1 	bl	8004206 <I2C_ITSlaveSeqCplt>
 8003cc4:	e002      	b.n	8003ccc <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8003cc6:	bf00      	nop
 8003cc8:	e000      	b.n	8003ccc <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8003cca:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3718      	adds	r7, #24
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}

08003cde <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8003cde:	b580      	push	{r7, lr}
 8003ce0:	b088      	sub	sp, #32
 8003ce2:	af02      	add	r7, sp, #8
 8003ce4:	60f8      	str	r0, [r7, #12]
 8003ce6:	60b9      	str	r1, [r7, #8]
 8003ce8:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d101      	bne.n	8003cf8 <I2C_Master_ISR_DMA+0x1a>
 8003cf4:	2302      	movs	r3, #2
 8003cf6:	e0e1      	b.n	8003ebc <I2C_Master_ISR_DMA+0x1de>
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	091b      	lsrs	r3, r3, #4
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d017      	beq.n	8003d3c <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	091b      	lsrs	r3, r3, #4
 8003d10:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d011      	beq.n	8003d3c <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	2210      	movs	r2, #16
 8003d1e:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d24:	f043 0204 	orr.w	r2, r3, #4
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003d2c:	2120      	movs	r1, #32
 8003d2e:	68f8      	ldr	r0, [r7, #12]
 8003d30:	f000 fe5a 	bl	80049e8 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f000 fde6 	bl	8004906 <I2C_Flush_TXDR>
 8003d3a:	e0ba      	b.n	8003eb2 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	09db      	lsrs	r3, r3, #7
 8003d40:	f003 0301 	and.w	r3, r3, #1
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d072      	beq.n	8003e2e <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	099b      	lsrs	r3, r3, #6
 8003d4c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d06c      	beq.n	8003e2e <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d62:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d68:	b29b      	uxth	r3, r3
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d04e      	beq.n	8003e0c <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	685b      	ldr	r3, [r3, #4]
 8003d74:	b29b      	uxth	r3, r3
 8003d76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d7a:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d80:	b29b      	uxth	r3, r3
 8003d82:	2bff      	cmp	r3, #255	; 0xff
 8003d84:	d906      	bls.n	8003d94 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	22ff      	movs	r2, #255	; 0xff
 8003d8a:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8003d8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003d90:	617b      	str	r3, [r7, #20]
 8003d92:	e010      	b.n	8003db6 <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d98:	b29a      	uxth	r2, r3
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003da6:	d003      	beq.n	8003db0 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dac:	617b      	str	r3, [r7, #20]
 8003dae:	e002      	b.n	8003db6 <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8003db0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003db4:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dba:	b2da      	uxtb	r2, r3
 8003dbc:	8a79      	ldrh	r1, [r7, #18]
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	9300      	str	r3, [sp, #0]
 8003dc2:	697b      	ldr	r3, [r7, #20]
 8003dc4:	68f8      	ldr	r0, [r7, #12]
 8003dc6:	f000 fde1 	bl	800498c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dce:	b29a      	uxth	r2, r3
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	b29a      	uxth	r2, r3
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003de2:	b2db      	uxtb	r3, r3
 8003de4:	2b22      	cmp	r3, #34	; 0x22
 8003de6:	d108      	bne.n	8003dfa <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003df6:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003df8:	e05b      	b.n	8003eb2 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	681a      	ldr	r2, [r3, #0]
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e08:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003e0a:	e052      	b.n	8003eb2 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e16:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e1a:	d003      	beq.n	8003e24 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003e1c:	68f8      	ldr	r0, [r7, #12]
 8003e1e:	f000 f9b5 	bl	800418c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8003e22:	e046      	b.n	8003eb2 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003e24:	2140      	movs	r1, #64	; 0x40
 8003e26:	68f8      	ldr	r0, [r7, #12]
 8003e28:	f000 fc76 	bl	8004718 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003e2c:	e041      	b.n	8003eb2 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	099b      	lsrs	r3, r3, #6
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d029      	beq.n	8003e8e <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	099b      	lsrs	r3, r3, #6
 8003e3e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d023      	beq.n	8003e8e <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e4a:	b29b      	uxth	r3, r3
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d119      	bne.n	8003e84 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e5a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003e5e:	d027      	beq.n	8003eb0 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e64:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003e68:	d108      	bne.n	8003e7c <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e78:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8003e7a:	e019      	b.n	8003eb0 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003e7c:	68f8      	ldr	r0, [r7, #12]
 8003e7e:	f000 f985 	bl	800418c <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8003e82:	e015      	b.n	8003eb0 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003e84:	2140      	movs	r1, #64	; 0x40
 8003e86:	68f8      	ldr	r0, [r7, #12]
 8003e88:	f000 fc46 	bl	8004718 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003e8c:	e010      	b.n	8003eb0 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	095b      	lsrs	r3, r3, #5
 8003e92:	f003 0301 	and.w	r3, r3, #1
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d00b      	beq.n	8003eb2 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	095b      	lsrs	r3, r3, #5
 8003e9e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d005      	beq.n	8003eb2 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003ea6:	68b9      	ldr	r1, [r7, #8]
 8003ea8:	68f8      	ldr	r0, [r7, #12]
 8003eaa:	f000 fa0b 	bl	80042c4 <I2C_ITMasterCplt>
 8003eae:	e000      	b.n	8003eb2 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8003eb0:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003eba:	2300      	movs	r3, #0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3718      	adds	r7, #24
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003ec4:	b580      	push	{r7, lr}
 8003ec6:	b088      	sub	sp, #32
 8003ec8:	af00      	add	r7, sp, #0
 8003eca:	60f8      	str	r0, [r7, #12]
 8003ecc:	60b9      	str	r1, [r7, #8]
 8003ece:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ed4:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8003ed6:	2300      	movs	r3, #0
 8003ed8:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ee0:	2b01      	cmp	r3, #1
 8003ee2:	d101      	bne.n	8003ee8 <I2C_Slave_ISR_DMA+0x24>
 8003ee4:	2302      	movs	r3, #2
 8003ee6:	e0c9      	b.n	800407c <I2C_Slave_ISR_DMA+0x1b8>
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	095b      	lsrs	r3, r3, #5
 8003ef4:	f003 0301 	and.w	r3, r3, #1
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d009      	beq.n	8003f10 <I2C_Slave_ISR_DMA+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	095b      	lsrs	r3, r3, #5
 8003f00:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d003      	beq.n	8003f10 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003f08:	68b9      	ldr	r1, [r7, #8]
 8003f0a:	68f8      	ldr	r0, [r7, #12]
 8003f0c:	f000 faa4 	bl	8004458 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003f10:	68bb      	ldr	r3, [r7, #8]
 8003f12:	091b      	lsrs	r3, r3, #4
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	f000 809a 	beq.w	8004052 <I2C_Slave_ISR_DMA+0x18e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	091b      	lsrs	r3, r3, #4
 8003f22:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	f000 8093 	beq.w	8004052 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	0b9b      	lsrs	r3, r3, #14
 8003f30:	f003 0301 	and.w	r3, r3, #1
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d105      	bne.n	8003f44 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	0bdb      	lsrs	r3, r3, #15
 8003f3c:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d07f      	beq.n	8004044 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d00d      	beq.n	8003f68 <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	0bdb      	lsrs	r3, r3, #15
 8003f50:	f003 0301 	and.w	r3, r3, #1
 8003f54:	2b00      	cmp	r3, #0
 8003f56:	d007      	beq.n	8003f68 <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d101      	bne.n	8003f68 <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8003f64:	2301      	movs	r3, #1
 8003f66:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d00d      	beq.n	8003f8c <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	0b9b      	lsrs	r3, r3, #14
 8003f74:	f003 0301 	and.w	r3, r3, #1
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d007      	beq.n	8003f8c <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d101      	bne.n	8003f8c <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d128      	bne.n	8003fe4 <I2C_Slave_ISR_DMA+0x120>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b28      	cmp	r3, #40	; 0x28
 8003f9c:	d108      	bne.n	8003fb0 <I2C_Slave_ISR_DMA+0xec>
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003fa4:	d104      	bne.n	8003fb0 <I2C_Slave_ISR_DMA+0xec>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8003fa6:	68b9      	ldr	r1, [r7, #8]
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f000 fb5f 	bl	800466c <I2C_ITListenCplt>
 8003fae:	e048      	b.n	8004042 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	2b29      	cmp	r3, #41	; 0x29
 8003fba:	d10e      	bne.n	8003fda <I2C_Slave_ISR_DMA+0x116>
 8003fbc:	69bb      	ldr	r3, [r7, #24]
 8003fbe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003fc2:	d00a      	beq.n	8003fda <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	2210      	movs	r2, #16
 8003fca:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8003fcc:	68f8      	ldr	r0, [r7, #12]
 8003fce:	f000 fc9a 	bl	8004906 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8003fd2:	68f8      	ldr	r0, [r7, #12]
 8003fd4:	f000 f917 	bl	8004206 <I2C_ITSlaveSeqCplt>
 8003fd8:	e033      	b.n	8004042 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	2210      	movs	r2, #16
 8003fe0:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8003fe2:	e034      	b.n	800404e <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	2210      	movs	r2, #16
 8003fea:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff0:	f043 0204 	orr.w	r2, r3, #4
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ffe:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004000:	69bb      	ldr	r3, [r7, #24]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d003      	beq.n	800400e <I2C_Slave_ISR_DMA+0x14a>
 8004006:	69bb      	ldr	r3, [r7, #24]
 8004008:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800400c:	d11f      	bne.n	800404e <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800400e:	7dfb      	ldrb	r3, [r7, #23]
 8004010:	2b21      	cmp	r3, #33	; 0x21
 8004012:	d002      	beq.n	800401a <I2C_Slave_ISR_DMA+0x156>
 8004014:	7dfb      	ldrb	r3, [r7, #23]
 8004016:	2b29      	cmp	r3, #41	; 0x29
 8004018:	d103      	bne.n	8004022 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	2221      	movs	r2, #33	; 0x21
 800401e:	631a      	str	r2, [r3, #48]	; 0x30
 8004020:	e008      	b.n	8004034 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004022:	7dfb      	ldrb	r3, [r7, #23]
 8004024:	2b22      	cmp	r3, #34	; 0x22
 8004026:	d002      	beq.n	800402e <I2C_Slave_ISR_DMA+0x16a>
 8004028:	7dfb      	ldrb	r3, [r7, #23]
 800402a:	2b2a      	cmp	r3, #42	; 0x2a
 800402c:	d102      	bne.n	8004034 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2222      	movs	r2, #34	; 0x22
 8004032:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004038:	4619      	mov	r1, r3
 800403a:	68f8      	ldr	r0, [r7, #12]
 800403c:	f000 fb6c 	bl	8004718 <I2C_ITError>
      if (treatdmanack == 1U)
 8004040:	e005      	b.n	800404e <I2C_Slave_ISR_DMA+0x18a>
 8004042:	e004      	b.n	800404e <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	2210      	movs	r2, #16
 800404a:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 800404c:	e011      	b.n	8004072 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 800404e:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8004050:	e00f      	b.n	8004072 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	08db      	lsrs	r3, r3, #3
 8004056:	f003 0301 	and.w	r3, r3, #1
 800405a:	2b00      	cmp	r3, #0
 800405c:	d009      	beq.n	8004072 <I2C_Slave_ISR_DMA+0x1ae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	08db      	lsrs	r3, r3, #3
 8004062:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004066:	2b00      	cmp	r3, #0
 8004068:	d003      	beq.n	8004072 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 800406a:	68b9      	ldr	r1, [r7, #8]
 800406c:	68f8      	ldr	r0, [r7, #12]
 800406e:	f000 f809 	bl	8004084 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2200      	movs	r2, #0
 8004076:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800407a:	2300      	movs	r3, #0
}
 800407c:	4618      	mov	r0, r3
 800407e:	3720      	adds	r7, #32
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}

08004084 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004094:	b2db      	uxtb	r3, r3
 8004096:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800409a:	2b28      	cmp	r3, #40	; 0x28
 800409c:	d16a      	bne.n	8004174 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	699b      	ldr	r3, [r3, #24]
 80040a4:	0c1b      	lsrs	r3, r3, #16
 80040a6:	b2db      	uxtb	r3, r3
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	0c1b      	lsrs	r3, r3, #16
 80040b6:	b29b      	uxth	r3, r3
 80040b8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80040bc:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	689b      	ldr	r3, [r3, #8]
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80040ca:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	68db      	ldr	r3, [r3, #12]
 80040d2:	b29b      	uxth	r3, r3
 80040d4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80040d8:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d138      	bne.n	8004154 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80040e2:	897b      	ldrh	r3, [r7, #10]
 80040e4:	09db      	lsrs	r3, r3, #7
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	89bb      	ldrh	r3, [r7, #12]
 80040ea:	4053      	eors	r3, r2
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	f003 0306 	and.w	r3, r3, #6
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d11c      	bne.n	8004130 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80040f6:	897b      	ldrh	r3, [r7, #10]
 80040f8:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80040fe:	1c5a      	adds	r2, r3, #1
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004108:	2b02      	cmp	r3, #2
 800410a:	d13b      	bne.n	8004184 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	2208      	movs	r2, #8
 8004118:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004122:	89ba      	ldrh	r2, [r7, #12]
 8004124:	7bfb      	ldrb	r3, [r7, #15]
 8004126:	4619      	mov	r1, r3
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f7fd f885 	bl	8001238 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800412e:	e029      	b.n	8004184 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004130:	893b      	ldrh	r3, [r7, #8]
 8004132:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004134:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004138:	6878      	ldr	r0, [r7, #4]
 800413a:	f000 fcb9 	bl	8004ab0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2200      	movs	r2, #0
 8004142:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004146:	89ba      	ldrh	r2, [r7, #12]
 8004148:	7bfb      	ldrb	r3, [r7, #15]
 800414a:	4619      	mov	r1, r3
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f7fd f873 	bl	8001238 <HAL_I2C_AddrCallback>
}
 8004152:	e017      	b.n	8004184 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004154:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f000 fca9 	bl	8004ab0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004166:	89ba      	ldrh	r2, [r7, #12]
 8004168:	7bfb      	ldrb	r3, [r7, #15]
 800416a:	4619      	mov	r1, r3
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f7fd f863 	bl	8001238 <HAL_I2C_AddrCallback>
}
 8004172:	e007      	b.n	8004184 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	2208      	movs	r2, #8
 800417a:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8004184:	bf00      	nop
 8004186:	3710      	adds	r7, #16
 8004188:	46bd      	mov	sp, r7
 800418a:	bd80      	pop	{r7, pc}

0800418c <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2200      	movs	r2, #0
 8004198:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2b21      	cmp	r3, #33	; 0x21
 80041a6:	d115      	bne.n	80041d4 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2220      	movs	r2, #32
 80041ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2211      	movs	r2, #17
 80041b4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80041bc:	2101      	movs	r1, #1
 80041be:	6878      	ldr	r0, [r7, #4]
 80041c0:	f000 fc76 	bl	8004ab0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	2200      	movs	r2, #0
 80041c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	f7ff fc39 	bl	8003a44 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80041d2:	e014      	b.n	80041fe <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2220      	movs	r2, #32
 80041d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2212      	movs	r2, #18
 80041e0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2200      	movs	r2, #0
 80041e6:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80041e8:	2102      	movs	r1, #2
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 fc60 	bl	8004ab0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f7ff fc2d 	bl	8003a58 <HAL_I2C_MasterRxCpltCallback>
}
 80041fe:	bf00      	nop
 8004200:	3708      	adds	r7, #8
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}

08004206 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004206:	b580      	push	{r7, lr}
 8004208:	b084      	sub	sp, #16
 800420a:	af00      	add	r7, sp, #0
 800420c:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2200      	movs	r2, #0
 800421a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	0b9b      	lsrs	r3, r3, #14
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	2b00      	cmp	r3, #0
 8004228:	d008      	beq.n	800423c <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004238:	601a      	str	r2, [r3, #0]
 800423a:	e00d      	b.n	8004258 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	0bdb      	lsrs	r3, r3, #15
 8004240:	f003 0301 	and.w	r3, r3, #1
 8004244:	2b00      	cmp	r3, #0
 8004246:	d007      	beq.n	8004258 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004256:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800425e:	b2db      	uxtb	r3, r3
 8004260:	2b29      	cmp	r3, #41	; 0x29
 8004262:	d112      	bne.n	800428a <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2228      	movs	r2, #40	; 0x28
 8004268:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2221      	movs	r2, #33	; 0x21
 8004270:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004272:	2101      	movs	r1, #1
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f000 fc1b 	bl	8004ab0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2200      	movs	r2, #0
 800427e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004282:	6878      	ldr	r0, [r7, #4]
 8004284:	f7fd f80a 	bl	800129c <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004288:	e017      	b.n	80042ba <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b2a      	cmp	r3, #42	; 0x2a
 8004294:	d111      	bne.n	80042ba <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2228      	movs	r2, #40	; 0x28
 800429a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2222      	movs	r2, #34	; 0x22
 80042a2:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80042a4:	2102      	movs	r1, #2
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f000 fc02 	bl	8004ab0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	2200      	movs	r2, #0
 80042b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f7fc ffe1 	bl	800127c <HAL_I2C_SlaveRxCpltCallback>
}
 80042ba:	bf00      	nop
 80042bc:	3710      	adds	r7, #16
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}
	...

080042c4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b086      	sub	sp, #24
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
 80042cc:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2220      	movs	r2, #32
 80042d8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	2b21      	cmp	r3, #33	; 0x21
 80042e4:	d107      	bne.n	80042f6 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80042e6:	2101      	movs	r1, #1
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f000 fbe1 	bl	8004ab0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2211      	movs	r2, #17
 80042f2:	631a      	str	r2, [r3, #48]	; 0x30
 80042f4:	e00c      	b.n	8004310 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b22      	cmp	r3, #34	; 0x22
 8004300:	d106      	bne.n	8004310 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004302:	2102      	movs	r1, #2
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f000 fbd3 	bl	8004ab0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	2212      	movs	r2, #18
 800430e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	6859      	ldr	r1, [r3, #4]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681a      	ldr	r2, [r3, #0]
 800431a:	4b4d      	ldr	r3, [pc, #308]	; (8004450 <I2C_ITMasterCplt+0x18c>)
 800431c:	400b      	ands	r3, r1
 800431e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2200      	movs	r2, #0
 8004324:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	4a4a      	ldr	r2, [pc, #296]	; (8004454 <I2C_ITMasterCplt+0x190>)
 800432a:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800432c:	697b      	ldr	r3, [r7, #20]
 800432e:	091b      	lsrs	r3, r3, #4
 8004330:	f003 0301 	and.w	r3, r3, #1
 8004334:	2b00      	cmp	r3, #0
 8004336:	d009      	beq.n	800434c <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2210      	movs	r2, #16
 800433e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004344:	f043 0204 	orr.w	r2, r3, #4
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004352:	b2db      	uxtb	r3, r3
 8004354:	2b60      	cmp	r3, #96	; 0x60
 8004356:	d10b      	bne.n	8004370 <I2C_ITMasterCplt+0xac>
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	089b      	lsrs	r3, r3, #2
 800435c:	f003 0301 	and.w	r3, r3, #1
 8004360:	2b00      	cmp	r3, #0
 8004362:	d005      	beq.n	8004370 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800436a:	b2db      	uxtb	r3, r3
 800436c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800436e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 fac8 	bl	8004906 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800437a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004382:	b2db      	uxtb	r3, r3
 8004384:	2b60      	cmp	r3, #96	; 0x60
 8004386:	d002      	beq.n	800438e <I2C_ITMasterCplt+0xca>
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d006      	beq.n	800439c <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004392:	4619      	mov	r1, r3
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f9bf 	bl	8004718 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 800439a:	e054      	b.n	8004446 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	2b21      	cmp	r3, #33	; 0x21
 80043a6:	d124      	bne.n	80043f2 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2220      	movs	r2, #32
 80043ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	2b40      	cmp	r3, #64	; 0x40
 80043c0:	d10b      	bne.n	80043da <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2200      	movs	r2, #0
 80043c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	2200      	movs	r2, #0
 80043ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80043d2:	6878      	ldr	r0, [r7, #4]
 80043d4:	f7ff fb4a 	bl	8003a6c <HAL_I2C_MemTxCpltCallback>
}
 80043d8:	e035      	b.n	8004446 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	2200      	movs	r2, #0
 80043e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f7ff fb2a 	bl	8003a44 <HAL_I2C_MasterTxCpltCallback>
}
 80043f0:	e029      	b.n	8004446 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	2b22      	cmp	r3, #34	; 0x22
 80043fc:	d123      	bne.n	8004446 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2220      	movs	r2, #32
 8004402:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	2200      	movs	r2, #0
 800440a:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004412:	b2db      	uxtb	r3, r3
 8004414:	2b40      	cmp	r3, #64	; 0x40
 8004416:	d10b      	bne.n	8004430 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2200      	movs	r2, #0
 800441c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f7ff fb29 	bl	8003a80 <HAL_I2C_MemRxCpltCallback>
}
 800442e:	e00a      	b.n	8004446 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	2200      	movs	r2, #0
 8004434:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004440:	6878      	ldr	r0, [r7, #4]
 8004442:	f7ff fb09 	bl	8003a58 <HAL_I2C_MasterRxCpltCallback>
}
 8004446:	bf00      	nop
 8004448:	3718      	adds	r7, #24
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	fe00e800 	.word	0xfe00e800
 8004454:	ffff0000 	.word	0xffff0000

08004458 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004474:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	2220      	movs	r2, #32
 800447c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800447e:	7bfb      	ldrb	r3, [r7, #15]
 8004480:	2b21      	cmp	r3, #33	; 0x21
 8004482:	d002      	beq.n	800448a <I2C_ITSlaveCplt+0x32>
 8004484:	7bfb      	ldrb	r3, [r7, #15]
 8004486:	2b29      	cmp	r3, #41	; 0x29
 8004488:	d108      	bne.n	800449c <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800448a:	f248 0101 	movw	r1, #32769	; 0x8001
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f000 fb0e 	bl	8004ab0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2221      	movs	r2, #33	; 0x21
 8004498:	631a      	str	r2, [r3, #48]	; 0x30
 800449a:	e00d      	b.n	80044b8 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800449c:	7bfb      	ldrb	r3, [r7, #15]
 800449e:	2b22      	cmp	r3, #34	; 0x22
 80044a0:	d002      	beq.n	80044a8 <I2C_ITSlaveCplt+0x50>
 80044a2:	7bfb      	ldrb	r3, [r7, #15]
 80044a4:	2b2a      	cmp	r3, #42	; 0x2a
 80044a6:	d107      	bne.n	80044b8 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80044a8:	f248 0102 	movw	r1, #32770	; 0x8002
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f000 faff 	bl	8004ab0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2222      	movs	r2, #34	; 0x22
 80044b6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	685a      	ldr	r2, [r3, #4]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80044c6:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	6859      	ldr	r1, [r3, #4]
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	4b64      	ldr	r3, [pc, #400]	; (8004664 <I2C_ITSlaveCplt+0x20c>)
 80044d4:	400b      	ands	r3, r1
 80044d6:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80044d8:	6878      	ldr	r0, [r7, #4]
 80044da:	f000 fa14 	bl	8004906 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	0b9b      	lsrs	r3, r3, #14
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d013      	beq.n	8004512 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80044f8:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d020      	beq.n	8004544 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	685b      	ldr	r3, [r3, #4]
 800450a:	b29a      	uxth	r2, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004510:	e018      	b.n	8004544 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004512:	693b      	ldr	r3, [r7, #16]
 8004514:	0bdb      	lsrs	r3, r3, #15
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b00      	cmp	r3, #0
 800451c:	d012      	beq.n	8004544 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800452c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004532:	2b00      	cmp	r3, #0
 8004534:	d006      	beq.n	8004544 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	685b      	ldr	r3, [r3, #4]
 800453e:	b29a      	uxth	r2, r3
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	089b      	lsrs	r3, r3, #2
 8004548:	f003 0301 	and.w	r3, r3, #1
 800454c:	2b00      	cmp	r3, #0
 800454e:	d020      	beq.n	8004592 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004550:	697b      	ldr	r3, [r7, #20]
 8004552:	f023 0304 	bic.w	r3, r3, #4
 8004556:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004562:	b2d2      	uxtb	r2, r2
 8004564:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800456a:	1c5a      	adds	r2, r3, #1
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004574:	2b00      	cmp	r3, #0
 8004576:	d00c      	beq.n	8004592 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800457c:	3b01      	subs	r3, #1
 800457e:	b29a      	uxth	r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004588:	b29b      	uxth	r3, r3
 800458a:	3b01      	subs	r3, #1
 800458c:	b29a      	uxth	r2, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004596:	b29b      	uxth	r3, r3
 8004598:	2b00      	cmp	r3, #0
 800459a:	d005      	beq.n	80045a8 <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045a0:	f043 0204 	orr.w	r2, r3, #4
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2200      	movs	r2, #0
 80045ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2200      	movs	r2, #0
 80045b4:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d010      	beq.n	80045e0 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045c2:	4619      	mov	r1, r3
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f000 f8a7 	bl	8004718 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045d0:	b2db      	uxtb	r3, r3
 80045d2:	2b28      	cmp	r3, #40	; 0x28
 80045d4:	d141      	bne.n	800465a <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80045d6:	6979      	ldr	r1, [r7, #20]
 80045d8:	6878      	ldr	r0, [r7, #4]
 80045da:	f000 f847 	bl	800466c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80045de:	e03c      	b.n	800465a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80045e8:	d014      	beq.n	8004614 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 80045ea:	6878      	ldr	r0, [r7, #4]
 80045ec:	f7ff fe0b 	bl	8004206 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	4a1d      	ldr	r2, [pc, #116]	; (8004668 <I2C_ITSlaveCplt+0x210>)
 80045f4:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2220      	movs	r2, #32
 80045fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 800460c:	6878      	ldr	r0, [r7, #4]
 800460e:	f7fc fe07 	bl	8001220 <HAL_I2C_ListenCpltCallback>
}
 8004612:	e022      	b.n	800465a <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800461a:	b2db      	uxtb	r3, r3
 800461c:	2b22      	cmp	r3, #34	; 0x22
 800461e:	d10e      	bne.n	800463e <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2220      	movs	r2, #32
 8004624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f7fc fe20 	bl	800127c <HAL_I2C_SlaveRxCpltCallback>
}
 800463c:	e00d      	b.n	800465a <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2220      	movs	r2, #32
 8004642:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f7fc fe21 	bl	800129c <HAL_I2C_SlaveTxCpltCallback>
}
 800465a:	bf00      	nop
 800465c:	3718      	adds	r7, #24
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}
 8004662:	bf00      	nop
 8004664:	fe00e800 	.word	0xfe00e800
 8004668:	ffff0000 	.word	0xffff0000

0800466c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	4a26      	ldr	r2, [pc, #152]	; (8004714 <I2C_ITListenCplt+0xa8>)
 800467a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2220      	movs	r2, #32
 8004686:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	2200      	movs	r2, #0
 8004696:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	089b      	lsrs	r3, r3, #2
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d022      	beq.n	80046ea <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ae:	b2d2      	uxtb	r2, r2
 80046b0:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b6:	1c5a      	adds	r2, r3, #1
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d012      	beq.n	80046ea <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046c8:	3b01      	subs	r3, #1
 80046ca:	b29a      	uxth	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	3b01      	subs	r3, #1
 80046d8:	b29a      	uxth	r2, r3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046e2:	f043 0204 	orr.w	r2, r3, #4
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80046ea:	f248 0103 	movw	r1, #32771	; 0x8003
 80046ee:	6878      	ldr	r0, [r7, #4]
 80046f0:	f000 f9de 	bl	8004ab0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	2210      	movs	r2, #16
 80046fa:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f7fc fd8b 	bl	8001220 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800470a:	bf00      	nop
 800470c:	3708      	adds	r7, #8
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
 8004712:	bf00      	nop
 8004714:	ffff0000 	.word	0xffff0000

08004718 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
 8004720:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004728:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	2200      	movs	r2, #0
 800472e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a5d      	ldr	r2, [pc, #372]	; (80048ac <I2C_ITError+0x194>)
 8004736:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2200      	movs	r2, #0
 800473c:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	431a      	orrs	r2, r3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800474a:	7bfb      	ldrb	r3, [r7, #15]
 800474c:	2b28      	cmp	r3, #40	; 0x28
 800474e:	d005      	beq.n	800475c <I2C_ITError+0x44>
 8004750:	7bfb      	ldrb	r3, [r7, #15]
 8004752:	2b29      	cmp	r3, #41	; 0x29
 8004754:	d002      	beq.n	800475c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004756:	7bfb      	ldrb	r3, [r7, #15]
 8004758:	2b2a      	cmp	r3, #42	; 0x2a
 800475a:	d10b      	bne.n	8004774 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800475c:	2103      	movs	r1, #3
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f000 f9a6 	bl	8004ab0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2228      	movs	r2, #40	; 0x28
 8004768:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	4a50      	ldr	r2, [pc, #320]	; (80048b0 <I2C_ITError+0x198>)
 8004770:	635a      	str	r2, [r3, #52]	; 0x34
 8004772:	e011      	b.n	8004798 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004774:	f248 0103 	movw	r1, #32771	; 0x8003
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f000 f999 	bl	8004ab0 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b60      	cmp	r3, #96	; 0x60
 8004788:	d003      	beq.n	8004792 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2220      	movs	r2, #32
 800478e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	2200      	movs	r2, #0
 8004796:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800479c:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d039      	beq.n	800481a <I2C_ITError+0x102>
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	2b11      	cmp	r3, #17
 80047aa:	d002      	beq.n	80047b2 <I2C_ITError+0x9a>
 80047ac:	68bb      	ldr	r3, [r7, #8]
 80047ae:	2b21      	cmp	r3, #33	; 0x21
 80047b0:	d133      	bne.n	800481a <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047bc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80047c0:	d107      	bne.n	80047d2 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	681a      	ldr	r2, [r3, #0]
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80047d0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d6:	4618      	mov	r0, r3
 80047d8:	f7fe fce2 	bl	80031a0 <HAL_DMA_GetState>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d017      	beq.n	8004812 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e6:	4a33      	ldr	r2, [pc, #204]	; (80048b4 <I2C_ITError+0x19c>)
 80047e8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	2200      	movs	r2, #0
 80047ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f6:	4618      	mov	r0, r3
 80047f8:	f7fe fc94 	bl	8003124 <HAL_DMA_Abort_IT>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d04d      	beq.n	800489e <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004806:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800480c:	4610      	mov	r0, r2
 800480e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004810:	e045      	b.n	800489e <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004812:	6878      	ldr	r0, [r7, #4]
 8004814:	f000 f850 	bl	80048b8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004818:	e041      	b.n	800489e <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800481e:	2b00      	cmp	r3, #0
 8004820:	d039      	beq.n	8004896 <I2C_ITError+0x17e>
 8004822:	68bb      	ldr	r3, [r7, #8]
 8004824:	2b12      	cmp	r3, #18
 8004826:	d002      	beq.n	800482e <I2C_ITError+0x116>
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	2b22      	cmp	r3, #34	; 0x22
 800482c:	d133      	bne.n	8004896 <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004838:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800483c:	d107      	bne.n	800484e <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800484c:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004852:	4618      	mov	r0, r3
 8004854:	f7fe fca4 	bl	80031a0 <HAL_DMA_GetState>
 8004858:	4603      	mov	r3, r0
 800485a:	2b01      	cmp	r3, #1
 800485c:	d017      	beq.n	800488e <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004862:	4a14      	ldr	r2, [pc, #80]	; (80048b4 <I2C_ITError+0x19c>)
 8004864:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004872:	4618      	mov	r0, r3
 8004874:	f7fe fc56 	bl	8003124 <HAL_DMA_Abort_IT>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d011      	beq.n	80048a2 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004882:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004888:	4610      	mov	r0, r2
 800488a:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800488c:	e009      	b.n	80048a2 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 f812 	bl	80048b8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004894:	e005      	b.n	80048a2 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004896:	6878      	ldr	r0, [r7, #4]
 8004898:	f000 f80e 	bl	80048b8 <I2C_TreatErrorCallback>
  }
}
 800489c:	e002      	b.n	80048a4 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800489e:	bf00      	nop
 80048a0:	e000      	b.n	80048a4 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80048a2:	bf00      	nop
}
 80048a4:	bf00      	nop
 80048a6:	3710      	adds	r7, #16
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	ffff0000 	.word	0xffff0000
 80048b0:	08003ad9 	.word	0x08003ad9
 80048b4:	0800494f 	.word	0x0800494f

080048b8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048c6:	b2db      	uxtb	r3, r3
 80048c8:	2b60      	cmp	r3, #96	; 0x60
 80048ca:	d10e      	bne.n	80048ea <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2220      	movs	r2, #32
 80048d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2200      	movs	r2, #0
 80048d8:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2200      	movs	r2, #0
 80048de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f7ff f8e0 	bl	8003aa8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80048e8:	e009      	b.n	80048fe <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80048f8:	6878      	ldr	r0, [r7, #4]
 80048fa:	f7ff f8cb 	bl	8003a94 <HAL_I2C_ErrorCallback>
}
 80048fe:	bf00      	nop
 8004900:	3708      	adds	r7, #8
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}

08004906 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004906:	b480      	push	{r7}
 8004908:	b083      	sub	sp, #12
 800490a:	af00      	add	r7, sp, #0
 800490c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	699b      	ldr	r3, [r3, #24]
 8004914:	f003 0302 	and.w	r3, r3, #2
 8004918:	2b02      	cmp	r3, #2
 800491a:	d103      	bne.n	8004924 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	2200      	movs	r2, #0
 8004922:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	699b      	ldr	r3, [r3, #24]
 800492a:	f003 0301 	and.w	r3, r3, #1
 800492e:	2b01      	cmp	r3, #1
 8004930:	d007      	beq.n	8004942 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	699a      	ldr	r2, [r3, #24]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f042 0201 	orr.w	r2, r2, #1
 8004940:	619a      	str	r2, [r3, #24]
  }
}
 8004942:	bf00      	nop
 8004944:	370c      	adds	r7, #12
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr

0800494e <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800494e:	b580      	push	{r7, lr}
 8004950:	b084      	sub	sp, #16
 8004952:	af00      	add	r7, sp, #0
 8004954:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495a:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004960:	2b00      	cmp	r3, #0
 8004962:	d003      	beq.n	800496c <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004968:	2200      	movs	r2, #0
 800496a:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004970:	2b00      	cmp	r3, #0
 8004972:	d003      	beq.n	800497c <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004978:	2200      	movs	r2, #0
 800497a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f7ff ff9b 	bl	80048b8 <I2C_TreatErrorCallback>
}
 8004982:	bf00      	nop
 8004984:	3710      	adds	r7, #16
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
	...

0800498c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800498c:	b480      	push	{r7}
 800498e:	b085      	sub	sp, #20
 8004990:	af00      	add	r7, sp, #0
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	607b      	str	r3, [r7, #4]
 8004996:	460b      	mov	r3, r1
 8004998:	817b      	strh	r3, [r7, #10]
 800499a:	4613      	mov	r3, r2
 800499c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	685a      	ldr	r2, [r3, #4]
 80049a4:	69bb      	ldr	r3, [r7, #24]
 80049a6:	0d5b      	lsrs	r3, r3, #21
 80049a8:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80049ac:	4b0d      	ldr	r3, [pc, #52]	; (80049e4 <I2C_TransferConfig+0x58>)
 80049ae:	430b      	orrs	r3, r1
 80049b0:	43db      	mvns	r3, r3
 80049b2:	ea02 0103 	and.w	r1, r2, r3
 80049b6:	897b      	ldrh	r3, [r7, #10]
 80049b8:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80049bc:	7a7b      	ldrb	r3, [r7, #9]
 80049be:	041b      	lsls	r3, r3, #16
 80049c0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80049c4:	431a      	orrs	r2, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	431a      	orrs	r2, r3
 80049ca:	69bb      	ldr	r3, [r7, #24]
 80049cc:	431a      	orrs	r2, r3
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	430a      	orrs	r2, r1
 80049d4:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 80049d6:	bf00      	nop
 80049d8:	3714      	adds	r7, #20
 80049da:	46bd      	mov	sp, r7
 80049dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	03ff63ff 	.word	0x03ff63ff

080049e8 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	460b      	mov	r3, r1
 80049f2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80049f4:	2300      	movs	r3, #0
 80049f6:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049fc:	4a2a      	ldr	r2, [pc, #168]	; (8004aa8 <I2C_Enable_IRQ+0xc0>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d004      	beq.n	8004a0c <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8004a06:	4a29      	ldr	r2, [pc, #164]	; (8004aac <I2C_Enable_IRQ+0xc4>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d11d      	bne.n	8004a48 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004a0c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	da03      	bge.n	8004a1c <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004a1a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004a1c:	887b      	ldrh	r3, [r7, #2]
 8004a1e:	2b10      	cmp	r3, #16
 8004a20:	d103      	bne.n	8004a2a <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004a28:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004a2a:	887b      	ldrh	r3, [r7, #2]
 8004a2c:	2b20      	cmp	r3, #32
 8004a2e:	d103      	bne.n	8004a38 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004a36:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004a38:	887b      	ldrh	r3, [r7, #2]
 8004a3a:	2b40      	cmp	r3, #64	; 0x40
 8004a3c:	d125      	bne.n	8004a8a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a44:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004a46:	e020      	b.n	8004a8a <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004a48:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	da03      	bge.n	8004a58 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004a56:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004a58:	887b      	ldrh	r3, [r7, #2]
 8004a5a:	f003 0301 	and.w	r3, r3, #1
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d003      	beq.n	8004a6a <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8004a68:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004a6a:	887b      	ldrh	r3, [r7, #2]
 8004a6c:	f003 0302 	and.w	r3, r3, #2
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d003      	beq.n	8004a7c <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8004a7a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004a7c:	887b      	ldrh	r3, [r7, #2]
 8004a7e:	2b20      	cmp	r3, #32
 8004a80:	d103      	bne.n	8004a8a <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	f043 0320 	orr.w	r3, r3, #32
 8004a88:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	6819      	ldr	r1, [r3, #0]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	68fa      	ldr	r2, [r7, #12]
 8004a96:	430a      	orrs	r2, r1
 8004a98:	601a      	str	r2, [r3, #0]
}
 8004a9a:	bf00      	nop
 8004a9c:	3714      	adds	r7, #20
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr
 8004aa6:	bf00      	nop
 8004aa8:	08003cdf 	.word	0x08003cdf
 8004aac:	08003ec5 	.word	0x08003ec5

08004ab0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b085      	sub	sp, #20
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
 8004ab8:	460b      	mov	r3, r1
 8004aba:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004ac0:	887b      	ldrh	r3, [r7, #2]
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d00f      	beq.n	8004aea <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8004ad0:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004ade:	2b28      	cmp	r3, #40	; 0x28
 8004ae0:	d003      	beq.n	8004aea <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8004ae8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004aea:	887b      	ldrh	r3, [r7, #2]
 8004aec:	f003 0302 	and.w	r3, r3, #2
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d00f      	beq.n	8004b14 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8004afa:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004b08:	2b28      	cmp	r3, #40	; 0x28
 8004b0a:	d003      	beq.n	8004b14 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8004b12:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004b14:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	da03      	bge.n	8004b24 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8004b22:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004b24:	887b      	ldrh	r3, [r7, #2]
 8004b26:	2b10      	cmp	r3, #16
 8004b28:	d103      	bne.n	8004b32 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8004b30:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004b32:	887b      	ldrh	r3, [r7, #2]
 8004b34:	2b20      	cmp	r3, #32
 8004b36:	d103      	bne.n	8004b40 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	f043 0320 	orr.w	r3, r3, #32
 8004b3e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004b40:	887b      	ldrh	r3, [r7, #2]
 8004b42:	2b40      	cmp	r3, #64	; 0x40
 8004b44:	d103      	bne.n	8004b4e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004b4c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	6819      	ldr	r1, [r3, #0]
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	43da      	mvns	r2, r3
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	400a      	ands	r2, r1
 8004b5e:	601a      	str	r2, [r3, #0]
}
 8004b60:	bf00      	nop
 8004b62:	3714      	adds	r7, #20
 8004b64:	46bd      	mov	sp, r7
 8004b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6a:	4770      	bx	lr

08004b6c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b083      	sub	sp, #12
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
 8004b74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	2b20      	cmp	r3, #32
 8004b80:	d138      	bne.n	8004bf4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004b88:	2b01      	cmp	r3, #1
 8004b8a:	d101      	bne.n	8004b90 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004b8c:	2302      	movs	r3, #2
 8004b8e:	e032      	b.n	8004bf6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2201      	movs	r2, #1
 8004b94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	2224      	movs	r2, #36	; 0x24
 8004b9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681a      	ldr	r2, [r3, #0]
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f022 0201 	bic.w	r2, r2, #1
 8004bae:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681a      	ldr	r2, [r3, #0]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004bbe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	6819      	ldr	r1, [r3, #0]
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	683a      	ldr	r2, [r7, #0]
 8004bcc:	430a      	orrs	r2, r1
 8004bce:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	f042 0201 	orr.w	r2, r2, #1
 8004bde:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2220      	movs	r2, #32
 8004be4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2200      	movs	r2, #0
 8004bec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	e000      	b.n	8004bf6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004bf4:	2302      	movs	r3, #2
  }
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr

08004c02 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c02:	b480      	push	{r7}
 8004c04:	b085      	sub	sp, #20
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
 8004c0a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c12:	b2db      	uxtb	r3, r3
 8004c14:	2b20      	cmp	r3, #32
 8004c16:	d139      	bne.n	8004c8c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d101      	bne.n	8004c26 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004c22:	2302      	movs	r3, #2
 8004c24:	e033      	b.n	8004c8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2224      	movs	r2, #36	; 0x24
 8004c32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f022 0201 	bic.w	r2, r2, #1
 8004c44:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004c54:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	021b      	lsls	r3, r3, #8
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f042 0201 	orr.w	r2, r2, #1
 8004c76:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2220      	movs	r2, #32
 8004c7c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	e000      	b.n	8004c8e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004c8c:	2302      	movs	r3, #2
  }
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3714      	adds	r7, #20
 8004c92:	46bd      	mov	sp, r7
 8004c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c98:	4770      	bx	lr

08004c9a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004c9a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c9c:	b08b      	sub	sp, #44	; 0x2c
 8004c9e:	af06      	add	r7, sp, #24
 8004ca0:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d101      	bne.n	8004cac <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e0d0      	b.n	8004e4e <HAL_PCD_Init+0x1b4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d106      	bne.n	8004cc6 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	2200      	movs	r2, #0
 8004cbc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004cc0:	6878      	ldr	r0, [r7, #4]
 8004cc2:	f7fc fe7b 	bl	80019bc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	2203      	movs	r2, #3
 8004cca:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f001 fe80 	bl	80069d8 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004cd8:	2300      	movs	r3, #0
 8004cda:	73fb      	strb	r3, [r7, #15]
 8004cdc:	e04c      	b.n	8004d78 <HAL_PCD_Init+0xde>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004cde:	7bfb      	ldrb	r3, [r7, #15]
 8004ce0:	6879      	ldr	r1, [r7, #4]
 8004ce2:	1c5a      	adds	r2, r3, #1
 8004ce4:	4613      	mov	r3, r2
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	4413      	add	r3, r2
 8004cea:	00db      	lsls	r3, r3, #3
 8004cec:	440b      	add	r3, r1
 8004cee:	3301      	adds	r3, #1
 8004cf0:	2201      	movs	r2, #1
 8004cf2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004cf4:	7bfb      	ldrb	r3, [r7, #15]
 8004cf6:	6879      	ldr	r1, [r7, #4]
 8004cf8:	1c5a      	adds	r2, r3, #1
 8004cfa:	4613      	mov	r3, r2
 8004cfc:	009b      	lsls	r3, r3, #2
 8004cfe:	4413      	add	r3, r2
 8004d00:	00db      	lsls	r3, r3, #3
 8004d02:	440b      	add	r3, r1
 8004d04:	7bfa      	ldrb	r2, [r7, #15]
 8004d06:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004d08:	7bfa      	ldrb	r2, [r7, #15]
 8004d0a:	7bfb      	ldrb	r3, [r7, #15]
 8004d0c:	b298      	uxth	r0, r3
 8004d0e:	6879      	ldr	r1, [r7, #4]
 8004d10:	4613      	mov	r3, r2
 8004d12:	009b      	lsls	r3, r3, #2
 8004d14:	4413      	add	r3, r2
 8004d16:	00db      	lsls	r3, r3, #3
 8004d18:	440b      	add	r3, r1
 8004d1a:	3336      	adds	r3, #54	; 0x36
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004d20:	7bfb      	ldrb	r3, [r7, #15]
 8004d22:	6879      	ldr	r1, [r7, #4]
 8004d24:	1c5a      	adds	r2, r3, #1
 8004d26:	4613      	mov	r3, r2
 8004d28:	009b      	lsls	r3, r3, #2
 8004d2a:	4413      	add	r3, r2
 8004d2c:	00db      	lsls	r3, r3, #3
 8004d2e:	440b      	add	r3, r1
 8004d30:	3303      	adds	r3, #3
 8004d32:	2200      	movs	r2, #0
 8004d34:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004d36:	7bfa      	ldrb	r2, [r7, #15]
 8004d38:	6879      	ldr	r1, [r7, #4]
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	4413      	add	r3, r2
 8004d40:	00db      	lsls	r3, r3, #3
 8004d42:	440b      	add	r3, r1
 8004d44:	3338      	adds	r3, #56	; 0x38
 8004d46:	2200      	movs	r2, #0
 8004d48:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004d4a:	7bfa      	ldrb	r2, [r7, #15]
 8004d4c:	6879      	ldr	r1, [r7, #4]
 8004d4e:	4613      	mov	r3, r2
 8004d50:	009b      	lsls	r3, r3, #2
 8004d52:	4413      	add	r3, r2
 8004d54:	00db      	lsls	r3, r3, #3
 8004d56:	440b      	add	r3, r1
 8004d58:	333c      	adds	r3, #60	; 0x3c
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004d5e:	7bfa      	ldrb	r2, [r7, #15]
 8004d60:	6879      	ldr	r1, [r7, #4]
 8004d62:	4613      	mov	r3, r2
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	4413      	add	r3, r2
 8004d68:	00db      	lsls	r3, r3, #3
 8004d6a:	440b      	add	r3, r1
 8004d6c:	3340      	adds	r3, #64	; 0x40
 8004d6e:	2200      	movs	r2, #0
 8004d70:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d72:	7bfb      	ldrb	r3, [r7, #15]
 8004d74:	3301      	adds	r3, #1
 8004d76:	73fb      	strb	r3, [r7, #15]
 8004d78:	7bfa      	ldrb	r2, [r7, #15]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	685b      	ldr	r3, [r3, #4]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d3ad      	bcc.n	8004cde <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d82:	2300      	movs	r3, #0
 8004d84:	73fb      	strb	r3, [r7, #15]
 8004d86:	e044      	b.n	8004e12 <HAL_PCD_Init+0x178>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004d88:	7bfa      	ldrb	r2, [r7, #15]
 8004d8a:	6879      	ldr	r1, [r7, #4]
 8004d8c:	4613      	mov	r3, r2
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	4413      	add	r3, r2
 8004d92:	00db      	lsls	r3, r3, #3
 8004d94:	440b      	add	r3, r1
 8004d96:	f203 1369 	addw	r3, r3, #361	; 0x169
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004d9e:	7bfa      	ldrb	r2, [r7, #15]
 8004da0:	6879      	ldr	r1, [r7, #4]
 8004da2:	4613      	mov	r3, r2
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	4413      	add	r3, r2
 8004da8:	00db      	lsls	r3, r3, #3
 8004daa:	440b      	add	r3, r1
 8004dac:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8004db0:	7bfa      	ldrb	r2, [r7, #15]
 8004db2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004db4:	7bfa      	ldrb	r2, [r7, #15]
 8004db6:	6879      	ldr	r1, [r7, #4]
 8004db8:	4613      	mov	r3, r2
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	4413      	add	r3, r2
 8004dbe:	00db      	lsls	r3, r3, #3
 8004dc0:	440b      	add	r3, r1
 8004dc2:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004dca:	7bfa      	ldrb	r2, [r7, #15]
 8004dcc:	6879      	ldr	r1, [r7, #4]
 8004dce:	4613      	mov	r3, r2
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	4413      	add	r3, r2
 8004dd4:	00db      	lsls	r3, r3, #3
 8004dd6:	440b      	add	r3, r1
 8004dd8:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8004ddc:	2200      	movs	r2, #0
 8004dde:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004de0:	7bfa      	ldrb	r2, [r7, #15]
 8004de2:	6879      	ldr	r1, [r7, #4]
 8004de4:	4613      	mov	r3, r2
 8004de6:	009b      	lsls	r3, r3, #2
 8004de8:	4413      	add	r3, r2
 8004dea:	00db      	lsls	r3, r3, #3
 8004dec:	440b      	add	r3, r1
 8004dee:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8004df2:	2200      	movs	r2, #0
 8004df4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004df6:	7bfa      	ldrb	r2, [r7, #15]
 8004df8:	6879      	ldr	r1, [r7, #4]
 8004dfa:	4613      	mov	r3, r2
 8004dfc:	009b      	lsls	r3, r3, #2
 8004dfe:	4413      	add	r3, r2
 8004e00:	00db      	lsls	r3, r3, #3
 8004e02:	440b      	add	r3, r1
 8004e04:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004e08:	2200      	movs	r2, #0
 8004e0a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e0c:	7bfb      	ldrb	r3, [r7, #15]
 8004e0e:	3301      	adds	r3, #1
 8004e10:	73fb      	strb	r3, [r7, #15]
 8004e12:	7bfa      	ldrb	r2, [r7, #15]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	685b      	ldr	r3, [r3, #4]
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d3b5      	bcc.n	8004d88 <HAL_PCD_Init+0xee>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	603b      	str	r3, [r7, #0]
 8004e22:	687e      	ldr	r6, [r7, #4]
 8004e24:	466d      	mov	r5, sp
 8004e26:	f106 0410 	add.w	r4, r6, #16
 8004e2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004e2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004e2e:	6823      	ldr	r3, [r4, #0]
 8004e30:	602b      	str	r3, [r5, #0]
 8004e32:	1d33      	adds	r3, r6, #4
 8004e34:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e36:	6838      	ldr	r0, [r7, #0]
 8004e38:	f001 fde9 	bl	8006a0e <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3714      	adds	r7, #20
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08004e58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	1d3b      	adds	r3, r7, #4
 8004e62:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e64:	1d3b      	adds	r3, r7, #4
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d102      	bne.n	8004e72 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	f000 bef4 	b.w	8005c5a <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e72:	1d3b      	adds	r3, r7, #4
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f003 0301 	and.w	r3, r3, #1
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	f000 816a 	beq.w	8005156 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004e82:	4bb3      	ldr	r3, [pc, #716]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	f003 030c 	and.w	r3, r3, #12
 8004e8a:	2b04      	cmp	r3, #4
 8004e8c:	d00c      	beq.n	8004ea8 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004e8e:	4bb0      	ldr	r3, [pc, #704]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004e90:	685b      	ldr	r3, [r3, #4]
 8004e92:	f003 030c 	and.w	r3, r3, #12
 8004e96:	2b08      	cmp	r3, #8
 8004e98:	d159      	bne.n	8004f4e <HAL_RCC_OscConfig+0xf6>
 8004e9a:	4bad      	ldr	r3, [pc, #692]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ea2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ea6:	d152      	bne.n	8004f4e <HAL_RCC_OscConfig+0xf6>
 8004ea8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004eac:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004eb0:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8004eb4:	fa93 f3a3 	rbit	r3, r3
 8004eb8:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004ebc:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ec0:	fab3 f383 	clz	r3, r3
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	095b      	lsrs	r3, r3, #5
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	f043 0301 	orr.w	r3, r3, #1
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d102      	bne.n	8004eda <HAL_RCC_OscConfig+0x82>
 8004ed4:	4b9e      	ldr	r3, [pc, #632]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	e015      	b.n	8004f06 <HAL_RCC_OscConfig+0xae>
 8004eda:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ede:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ee2:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8004ee6:	fa93 f3a3 	rbit	r3, r3
 8004eea:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8004eee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ef2:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8004ef6:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8004efa:	fa93 f3a3 	rbit	r3, r3
 8004efe:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8004f02:	4b93      	ldr	r3, [pc, #588]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f06:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004f0a:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8004f0e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8004f12:	fa92 f2a2 	rbit	r2, r2
 8004f16:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8004f1a:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8004f1e:	fab2 f282 	clz	r2, r2
 8004f22:	b2d2      	uxtb	r2, r2
 8004f24:	f042 0220 	orr.w	r2, r2, #32
 8004f28:	b2d2      	uxtb	r2, r2
 8004f2a:	f002 021f 	and.w	r2, r2, #31
 8004f2e:	2101      	movs	r1, #1
 8004f30:	fa01 f202 	lsl.w	r2, r1, r2
 8004f34:	4013      	ands	r3, r2
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	f000 810c 	beq.w	8005154 <HAL_RCC_OscConfig+0x2fc>
 8004f3c:	1d3b      	adds	r3, r7, #4
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	685b      	ldr	r3, [r3, #4]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	f040 8106 	bne.w	8005154 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8004f48:	2301      	movs	r3, #1
 8004f4a:	f000 be86 	b.w	8005c5a <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f4e:	1d3b      	adds	r3, r7, #4
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004f58:	d106      	bne.n	8004f68 <HAL_RCC_OscConfig+0x110>
 8004f5a:	4b7d      	ldr	r3, [pc, #500]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a7c      	ldr	r2, [pc, #496]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004f60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f64:	6013      	str	r3, [r2, #0]
 8004f66:	e030      	b.n	8004fca <HAL_RCC_OscConfig+0x172>
 8004f68:	1d3b      	adds	r3, r7, #4
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d10c      	bne.n	8004f8c <HAL_RCC_OscConfig+0x134>
 8004f72:	4b77      	ldr	r3, [pc, #476]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	4a76      	ldr	r2, [pc, #472]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004f78:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004f7c:	6013      	str	r3, [r2, #0]
 8004f7e:	4b74      	ldr	r3, [pc, #464]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a73      	ldr	r2, [pc, #460]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004f84:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004f88:	6013      	str	r3, [r2, #0]
 8004f8a:	e01e      	b.n	8004fca <HAL_RCC_OscConfig+0x172>
 8004f8c:	1d3b      	adds	r3, r7, #4
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004f96:	d10c      	bne.n	8004fb2 <HAL_RCC_OscConfig+0x15a>
 8004f98:	4b6d      	ldr	r3, [pc, #436]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a6c      	ldr	r2, [pc, #432]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004f9e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004fa2:	6013      	str	r3, [r2, #0]
 8004fa4:	4b6a      	ldr	r3, [pc, #424]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a69      	ldr	r2, [pc, #420]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004faa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fae:	6013      	str	r3, [r2, #0]
 8004fb0:	e00b      	b.n	8004fca <HAL_RCC_OscConfig+0x172>
 8004fb2:	4b67      	ldr	r3, [pc, #412]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a66      	ldr	r2, [pc, #408]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004fb8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004fbc:	6013      	str	r3, [r2, #0]
 8004fbe:	4b64      	ldr	r3, [pc, #400]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a63      	ldr	r2, [pc, #396]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004fc4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004fc8:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004fca:	4b61      	ldr	r3, [pc, #388]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fce:	f023 020f 	bic.w	r2, r3, #15
 8004fd2:	1d3b      	adds	r3, r7, #4
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	495d      	ldr	r1, [pc, #372]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004fde:	1d3b      	adds	r3, r7, #4
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d059      	beq.n	800509c <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fe8:	f7fc fe14 	bl	8001c14 <HAL_GetTick>
 8004fec:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ff0:	e00a      	b.n	8005008 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ff2:	f7fc fe0f 	bl	8001c14 <HAL_GetTick>
 8004ff6:	4602      	mov	r2, r0
 8004ff8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8004ffc:	1ad3      	subs	r3, r2, r3
 8004ffe:	2b64      	cmp	r3, #100	; 0x64
 8005000:	d902      	bls.n	8005008 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005002:	2303      	movs	r3, #3
 8005004:	f000 be29 	b.w	8005c5a <HAL_RCC_OscConfig+0xe02>
 8005008:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800500c:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005010:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8005014:	fa93 f3a3 	rbit	r3, r3
 8005018:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 800501c:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005020:	fab3 f383 	clz	r3, r3
 8005024:	b2db      	uxtb	r3, r3
 8005026:	095b      	lsrs	r3, r3, #5
 8005028:	b2db      	uxtb	r3, r3
 800502a:	f043 0301 	orr.w	r3, r3, #1
 800502e:	b2db      	uxtb	r3, r3
 8005030:	2b01      	cmp	r3, #1
 8005032:	d102      	bne.n	800503a <HAL_RCC_OscConfig+0x1e2>
 8005034:	4b46      	ldr	r3, [pc, #280]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	e015      	b.n	8005066 <HAL_RCC_OscConfig+0x20e>
 800503a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800503e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005042:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8005046:	fa93 f3a3 	rbit	r3, r3
 800504a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 800504e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005052:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8005056:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 800505a:	fa93 f3a3 	rbit	r3, r3
 800505e:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8005062:	4b3b      	ldr	r3, [pc, #236]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8005064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005066:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800506a:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 800506e:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8005072:	fa92 f2a2 	rbit	r2, r2
 8005076:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 800507a:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 800507e:	fab2 f282 	clz	r2, r2
 8005082:	b2d2      	uxtb	r2, r2
 8005084:	f042 0220 	orr.w	r2, r2, #32
 8005088:	b2d2      	uxtb	r2, r2
 800508a:	f002 021f 	and.w	r2, r2, #31
 800508e:	2101      	movs	r1, #1
 8005090:	fa01 f202 	lsl.w	r2, r1, r2
 8005094:	4013      	ands	r3, r2
 8005096:	2b00      	cmp	r3, #0
 8005098:	d0ab      	beq.n	8004ff2 <HAL_RCC_OscConfig+0x19a>
 800509a:	e05c      	b.n	8005156 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800509c:	f7fc fdba 	bl	8001c14 <HAL_GetTick>
 80050a0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050a4:	e00a      	b.n	80050bc <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80050a6:	f7fc fdb5 	bl	8001c14 <HAL_GetTick>
 80050aa:	4602      	mov	r2, r0
 80050ac:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	2b64      	cmp	r3, #100	; 0x64
 80050b4:	d902      	bls.n	80050bc <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 80050b6:	2303      	movs	r3, #3
 80050b8:	f000 bdcf 	b.w	8005c5a <HAL_RCC_OscConfig+0xe02>
 80050bc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80050c0:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c4:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 80050c8:	fa93 f3a3 	rbit	r3, r3
 80050cc:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 80050d0:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80050d4:	fab3 f383 	clz	r3, r3
 80050d8:	b2db      	uxtb	r3, r3
 80050da:	095b      	lsrs	r3, r3, #5
 80050dc:	b2db      	uxtb	r3, r3
 80050de:	f043 0301 	orr.w	r3, r3, #1
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d102      	bne.n	80050ee <HAL_RCC_OscConfig+0x296>
 80050e8:	4b19      	ldr	r3, [pc, #100]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	e015      	b.n	800511a <HAL_RCC_OscConfig+0x2c2>
 80050ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80050f2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050f6:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80050fa:	fa93 f3a3 	rbit	r3, r3
 80050fe:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8005102:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005106:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800510a:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 800510e:	fa93 f3a3 	rbit	r3, r3
 8005112:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8005116:	4b0e      	ldr	r3, [pc, #56]	; (8005150 <HAL_RCC_OscConfig+0x2f8>)
 8005118:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800511a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800511e:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8005122:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8005126:	fa92 f2a2 	rbit	r2, r2
 800512a:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 800512e:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8005132:	fab2 f282 	clz	r2, r2
 8005136:	b2d2      	uxtb	r2, r2
 8005138:	f042 0220 	orr.w	r2, r2, #32
 800513c:	b2d2      	uxtb	r2, r2
 800513e:	f002 021f 	and.w	r2, r2, #31
 8005142:	2101      	movs	r1, #1
 8005144:	fa01 f202 	lsl.w	r2, r1, r2
 8005148:	4013      	ands	r3, r2
 800514a:	2b00      	cmp	r3, #0
 800514c:	d1ab      	bne.n	80050a6 <HAL_RCC_OscConfig+0x24e>
 800514e:	e002      	b.n	8005156 <HAL_RCC_OscConfig+0x2fe>
 8005150:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005154:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005156:	1d3b      	adds	r3, r7, #4
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f003 0302 	and.w	r3, r3, #2
 8005160:	2b00      	cmp	r3, #0
 8005162:	f000 816f 	beq.w	8005444 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8005166:	4bd0      	ldr	r3, [pc, #832]	; (80054a8 <HAL_RCC_OscConfig+0x650>)
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f003 030c 	and.w	r3, r3, #12
 800516e:	2b00      	cmp	r3, #0
 8005170:	d00b      	beq.n	800518a <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8005172:	4bcd      	ldr	r3, [pc, #820]	; (80054a8 <HAL_RCC_OscConfig+0x650>)
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	f003 030c 	and.w	r3, r3, #12
 800517a:	2b08      	cmp	r3, #8
 800517c:	d16c      	bne.n	8005258 <HAL_RCC_OscConfig+0x400>
 800517e:	4bca      	ldr	r3, [pc, #808]	; (80054a8 <HAL_RCC_OscConfig+0x650>)
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005186:	2b00      	cmp	r3, #0
 8005188:	d166      	bne.n	8005258 <HAL_RCC_OscConfig+0x400>
 800518a:	2302      	movs	r3, #2
 800518c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005190:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8005194:	fa93 f3a3 	rbit	r3, r3
 8005198:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800519c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051a0:	fab3 f383 	clz	r3, r3
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	095b      	lsrs	r3, r3, #5
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	f043 0301 	orr.w	r3, r3, #1
 80051ae:	b2db      	uxtb	r3, r3
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d102      	bne.n	80051ba <HAL_RCC_OscConfig+0x362>
 80051b4:	4bbc      	ldr	r3, [pc, #752]	; (80054a8 <HAL_RCC_OscConfig+0x650>)
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	e013      	b.n	80051e2 <HAL_RCC_OscConfig+0x38a>
 80051ba:	2302      	movs	r3, #2
 80051bc:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80051c0:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80051c4:	fa93 f3a3 	rbit	r3, r3
 80051c8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80051cc:	2302      	movs	r3, #2
 80051ce:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80051d2:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 80051d6:	fa93 f3a3 	rbit	r3, r3
 80051da:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 80051de:	4bb2      	ldr	r3, [pc, #712]	; (80054a8 <HAL_RCC_OscConfig+0x650>)
 80051e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e2:	2202      	movs	r2, #2
 80051e4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 80051e8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80051ec:	fa92 f2a2 	rbit	r2, r2
 80051f0:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 80051f4:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80051f8:	fab2 f282 	clz	r2, r2
 80051fc:	b2d2      	uxtb	r2, r2
 80051fe:	f042 0220 	orr.w	r2, r2, #32
 8005202:	b2d2      	uxtb	r2, r2
 8005204:	f002 021f 	and.w	r2, r2, #31
 8005208:	2101      	movs	r1, #1
 800520a:	fa01 f202 	lsl.w	r2, r1, r2
 800520e:	4013      	ands	r3, r2
 8005210:	2b00      	cmp	r3, #0
 8005212:	d007      	beq.n	8005224 <HAL_RCC_OscConfig+0x3cc>
 8005214:	1d3b      	adds	r3, r7, #4
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	691b      	ldr	r3, [r3, #16]
 800521a:	2b01      	cmp	r3, #1
 800521c:	d002      	beq.n	8005224 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	f000 bd1b 	b.w	8005c5a <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005224:	4ba0      	ldr	r3, [pc, #640]	; (80054a8 <HAL_RCC_OscConfig+0x650>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800522c:	1d3b      	adds	r3, r7, #4
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	695b      	ldr	r3, [r3, #20]
 8005232:	21f8      	movs	r1, #248	; 0xf8
 8005234:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005238:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 800523c:	fa91 f1a1 	rbit	r1, r1
 8005240:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8005244:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8005248:	fab1 f181 	clz	r1, r1
 800524c:	b2c9      	uxtb	r1, r1
 800524e:	408b      	lsls	r3, r1
 8005250:	4995      	ldr	r1, [pc, #596]	; (80054a8 <HAL_RCC_OscConfig+0x650>)
 8005252:	4313      	orrs	r3, r2
 8005254:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005256:	e0f5      	b.n	8005444 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005258:	1d3b      	adds	r3, r7, #4
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	691b      	ldr	r3, [r3, #16]
 800525e:	2b00      	cmp	r3, #0
 8005260:	f000 8085 	beq.w	800536e <HAL_RCC_OscConfig+0x516>
 8005264:	2301      	movs	r3, #1
 8005266:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800526a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800526e:	fa93 f3a3 	rbit	r3, r3
 8005272:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8005276:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800527a:	fab3 f383 	clz	r3, r3
 800527e:	b2db      	uxtb	r3, r3
 8005280:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005284:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005288:	009b      	lsls	r3, r3, #2
 800528a:	461a      	mov	r2, r3
 800528c:	2301      	movs	r3, #1
 800528e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005290:	f7fc fcc0 	bl	8001c14 <HAL_GetTick>
 8005294:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005298:	e00a      	b.n	80052b0 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800529a:	f7fc fcbb 	bl	8001c14 <HAL_GetTick>
 800529e:	4602      	mov	r2, r0
 80052a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d902      	bls.n	80052b0 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	f000 bcd5 	b.w	8005c5a <HAL_RCC_OscConfig+0xe02>
 80052b0:	2302      	movs	r3, #2
 80052b2:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052b6:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 80052ba:	fa93 f3a3 	rbit	r3, r3
 80052be:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 80052c2:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052c6:	fab3 f383 	clz	r3, r3
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	095b      	lsrs	r3, r3, #5
 80052ce:	b2db      	uxtb	r3, r3
 80052d0:	f043 0301 	orr.w	r3, r3, #1
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	2b01      	cmp	r3, #1
 80052d8:	d102      	bne.n	80052e0 <HAL_RCC_OscConfig+0x488>
 80052da:	4b73      	ldr	r3, [pc, #460]	; (80054a8 <HAL_RCC_OscConfig+0x650>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	e013      	b.n	8005308 <HAL_RCC_OscConfig+0x4b0>
 80052e0:	2302      	movs	r3, #2
 80052e2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80052e6:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 80052ea:	fa93 f3a3 	rbit	r3, r3
 80052ee:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80052f2:	2302      	movs	r3, #2
 80052f4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80052f8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80052fc:	fa93 f3a3 	rbit	r3, r3
 8005300:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8005304:	4b68      	ldr	r3, [pc, #416]	; (80054a8 <HAL_RCC_OscConfig+0x650>)
 8005306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005308:	2202      	movs	r2, #2
 800530a:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 800530e:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8005312:	fa92 f2a2 	rbit	r2, r2
 8005316:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 800531a:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 800531e:	fab2 f282 	clz	r2, r2
 8005322:	b2d2      	uxtb	r2, r2
 8005324:	f042 0220 	orr.w	r2, r2, #32
 8005328:	b2d2      	uxtb	r2, r2
 800532a:	f002 021f 	and.w	r2, r2, #31
 800532e:	2101      	movs	r1, #1
 8005330:	fa01 f202 	lsl.w	r2, r1, r2
 8005334:	4013      	ands	r3, r2
 8005336:	2b00      	cmp	r3, #0
 8005338:	d0af      	beq.n	800529a <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800533a:	4b5b      	ldr	r3, [pc, #364]	; (80054a8 <HAL_RCC_OscConfig+0x650>)
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005342:	1d3b      	adds	r3, r7, #4
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	695b      	ldr	r3, [r3, #20]
 8005348:	21f8      	movs	r1, #248	; 0xf8
 800534a:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800534e:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8005352:	fa91 f1a1 	rbit	r1, r1
 8005356:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 800535a:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 800535e:	fab1 f181 	clz	r1, r1
 8005362:	b2c9      	uxtb	r1, r1
 8005364:	408b      	lsls	r3, r1
 8005366:	4950      	ldr	r1, [pc, #320]	; (80054a8 <HAL_RCC_OscConfig+0x650>)
 8005368:	4313      	orrs	r3, r2
 800536a:	600b      	str	r3, [r1, #0]
 800536c:	e06a      	b.n	8005444 <HAL_RCC_OscConfig+0x5ec>
 800536e:	2301      	movs	r3, #1
 8005370:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005374:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005378:	fa93 f3a3 	rbit	r3, r3
 800537c:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8005380:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005384:	fab3 f383 	clz	r3, r3
 8005388:	b2db      	uxtb	r3, r3
 800538a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800538e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	461a      	mov	r2, r3
 8005396:	2300      	movs	r3, #0
 8005398:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800539a:	f7fc fc3b 	bl	8001c14 <HAL_GetTick>
 800539e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053a2:	e00a      	b.n	80053ba <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80053a4:	f7fc fc36 	bl	8001c14 <HAL_GetTick>
 80053a8:	4602      	mov	r2, r0
 80053aa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80053ae:	1ad3      	subs	r3, r2, r3
 80053b0:	2b02      	cmp	r3, #2
 80053b2:	d902      	bls.n	80053ba <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 80053b4:	2303      	movs	r3, #3
 80053b6:	f000 bc50 	b.w	8005c5a <HAL_RCC_OscConfig+0xe02>
 80053ba:	2302      	movs	r3, #2
 80053bc:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053c0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 80053c4:	fa93 f3a3 	rbit	r3, r3
 80053c8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 80053cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80053d0:	fab3 f383 	clz	r3, r3
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	095b      	lsrs	r3, r3, #5
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	f043 0301 	orr.w	r3, r3, #1
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	d102      	bne.n	80053ea <HAL_RCC_OscConfig+0x592>
 80053e4:	4b30      	ldr	r3, [pc, #192]	; (80054a8 <HAL_RCC_OscConfig+0x650>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	e013      	b.n	8005412 <HAL_RCC_OscConfig+0x5ba>
 80053ea:	2302      	movs	r3, #2
 80053ec:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053f0:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80053f4:	fa93 f3a3 	rbit	r3, r3
 80053f8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80053fc:	2302      	movs	r3, #2
 80053fe:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005402:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005406:	fa93 f3a3 	rbit	r3, r3
 800540a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 800540e:	4b26      	ldr	r3, [pc, #152]	; (80054a8 <HAL_RCC_OscConfig+0x650>)
 8005410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005412:	2202      	movs	r2, #2
 8005414:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 8005418:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800541c:	fa92 f2a2 	rbit	r2, r2
 8005420:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8005424:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 8005428:	fab2 f282 	clz	r2, r2
 800542c:	b2d2      	uxtb	r2, r2
 800542e:	f042 0220 	orr.w	r2, r2, #32
 8005432:	b2d2      	uxtb	r2, r2
 8005434:	f002 021f 	and.w	r2, r2, #31
 8005438:	2101      	movs	r1, #1
 800543a:	fa01 f202 	lsl.w	r2, r1, r2
 800543e:	4013      	ands	r3, r2
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1af      	bne.n	80053a4 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005444:	1d3b      	adds	r3, r7, #4
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f003 0308 	and.w	r3, r3, #8
 800544e:	2b00      	cmp	r3, #0
 8005450:	f000 80da 	beq.w	8005608 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005454:	1d3b      	adds	r3, r7, #4
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	699b      	ldr	r3, [r3, #24]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d069      	beq.n	8005532 <HAL_RCC_OscConfig+0x6da>
 800545e:	2301      	movs	r3, #1
 8005460:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005464:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005468:	fa93 f3a3 	rbit	r3, r3
 800546c:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005470:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005474:	fab3 f383 	clz	r3, r3
 8005478:	b2db      	uxtb	r3, r3
 800547a:	461a      	mov	r2, r3
 800547c:	4b0b      	ldr	r3, [pc, #44]	; (80054ac <HAL_RCC_OscConfig+0x654>)
 800547e:	4413      	add	r3, r2
 8005480:	009b      	lsls	r3, r3, #2
 8005482:	461a      	mov	r2, r3
 8005484:	2301      	movs	r3, #1
 8005486:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005488:	f7fc fbc4 	bl	8001c14 <HAL_GetTick>
 800548c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005490:	e00e      	b.n	80054b0 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005492:	f7fc fbbf 	bl	8001c14 <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800549c:	1ad3      	subs	r3, r2, r3
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d906      	bls.n	80054b0 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e3d9      	b.n	8005c5a <HAL_RCC_OscConfig+0xe02>
 80054a6:	bf00      	nop
 80054a8:	40021000 	.word	0x40021000
 80054ac:	10908120 	.word	0x10908120
 80054b0:	2302      	movs	r3, #2
 80054b2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054b6:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80054ba:	fa93 f3a3 	rbit	r3, r3
 80054be:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80054c2:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80054c6:	2202      	movs	r2, #2
 80054c8:	601a      	str	r2, [r3, #0]
 80054ca:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	fa93 f2a3 	rbit	r2, r3
 80054d4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80054d8:	601a      	str	r2, [r3, #0]
 80054da:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80054de:	2202      	movs	r2, #2
 80054e0:	601a      	str	r2, [r3, #0]
 80054e2:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	fa93 f2a3 	rbit	r2, r3
 80054ec:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80054f0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054f2:	4ba5      	ldr	r3, [pc, #660]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 80054f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80054f6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80054fa:	2102      	movs	r1, #2
 80054fc:	6019      	str	r1, [r3, #0]
 80054fe:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	fa93 f1a3 	rbit	r1, r3
 8005508:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800550c:	6019      	str	r1, [r3, #0]
  return result;
 800550e:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	fab3 f383 	clz	r3, r3
 8005518:	b2db      	uxtb	r3, r3
 800551a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800551e:	b2db      	uxtb	r3, r3
 8005520:	f003 031f 	and.w	r3, r3, #31
 8005524:	2101      	movs	r1, #1
 8005526:	fa01 f303 	lsl.w	r3, r1, r3
 800552a:	4013      	ands	r3, r2
 800552c:	2b00      	cmp	r3, #0
 800552e:	d0b0      	beq.n	8005492 <HAL_RCC_OscConfig+0x63a>
 8005530:	e06a      	b.n	8005608 <HAL_RCC_OscConfig+0x7b0>
 8005532:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005536:	2201      	movs	r2, #1
 8005538:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800553a:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	fa93 f2a3 	rbit	r2, r3
 8005544:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005548:	601a      	str	r2, [r3, #0]
  return result;
 800554a:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800554e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005550:	fab3 f383 	clz	r3, r3
 8005554:	b2db      	uxtb	r3, r3
 8005556:	461a      	mov	r2, r3
 8005558:	4b8c      	ldr	r3, [pc, #560]	; (800578c <HAL_RCC_OscConfig+0x934>)
 800555a:	4413      	add	r3, r2
 800555c:	009b      	lsls	r3, r3, #2
 800555e:	461a      	mov	r2, r3
 8005560:	2300      	movs	r3, #0
 8005562:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005564:	f7fc fb56 	bl	8001c14 <HAL_GetTick>
 8005568:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800556c:	e009      	b.n	8005582 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800556e:	f7fc fb51 	bl	8001c14 <HAL_GetTick>
 8005572:	4602      	mov	r2, r0
 8005574:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b02      	cmp	r3, #2
 800557c:	d901      	bls.n	8005582 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e36b      	b.n	8005c5a <HAL_RCC_OscConfig+0xe02>
 8005582:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005586:	2202      	movs	r2, #2
 8005588:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800558a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	fa93 f2a3 	rbit	r2, r3
 8005594:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005598:	601a      	str	r2, [r3, #0]
 800559a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800559e:	2202      	movs	r2, #2
 80055a0:	601a      	str	r2, [r3, #0]
 80055a2:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	fa93 f2a3 	rbit	r2, r3
 80055ac:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80055b0:	601a      	str	r2, [r3, #0]
 80055b2:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80055b6:	2202      	movs	r2, #2
 80055b8:	601a      	str	r2, [r3, #0]
 80055ba:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	fa93 f2a3 	rbit	r2, r3
 80055c4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80055c8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055ca:	4b6f      	ldr	r3, [pc, #444]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 80055cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80055ce:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80055d2:	2102      	movs	r1, #2
 80055d4:	6019      	str	r1, [r3, #0]
 80055d6:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	fa93 f1a3 	rbit	r1, r3
 80055e0:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80055e4:	6019      	str	r1, [r3, #0]
  return result;
 80055e6:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	fab3 f383 	clz	r3, r3
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	f003 031f 	and.w	r3, r3, #31
 80055fc:	2101      	movs	r1, #1
 80055fe:	fa01 f303 	lsl.w	r3, r1, r3
 8005602:	4013      	ands	r3, r2
 8005604:	2b00      	cmp	r3, #0
 8005606:	d1b2      	bne.n	800556e <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005608:	1d3b      	adds	r3, r7, #4
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 0304 	and.w	r3, r3, #4
 8005612:	2b00      	cmp	r3, #0
 8005614:	f000 8158 	beq.w	80058c8 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005618:	2300      	movs	r3, #0
 800561a:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800561e:	4b5a      	ldr	r3, [pc, #360]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 8005620:	69db      	ldr	r3, [r3, #28]
 8005622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d112      	bne.n	8005650 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800562a:	4b57      	ldr	r3, [pc, #348]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 800562c:	69db      	ldr	r3, [r3, #28]
 800562e:	4a56      	ldr	r2, [pc, #344]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 8005630:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005634:	61d3      	str	r3, [r2, #28]
 8005636:	4b54      	ldr	r3, [pc, #336]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 8005638:	69db      	ldr	r3, [r3, #28]
 800563a:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800563e:	f107 0308 	add.w	r3, r7, #8
 8005642:	601a      	str	r2, [r3, #0]
 8005644:	f107 0308 	add.w	r3, r7, #8
 8005648:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800564a:	2301      	movs	r3, #1
 800564c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005650:	4b4f      	ldr	r3, [pc, #316]	; (8005790 <HAL_RCC_OscConfig+0x938>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005658:	2b00      	cmp	r3, #0
 800565a:	d11a      	bne.n	8005692 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800565c:	4b4c      	ldr	r3, [pc, #304]	; (8005790 <HAL_RCC_OscConfig+0x938>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a4b      	ldr	r2, [pc, #300]	; (8005790 <HAL_RCC_OscConfig+0x938>)
 8005662:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005666:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005668:	f7fc fad4 	bl	8001c14 <HAL_GetTick>
 800566c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005670:	e009      	b.n	8005686 <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005672:	f7fc facf 	bl	8001c14 <HAL_GetTick>
 8005676:	4602      	mov	r2, r0
 8005678:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800567c:	1ad3      	subs	r3, r2, r3
 800567e:	2b64      	cmp	r3, #100	; 0x64
 8005680:	d901      	bls.n	8005686 <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	e2e9      	b.n	8005c5a <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005686:	4b42      	ldr	r3, [pc, #264]	; (8005790 <HAL_RCC_OscConfig+0x938>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800568e:	2b00      	cmp	r3, #0
 8005690:	d0ef      	beq.n	8005672 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005692:	1d3b      	adds	r3, r7, #4
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	2b01      	cmp	r3, #1
 800569a:	d106      	bne.n	80056aa <HAL_RCC_OscConfig+0x852>
 800569c:	4b3a      	ldr	r3, [pc, #232]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 800569e:	6a1b      	ldr	r3, [r3, #32]
 80056a0:	4a39      	ldr	r2, [pc, #228]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 80056a2:	f043 0301 	orr.w	r3, r3, #1
 80056a6:	6213      	str	r3, [r2, #32]
 80056a8:	e02f      	b.n	800570a <HAL_RCC_OscConfig+0x8b2>
 80056aa:	1d3b      	adds	r3, r7, #4
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d10c      	bne.n	80056ce <HAL_RCC_OscConfig+0x876>
 80056b4:	4b34      	ldr	r3, [pc, #208]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 80056b6:	6a1b      	ldr	r3, [r3, #32]
 80056b8:	4a33      	ldr	r2, [pc, #204]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 80056ba:	f023 0301 	bic.w	r3, r3, #1
 80056be:	6213      	str	r3, [r2, #32]
 80056c0:	4b31      	ldr	r3, [pc, #196]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 80056c2:	6a1b      	ldr	r3, [r3, #32]
 80056c4:	4a30      	ldr	r2, [pc, #192]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 80056c6:	f023 0304 	bic.w	r3, r3, #4
 80056ca:	6213      	str	r3, [r2, #32]
 80056cc:	e01d      	b.n	800570a <HAL_RCC_OscConfig+0x8b2>
 80056ce:	1d3b      	adds	r3, r7, #4
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	68db      	ldr	r3, [r3, #12]
 80056d4:	2b05      	cmp	r3, #5
 80056d6:	d10c      	bne.n	80056f2 <HAL_RCC_OscConfig+0x89a>
 80056d8:	4b2b      	ldr	r3, [pc, #172]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 80056da:	6a1b      	ldr	r3, [r3, #32]
 80056dc:	4a2a      	ldr	r2, [pc, #168]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 80056de:	f043 0304 	orr.w	r3, r3, #4
 80056e2:	6213      	str	r3, [r2, #32]
 80056e4:	4b28      	ldr	r3, [pc, #160]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 80056e6:	6a1b      	ldr	r3, [r3, #32]
 80056e8:	4a27      	ldr	r2, [pc, #156]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 80056ea:	f043 0301 	orr.w	r3, r3, #1
 80056ee:	6213      	str	r3, [r2, #32]
 80056f0:	e00b      	b.n	800570a <HAL_RCC_OscConfig+0x8b2>
 80056f2:	4b25      	ldr	r3, [pc, #148]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 80056f4:	6a1b      	ldr	r3, [r3, #32]
 80056f6:	4a24      	ldr	r2, [pc, #144]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 80056f8:	f023 0301 	bic.w	r3, r3, #1
 80056fc:	6213      	str	r3, [r2, #32]
 80056fe:	4b22      	ldr	r3, [pc, #136]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 8005700:	6a1b      	ldr	r3, [r3, #32]
 8005702:	4a21      	ldr	r2, [pc, #132]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 8005704:	f023 0304 	bic.w	r3, r3, #4
 8005708:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800570a:	1d3b      	adds	r3, r7, #4
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	68db      	ldr	r3, [r3, #12]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d06b      	beq.n	80057ec <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005714:	f7fc fa7e 	bl	8001c14 <HAL_GetTick>
 8005718:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800571c:	e00b      	b.n	8005736 <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800571e:	f7fc fa79 	bl	8001c14 <HAL_GetTick>
 8005722:	4602      	mov	r2, r0
 8005724:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005728:	1ad3      	subs	r3, r2, r3
 800572a:	f241 3288 	movw	r2, #5000	; 0x1388
 800572e:	4293      	cmp	r3, r2
 8005730:	d901      	bls.n	8005736 <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8005732:	2303      	movs	r3, #3
 8005734:	e291      	b.n	8005c5a <HAL_RCC_OscConfig+0xe02>
 8005736:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800573a:	2202      	movs	r2, #2
 800573c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800573e:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	fa93 f2a3 	rbit	r2, r3
 8005748:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800574c:	601a      	str	r2, [r3, #0]
 800574e:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005752:	2202      	movs	r2, #2
 8005754:	601a      	str	r2, [r3, #0]
 8005756:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	fa93 f2a3 	rbit	r2, r3
 8005760:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005764:	601a      	str	r2, [r3, #0]
  return result;
 8005766:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800576a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800576c:	fab3 f383 	clz	r3, r3
 8005770:	b2db      	uxtb	r3, r3
 8005772:	095b      	lsrs	r3, r3, #5
 8005774:	b2db      	uxtb	r3, r3
 8005776:	f043 0302 	orr.w	r3, r3, #2
 800577a:	b2db      	uxtb	r3, r3
 800577c:	2b02      	cmp	r3, #2
 800577e:	d109      	bne.n	8005794 <HAL_RCC_OscConfig+0x93c>
 8005780:	4b01      	ldr	r3, [pc, #4]	; (8005788 <HAL_RCC_OscConfig+0x930>)
 8005782:	6a1b      	ldr	r3, [r3, #32]
 8005784:	e014      	b.n	80057b0 <HAL_RCC_OscConfig+0x958>
 8005786:	bf00      	nop
 8005788:	40021000 	.word	0x40021000
 800578c:	10908120 	.word	0x10908120
 8005790:	40007000 	.word	0x40007000
 8005794:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005798:	2202      	movs	r2, #2
 800579a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800579c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	fa93 f2a3 	rbit	r2, r3
 80057a6:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80057aa:	601a      	str	r2, [r3, #0]
 80057ac:	4bbb      	ldr	r3, [pc, #748]	; (8005a9c <HAL_RCC_OscConfig+0xc44>)
 80057ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057b0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80057b4:	2102      	movs	r1, #2
 80057b6:	6011      	str	r1, [r2, #0]
 80057b8:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80057bc:	6812      	ldr	r2, [r2, #0]
 80057be:	fa92 f1a2 	rbit	r1, r2
 80057c2:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80057c6:	6011      	str	r1, [r2, #0]
  return result;
 80057c8:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 80057cc:	6812      	ldr	r2, [r2, #0]
 80057ce:	fab2 f282 	clz	r2, r2
 80057d2:	b2d2      	uxtb	r2, r2
 80057d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057d8:	b2d2      	uxtb	r2, r2
 80057da:	f002 021f 	and.w	r2, r2, #31
 80057de:	2101      	movs	r1, #1
 80057e0:	fa01 f202 	lsl.w	r2, r1, r2
 80057e4:	4013      	ands	r3, r2
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d099      	beq.n	800571e <HAL_RCC_OscConfig+0x8c6>
 80057ea:	e063      	b.n	80058b4 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057ec:	f7fc fa12 	bl	8001c14 <HAL_GetTick>
 80057f0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80057f4:	e00b      	b.n	800580e <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80057f6:	f7fc fa0d 	bl	8001c14 <HAL_GetTick>
 80057fa:	4602      	mov	r2, r0
 80057fc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005800:	1ad3      	subs	r3, r2, r3
 8005802:	f241 3288 	movw	r2, #5000	; 0x1388
 8005806:	4293      	cmp	r3, r2
 8005808:	d901      	bls.n	800580e <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 800580a:	2303      	movs	r3, #3
 800580c:	e225      	b.n	8005c5a <HAL_RCC_OscConfig+0xe02>
 800580e:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005812:	2202      	movs	r2, #2
 8005814:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005816:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	fa93 f2a3 	rbit	r2, r3
 8005820:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005824:	601a      	str	r2, [r3, #0]
 8005826:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800582a:	2202      	movs	r2, #2
 800582c:	601a      	str	r2, [r3, #0]
 800582e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	fa93 f2a3 	rbit	r2, r3
 8005838:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800583c:	601a      	str	r2, [r3, #0]
  return result;
 800583e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005842:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005844:	fab3 f383 	clz	r3, r3
 8005848:	b2db      	uxtb	r3, r3
 800584a:	095b      	lsrs	r3, r3, #5
 800584c:	b2db      	uxtb	r3, r3
 800584e:	f043 0302 	orr.w	r3, r3, #2
 8005852:	b2db      	uxtb	r3, r3
 8005854:	2b02      	cmp	r3, #2
 8005856:	d102      	bne.n	800585e <HAL_RCC_OscConfig+0xa06>
 8005858:	4b90      	ldr	r3, [pc, #576]	; (8005a9c <HAL_RCC_OscConfig+0xc44>)
 800585a:	6a1b      	ldr	r3, [r3, #32]
 800585c:	e00d      	b.n	800587a <HAL_RCC_OscConfig+0xa22>
 800585e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005862:	2202      	movs	r2, #2
 8005864:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005866:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	fa93 f2a3 	rbit	r2, r3
 8005870:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8005874:	601a      	str	r2, [r3, #0]
 8005876:	4b89      	ldr	r3, [pc, #548]	; (8005a9c <HAL_RCC_OscConfig+0xc44>)
 8005878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800587a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800587e:	2102      	movs	r1, #2
 8005880:	6011      	str	r1, [r2, #0]
 8005882:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005886:	6812      	ldr	r2, [r2, #0]
 8005888:	fa92 f1a2 	rbit	r1, r2
 800588c:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005890:	6011      	str	r1, [r2, #0]
  return result;
 8005892:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005896:	6812      	ldr	r2, [r2, #0]
 8005898:	fab2 f282 	clz	r2, r2
 800589c:	b2d2      	uxtb	r2, r2
 800589e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80058a2:	b2d2      	uxtb	r2, r2
 80058a4:	f002 021f 	and.w	r2, r2, #31
 80058a8:	2101      	movs	r1, #1
 80058aa:	fa01 f202 	lsl.w	r2, r1, r2
 80058ae:	4013      	ands	r3, r2
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d1a0      	bne.n	80057f6 <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80058b4:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80058b8:	2b01      	cmp	r3, #1
 80058ba:	d105      	bne.n	80058c8 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058bc:	4b77      	ldr	r3, [pc, #476]	; (8005a9c <HAL_RCC_OscConfig+0xc44>)
 80058be:	69db      	ldr	r3, [r3, #28]
 80058c0:	4a76      	ldr	r2, [pc, #472]	; (8005a9c <HAL_RCC_OscConfig+0xc44>)
 80058c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80058c6:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058c8:	1d3b      	adds	r3, r7, #4
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	69db      	ldr	r3, [r3, #28]
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	f000 81c2 	beq.w	8005c58 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058d4:	4b71      	ldr	r3, [pc, #452]	; (8005a9c <HAL_RCC_OscConfig+0xc44>)
 80058d6:	685b      	ldr	r3, [r3, #4]
 80058d8:	f003 030c 	and.w	r3, r3, #12
 80058dc:	2b08      	cmp	r3, #8
 80058de:	f000 819c 	beq.w	8005c1a <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058e2:	1d3b      	adds	r3, r7, #4
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	69db      	ldr	r3, [r3, #28]
 80058e8:	2b02      	cmp	r3, #2
 80058ea:	f040 8114 	bne.w	8005b16 <HAL_RCC_OscConfig+0xcbe>
 80058ee:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80058f2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80058f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	fa93 f2a3 	rbit	r2, r3
 8005902:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005906:	601a      	str	r2, [r3, #0]
  return result;
 8005908:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800590c:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800590e:	fab3 f383 	clz	r3, r3
 8005912:	b2db      	uxtb	r3, r3
 8005914:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005918:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	461a      	mov	r2, r3
 8005920:	2300      	movs	r3, #0
 8005922:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005924:	f7fc f976 	bl	8001c14 <HAL_GetTick>
 8005928:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800592c:	e009      	b.n	8005942 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800592e:	f7fc f971 	bl	8001c14 <HAL_GetTick>
 8005932:	4602      	mov	r2, r0
 8005934:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	2b02      	cmp	r3, #2
 800593c:	d901      	bls.n	8005942 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e18b      	b.n	8005c5a <HAL_RCC_OscConfig+0xe02>
 8005942:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005946:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800594a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800594c:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	fa93 f2a3 	rbit	r2, r3
 8005956:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800595a:	601a      	str	r2, [r3, #0]
  return result;
 800595c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005960:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005962:	fab3 f383 	clz	r3, r3
 8005966:	b2db      	uxtb	r3, r3
 8005968:	095b      	lsrs	r3, r3, #5
 800596a:	b2db      	uxtb	r3, r3
 800596c:	f043 0301 	orr.w	r3, r3, #1
 8005970:	b2db      	uxtb	r3, r3
 8005972:	2b01      	cmp	r3, #1
 8005974:	d102      	bne.n	800597c <HAL_RCC_OscConfig+0xb24>
 8005976:	4b49      	ldr	r3, [pc, #292]	; (8005a9c <HAL_RCC_OscConfig+0xc44>)
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	e01b      	b.n	80059b4 <HAL_RCC_OscConfig+0xb5c>
 800597c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005980:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005984:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005986:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	fa93 f2a3 	rbit	r2, r3
 8005990:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005994:	601a      	str	r2, [r3, #0]
 8005996:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800599a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800599e:	601a      	str	r2, [r3, #0]
 80059a0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	fa93 f2a3 	rbit	r2, r3
 80059aa:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80059ae:	601a      	str	r2, [r3, #0]
 80059b0:	4b3a      	ldr	r3, [pc, #232]	; (8005a9c <HAL_RCC_OscConfig+0xc44>)
 80059b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059b4:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80059b8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80059bc:	6011      	str	r1, [r2, #0]
 80059be:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80059c2:	6812      	ldr	r2, [r2, #0]
 80059c4:	fa92 f1a2 	rbit	r1, r2
 80059c8:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80059cc:	6011      	str	r1, [r2, #0]
  return result;
 80059ce:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 80059d2:	6812      	ldr	r2, [r2, #0]
 80059d4:	fab2 f282 	clz	r2, r2
 80059d8:	b2d2      	uxtb	r2, r2
 80059da:	f042 0220 	orr.w	r2, r2, #32
 80059de:	b2d2      	uxtb	r2, r2
 80059e0:	f002 021f 	and.w	r2, r2, #31
 80059e4:	2101      	movs	r1, #1
 80059e6:	fa01 f202 	lsl.w	r2, r1, r2
 80059ea:	4013      	ands	r3, r2
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d19e      	bne.n	800592e <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80059f0:	4b2a      	ldr	r3, [pc, #168]	; (8005a9c <HAL_RCC_OscConfig+0xc44>)
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80059f8:	1d3b      	adds	r3, r7, #4
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80059fe:	1d3b      	adds	r3, r7, #4
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	6a1b      	ldr	r3, [r3, #32]
 8005a04:	430b      	orrs	r3, r1
 8005a06:	4925      	ldr	r1, [pc, #148]	; (8005a9c <HAL_RCC_OscConfig+0xc44>)
 8005a08:	4313      	orrs	r3, r2
 8005a0a:	604b      	str	r3, [r1, #4]
 8005a0c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005a10:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005a14:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a16:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	fa93 f2a3 	rbit	r2, r3
 8005a20:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005a24:	601a      	str	r2, [r3, #0]
  return result;
 8005a26:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005a2a:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a2c:	fab3 f383 	clz	r3, r3
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005a36:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	2301      	movs	r3, #1
 8005a40:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a42:	f7fc f8e7 	bl	8001c14 <HAL_GetTick>
 8005a46:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005a4a:	e009      	b.n	8005a60 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a4c:	f7fc f8e2 	bl	8001c14 <HAL_GetTick>
 8005a50:	4602      	mov	r2, r0
 8005a52:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a56:	1ad3      	subs	r3, r2, r3
 8005a58:	2b02      	cmp	r3, #2
 8005a5a:	d901      	bls.n	8005a60 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8005a5c:	2303      	movs	r3, #3
 8005a5e:	e0fc      	b.n	8005c5a <HAL_RCC_OscConfig+0xe02>
 8005a60:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005a64:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005a68:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a6a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	fa93 f2a3 	rbit	r2, r3
 8005a74:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005a78:	601a      	str	r2, [r3, #0]
  return result;
 8005a7a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8005a7e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005a80:	fab3 f383 	clz	r3, r3
 8005a84:	b2db      	uxtb	r3, r3
 8005a86:	095b      	lsrs	r3, r3, #5
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	f043 0301 	orr.w	r3, r3, #1
 8005a8e:	b2db      	uxtb	r3, r3
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d105      	bne.n	8005aa0 <HAL_RCC_OscConfig+0xc48>
 8005a94:	4b01      	ldr	r3, [pc, #4]	; (8005a9c <HAL_RCC_OscConfig+0xc44>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	e01e      	b.n	8005ad8 <HAL_RCC_OscConfig+0xc80>
 8005a9a:	bf00      	nop
 8005a9c:	40021000 	.word	0x40021000
 8005aa0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005aa4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005aa8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005aaa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	fa93 f2a3 	rbit	r2, r3
 8005ab4:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005ab8:	601a      	str	r2, [r3, #0]
 8005aba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005abe:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ac2:	601a      	str	r2, [r3, #0]
 8005ac4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	fa93 f2a3 	rbit	r2, r3
 8005ace:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8005ad2:	601a      	str	r2, [r3, #0]
 8005ad4:	4b63      	ldr	r3, [pc, #396]	; (8005c64 <HAL_RCC_OscConfig+0xe0c>)
 8005ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ad8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005adc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005ae0:	6011      	str	r1, [r2, #0]
 8005ae2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005ae6:	6812      	ldr	r2, [r2, #0]
 8005ae8:	fa92 f1a2 	rbit	r1, r2
 8005aec:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005af0:	6011      	str	r1, [r2, #0]
  return result;
 8005af2:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8005af6:	6812      	ldr	r2, [r2, #0]
 8005af8:	fab2 f282 	clz	r2, r2
 8005afc:	b2d2      	uxtb	r2, r2
 8005afe:	f042 0220 	orr.w	r2, r2, #32
 8005b02:	b2d2      	uxtb	r2, r2
 8005b04:	f002 021f 	and.w	r2, r2, #31
 8005b08:	2101      	movs	r1, #1
 8005b0a:	fa01 f202 	lsl.w	r2, r1, r2
 8005b0e:	4013      	ands	r3, r2
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d09b      	beq.n	8005a4c <HAL_RCC_OscConfig+0xbf4>
 8005b14:	e0a0      	b.n	8005c58 <HAL_RCC_OscConfig+0xe00>
 8005b16:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005b1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005b1e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b20:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	fa93 f2a3 	rbit	r2, r3
 8005b2a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005b2e:	601a      	str	r2, [r3, #0]
  return result;
 8005b30:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8005b34:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b36:	fab3 f383 	clz	r3, r3
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005b40:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005b44:	009b      	lsls	r3, r3, #2
 8005b46:	461a      	mov	r2, r3
 8005b48:	2300      	movs	r3, #0
 8005b4a:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b4c:	f7fc f862 	bl	8001c14 <HAL_GetTick>
 8005b50:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b54:	e009      	b.n	8005b6a <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005b56:	f7fc f85d 	bl	8001c14 <HAL_GetTick>
 8005b5a:	4602      	mov	r2, r0
 8005b5c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005b60:	1ad3      	subs	r3, r2, r3
 8005b62:	2b02      	cmp	r3, #2
 8005b64:	d901      	bls.n	8005b6a <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8005b66:	2303      	movs	r3, #3
 8005b68:	e077      	b.n	8005c5a <HAL_RCC_OscConfig+0xe02>
 8005b6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005b6e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005b72:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b74:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	fa93 f2a3 	rbit	r2, r3
 8005b7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005b82:	601a      	str	r2, [r3, #0]
  return result;
 8005b84:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005b88:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b8a:	fab3 f383 	clz	r3, r3
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	095b      	lsrs	r3, r3, #5
 8005b92:	b2db      	uxtb	r3, r3
 8005b94:	f043 0301 	orr.w	r3, r3, #1
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d102      	bne.n	8005ba4 <HAL_RCC_OscConfig+0xd4c>
 8005b9e:	4b31      	ldr	r3, [pc, #196]	; (8005c64 <HAL_RCC_OscConfig+0xe0c>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	e01b      	b.n	8005bdc <HAL_RCC_OscConfig+0xd84>
 8005ba4:	f107 0320 	add.w	r3, r7, #32
 8005ba8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005bac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005bae:	f107 0320 	add.w	r3, r7, #32
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	fa93 f2a3 	rbit	r2, r3
 8005bb8:	f107 031c 	add.w	r3, r7, #28
 8005bbc:	601a      	str	r2, [r3, #0]
 8005bbe:	f107 0318 	add.w	r3, r7, #24
 8005bc2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005bc6:	601a      	str	r2, [r3, #0]
 8005bc8:	f107 0318 	add.w	r3, r7, #24
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	fa93 f2a3 	rbit	r2, r3
 8005bd2:	f107 0314 	add.w	r3, r7, #20
 8005bd6:	601a      	str	r2, [r3, #0]
 8005bd8:	4b22      	ldr	r3, [pc, #136]	; (8005c64 <HAL_RCC_OscConfig+0xe0c>)
 8005bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bdc:	f107 0210 	add.w	r2, r7, #16
 8005be0:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005be4:	6011      	str	r1, [r2, #0]
 8005be6:	f107 0210 	add.w	r2, r7, #16
 8005bea:	6812      	ldr	r2, [r2, #0]
 8005bec:	fa92 f1a2 	rbit	r1, r2
 8005bf0:	f107 020c 	add.w	r2, r7, #12
 8005bf4:	6011      	str	r1, [r2, #0]
  return result;
 8005bf6:	f107 020c 	add.w	r2, r7, #12
 8005bfa:	6812      	ldr	r2, [r2, #0]
 8005bfc:	fab2 f282 	clz	r2, r2
 8005c00:	b2d2      	uxtb	r2, r2
 8005c02:	f042 0220 	orr.w	r2, r2, #32
 8005c06:	b2d2      	uxtb	r2, r2
 8005c08:	f002 021f 	and.w	r2, r2, #31
 8005c0c:	2101      	movs	r1, #1
 8005c0e:	fa01 f202 	lsl.w	r2, r1, r2
 8005c12:	4013      	ands	r3, r2
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d19e      	bne.n	8005b56 <HAL_RCC_OscConfig+0xcfe>
 8005c18:	e01e      	b.n	8005c58 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c1a:	1d3b      	adds	r3, r7, #4
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	69db      	ldr	r3, [r3, #28]
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d101      	bne.n	8005c28 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e018      	b.n	8005c5a <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005c28:	4b0e      	ldr	r3, [pc, #56]	; (8005c64 <HAL_RCC_OscConfig+0xe0c>)
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005c30:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005c34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005c38:	1d3b      	adds	r3, r7, #4
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	6a1b      	ldr	r3, [r3, #32]
 8005c3e:	429a      	cmp	r2, r3
 8005c40:	d108      	bne.n	8005c54 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8005c42:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8005c46:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005c4a:	1d3b      	adds	r3, r7, #4
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8005c50:	429a      	cmp	r2, r3
 8005c52:	d001      	beq.n	8005c58 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8005c54:	2301      	movs	r3, #1
 8005c56:	e000      	b.n	8005c5a <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8005c58:	2300      	movs	r3, #0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}
 8005c64:	40021000 	.word	0x40021000

08005c68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b09e      	sub	sp, #120	; 0x78
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005c72:	2300      	movs	r3, #0
 8005c74:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d101      	bne.n	8005c80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e162      	b.n	8005f46 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005c80:	4b90      	ldr	r3, [pc, #576]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f003 0307 	and.w	r3, r3, #7
 8005c88:	683a      	ldr	r2, [r7, #0]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d910      	bls.n	8005cb0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c8e:	4b8d      	ldr	r3, [pc, #564]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f023 0207 	bic.w	r2, r3, #7
 8005c96:	498b      	ldr	r1, [pc, #556]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c9e:	4b89      	ldr	r3, [pc, #548]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0307 	and.w	r3, r3, #7
 8005ca6:	683a      	ldr	r2, [r7, #0]
 8005ca8:	429a      	cmp	r2, r3
 8005caa:	d001      	beq.n	8005cb0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	e14a      	b.n	8005f46 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 0302 	and.w	r3, r3, #2
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d008      	beq.n	8005cce <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cbc:	4b82      	ldr	r3, [pc, #520]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005cbe:	685b      	ldr	r3, [r3, #4]
 8005cc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	497f      	ldr	r1, [pc, #508]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 0301 	and.w	r3, r3, #1
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	f000 80dc 	beq.w	8005e94 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	2b01      	cmp	r3, #1
 8005ce2:	d13c      	bne.n	8005d5e <HAL_RCC_ClockConfig+0xf6>
 8005ce4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005ce8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cea:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005cec:	fa93 f3a3 	rbit	r3, r3
 8005cf0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8005cf2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cf4:	fab3 f383 	clz	r3, r3
 8005cf8:	b2db      	uxtb	r3, r3
 8005cfa:	095b      	lsrs	r3, r3, #5
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	f043 0301 	orr.w	r3, r3, #1
 8005d02:	b2db      	uxtb	r3, r3
 8005d04:	2b01      	cmp	r3, #1
 8005d06:	d102      	bne.n	8005d0e <HAL_RCC_ClockConfig+0xa6>
 8005d08:	4b6f      	ldr	r3, [pc, #444]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	e00f      	b.n	8005d2e <HAL_RCC_ClockConfig+0xc6>
 8005d0e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005d12:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d14:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005d16:	fa93 f3a3 	rbit	r3, r3
 8005d1a:	667b      	str	r3, [r7, #100]	; 0x64
 8005d1c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005d20:	663b      	str	r3, [r7, #96]	; 0x60
 8005d22:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005d24:	fa93 f3a3 	rbit	r3, r3
 8005d28:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d2a:	4b67      	ldr	r3, [pc, #412]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005d32:	65ba      	str	r2, [r7, #88]	; 0x58
 8005d34:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d36:	fa92 f2a2 	rbit	r2, r2
 8005d3a:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8005d3c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005d3e:	fab2 f282 	clz	r2, r2
 8005d42:	b2d2      	uxtb	r2, r2
 8005d44:	f042 0220 	orr.w	r2, r2, #32
 8005d48:	b2d2      	uxtb	r2, r2
 8005d4a:	f002 021f 	and.w	r2, r2, #31
 8005d4e:	2101      	movs	r1, #1
 8005d50:	fa01 f202 	lsl.w	r2, r1, r2
 8005d54:	4013      	ands	r3, r2
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d17b      	bne.n	8005e52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e0f3      	b.n	8005f46 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	685b      	ldr	r3, [r3, #4]
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d13c      	bne.n	8005de0 <HAL_RCC_ClockConfig+0x178>
 8005d66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d6a:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d6c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d6e:	fa93 f3a3 	rbit	r3, r3
 8005d72:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8005d74:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d76:	fab3 f383 	clz	r3, r3
 8005d7a:	b2db      	uxtb	r3, r3
 8005d7c:	095b      	lsrs	r3, r3, #5
 8005d7e:	b2db      	uxtb	r3, r3
 8005d80:	f043 0301 	orr.w	r3, r3, #1
 8005d84:	b2db      	uxtb	r3, r3
 8005d86:	2b01      	cmp	r3, #1
 8005d88:	d102      	bne.n	8005d90 <HAL_RCC_ClockConfig+0x128>
 8005d8a:	4b4f      	ldr	r3, [pc, #316]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	e00f      	b.n	8005db0 <HAL_RCC_ClockConfig+0x148>
 8005d90:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005d94:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d98:	fa93 f3a3 	rbit	r3, r3
 8005d9c:	647b      	str	r3, [r7, #68]	; 0x44
 8005d9e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005da2:	643b      	str	r3, [r7, #64]	; 0x40
 8005da4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005da6:	fa93 f3a3 	rbit	r3, r3
 8005daa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005dac:	4b46      	ldr	r3, [pc, #280]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005dae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005db0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005db4:	63ba      	str	r2, [r7, #56]	; 0x38
 8005db6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005db8:	fa92 f2a2 	rbit	r2, r2
 8005dbc:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8005dbe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005dc0:	fab2 f282 	clz	r2, r2
 8005dc4:	b2d2      	uxtb	r2, r2
 8005dc6:	f042 0220 	orr.w	r2, r2, #32
 8005dca:	b2d2      	uxtb	r2, r2
 8005dcc:	f002 021f 	and.w	r2, r2, #31
 8005dd0:	2101      	movs	r1, #1
 8005dd2:	fa01 f202 	lsl.w	r2, r1, r2
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d13a      	bne.n	8005e52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005ddc:	2301      	movs	r3, #1
 8005dde:	e0b2      	b.n	8005f46 <HAL_RCC_ClockConfig+0x2de>
 8005de0:	2302      	movs	r3, #2
 8005de2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005de4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005de6:	fa93 f3a3 	rbit	r3, r3
 8005dea:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8005dec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dee:	fab3 f383 	clz	r3, r3
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	095b      	lsrs	r3, r3, #5
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	f043 0301 	orr.w	r3, r3, #1
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	2b01      	cmp	r3, #1
 8005e00:	d102      	bne.n	8005e08 <HAL_RCC_ClockConfig+0x1a0>
 8005e02:	4b31      	ldr	r3, [pc, #196]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	e00d      	b.n	8005e24 <HAL_RCC_ClockConfig+0x1bc>
 8005e08:	2302      	movs	r3, #2
 8005e0a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e0e:	fa93 f3a3 	rbit	r3, r3
 8005e12:	627b      	str	r3, [r7, #36]	; 0x24
 8005e14:	2302      	movs	r3, #2
 8005e16:	623b      	str	r3, [r7, #32]
 8005e18:	6a3b      	ldr	r3, [r7, #32]
 8005e1a:	fa93 f3a3 	rbit	r3, r3
 8005e1e:	61fb      	str	r3, [r7, #28]
 8005e20:	4b29      	ldr	r3, [pc, #164]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e24:	2202      	movs	r2, #2
 8005e26:	61ba      	str	r2, [r7, #24]
 8005e28:	69ba      	ldr	r2, [r7, #24]
 8005e2a:	fa92 f2a2 	rbit	r2, r2
 8005e2e:	617a      	str	r2, [r7, #20]
  return result;
 8005e30:	697a      	ldr	r2, [r7, #20]
 8005e32:	fab2 f282 	clz	r2, r2
 8005e36:	b2d2      	uxtb	r2, r2
 8005e38:	f042 0220 	orr.w	r2, r2, #32
 8005e3c:	b2d2      	uxtb	r2, r2
 8005e3e:	f002 021f 	and.w	r2, r2, #31
 8005e42:	2101      	movs	r1, #1
 8005e44:	fa01 f202 	lsl.w	r2, r1, r2
 8005e48:	4013      	ands	r3, r2
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d101      	bne.n	8005e52 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e079      	b.n	8005f46 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005e52:	4b1d      	ldr	r3, [pc, #116]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005e54:	685b      	ldr	r3, [r3, #4]
 8005e56:	f023 0203 	bic.w	r2, r3, #3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	685b      	ldr	r3, [r3, #4]
 8005e5e:	491a      	ldr	r1, [pc, #104]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005e60:	4313      	orrs	r3, r2
 8005e62:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005e64:	f7fb fed6 	bl	8001c14 <HAL_GetTick>
 8005e68:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e6a:	e00a      	b.n	8005e82 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e6c:	f7fb fed2 	bl	8001c14 <HAL_GetTick>
 8005e70:	4602      	mov	r2, r0
 8005e72:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e74:	1ad3      	subs	r3, r2, r3
 8005e76:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d901      	bls.n	8005e82 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8005e7e:	2303      	movs	r3, #3
 8005e80:	e061      	b.n	8005f46 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e82:	4b11      	ldr	r3, [pc, #68]	; (8005ec8 <HAL_RCC_ClockConfig+0x260>)
 8005e84:	685b      	ldr	r3, [r3, #4]
 8005e86:	f003 020c 	and.w	r2, r3, #12
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	009b      	lsls	r3, r3, #2
 8005e90:	429a      	cmp	r2, r3
 8005e92:	d1eb      	bne.n	8005e6c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005e94:	4b0b      	ldr	r3, [pc, #44]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 0307 	and.w	r3, r3, #7
 8005e9c:	683a      	ldr	r2, [r7, #0]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d214      	bcs.n	8005ecc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005ea2:	4b08      	ldr	r3, [pc, #32]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f023 0207 	bic.w	r2, r3, #7
 8005eaa:	4906      	ldr	r1, [pc, #24]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005eb2:	4b04      	ldr	r3, [pc, #16]	; (8005ec4 <HAL_RCC_ClockConfig+0x25c>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 0307 	and.w	r3, r3, #7
 8005eba:	683a      	ldr	r2, [r7, #0]
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d005      	beq.n	8005ecc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	e040      	b.n	8005f46 <HAL_RCC_ClockConfig+0x2de>
 8005ec4:	40022000 	.word	0x40022000
 8005ec8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0304 	and.w	r3, r3, #4
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d008      	beq.n	8005eea <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005ed8:	4b1d      	ldr	r3, [pc, #116]	; (8005f50 <HAL_RCC_ClockConfig+0x2e8>)
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	68db      	ldr	r3, [r3, #12]
 8005ee4:	491a      	ldr	r1, [pc, #104]	; (8005f50 <HAL_RCC_ClockConfig+0x2e8>)
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f003 0308 	and.w	r3, r3, #8
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d009      	beq.n	8005f0a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005ef6:	4b16      	ldr	r3, [pc, #88]	; (8005f50 <HAL_RCC_ClockConfig+0x2e8>)
 8005ef8:	685b      	ldr	r3, [r3, #4]
 8005efa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	691b      	ldr	r3, [r3, #16]
 8005f02:	00db      	lsls	r3, r3, #3
 8005f04:	4912      	ldr	r1, [pc, #72]	; (8005f50 <HAL_RCC_ClockConfig+0x2e8>)
 8005f06:	4313      	orrs	r3, r2
 8005f08:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8005f0a:	f000 f829 	bl	8005f60 <HAL_RCC_GetSysClockFreq>
 8005f0e:	4601      	mov	r1, r0
 8005f10:	4b0f      	ldr	r3, [pc, #60]	; (8005f50 <HAL_RCC_ClockConfig+0x2e8>)
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f18:	22f0      	movs	r2, #240	; 0xf0
 8005f1a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f1c:	693a      	ldr	r2, [r7, #16]
 8005f1e:	fa92 f2a2 	rbit	r2, r2
 8005f22:	60fa      	str	r2, [r7, #12]
  return result;
 8005f24:	68fa      	ldr	r2, [r7, #12]
 8005f26:	fab2 f282 	clz	r2, r2
 8005f2a:	b2d2      	uxtb	r2, r2
 8005f2c:	40d3      	lsrs	r3, r2
 8005f2e:	4a09      	ldr	r2, [pc, #36]	; (8005f54 <HAL_RCC_ClockConfig+0x2ec>)
 8005f30:	5cd3      	ldrb	r3, [r2, r3]
 8005f32:	fa21 f303 	lsr.w	r3, r1, r3
 8005f36:	4a08      	ldr	r2, [pc, #32]	; (8005f58 <HAL_RCC_ClockConfig+0x2f0>)
 8005f38:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8005f3a:	4b08      	ldr	r3, [pc, #32]	; (8005f5c <HAL_RCC_ClockConfig+0x2f4>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4618      	mov	r0, r3
 8005f40:	f7fb fd80 	bl	8001a44 <HAL_InitTick>
  
  return HAL_OK;
 8005f44:	2300      	movs	r3, #0
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	3778      	adds	r7, #120	; 0x78
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	bd80      	pop	{r7, pc}
 8005f4e:	bf00      	nop
 8005f50:	40021000 	.word	0x40021000
 8005f54:	08009514 	.word	0x08009514
 8005f58:	20000000 	.word	0x20000000
 8005f5c:	20000004 	.word	0x20000004

08005f60 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005f60:	b480      	push	{r7}
 8005f62:	b08b      	sub	sp, #44	; 0x2c
 8005f64:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005f66:	2300      	movs	r3, #0
 8005f68:	61fb      	str	r3, [r7, #28]
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	61bb      	str	r3, [r7, #24]
 8005f6e:	2300      	movs	r3, #0
 8005f70:	627b      	str	r3, [r7, #36]	; 0x24
 8005f72:	2300      	movs	r3, #0
 8005f74:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005f76:	2300      	movs	r3, #0
 8005f78:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8005f7a:	4b29      	ldr	r3, [pc, #164]	; (8006020 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005f7c:	685b      	ldr	r3, [r3, #4]
 8005f7e:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005f80:	69fb      	ldr	r3, [r7, #28]
 8005f82:	f003 030c 	and.w	r3, r3, #12
 8005f86:	2b04      	cmp	r3, #4
 8005f88:	d002      	beq.n	8005f90 <HAL_RCC_GetSysClockFreq+0x30>
 8005f8a:	2b08      	cmp	r3, #8
 8005f8c:	d003      	beq.n	8005f96 <HAL_RCC_GetSysClockFreq+0x36>
 8005f8e:	e03c      	b.n	800600a <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005f90:	4b24      	ldr	r3, [pc, #144]	; (8006024 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005f92:	623b      	str	r3, [r7, #32]
      break;
 8005f94:	e03c      	b.n	8006010 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8005f96:	69fb      	ldr	r3, [r7, #28]
 8005f98:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005f9c:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8005fa0:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fa2:	68ba      	ldr	r2, [r7, #8]
 8005fa4:	fa92 f2a2 	rbit	r2, r2
 8005fa8:	607a      	str	r2, [r7, #4]
  return result;
 8005faa:	687a      	ldr	r2, [r7, #4]
 8005fac:	fab2 f282 	clz	r2, r2
 8005fb0:	b2d2      	uxtb	r2, r2
 8005fb2:	40d3      	lsrs	r3, r2
 8005fb4:	4a1c      	ldr	r2, [pc, #112]	; (8006028 <HAL_RCC_GetSysClockFreq+0xc8>)
 8005fb6:	5cd3      	ldrb	r3, [r2, r3]
 8005fb8:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8005fba:	4b19      	ldr	r3, [pc, #100]	; (8006020 <HAL_RCC_GetSysClockFreq+0xc0>)
 8005fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fbe:	f003 030f 	and.w	r3, r3, #15
 8005fc2:	220f      	movs	r2, #15
 8005fc4:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fc6:	693a      	ldr	r2, [r7, #16]
 8005fc8:	fa92 f2a2 	rbit	r2, r2
 8005fcc:	60fa      	str	r2, [r7, #12]
  return result;
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	fab2 f282 	clz	r2, r2
 8005fd4:	b2d2      	uxtb	r2, r2
 8005fd6:	40d3      	lsrs	r3, r2
 8005fd8:	4a14      	ldr	r2, [pc, #80]	; (800602c <HAL_RCC_GetSysClockFreq+0xcc>)
 8005fda:	5cd3      	ldrb	r3, [r2, r3]
 8005fdc:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8005fde:	69fb      	ldr	r3, [r7, #28]
 8005fe0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d008      	beq.n	8005ffa <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8005fe8:	4a0e      	ldr	r2, [pc, #56]	; (8006024 <HAL_RCC_GetSysClockFreq+0xc4>)
 8005fea:	69bb      	ldr	r3, [r7, #24]
 8005fec:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ff0:	697b      	ldr	r3, [r7, #20]
 8005ff2:	fb02 f303 	mul.w	r3, r2, r3
 8005ff6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ff8:	e004      	b.n	8006004 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	4a0c      	ldr	r2, [pc, #48]	; (8006030 <HAL_RCC_GetSysClockFreq+0xd0>)
 8005ffe:	fb02 f303 	mul.w	r3, r2, r3
 8006002:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8006004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006006:	623b      	str	r3, [r7, #32]
      break;
 8006008:	e002      	b.n	8006010 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800600a:	4b06      	ldr	r3, [pc, #24]	; (8006024 <HAL_RCC_GetSysClockFreq+0xc4>)
 800600c:	623b      	str	r3, [r7, #32]
      break;
 800600e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006010:	6a3b      	ldr	r3, [r7, #32]
}
 8006012:	4618      	mov	r0, r3
 8006014:	372c      	adds	r7, #44	; 0x2c
 8006016:	46bd      	mov	sp, r7
 8006018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800601c:	4770      	bx	lr
 800601e:	bf00      	nop
 8006020:	40021000 	.word	0x40021000
 8006024:	007a1200 	.word	0x007a1200
 8006028:	0800952c 	.word	0x0800952c
 800602c:	0800953c 	.word	0x0800953c
 8006030:	003d0900 	.word	0x003d0900

08006034 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006034:	b480      	push	{r7}
 8006036:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006038:	4b03      	ldr	r3, [pc, #12]	; (8006048 <HAL_RCC_GetHCLKFreq+0x14>)
 800603a:	681b      	ldr	r3, [r3, #0]
}
 800603c:	4618      	mov	r0, r3
 800603e:	46bd      	mov	sp, r7
 8006040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006044:	4770      	bx	lr
 8006046:	bf00      	nop
 8006048:	20000000 	.word	0x20000000

0800604c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800604c:	b580      	push	{r7, lr}
 800604e:	b082      	sub	sp, #8
 8006050:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8006052:	f7ff ffef 	bl	8006034 <HAL_RCC_GetHCLKFreq>
 8006056:	4601      	mov	r1, r0
 8006058:	4b0b      	ldr	r3, [pc, #44]	; (8006088 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006060:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8006064:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006066:	687a      	ldr	r2, [r7, #4]
 8006068:	fa92 f2a2 	rbit	r2, r2
 800606c:	603a      	str	r2, [r7, #0]
  return result;
 800606e:	683a      	ldr	r2, [r7, #0]
 8006070:	fab2 f282 	clz	r2, r2
 8006074:	b2d2      	uxtb	r2, r2
 8006076:	40d3      	lsrs	r3, r2
 8006078:	4a04      	ldr	r2, [pc, #16]	; (800608c <HAL_RCC_GetPCLK1Freq+0x40>)
 800607a:	5cd3      	ldrb	r3, [r2, r3]
 800607c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006080:	4618      	mov	r0, r3
 8006082:	3708      	adds	r7, #8
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}
 8006088:	40021000 	.word	0x40021000
 800608c:	08009524 	.word	0x08009524

08006090 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006090:	b480      	push	{r7}
 8006092:	b083      	sub	sp, #12
 8006094:	af00      	add	r7, sp, #0
 8006096:	6078      	str	r0, [r7, #4]
 8006098:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	220f      	movs	r2, #15
 800609e:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80060a0:	4b12      	ldr	r3, [pc, #72]	; (80060ec <HAL_RCC_GetClockConfig+0x5c>)
 80060a2:	685b      	ldr	r3, [r3, #4]
 80060a4:	f003 0203 	and.w	r2, r3, #3
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 80060ac:	4b0f      	ldr	r3, [pc, #60]	; (80060ec <HAL_RCC_GetClockConfig+0x5c>)
 80060ae:	685b      	ldr	r3, [r3, #4]
 80060b0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80060b8:	4b0c      	ldr	r3, [pc, #48]	; (80060ec <HAL_RCC_GetClockConfig+0x5c>)
 80060ba:	685b      	ldr	r3, [r3, #4]
 80060bc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80060c4:	4b09      	ldr	r3, [pc, #36]	; (80060ec <HAL_RCC_GetClockConfig+0x5c>)
 80060c6:	685b      	ldr	r3, [r3, #4]
 80060c8:	08db      	lsrs	r3, r3, #3
 80060ca:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80060d2:	4b07      	ldr	r3, [pc, #28]	; (80060f0 <HAL_RCC_GetClockConfig+0x60>)
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 0207 	and.w	r2, r3, #7
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	601a      	str	r2, [r3, #0]
}
 80060de:	bf00      	nop
 80060e0:	370c      	adds	r7, #12
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr
 80060ea:	bf00      	nop
 80060ec:	40021000 	.word	0x40021000
 80060f0:	40022000 	.word	0x40022000

080060f4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b092      	sub	sp, #72	; 0x48
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060fc:	2300      	movs	r3, #0
 80060fe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8006100:	2300      	movs	r3, #0
 8006102:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8006104:	2300      	movs	r3, #0
 8006106:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006112:	2b00      	cmp	r3, #0
 8006114:	f000 80d4 	beq.w	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006118:	4b4e      	ldr	r3, [pc, #312]	; (8006254 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800611a:	69db      	ldr	r3, [r3, #28]
 800611c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006120:	2b00      	cmp	r3, #0
 8006122:	d10e      	bne.n	8006142 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006124:	4b4b      	ldr	r3, [pc, #300]	; (8006254 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006126:	69db      	ldr	r3, [r3, #28]
 8006128:	4a4a      	ldr	r2, [pc, #296]	; (8006254 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800612a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800612e:	61d3      	str	r3, [r2, #28]
 8006130:	4b48      	ldr	r3, [pc, #288]	; (8006254 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006132:	69db      	ldr	r3, [r3, #28]
 8006134:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006138:	60bb      	str	r3, [r7, #8]
 800613a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800613c:	2301      	movs	r3, #1
 800613e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006142:	4b45      	ldr	r3, [pc, #276]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800614a:	2b00      	cmp	r3, #0
 800614c:	d118      	bne.n	8006180 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800614e:	4b42      	ldr	r3, [pc, #264]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a41      	ldr	r2, [pc, #260]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006154:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006158:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800615a:	f7fb fd5b 	bl	8001c14 <HAL_GetTick>
 800615e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006160:	e008      	b.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006162:	f7fb fd57 	bl	8001c14 <HAL_GetTick>
 8006166:	4602      	mov	r2, r0
 8006168:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800616a:	1ad3      	subs	r3, r2, r3
 800616c:	2b64      	cmp	r3, #100	; 0x64
 800616e:	d901      	bls.n	8006174 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8006170:	2303      	movs	r3, #3
 8006172:	e169      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006174:	4b38      	ldr	r3, [pc, #224]	; (8006258 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800617c:	2b00      	cmp	r3, #0
 800617e:	d0f0      	beq.n	8006162 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006180:	4b34      	ldr	r3, [pc, #208]	; (8006254 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006182:	6a1b      	ldr	r3, [r3, #32]
 8006184:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006188:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800618a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800618c:	2b00      	cmp	r3, #0
 800618e:	f000 8084 	beq.w	800629a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	685b      	ldr	r3, [r3, #4]
 8006196:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800619a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800619c:	429a      	cmp	r2, r3
 800619e:	d07c      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80061a0:	4b2c      	ldr	r3, [pc, #176]	; (8006254 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061a2:	6a1b      	ldr	r3, [r3, #32]
 80061a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80061a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80061aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80061ae:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80061b2:	fa93 f3a3 	rbit	r3, r3
 80061b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80061b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80061ba:	fab3 f383 	clz	r3, r3
 80061be:	b2db      	uxtb	r3, r3
 80061c0:	461a      	mov	r2, r3
 80061c2:	4b26      	ldr	r3, [pc, #152]	; (800625c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80061c4:	4413      	add	r3, r2
 80061c6:	009b      	lsls	r3, r3, #2
 80061c8:	461a      	mov	r2, r3
 80061ca:	2301      	movs	r3, #1
 80061cc:	6013      	str	r3, [r2, #0]
 80061ce:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80061d2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d6:	fa93 f3a3 	rbit	r3, r3
 80061da:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80061dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80061de:	fab3 f383 	clz	r3, r3
 80061e2:	b2db      	uxtb	r3, r3
 80061e4:	461a      	mov	r2, r3
 80061e6:	4b1d      	ldr	r3, [pc, #116]	; (800625c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80061e8:	4413      	add	r3, r2
 80061ea:	009b      	lsls	r3, r3, #2
 80061ec:	461a      	mov	r2, r3
 80061ee:	2300      	movs	r3, #0
 80061f0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80061f2:	4a18      	ldr	r2, [pc, #96]	; (8006254 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80061f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061f6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80061f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80061fa:	f003 0301 	and.w	r3, r3, #1
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d04b      	beq.n	800629a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006202:	f7fb fd07 	bl	8001c14 <HAL_GetTick>
 8006206:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006208:	e00a      	b.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800620a:	f7fb fd03 	bl	8001c14 <HAL_GetTick>
 800620e:	4602      	mov	r2, r0
 8006210:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006212:	1ad3      	subs	r3, r2, r3
 8006214:	f241 3288 	movw	r2, #5000	; 0x1388
 8006218:	4293      	cmp	r3, r2
 800621a:	d901      	bls.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800621c:	2303      	movs	r3, #3
 800621e:	e113      	b.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x354>
 8006220:	2302      	movs	r3, #2
 8006222:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006226:	fa93 f3a3 	rbit	r3, r3
 800622a:	627b      	str	r3, [r7, #36]	; 0x24
 800622c:	2302      	movs	r3, #2
 800622e:	623b      	str	r3, [r7, #32]
 8006230:	6a3b      	ldr	r3, [r7, #32]
 8006232:	fa93 f3a3 	rbit	r3, r3
 8006236:	61fb      	str	r3, [r7, #28]
  return result;
 8006238:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800623a:	fab3 f383 	clz	r3, r3
 800623e:	b2db      	uxtb	r3, r3
 8006240:	095b      	lsrs	r3, r3, #5
 8006242:	b2db      	uxtb	r3, r3
 8006244:	f043 0302 	orr.w	r3, r3, #2
 8006248:	b2db      	uxtb	r3, r3
 800624a:	2b02      	cmp	r3, #2
 800624c:	d108      	bne.n	8006260 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800624e:	4b01      	ldr	r3, [pc, #4]	; (8006254 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006250:	6a1b      	ldr	r3, [r3, #32]
 8006252:	e00d      	b.n	8006270 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8006254:	40021000 	.word	0x40021000
 8006258:	40007000 	.word	0x40007000
 800625c:	10908100 	.word	0x10908100
 8006260:	2302      	movs	r3, #2
 8006262:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	fa93 f3a3 	rbit	r3, r3
 800626a:	617b      	str	r3, [r7, #20]
 800626c:	4b78      	ldr	r3, [pc, #480]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800626e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006270:	2202      	movs	r2, #2
 8006272:	613a      	str	r2, [r7, #16]
 8006274:	693a      	ldr	r2, [r7, #16]
 8006276:	fa92 f2a2 	rbit	r2, r2
 800627a:	60fa      	str	r2, [r7, #12]
  return result;
 800627c:	68fa      	ldr	r2, [r7, #12]
 800627e:	fab2 f282 	clz	r2, r2
 8006282:	b2d2      	uxtb	r2, r2
 8006284:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006288:	b2d2      	uxtb	r2, r2
 800628a:	f002 021f 	and.w	r2, r2, #31
 800628e:	2101      	movs	r1, #1
 8006290:	fa01 f202 	lsl.w	r2, r1, r2
 8006294:	4013      	ands	r3, r2
 8006296:	2b00      	cmp	r3, #0
 8006298:	d0b7      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800629a:	4b6d      	ldr	r3, [pc, #436]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800629c:	6a1b      	ldr	r3, [r3, #32]
 800629e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	496a      	ldr	r1, [pc, #424]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062a8:	4313      	orrs	r3, r2
 80062aa:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80062ac:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d105      	bne.n	80062c0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80062b4:	4b66      	ldr	r3, [pc, #408]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062b6:	69db      	ldr	r3, [r3, #28]
 80062b8:	4a65      	ldr	r2, [pc, #404]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80062be:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f003 0301 	and.w	r3, r3, #1
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d008      	beq.n	80062de <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80062cc:	4b60      	ldr	r3, [pc, #384]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062d0:	f023 0203 	bic.w	r2, r3, #3
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	495d      	ldr	r1, [pc, #372]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062da:	4313      	orrs	r3, r2
 80062dc:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f003 0302 	and.w	r3, r3, #2
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d008      	beq.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80062ea:	4b59      	ldr	r3, [pc, #356]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ee:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	68db      	ldr	r3, [r3, #12]
 80062f6:	4956      	ldr	r1, [pc, #344]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80062f8:	4313      	orrs	r3, r2
 80062fa:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	f003 0304 	and.w	r3, r3, #4
 8006304:	2b00      	cmp	r3, #0
 8006306:	d008      	beq.n	800631a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006308:	4b51      	ldr	r3, [pc, #324]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800630a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800630c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	691b      	ldr	r3, [r3, #16]
 8006314:	494e      	ldr	r1, [pc, #312]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006316:	4313      	orrs	r3, r2
 8006318:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 0320 	and.w	r3, r3, #32
 8006322:	2b00      	cmp	r3, #0
 8006324:	d008      	beq.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006326:	4b4a      	ldr	r3, [pc, #296]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800632a:	f023 0210 	bic.w	r2, r3, #16
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	69db      	ldr	r3, [r3, #28]
 8006332:	4947      	ldr	r1, [pc, #284]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006334:	4313      	orrs	r3, r2
 8006336:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006340:	2b00      	cmp	r3, #0
 8006342:	d008      	beq.n	8006356 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006344:	4b42      	ldr	r3, [pc, #264]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006350:	493f      	ldr	r1, [pc, #252]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006352:	4313      	orrs	r3, r2
 8006354:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800635e:	2b00      	cmp	r3, #0
 8006360:	d008      	beq.n	8006374 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006362:	4b3b      	ldr	r3, [pc, #236]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006366:	f023 0220 	bic.w	r2, r3, #32
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6a1b      	ldr	r3, [r3, #32]
 800636e:	4938      	ldr	r1, [pc, #224]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006370:	4313      	orrs	r3, r2
 8006372:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f003 0308 	and.w	r3, r3, #8
 800637c:	2b00      	cmp	r3, #0
 800637e:	d008      	beq.n	8006392 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006380:	4b33      	ldr	r3, [pc, #204]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006382:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006384:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	695b      	ldr	r3, [r3, #20]
 800638c:	4930      	ldr	r1, [pc, #192]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800638e:	4313      	orrs	r3, r2
 8006390:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f003 0310 	and.w	r3, r3, #16
 800639a:	2b00      	cmp	r3, #0
 800639c:	d008      	beq.n	80063b0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800639e:	4b2c      	ldr	r3, [pc, #176]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063a2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	699b      	ldr	r3, [r3, #24]
 80063aa:	4929      	ldr	r1, [pc, #164]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063ac:	4313      	orrs	r3, r2
 80063ae:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d008      	beq.n	80063ce <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80063bc:	4b24      	ldr	r3, [pc, #144]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063be:	685b      	ldr	r3, [r3, #4]
 80063c0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c8:	4921      	ldr	r1, [pc, #132]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063ca:	4313      	orrs	r3, r2
 80063cc:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d008      	beq.n	80063ec <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80063da:	4b1d      	ldr	r3, [pc, #116]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063de:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063e6:	491a      	ldr	r1, [pc, #104]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063e8:	4313      	orrs	r3, r2
 80063ea:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d008      	beq.n	800640a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80063f8:	4b15      	ldr	r3, [pc, #84]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80063fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063fc:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006404:	4912      	ldr	r1, [pc, #72]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006406:	4313      	orrs	r3, r2
 8006408:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006412:	2b00      	cmp	r3, #0
 8006414:	d008      	beq.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006416:	4b0e      	ldr	r3, [pc, #56]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006418:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800641a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006422:	490b      	ldr	r1, [pc, #44]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006424:	4313      	orrs	r3, r2
 8006426:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006430:	2b00      	cmp	r3, #0
 8006432:	d008      	beq.n	8006446 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006434:	4b06      	ldr	r3, [pc, #24]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006436:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006438:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006440:	4903      	ldr	r1, [pc, #12]	; (8006450 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006442:	4313      	orrs	r3, r2
 8006444:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006446:	2300      	movs	r3, #0
}
 8006448:	4618      	mov	r0, r3
 800644a:	3748      	adds	r7, #72	; 0x48
 800644c:	46bd      	mov	sp, r7
 800644e:	bd80      	pop	{r7, pc}
 8006450:	40021000 	.word	0x40021000

08006454 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006454:	b580      	push	{r7, lr}
 8006456:	b082      	sub	sp, #8
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d101      	bne.n	8006466 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	e049      	b.n	80064fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800646c:	b2db      	uxtb	r3, r3
 800646e:	2b00      	cmp	r3, #0
 8006470:	d106      	bne.n	8006480 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	2200      	movs	r2, #0
 8006476:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f000 f841 	bl	8006502 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	2202      	movs	r2, #2
 8006484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681a      	ldr	r2, [r3, #0]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	3304      	adds	r3, #4
 8006490:	4619      	mov	r1, r3
 8006492:	4610      	mov	r0, r2
 8006494:	f000 f9f2 	bl	800687c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2201      	movs	r2, #1
 80064ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2201      	movs	r2, #1
 80064bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2201      	movs	r2, #1
 80064c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2201      	movs	r2, #1
 80064cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	2201      	movs	r2, #1
 80064d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2201      	movs	r2, #1
 80064dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2201      	movs	r2, #1
 80064e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80064f8:	2300      	movs	r3, #0
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3708      	adds	r7, #8
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}

08006502 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006502:	b480      	push	{r7}
 8006504:	b083      	sub	sp, #12
 8006506:	af00      	add	r7, sp, #0
 8006508:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800650a:	bf00      	nop
 800650c:	370c      	adds	r7, #12
 800650e:	46bd      	mov	sp, r7
 8006510:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006514:	4770      	bx	lr
	...

08006518 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006518:	b480      	push	{r7}
 800651a:	b085      	sub	sp, #20
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006526:	b2db      	uxtb	r3, r3
 8006528:	2b01      	cmp	r3, #1
 800652a:	d001      	beq.n	8006530 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	e04a      	b.n	80065c6 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2202      	movs	r2, #2
 8006534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68da      	ldr	r2, [r3, #12]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	f042 0201 	orr.w	r2, r2, #1
 8006546:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a21      	ldr	r2, [pc, #132]	; (80065d4 <HAL_TIM_Base_Start_IT+0xbc>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d018      	beq.n	8006584 <HAL_TIM_Base_Start_IT+0x6c>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800655a:	d013      	beq.n	8006584 <HAL_TIM_Base_Start_IT+0x6c>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a1d      	ldr	r2, [pc, #116]	; (80065d8 <HAL_TIM_Base_Start_IT+0xc0>)
 8006562:	4293      	cmp	r3, r2
 8006564:	d00e      	beq.n	8006584 <HAL_TIM_Base_Start_IT+0x6c>
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	4a1c      	ldr	r2, [pc, #112]	; (80065dc <HAL_TIM_Base_Start_IT+0xc4>)
 800656c:	4293      	cmp	r3, r2
 800656e:	d009      	beq.n	8006584 <HAL_TIM_Base_Start_IT+0x6c>
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	4a1a      	ldr	r2, [pc, #104]	; (80065e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d004      	beq.n	8006584 <HAL_TIM_Base_Start_IT+0x6c>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	4a19      	ldr	r2, [pc, #100]	; (80065e4 <HAL_TIM_Base_Start_IT+0xcc>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d115      	bne.n	80065b0 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	689a      	ldr	r2, [r3, #8]
 800658a:	4b17      	ldr	r3, [pc, #92]	; (80065e8 <HAL_TIM_Base_Start_IT+0xd0>)
 800658c:	4013      	ands	r3, r2
 800658e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	2b06      	cmp	r3, #6
 8006594:	d015      	beq.n	80065c2 <HAL_TIM_Base_Start_IT+0xaa>
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800659c:	d011      	beq.n	80065c2 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	681a      	ldr	r2, [r3, #0]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f042 0201 	orr.w	r2, r2, #1
 80065ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ae:	e008      	b.n	80065c2 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f042 0201 	orr.w	r2, r2, #1
 80065be:	601a      	str	r2, [r3, #0]
 80065c0:	e000      	b.n	80065c4 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065c2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80065c4:	2300      	movs	r3, #0
}
 80065c6:	4618      	mov	r0, r3
 80065c8:	3714      	adds	r7, #20
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	40012c00 	.word	0x40012c00
 80065d8:	40000400 	.word	0x40000400
 80065dc:	40000800 	.word	0x40000800
 80065e0:	40013400 	.word	0x40013400
 80065e4:	40014000 	.word	0x40014000
 80065e8:	00010007 	.word	0x00010007

080065ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b082      	sub	sp, #8
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	691b      	ldr	r3, [r3, #16]
 80065fa:	f003 0302 	and.w	r3, r3, #2
 80065fe:	2b02      	cmp	r3, #2
 8006600:	d122      	bne.n	8006648 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	68db      	ldr	r3, [r3, #12]
 8006608:	f003 0302 	and.w	r3, r3, #2
 800660c:	2b02      	cmp	r3, #2
 800660e:	d11b      	bne.n	8006648 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f06f 0202 	mvn.w	r2, #2
 8006618:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2201      	movs	r2, #1
 800661e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	699b      	ldr	r3, [r3, #24]
 8006626:	f003 0303 	and.w	r3, r3, #3
 800662a:	2b00      	cmp	r3, #0
 800662c:	d003      	beq.n	8006636 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f000 f905 	bl	800683e <HAL_TIM_IC_CaptureCallback>
 8006634:	e005      	b.n	8006642 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006636:	6878      	ldr	r0, [r7, #4]
 8006638:	f000 f8f7 	bl	800682a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800663c:	6878      	ldr	r0, [r7, #4]
 800663e:	f000 f908 	bl	8006852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	691b      	ldr	r3, [r3, #16]
 800664e:	f003 0304 	and.w	r3, r3, #4
 8006652:	2b04      	cmp	r3, #4
 8006654:	d122      	bne.n	800669c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	f003 0304 	and.w	r3, r3, #4
 8006660:	2b04      	cmp	r3, #4
 8006662:	d11b      	bne.n	800669c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f06f 0204 	mvn.w	r2, #4
 800666c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2202      	movs	r2, #2
 8006672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800667e:	2b00      	cmp	r3, #0
 8006680:	d003      	beq.n	800668a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006682:	6878      	ldr	r0, [r7, #4]
 8006684:	f000 f8db 	bl	800683e <HAL_TIM_IC_CaptureCallback>
 8006688:	e005      	b.n	8006696 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f000 f8cd 	bl	800682a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f000 f8de 	bl	8006852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	2200      	movs	r2, #0
 800669a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	691b      	ldr	r3, [r3, #16]
 80066a2:	f003 0308 	and.w	r3, r3, #8
 80066a6:	2b08      	cmp	r3, #8
 80066a8:	d122      	bne.n	80066f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	68db      	ldr	r3, [r3, #12]
 80066b0:	f003 0308 	and.w	r3, r3, #8
 80066b4:	2b08      	cmp	r3, #8
 80066b6:	d11b      	bne.n	80066f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f06f 0208 	mvn.w	r2, #8
 80066c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	2204      	movs	r2, #4
 80066c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	69db      	ldr	r3, [r3, #28]
 80066ce:	f003 0303 	and.w	r3, r3, #3
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d003      	beq.n	80066de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80066d6:	6878      	ldr	r0, [r7, #4]
 80066d8:	f000 f8b1 	bl	800683e <HAL_TIM_IC_CaptureCallback>
 80066dc:	e005      	b.n	80066ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 f8a3 	bl	800682a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f000 f8b4 	bl	8006852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2200      	movs	r2, #0
 80066ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	691b      	ldr	r3, [r3, #16]
 80066f6:	f003 0310 	and.w	r3, r3, #16
 80066fa:	2b10      	cmp	r3, #16
 80066fc:	d122      	bne.n	8006744 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	68db      	ldr	r3, [r3, #12]
 8006704:	f003 0310 	and.w	r3, r3, #16
 8006708:	2b10      	cmp	r3, #16
 800670a:	d11b      	bne.n	8006744 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	f06f 0210 	mvn.w	r2, #16
 8006714:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2208      	movs	r2, #8
 800671a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	69db      	ldr	r3, [r3, #28]
 8006722:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006726:	2b00      	cmp	r3, #0
 8006728:	d003      	beq.n	8006732 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800672a:	6878      	ldr	r0, [r7, #4]
 800672c:	f000 f887 	bl	800683e <HAL_TIM_IC_CaptureCallback>
 8006730:	e005      	b.n	800673e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 f879 	bl	800682a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f000 f88a 	bl	8006852 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2200      	movs	r2, #0
 8006742:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	691b      	ldr	r3, [r3, #16]
 800674a:	f003 0301 	and.w	r3, r3, #1
 800674e:	2b01      	cmp	r3, #1
 8006750:	d10e      	bne.n	8006770 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	68db      	ldr	r3, [r3, #12]
 8006758:	f003 0301 	and.w	r3, r3, #1
 800675c:	2b01      	cmp	r3, #1
 800675e:	d107      	bne.n	8006770 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f06f 0201 	mvn.w	r2, #1
 8006768:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7fb f82a 	bl	80017c4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800677a:	2b80      	cmp	r3, #128	; 0x80
 800677c:	d10e      	bne.n	800679c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	68db      	ldr	r3, [r3, #12]
 8006784:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006788:	2b80      	cmp	r3, #128	; 0x80
 800678a:	d107      	bne.n	800679c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006794:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006796:	6878      	ldr	r0, [r7, #4]
 8006798:	f000 f90a 	bl	80069b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067aa:	d10e      	bne.n	80067ca <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68db      	ldr	r3, [r3, #12]
 80067b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067b6:	2b80      	cmp	r3, #128	; 0x80
 80067b8:	d107      	bne.n	80067ca <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80067c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80067c4:	6878      	ldr	r0, [r7, #4]
 80067c6:	f000 f8fd 	bl	80069c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	691b      	ldr	r3, [r3, #16]
 80067d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067d4:	2b40      	cmp	r3, #64	; 0x40
 80067d6:	d10e      	bne.n	80067f6 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	68db      	ldr	r3, [r3, #12]
 80067de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067e2:	2b40      	cmp	r3, #64	; 0x40
 80067e4:	d107      	bne.n	80067f6 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80067ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f000 f838 	bl	8006866 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	691b      	ldr	r3, [r3, #16]
 80067fc:	f003 0320 	and.w	r3, r3, #32
 8006800:	2b20      	cmp	r3, #32
 8006802:	d10e      	bne.n	8006822 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	681b      	ldr	r3, [r3, #0]
 8006808:	68db      	ldr	r3, [r3, #12]
 800680a:	f003 0320 	and.w	r3, r3, #32
 800680e:	2b20      	cmp	r3, #32
 8006810:	d107      	bne.n	8006822 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f06f 0220 	mvn.w	r2, #32
 800681a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f000 f8bd 	bl	800699c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006822:	bf00      	nop
 8006824:	3708      	adds	r7, #8
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800682a:	b480      	push	{r7}
 800682c:	b083      	sub	sp, #12
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006832:	bf00      	nop
 8006834:	370c      	adds	r7, #12
 8006836:	46bd      	mov	sp, r7
 8006838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683c:	4770      	bx	lr

0800683e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800683e:	b480      	push	{r7}
 8006840:	b083      	sub	sp, #12
 8006842:	af00      	add	r7, sp, #0
 8006844:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006846:	bf00      	nop
 8006848:	370c      	adds	r7, #12
 800684a:	46bd      	mov	sp, r7
 800684c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006850:	4770      	bx	lr

08006852 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006852:	b480      	push	{r7}
 8006854:	b083      	sub	sp, #12
 8006856:	af00      	add	r7, sp, #0
 8006858:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800685a:	bf00      	nop
 800685c:	370c      	adds	r7, #12
 800685e:	46bd      	mov	sp, r7
 8006860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006864:	4770      	bx	lr

08006866 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006866:	b480      	push	{r7}
 8006868:	b083      	sub	sp, #12
 800686a:	af00      	add	r7, sp, #0
 800686c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800686e:	bf00      	nop
 8006870:	370c      	adds	r7, #12
 8006872:	46bd      	mov	sp, r7
 8006874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006878:	4770      	bx	lr
	...

0800687c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800687c:	b480      	push	{r7}
 800687e:	b085      	sub	sp, #20
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
 8006884:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	4a3c      	ldr	r2, [pc, #240]	; (8006980 <TIM_Base_SetConfig+0x104>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d00f      	beq.n	80068b4 <TIM_Base_SetConfig+0x38>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800689a:	d00b      	beq.n	80068b4 <TIM_Base_SetConfig+0x38>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	4a39      	ldr	r2, [pc, #228]	; (8006984 <TIM_Base_SetConfig+0x108>)
 80068a0:	4293      	cmp	r3, r2
 80068a2:	d007      	beq.n	80068b4 <TIM_Base_SetConfig+0x38>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a38      	ldr	r2, [pc, #224]	; (8006988 <TIM_Base_SetConfig+0x10c>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d003      	beq.n	80068b4 <TIM_Base_SetConfig+0x38>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a37      	ldr	r2, [pc, #220]	; (800698c <TIM_Base_SetConfig+0x110>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d108      	bne.n	80068c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	685b      	ldr	r3, [r3, #4]
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	4a2d      	ldr	r2, [pc, #180]	; (8006980 <TIM_Base_SetConfig+0x104>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d01b      	beq.n	8006906 <TIM_Base_SetConfig+0x8a>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068d4:	d017      	beq.n	8006906 <TIM_Base_SetConfig+0x8a>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	4a2a      	ldr	r2, [pc, #168]	; (8006984 <TIM_Base_SetConfig+0x108>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d013      	beq.n	8006906 <TIM_Base_SetConfig+0x8a>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	4a29      	ldr	r2, [pc, #164]	; (8006988 <TIM_Base_SetConfig+0x10c>)
 80068e2:	4293      	cmp	r3, r2
 80068e4:	d00f      	beq.n	8006906 <TIM_Base_SetConfig+0x8a>
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a28      	ldr	r2, [pc, #160]	; (800698c <TIM_Base_SetConfig+0x110>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d00b      	beq.n	8006906 <TIM_Base_SetConfig+0x8a>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a27      	ldr	r2, [pc, #156]	; (8006990 <TIM_Base_SetConfig+0x114>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d007      	beq.n	8006906 <TIM_Base_SetConfig+0x8a>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a26      	ldr	r2, [pc, #152]	; (8006994 <TIM_Base_SetConfig+0x118>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d003      	beq.n	8006906 <TIM_Base_SetConfig+0x8a>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a25      	ldr	r2, [pc, #148]	; (8006998 <TIM_Base_SetConfig+0x11c>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d108      	bne.n	8006918 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800690c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	68db      	ldr	r3, [r3, #12]
 8006912:	68fa      	ldr	r2, [r7, #12]
 8006914:	4313      	orrs	r3, r2
 8006916:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	695b      	ldr	r3, [r3, #20]
 8006922:	4313      	orrs	r3, r2
 8006924:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	68fa      	ldr	r2, [r7, #12]
 800692a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	689a      	ldr	r2, [r3, #8]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006934:	683b      	ldr	r3, [r7, #0]
 8006936:	681a      	ldr	r2, [r3, #0]
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	4a10      	ldr	r2, [pc, #64]	; (8006980 <TIM_Base_SetConfig+0x104>)
 8006940:	4293      	cmp	r3, r2
 8006942:	d00f      	beq.n	8006964 <TIM_Base_SetConfig+0xe8>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	4a11      	ldr	r2, [pc, #68]	; (800698c <TIM_Base_SetConfig+0x110>)
 8006948:	4293      	cmp	r3, r2
 800694a:	d00b      	beq.n	8006964 <TIM_Base_SetConfig+0xe8>
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	4a10      	ldr	r2, [pc, #64]	; (8006990 <TIM_Base_SetConfig+0x114>)
 8006950:	4293      	cmp	r3, r2
 8006952:	d007      	beq.n	8006964 <TIM_Base_SetConfig+0xe8>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	4a0f      	ldr	r2, [pc, #60]	; (8006994 <TIM_Base_SetConfig+0x118>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d003      	beq.n	8006964 <TIM_Base_SetConfig+0xe8>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	4a0e      	ldr	r2, [pc, #56]	; (8006998 <TIM_Base_SetConfig+0x11c>)
 8006960:	4293      	cmp	r3, r2
 8006962:	d103      	bne.n	800696c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	691a      	ldr	r2, [r3, #16]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2201      	movs	r2, #1
 8006970:	615a      	str	r2, [r3, #20]
}
 8006972:	bf00      	nop
 8006974:	3714      	adds	r7, #20
 8006976:	46bd      	mov	sp, r7
 8006978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697c:	4770      	bx	lr
 800697e:	bf00      	nop
 8006980:	40012c00 	.word	0x40012c00
 8006984:	40000400 	.word	0x40000400
 8006988:	40000800 	.word	0x40000800
 800698c:	40013400 	.word	0x40013400
 8006990:	40014000 	.word	0x40014000
 8006994:	40014400 	.word	0x40014400
 8006998:	40014800 	.word	0x40014800

0800699c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800699c:	b480      	push	{r7}
 800699e:	b083      	sub	sp, #12
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80069a4:	bf00      	nop
 80069a6:	370c      	adds	r7, #12
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr

080069b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80069b8:	bf00      	nop
 80069ba:	370c      	adds	r7, #12
 80069bc:	46bd      	mov	sp, r7
 80069be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c2:	4770      	bx	lr

080069c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80069c4:	b480      	push	{r7}
 80069c6:	b083      	sub	sp, #12
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80069cc:	bf00      	nop
 80069ce:	370c      	adds	r7, #12
 80069d0:	46bd      	mov	sp, r7
 80069d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d6:	4770      	bx	lr

080069d8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80069d8:	b480      	push	{r7}
 80069da:	b085      	sub	sp, #20
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80069e0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 80069e4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80069ec:	b29a      	uxth	r2, r3
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	43db      	mvns	r3, r3
 80069f4:	b29b      	uxth	r3, r3
 80069f6:	4013      	ands	r3, r2
 80069f8:	b29a      	uxth	r2, r3
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8006a00:	2300      	movs	r3, #0
}
 8006a02:	4618      	mov	r0, r3
 8006a04:	3714      	adds	r7, #20
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr

08006a0e <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006a0e:	b084      	sub	sp, #16
 8006a10:	b480      	push	{r7}
 8006a12:	b083      	sub	sp, #12
 8006a14:	af00      	add	r7, sp, #0
 8006a16:	6078      	str	r0, [r7, #4]
 8006a18:	f107 0014 	add.w	r0, r7, #20
 8006a1c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2201      	movs	r2, #1
 8006a24:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2200      	movs	r2, #0
 8006a34:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8006a40:	2300      	movs	r3, #0
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	370c      	adds	r7, #12
 8006a46:	46bd      	mov	sp, r7
 8006a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4c:	b004      	add	sp, #16
 8006a4e:	4770      	bx	lr

08006a50 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006a50:	b480      	push	{r7}
 8006a52:	b085      	sub	sp, #20
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	4603      	mov	r3, r0
 8006a58:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006a5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006a62:	2b84      	cmp	r3, #132	; 0x84
 8006a64:	d005      	beq.n	8006a72 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006a66:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	4413      	add	r3, r2
 8006a6e:	3303      	adds	r3, #3
 8006a70:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006a72:	68fb      	ldr	r3, [r7, #12]
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	3714      	adds	r7, #20
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a7e:	4770      	bx	lr

08006a80 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006a86:	f3ef 8305 	mrs	r3, IPSR
 8006a8a:	607b      	str	r3, [r7, #4]
  return(result);
 8006a8c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	bf14      	ite	ne
 8006a92:	2301      	movne	r3, #1
 8006a94:	2300      	moveq	r3, #0
 8006a96:	b2db      	uxtb	r3, r3
}
 8006a98:	4618      	mov	r0, r3
 8006a9a:	370c      	adds	r7, #12
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006aa8:	f001 f9a4 	bl	8007df4 <vTaskStartScheduler>
  
  return osOK;
 8006aac:	2300      	movs	r3, #0
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	bd80      	pop	{r7, pc}

08006ab2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006ab2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006ab4:	b089      	sub	sp, #36	; 0x24
 8006ab6:	af04      	add	r7, sp, #16
 8006ab8:	6078      	str	r0, [r7, #4]
 8006aba:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	695b      	ldr	r3, [r3, #20]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d020      	beq.n	8006b06 <osThreadCreate+0x54>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	699b      	ldr	r3, [r3, #24]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d01c      	beq.n	8006b06 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	685c      	ldr	r4, [r3, #4]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681d      	ldr	r5, [r3, #0]
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	691e      	ldr	r6, [r3, #16]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006ade:	4618      	mov	r0, r3
 8006ae0:	f7ff ffb6 	bl	8006a50 <makeFreeRtosPriority>
 8006ae4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	695b      	ldr	r3, [r3, #20]
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006aee:	9202      	str	r2, [sp, #8]
 8006af0:	9301      	str	r3, [sp, #4]
 8006af2:	9100      	str	r1, [sp, #0]
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	4632      	mov	r2, r6
 8006af8:	4629      	mov	r1, r5
 8006afa:	4620      	mov	r0, r4
 8006afc:	f000 ffbc 	bl	8007a78 <xTaskCreateStatic>
 8006b00:	4603      	mov	r3, r0
 8006b02:	60fb      	str	r3, [r7, #12]
 8006b04:	e01c      	b.n	8006b40 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	685c      	ldr	r4, [r3, #4]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006b12:	b29e      	uxth	r6, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006b1a:	4618      	mov	r0, r3
 8006b1c:	f7ff ff98 	bl	8006a50 <makeFreeRtosPriority>
 8006b20:	4602      	mov	r2, r0
 8006b22:	f107 030c 	add.w	r3, r7, #12
 8006b26:	9301      	str	r3, [sp, #4]
 8006b28:	9200      	str	r2, [sp, #0]
 8006b2a:	683b      	ldr	r3, [r7, #0]
 8006b2c:	4632      	mov	r2, r6
 8006b2e:	4629      	mov	r1, r5
 8006b30:	4620      	mov	r0, r4
 8006b32:	f000 fffd 	bl	8007b30 <xTaskCreate>
 8006b36:	4603      	mov	r3, r0
 8006b38:	2b01      	cmp	r3, #1
 8006b3a:	d001      	beq.n	8006b40 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	e000      	b.n	8006b42 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006b40:	68fb      	ldr	r3, [r7, #12]
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3714      	adds	r7, #20
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006b4a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006b4a:	b580      	push	{r7, lr}
 8006b4c:	b084      	sub	sp, #16
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d001      	beq.n	8006b60 <osDelay+0x16>
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	e000      	b.n	8006b62 <osDelay+0x18>
 8006b60:	2301      	movs	r3, #1
 8006b62:	4618      	mov	r0, r3
 8006b64:	f001 f912 	bl	8007d8c <vTaskDelay>
  
  return osOK;
 8006b68:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	3710      	adds	r7, #16
 8006b6e:	46bd      	mov	sp, r7
 8006b70:	bd80      	pop	{r7, pc}

08006b72 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 8006b72:	b580      	push	{r7, lr}
 8006b74:	b082      	sub	sp, #8
 8006b76:	af00      	add	r7, sp, #0
 8006b78:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d007      	beq.n	8006b92 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	4619      	mov	r1, r3
 8006b88:	2001      	movs	r0, #1
 8006b8a:	f000 fb19 	bl	80071c0 <xQueueCreateMutexStatic>
 8006b8e:	4603      	mov	r3, r0
 8006b90:	e003      	b.n	8006b9a <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 8006b92:	2001      	movs	r0, #1
 8006b94:	f000 fafc 	bl	8007190 <xQueueCreateMutex>
 8006b98:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 8006b9a:	4618      	mov	r0, r3
 8006b9c:	3708      	adds	r7, #8
 8006b9e:	46bd      	mov	sp, r7
 8006ba0:	bd80      	pop	{r7, pc}
	...

08006ba4 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b084      	sub	sp, #16
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 8006bae:	2300      	movs	r3, #0
 8006bb0:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d101      	bne.n	8006bbc <osMutexWait+0x18>
    return osErrorParameter;
 8006bb8:	2380      	movs	r3, #128	; 0x80
 8006bba:	e03a      	b.n	8006c32 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 8006bc0:	683b      	ldr	r3, [r7, #0]
 8006bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bc6:	d103      	bne.n	8006bd0 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 8006bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8006bcc:	60fb      	str	r3, [r7, #12]
 8006bce:	e009      	b.n	8006be4 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 8006bd0:	683b      	ldr	r3, [r7, #0]
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d006      	beq.n	8006be4 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	d101      	bne.n	8006be4 <osMutexWait+0x40>
      ticks = 1;
 8006be0:	2301      	movs	r3, #1
 8006be2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 8006be4:	f7ff ff4c 	bl	8006a80 <inHandlerMode>
 8006be8:	4603      	mov	r3, r0
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d017      	beq.n	8006c1e <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8006bee:	f107 0308 	add.w	r3, r7, #8
 8006bf2:	461a      	mov	r2, r3
 8006bf4:	2100      	movs	r1, #0
 8006bf6:	6878      	ldr	r0, [r7, #4]
 8006bf8:	f000 fd96 	bl	8007728 <xQueueReceiveFromISR>
 8006bfc:	4603      	mov	r3, r0
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d001      	beq.n	8006c06 <osMutexWait+0x62>
      return osErrorOS;
 8006c02:	23ff      	movs	r3, #255	; 0xff
 8006c04:	e015      	b.n	8006c32 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d011      	beq.n	8006c30 <osMutexWait+0x8c>
 8006c0c:	4b0b      	ldr	r3, [pc, #44]	; (8006c3c <osMutexWait+0x98>)
 8006c0e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c12:	601a      	str	r2, [r3, #0]
 8006c14:	f3bf 8f4f 	dsb	sy
 8006c18:	f3bf 8f6f 	isb	sy
 8006c1c:	e008      	b.n	8006c30 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 8006c1e:	68f9      	ldr	r1, [r7, #12]
 8006c20:	6878      	ldr	r0, [r7, #4]
 8006c22:	f000 fc75 	bl	8007510 <xQueueSemaphoreTake>
 8006c26:	4603      	mov	r3, r0
 8006c28:	2b01      	cmp	r3, #1
 8006c2a:	d001      	beq.n	8006c30 <osMutexWait+0x8c>
    return osErrorOS;
 8006c2c:	23ff      	movs	r3, #255	; 0xff
 8006c2e:	e000      	b.n	8006c32 <osMutexWait+0x8e>
  }
  
  return osOK;
 8006c30:	2300      	movs	r3, #0
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3710      	adds	r7, #16
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	bf00      	nop
 8006c3c:	e000ed04 	.word	0xe000ed04

08006c40 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8006c4c:	2300      	movs	r3, #0
 8006c4e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 8006c50:	f7ff ff16 	bl	8006a80 <inHandlerMode>
 8006c54:	4603      	mov	r3, r0
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d016      	beq.n	8006c88 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 8006c5a:	f107 0308 	add.w	r3, r7, #8
 8006c5e:	4619      	mov	r1, r3
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 fbc7 	bl	80073f4 <xQueueGiveFromISR>
 8006c66:	4603      	mov	r3, r0
 8006c68:	2b01      	cmp	r3, #1
 8006c6a:	d001      	beq.n	8006c70 <osMutexRelease+0x30>
      return osErrorOS;
 8006c6c:	23ff      	movs	r3, #255	; 0xff
 8006c6e:	e017      	b.n	8006ca0 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d013      	beq.n	8006c9e <osMutexRelease+0x5e>
 8006c76:	4b0c      	ldr	r3, [pc, #48]	; (8006ca8 <osMutexRelease+0x68>)
 8006c78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006c7c:	601a      	str	r2, [r3, #0]
 8006c7e:	f3bf 8f4f 	dsb	sy
 8006c82:	f3bf 8f6f 	isb	sy
 8006c86:	e00a      	b.n	8006c9e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 8006c88:	2300      	movs	r3, #0
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	2100      	movs	r1, #0
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f000 fab2 	bl	80071f8 <xQueueGenericSend>
 8006c94:	4603      	mov	r3, r0
 8006c96:	2b01      	cmp	r3, #1
 8006c98:	d001      	beq.n	8006c9e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 8006c9a:	23ff      	movs	r3, #255	; 0xff
 8006c9c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3710      	adds	r7, #16
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	e000ed04 	.word	0xe000ed04

08006cac <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b086      	sub	sp, #24
 8006cb0:	af02      	add	r7, sp, #8
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d00f      	beq.n	8006cde <osSemaphoreCreate+0x32>
    if (count == 1) {
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	2b01      	cmp	r3, #1
 8006cc2:	d10a      	bne.n	8006cda <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	685b      	ldr	r3, [r3, #4]
 8006cc8:	2203      	movs	r2, #3
 8006cca:	9200      	str	r2, [sp, #0]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	2100      	movs	r1, #0
 8006cd0:	2001      	movs	r0, #1
 8006cd2:	f000 f96f 	bl	8006fb4 <xQueueGenericCreateStatic>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	e016      	b.n	8006d08 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 8006cda:	2300      	movs	r3, #0
 8006cdc:	e014      	b.n	8006d08 <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	d110      	bne.n	8006d06 <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 8006ce4:	2203      	movs	r2, #3
 8006ce6:	2100      	movs	r1, #0
 8006ce8:	2001      	movs	r0, #1
 8006cea:	f000 f9da 	bl	80070a2 <xQueueGenericCreate>
 8006cee:	60f8      	str	r0, [r7, #12]
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d005      	beq.n	8006d02 <osSemaphoreCreate+0x56>
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	2100      	movs	r1, #0
 8006cfc:	68f8      	ldr	r0, [r7, #12]
 8006cfe:	f000 fa7b 	bl	80071f8 <xQueueGenericSend>
      return sema;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	e000      	b.n	8006d08 <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 8006d06:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 8006d08:	4618      	mov	r0, r3
 8006d0a:	3710      	adds	r7, #16
 8006d0c:	46bd      	mov	sp, r7
 8006d0e:	bd80      	pop	{r7, pc}

08006d10 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b084      	sub	sp, #16
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 8006d18:	2300      	movs	r3, #0
 8006d1a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 8006d1c:	2300      	movs	r3, #0
 8006d1e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 8006d20:	f7ff feae 	bl	8006a80 <inHandlerMode>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d016      	beq.n	8006d58 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 8006d2a:	f107 0308 	add.w	r3, r7, #8
 8006d2e:	4619      	mov	r1, r3
 8006d30:	6878      	ldr	r0, [r7, #4]
 8006d32:	f000 fb5f 	bl	80073f4 <xQueueGiveFromISR>
 8006d36:	4603      	mov	r3, r0
 8006d38:	2b01      	cmp	r3, #1
 8006d3a:	d001      	beq.n	8006d40 <osSemaphoreRelease+0x30>
      return osErrorOS;
 8006d3c:	23ff      	movs	r3, #255	; 0xff
 8006d3e:	e017      	b.n	8006d70 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8006d40:	68bb      	ldr	r3, [r7, #8]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d013      	beq.n	8006d6e <osSemaphoreRelease+0x5e>
 8006d46:	4b0c      	ldr	r3, [pc, #48]	; (8006d78 <osSemaphoreRelease+0x68>)
 8006d48:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006d4c:	601a      	str	r2, [r3, #0]
 8006d4e:	f3bf 8f4f 	dsb	sy
 8006d52:	f3bf 8f6f 	isb	sy
 8006d56:	e00a      	b.n	8006d6e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 8006d58:	2300      	movs	r3, #0
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	2100      	movs	r1, #0
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f000 fa4a 	bl	80071f8 <xQueueGenericSend>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b01      	cmp	r3, #1
 8006d68:	d001      	beq.n	8006d6e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 8006d6a:	23ff      	movs	r3, #255	; 0xff
 8006d6c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3710      	adds	r7, #16
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}
 8006d78:	e000ed04 	.word	0xe000ed04

08006d7c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b083      	sub	sp, #12
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	f103 0208 	add.w	r2, r3, #8
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f04f 32ff 	mov.w	r2, #4294967295
 8006d94:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	f103 0208 	add.w	r2, r3, #8
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	f103 0208 	add.w	r2, r3, #8
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2200      	movs	r2, #0
 8006dae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006db0:	bf00      	nop
 8006db2:	370c      	adds	r7, #12
 8006db4:	46bd      	mov	sp, r7
 8006db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dba:	4770      	bx	lr

08006dbc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b083      	sub	sp, #12
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006dca:	bf00      	nop
 8006dcc:	370c      	adds	r7, #12
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd4:	4770      	bx	lr

08006dd6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006dd6:	b480      	push	{r7}
 8006dd8:	b085      	sub	sp, #20
 8006dda:	af00      	add	r7, sp, #0
 8006ddc:	6078      	str	r0, [r7, #4]
 8006dde:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	685b      	ldr	r3, [r3, #4]
 8006de4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	68fa      	ldr	r2, [r7, #12]
 8006dea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	689a      	ldr	r2, [r3, #8]
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	689b      	ldr	r3, [r3, #8]
 8006df8:	683a      	ldr	r2, [r7, #0]
 8006dfa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	683a      	ldr	r2, [r7, #0]
 8006e00:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	1c5a      	adds	r2, r3, #1
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	601a      	str	r2, [r3, #0]
}
 8006e12:	bf00      	nop
 8006e14:	3714      	adds	r7, #20
 8006e16:	46bd      	mov	sp, r7
 8006e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1c:	4770      	bx	lr

08006e1e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006e1e:	b480      	push	{r7}
 8006e20:	b085      	sub	sp, #20
 8006e22:	af00      	add	r7, sp, #0
 8006e24:	6078      	str	r0, [r7, #4]
 8006e26:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e34:	d103      	bne.n	8006e3e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	691b      	ldr	r3, [r3, #16]
 8006e3a:	60fb      	str	r3, [r7, #12]
 8006e3c:	e00c      	b.n	8006e58 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	3308      	adds	r3, #8
 8006e42:	60fb      	str	r3, [r7, #12]
 8006e44:	e002      	b.n	8006e4c <vListInsert+0x2e>
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	685b      	ldr	r3, [r3, #4]
 8006e4a:	60fb      	str	r3, [r7, #12]
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68ba      	ldr	r2, [r7, #8]
 8006e54:	429a      	cmp	r2, r3
 8006e56:	d2f6      	bcs.n	8006e46 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	685a      	ldr	r2, [r3, #4]
 8006e5c:	683b      	ldr	r3, [r7, #0]
 8006e5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	683a      	ldr	r2, [r7, #0]
 8006e66:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	683a      	ldr	r2, [r7, #0]
 8006e72:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	687a      	ldr	r2, [r7, #4]
 8006e78:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	1c5a      	adds	r2, r3, #1
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	601a      	str	r2, [r3, #0]
}
 8006e84:	bf00      	nop
 8006e86:	3714      	adds	r7, #20
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8e:	4770      	bx	lr

08006e90 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006e90:	b480      	push	{r7}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	691b      	ldr	r3, [r3, #16]
 8006e9c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	685b      	ldr	r3, [r3, #4]
 8006ea2:	687a      	ldr	r2, [r7, #4]
 8006ea4:	6892      	ldr	r2, [r2, #8]
 8006ea6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	689b      	ldr	r3, [r3, #8]
 8006eac:	687a      	ldr	r2, [r7, #4]
 8006eae:	6852      	ldr	r2, [r2, #4]
 8006eb0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	685b      	ldr	r3, [r3, #4]
 8006eb6:	687a      	ldr	r2, [r7, #4]
 8006eb8:	429a      	cmp	r2, r3
 8006eba:	d103      	bne.n	8006ec4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	689a      	ldr	r2, [r3, #8]
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	1e5a      	subs	r2, r3, #1
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3714      	adds	r7, #20
 8006edc:	46bd      	mov	sp, r7
 8006ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee2:	4770      	bx	lr

08006ee4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b084      	sub	sp, #16
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
 8006eec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d10a      	bne.n	8006f0e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006ef8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006efc:	f383 8811 	msr	BASEPRI, r3
 8006f00:	f3bf 8f6f 	isb	sy
 8006f04:	f3bf 8f4f 	dsb	sy
 8006f08:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006f0a:	bf00      	nop
 8006f0c:	e7fe      	b.n	8006f0c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8006f0e:	f001 fee9 	bl	8008ce4 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681a      	ldr	r2, [r3, #0]
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f1a:	68f9      	ldr	r1, [r7, #12]
 8006f1c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006f1e:	fb01 f303 	mul.w	r3, r1, r3
 8006f22:	441a      	add	r2, r3
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	681a      	ldr	r2, [r3, #0]
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681a      	ldr	r2, [r3, #0]
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f3e:	3b01      	subs	r3, #1
 8006f40:	68f9      	ldr	r1, [r7, #12]
 8006f42:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8006f44:	fb01 f303 	mul.w	r3, r1, r3
 8006f48:	441a      	add	r2, r3
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	22ff      	movs	r2, #255	; 0xff
 8006f52:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	22ff      	movs	r2, #255	; 0xff
 8006f5a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8006f5e:	683b      	ldr	r3, [r7, #0]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d114      	bne.n	8006f8e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	691b      	ldr	r3, [r3, #16]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d01a      	beq.n	8006fa2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	3310      	adds	r3, #16
 8006f70:	4618      	mov	r0, r3
 8006f72:	f001 f987 	bl	8008284 <xTaskRemoveFromEventList>
 8006f76:	4603      	mov	r3, r0
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d012      	beq.n	8006fa2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006f7c:	4b0c      	ldr	r3, [pc, #48]	; (8006fb0 <xQueueGenericReset+0xcc>)
 8006f7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006f82:	601a      	str	r2, [r3, #0]
 8006f84:	f3bf 8f4f 	dsb	sy
 8006f88:	f3bf 8f6f 	isb	sy
 8006f8c:	e009      	b.n	8006fa2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	3310      	adds	r3, #16
 8006f92:	4618      	mov	r0, r3
 8006f94:	f7ff fef2 	bl	8006d7c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	3324      	adds	r3, #36	; 0x24
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	f7ff feed 	bl	8006d7c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006fa2:	f001 fecf 	bl	8008d44 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8006fa6:	2301      	movs	r3, #1
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3710      	adds	r7, #16
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}
 8006fb0:	e000ed04 	.word	0xe000ed04

08006fb4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b08e      	sub	sp, #56	; 0x38
 8006fb8:	af02      	add	r7, sp, #8
 8006fba:	60f8      	str	r0, [r7, #12]
 8006fbc:	60b9      	str	r1, [r7, #8]
 8006fbe:	607a      	str	r2, [r7, #4]
 8006fc0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d10a      	bne.n	8006fde <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8006fc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fcc:	f383 8811 	msr	BASEPRI, r3
 8006fd0:	f3bf 8f6f 	isb	sy
 8006fd4:	f3bf 8f4f 	dsb	sy
 8006fd8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8006fda:	bf00      	nop
 8006fdc:	e7fe      	b.n	8006fdc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d10a      	bne.n	8006ffa <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8006fe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fe8:	f383 8811 	msr	BASEPRI, r3
 8006fec:	f3bf 8f6f 	isb	sy
 8006ff0:	f3bf 8f4f 	dsb	sy
 8006ff4:	627b      	str	r3, [r7, #36]	; 0x24
}
 8006ff6:	bf00      	nop
 8006ff8:	e7fe      	b.n	8006ff8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d002      	beq.n	8007006 <xQueueGenericCreateStatic+0x52>
 8007000:	68bb      	ldr	r3, [r7, #8]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d001      	beq.n	800700a <xQueueGenericCreateStatic+0x56>
 8007006:	2301      	movs	r3, #1
 8007008:	e000      	b.n	800700c <xQueueGenericCreateStatic+0x58>
 800700a:	2300      	movs	r3, #0
 800700c:	2b00      	cmp	r3, #0
 800700e:	d10a      	bne.n	8007026 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8007010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007014:	f383 8811 	msr	BASEPRI, r3
 8007018:	f3bf 8f6f 	isb	sy
 800701c:	f3bf 8f4f 	dsb	sy
 8007020:	623b      	str	r3, [r7, #32]
}
 8007022:	bf00      	nop
 8007024:	e7fe      	b.n	8007024 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2b00      	cmp	r3, #0
 800702a:	d102      	bne.n	8007032 <xQueueGenericCreateStatic+0x7e>
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d101      	bne.n	8007036 <xQueueGenericCreateStatic+0x82>
 8007032:	2301      	movs	r3, #1
 8007034:	e000      	b.n	8007038 <xQueueGenericCreateStatic+0x84>
 8007036:	2300      	movs	r3, #0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d10a      	bne.n	8007052 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800703c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007040:	f383 8811 	msr	BASEPRI, r3
 8007044:	f3bf 8f6f 	isb	sy
 8007048:	f3bf 8f4f 	dsb	sy
 800704c:	61fb      	str	r3, [r7, #28]
}
 800704e:	bf00      	nop
 8007050:	e7fe      	b.n	8007050 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8007052:	2348      	movs	r3, #72	; 0x48
 8007054:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	2b48      	cmp	r3, #72	; 0x48
 800705a:	d00a      	beq.n	8007072 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800705c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007060:	f383 8811 	msr	BASEPRI, r3
 8007064:	f3bf 8f6f 	isb	sy
 8007068:	f3bf 8f4f 	dsb	sy
 800706c:	61bb      	str	r3, [r7, #24]
}
 800706e:	bf00      	nop
 8007070:	e7fe      	b.n	8007070 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007072:	683b      	ldr	r3, [r7, #0]
 8007074:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8007076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007078:	2b00      	cmp	r3, #0
 800707a:	d00d      	beq.n	8007098 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800707c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800707e:	2201      	movs	r2, #1
 8007080:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007084:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8007088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800708a:	9300      	str	r3, [sp, #0]
 800708c:	4613      	mov	r3, r2
 800708e:	687a      	ldr	r2, [r7, #4]
 8007090:	68b9      	ldr	r1, [r7, #8]
 8007092:	68f8      	ldr	r0, [r7, #12]
 8007094:	f000 f843 	bl	800711e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8007098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800709a:	4618      	mov	r0, r3
 800709c:	3730      	adds	r7, #48	; 0x30
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}

080070a2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80070a2:	b580      	push	{r7, lr}
 80070a4:	b08a      	sub	sp, #40	; 0x28
 80070a6:	af02      	add	r7, sp, #8
 80070a8:	60f8      	str	r0, [r7, #12]
 80070aa:	60b9      	str	r1, [r7, #8]
 80070ac:	4613      	mov	r3, r2
 80070ae:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d10a      	bne.n	80070cc <xQueueGenericCreate+0x2a>
	__asm volatile
 80070b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070ba:	f383 8811 	msr	BASEPRI, r3
 80070be:	f3bf 8f6f 	isb	sy
 80070c2:	f3bf 8f4f 	dsb	sy
 80070c6:	613b      	str	r3, [r7, #16]
}
 80070c8:	bf00      	nop
 80070ca:	e7fe      	b.n	80070ca <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d102      	bne.n	80070d8 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80070d2:	2300      	movs	r3, #0
 80070d4:	61fb      	str	r3, [r7, #28]
 80070d6:	e004      	b.n	80070e2 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	68ba      	ldr	r2, [r7, #8]
 80070dc:	fb02 f303 	mul.w	r3, r2, r3
 80070e0:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80070e2:	69fb      	ldr	r3, [r7, #28]
 80070e4:	3348      	adds	r3, #72	; 0x48
 80070e6:	4618      	mov	r0, r3
 80070e8:	f001 ff1e 	bl	8008f28 <pvPortMalloc>
 80070ec:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80070ee:	69bb      	ldr	r3, [r7, #24]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d00f      	beq.n	8007114 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80070f4:	69bb      	ldr	r3, [r7, #24]
 80070f6:	3348      	adds	r3, #72	; 0x48
 80070f8:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80070fa:	69bb      	ldr	r3, [r7, #24]
 80070fc:	2200      	movs	r2, #0
 80070fe:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007102:	79fa      	ldrb	r2, [r7, #7]
 8007104:	69bb      	ldr	r3, [r7, #24]
 8007106:	9300      	str	r3, [sp, #0]
 8007108:	4613      	mov	r3, r2
 800710a:	697a      	ldr	r2, [r7, #20]
 800710c:	68b9      	ldr	r1, [r7, #8]
 800710e:	68f8      	ldr	r0, [r7, #12]
 8007110:	f000 f805 	bl	800711e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8007114:	69bb      	ldr	r3, [r7, #24]
	}
 8007116:	4618      	mov	r0, r3
 8007118:	3720      	adds	r7, #32
 800711a:	46bd      	mov	sp, r7
 800711c:	bd80      	pop	{r7, pc}

0800711e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800711e:	b580      	push	{r7, lr}
 8007120:	b084      	sub	sp, #16
 8007122:	af00      	add	r7, sp, #0
 8007124:	60f8      	str	r0, [r7, #12]
 8007126:	60b9      	str	r1, [r7, #8]
 8007128:	607a      	str	r2, [r7, #4]
 800712a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d103      	bne.n	800713a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007132:	69bb      	ldr	r3, [r7, #24]
 8007134:	69ba      	ldr	r2, [r7, #24]
 8007136:	601a      	str	r2, [r3, #0]
 8007138:	e002      	b.n	8007140 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800713a:	69bb      	ldr	r3, [r7, #24]
 800713c:	687a      	ldr	r2, [r7, #4]
 800713e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007140:	69bb      	ldr	r3, [r7, #24]
 8007142:	68fa      	ldr	r2, [r7, #12]
 8007144:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007146:	69bb      	ldr	r3, [r7, #24]
 8007148:	68ba      	ldr	r2, [r7, #8]
 800714a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800714c:	2101      	movs	r1, #1
 800714e:	69b8      	ldr	r0, [r7, #24]
 8007150:	f7ff fec8 	bl	8006ee4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007154:	bf00      	nop
 8007156:	3710      	adds	r7, #16
 8007158:	46bd      	mov	sp, r7
 800715a:	bd80      	pop	{r7, pc}

0800715c <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800715c:	b580      	push	{r7, lr}
 800715e:	b082      	sub	sp, #8
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2b00      	cmp	r3, #0
 8007168:	d00e      	beq.n	8007188 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2200      	movs	r2, #0
 800716e:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2200      	movs	r2, #0
 8007174:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.uxRecursiveCallCount = 0;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	2200      	movs	r2, #0
 800717a:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800717c:	2300      	movs	r3, #0
 800717e:	2200      	movs	r2, #0
 8007180:	2100      	movs	r1, #0
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 f838 	bl	80071f8 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007188:	bf00      	nop
 800718a:	3708      	adds	r7, #8
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007190:	b580      	push	{r7, lr}
 8007192:	b086      	sub	sp, #24
 8007194:	af00      	add	r7, sp, #0
 8007196:	4603      	mov	r3, r0
 8007198:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800719a:	2301      	movs	r3, #1
 800719c:	617b      	str	r3, [r7, #20]
 800719e:	2300      	movs	r3, #0
 80071a0:	613b      	str	r3, [r7, #16]

		pxNewQueue = ( Queue_t * ) xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80071a2:	79fb      	ldrb	r3, [r7, #7]
 80071a4:	461a      	mov	r2, r3
 80071a6:	6939      	ldr	r1, [r7, #16]
 80071a8:	6978      	ldr	r0, [r7, #20]
 80071aa:	f7ff ff7a 	bl	80070a2 <xQueueGenericCreate>
 80071ae:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 80071b0:	68f8      	ldr	r0, [r7, #12]
 80071b2:	f7ff ffd3 	bl	800715c <prvInitialiseMutex>

		return pxNewQueue;
 80071b6:	68fb      	ldr	r3, [r7, #12]
	}
 80071b8:	4618      	mov	r0, r3
 80071ba:	3718      	adds	r7, #24
 80071bc:	46bd      	mov	sp, r7
 80071be:	bd80      	pop	{r7, pc}

080071c0 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b088      	sub	sp, #32
 80071c4:	af02      	add	r7, sp, #8
 80071c6:	4603      	mov	r3, r0
 80071c8:	6039      	str	r1, [r7, #0]
 80071ca:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80071cc:	2301      	movs	r3, #1
 80071ce:	617b      	str	r3, [r7, #20]
 80071d0:	2300      	movs	r3, #0
 80071d2:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		pxNewQueue = ( Queue_t * ) xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80071d4:	79fb      	ldrb	r3, [r7, #7]
 80071d6:	9300      	str	r3, [sp, #0]
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	2200      	movs	r2, #0
 80071dc:	6939      	ldr	r1, [r7, #16]
 80071de:	6978      	ldr	r0, [r7, #20]
 80071e0:	f7ff fee8 	bl	8006fb4 <xQueueGenericCreateStatic>
 80071e4:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( pxNewQueue );
 80071e6:	68f8      	ldr	r0, [r7, #12]
 80071e8:	f7ff ffb8 	bl	800715c <prvInitialiseMutex>

		return pxNewQueue;
 80071ec:	68fb      	ldr	r3, [r7, #12]
	}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3718      	adds	r7, #24
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
	...

080071f8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b08e      	sub	sp, #56	; 0x38
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	60f8      	str	r0, [r7, #12]
 8007200:	60b9      	str	r1, [r7, #8]
 8007202:	607a      	str	r2, [r7, #4]
 8007204:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007206:	2300      	movs	r3, #0
 8007208:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800720e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007210:	2b00      	cmp	r3, #0
 8007212:	d10a      	bne.n	800722a <xQueueGenericSend+0x32>
	__asm volatile
 8007214:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007218:	f383 8811 	msr	BASEPRI, r3
 800721c:	f3bf 8f6f 	isb	sy
 8007220:	f3bf 8f4f 	dsb	sy
 8007224:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8007226:	bf00      	nop
 8007228:	e7fe      	b.n	8007228 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800722a:	68bb      	ldr	r3, [r7, #8]
 800722c:	2b00      	cmp	r3, #0
 800722e:	d103      	bne.n	8007238 <xQueueGenericSend+0x40>
 8007230:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007234:	2b00      	cmp	r3, #0
 8007236:	d101      	bne.n	800723c <xQueueGenericSend+0x44>
 8007238:	2301      	movs	r3, #1
 800723a:	e000      	b.n	800723e <xQueueGenericSend+0x46>
 800723c:	2300      	movs	r3, #0
 800723e:	2b00      	cmp	r3, #0
 8007240:	d10a      	bne.n	8007258 <xQueueGenericSend+0x60>
	__asm volatile
 8007242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007246:	f383 8811 	msr	BASEPRI, r3
 800724a:	f3bf 8f6f 	isb	sy
 800724e:	f3bf 8f4f 	dsb	sy
 8007252:	627b      	str	r3, [r7, #36]	; 0x24
}
 8007254:	bf00      	nop
 8007256:	e7fe      	b.n	8007256 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	2b02      	cmp	r3, #2
 800725c:	d103      	bne.n	8007266 <xQueueGenericSend+0x6e>
 800725e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007262:	2b01      	cmp	r3, #1
 8007264:	d101      	bne.n	800726a <xQueueGenericSend+0x72>
 8007266:	2301      	movs	r3, #1
 8007268:	e000      	b.n	800726c <xQueueGenericSend+0x74>
 800726a:	2300      	movs	r3, #0
 800726c:	2b00      	cmp	r3, #0
 800726e:	d10a      	bne.n	8007286 <xQueueGenericSend+0x8e>
	__asm volatile
 8007270:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007274:	f383 8811 	msr	BASEPRI, r3
 8007278:	f3bf 8f6f 	isb	sy
 800727c:	f3bf 8f4f 	dsb	sy
 8007280:	623b      	str	r3, [r7, #32]
}
 8007282:	bf00      	nop
 8007284:	e7fe      	b.n	8007284 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007286:	f001 f9bf 	bl	8008608 <xTaskGetSchedulerState>
 800728a:	4603      	mov	r3, r0
 800728c:	2b00      	cmp	r3, #0
 800728e:	d102      	bne.n	8007296 <xQueueGenericSend+0x9e>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d101      	bne.n	800729a <xQueueGenericSend+0xa2>
 8007296:	2301      	movs	r3, #1
 8007298:	e000      	b.n	800729c <xQueueGenericSend+0xa4>
 800729a:	2300      	movs	r3, #0
 800729c:	2b00      	cmp	r3, #0
 800729e:	d10a      	bne.n	80072b6 <xQueueGenericSend+0xbe>
	__asm volatile
 80072a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a4:	f383 8811 	msr	BASEPRI, r3
 80072a8:	f3bf 8f6f 	isb	sy
 80072ac:	f3bf 8f4f 	dsb	sy
 80072b0:	61fb      	str	r3, [r7, #28]
}
 80072b2:	bf00      	nop
 80072b4:	e7fe      	b.n	80072b4 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80072b6:	f001 fd15 	bl	8008ce4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80072ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d302      	bcc.n	80072cc <xQueueGenericSend+0xd4>
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	2b02      	cmp	r3, #2
 80072ca:	d129      	bne.n	8007320 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80072cc:	683a      	ldr	r2, [r7, #0]
 80072ce:	68b9      	ldr	r1, [r7, #8]
 80072d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80072d2:	f000 fac1 	bl	8007858 <prvCopyDataToQueue>
 80072d6:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80072d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d010      	beq.n	8007302 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80072e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072e2:	3324      	adds	r3, #36	; 0x24
 80072e4:	4618      	mov	r0, r3
 80072e6:	f000 ffcd 	bl	8008284 <xTaskRemoveFromEventList>
 80072ea:	4603      	mov	r3, r0
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d013      	beq.n	8007318 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80072f0:	4b3f      	ldr	r3, [pc, #252]	; (80073f0 <xQueueGenericSend+0x1f8>)
 80072f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80072f6:	601a      	str	r2, [r3, #0]
 80072f8:	f3bf 8f4f 	dsb	sy
 80072fc:	f3bf 8f6f 	isb	sy
 8007300:	e00a      	b.n	8007318 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007302:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007304:	2b00      	cmp	r3, #0
 8007306:	d007      	beq.n	8007318 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007308:	4b39      	ldr	r3, [pc, #228]	; (80073f0 <xQueueGenericSend+0x1f8>)
 800730a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800730e:	601a      	str	r2, [r3, #0]
 8007310:	f3bf 8f4f 	dsb	sy
 8007314:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007318:	f001 fd14 	bl	8008d44 <vPortExitCritical>
				return pdPASS;
 800731c:	2301      	movs	r3, #1
 800731e:	e063      	b.n	80073e8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d103      	bne.n	800732e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007326:	f001 fd0d 	bl	8008d44 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800732a:	2300      	movs	r3, #0
 800732c:	e05c      	b.n	80073e8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800732e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007330:	2b00      	cmp	r3, #0
 8007332:	d106      	bne.n	8007342 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007334:	f107 0314 	add.w	r3, r7, #20
 8007338:	4618      	mov	r0, r3
 800733a:	f001 f805 	bl	8008348 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800733e:	2301      	movs	r3, #1
 8007340:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007342:	f001 fcff 	bl	8008d44 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007346:	f000 fdb5 	bl	8007eb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800734a:	f001 fccb 	bl	8008ce4 <vPortEnterCritical>
 800734e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007350:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007354:	b25b      	sxtb	r3, r3
 8007356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800735a:	d103      	bne.n	8007364 <xQueueGenericSend+0x16c>
 800735c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800735e:	2200      	movs	r2, #0
 8007360:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007364:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007366:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800736a:	b25b      	sxtb	r3, r3
 800736c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007370:	d103      	bne.n	800737a <xQueueGenericSend+0x182>
 8007372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007374:	2200      	movs	r2, #0
 8007376:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800737a:	f001 fce3 	bl	8008d44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800737e:	1d3a      	adds	r2, r7, #4
 8007380:	f107 0314 	add.w	r3, r7, #20
 8007384:	4611      	mov	r1, r2
 8007386:	4618      	mov	r0, r3
 8007388:	f000 fff4 	bl	8008374 <xTaskCheckForTimeOut>
 800738c:	4603      	mov	r3, r0
 800738e:	2b00      	cmp	r3, #0
 8007390:	d124      	bne.n	80073dc <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007392:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8007394:	f000 fb58 	bl	8007a48 <prvIsQueueFull>
 8007398:	4603      	mov	r3, r0
 800739a:	2b00      	cmp	r3, #0
 800739c:	d018      	beq.n	80073d0 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800739e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073a0:	3310      	adds	r3, #16
 80073a2:	687a      	ldr	r2, [r7, #4]
 80073a4:	4611      	mov	r1, r2
 80073a6:	4618      	mov	r0, r3
 80073a8:	f000 ff48 	bl	800823c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80073ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073ae:	f000 fae3 	bl	8007978 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80073b2:	f000 fd8d 	bl	8007ed0 <xTaskResumeAll>
 80073b6:	4603      	mov	r3, r0
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	f47f af7c 	bne.w	80072b6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80073be:	4b0c      	ldr	r3, [pc, #48]	; (80073f0 <xQueueGenericSend+0x1f8>)
 80073c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80073c4:	601a      	str	r2, [r3, #0]
 80073c6:	f3bf 8f4f 	dsb	sy
 80073ca:	f3bf 8f6f 	isb	sy
 80073ce:	e772      	b.n	80072b6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80073d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073d2:	f000 fad1 	bl	8007978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80073d6:	f000 fd7b 	bl	8007ed0 <xTaskResumeAll>
 80073da:	e76c      	b.n	80072b6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80073dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80073de:	f000 facb 	bl	8007978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80073e2:	f000 fd75 	bl	8007ed0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80073e6:	2300      	movs	r3, #0
		}
	}
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3738      	adds	r7, #56	; 0x38
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}
 80073f0:	e000ed04 	.word	0xe000ed04

080073f4 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b08e      	sub	sp, #56	; 0x38
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8007402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007404:	2b00      	cmp	r3, #0
 8007406:	d10a      	bne.n	800741e <xQueueGiveFromISR+0x2a>
	__asm volatile
 8007408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800740c:	f383 8811 	msr	BASEPRI, r3
 8007410:	f3bf 8f6f 	isb	sy
 8007414:	f3bf 8f4f 	dsb	sy
 8007418:	623b      	str	r3, [r7, #32]
}
 800741a:	bf00      	nop
 800741c:	e7fe      	b.n	800741c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800741e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007420:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007422:	2b00      	cmp	r3, #0
 8007424:	d00a      	beq.n	800743c <xQueueGiveFromISR+0x48>
	__asm volatile
 8007426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800742a:	f383 8811 	msr	BASEPRI, r3
 800742e:	f3bf 8f6f 	isb	sy
 8007432:	f3bf 8f4f 	dsb	sy
 8007436:	61fb      	str	r3, [r7, #28]
}
 8007438:	bf00      	nop
 800743a:	e7fe      	b.n	800743a <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 800743c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	2b00      	cmp	r3, #0
 8007442:	d103      	bne.n	800744c <xQueueGiveFromISR+0x58>
 8007444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d101      	bne.n	8007450 <xQueueGiveFromISR+0x5c>
 800744c:	2301      	movs	r3, #1
 800744e:	e000      	b.n	8007452 <xQueueGiveFromISR+0x5e>
 8007450:	2300      	movs	r3, #0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d10a      	bne.n	800746c <xQueueGiveFromISR+0x78>
	__asm volatile
 8007456:	f04f 0350 	mov.w	r3, #80	; 0x50
 800745a:	f383 8811 	msr	BASEPRI, r3
 800745e:	f3bf 8f6f 	isb	sy
 8007462:	f3bf 8f4f 	dsb	sy
 8007466:	61bb      	str	r3, [r7, #24]
}
 8007468:	bf00      	nop
 800746a:	e7fe      	b.n	800746a <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800746c:	f001 fd1c 	bl	8008ea8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007470:	f3ef 8211 	mrs	r2, BASEPRI
 8007474:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007478:	f383 8811 	msr	BASEPRI, r3
 800747c:	f3bf 8f6f 	isb	sy
 8007480:	f3bf 8f4f 	dsb	sy
 8007484:	617a      	str	r2, [r7, #20]
 8007486:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007488:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800748a:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800748c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800748e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007490:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8007492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007494:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007496:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007498:	429a      	cmp	r2, r3
 800749a:	d22b      	bcs.n	80074f4 <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800749c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800749e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80074a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80074a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80074a8:	1c5a      	adds	r2, r3, #1
 80074aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074ac:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80074ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80074b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074b6:	d112      	bne.n	80074de <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80074b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d016      	beq.n	80074ee <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80074c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074c2:	3324      	adds	r3, #36	; 0x24
 80074c4:	4618      	mov	r0, r3
 80074c6:	f000 fedd 	bl	8008284 <xTaskRemoveFromEventList>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d00e      	beq.n	80074ee <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d00b      	beq.n	80074ee <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	2201      	movs	r2, #1
 80074da:	601a      	str	r2, [r3, #0]
 80074dc:	e007      	b.n	80074ee <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80074de:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80074e2:	3301      	adds	r3, #1
 80074e4:	b2db      	uxtb	r3, r3
 80074e6:	b25a      	sxtb	r2, r3
 80074e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80074ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80074ee:	2301      	movs	r3, #1
 80074f0:	637b      	str	r3, [r7, #52]	; 0x34
 80074f2:	e001      	b.n	80074f8 <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80074f4:	2300      	movs	r3, #0
 80074f6:	637b      	str	r3, [r7, #52]	; 0x34
 80074f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80074fa:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007502:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8007504:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007506:	4618      	mov	r0, r3
 8007508:	3738      	adds	r7, #56	; 0x38
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
	...

08007510 <xQueueSemaphoreTake>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b08e      	sub	sp, #56	; 0x38
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800751a:	2300      	movs	r3, #0
 800751c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8007522:	2300      	movs	r3, #0
 8007524:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8007526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007528:	2b00      	cmp	r3, #0
 800752a:	d10a      	bne.n	8007542 <xQueueSemaphoreTake+0x32>
	__asm volatile
 800752c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007530:	f383 8811 	msr	BASEPRI, r3
 8007534:	f3bf 8f6f 	isb	sy
 8007538:	f3bf 8f4f 	dsb	sy
 800753c:	623b      	str	r3, [r7, #32]
}
 800753e:	bf00      	nop
 8007540:	e7fe      	b.n	8007540 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8007542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007546:	2b00      	cmp	r3, #0
 8007548:	d00a      	beq.n	8007560 <xQueueSemaphoreTake+0x50>
	__asm volatile
 800754a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800754e:	f383 8811 	msr	BASEPRI, r3
 8007552:	f3bf 8f6f 	isb	sy
 8007556:	f3bf 8f4f 	dsb	sy
 800755a:	61fb      	str	r3, [r7, #28]
}
 800755c:	bf00      	nop
 800755e:	e7fe      	b.n	800755e <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007560:	f001 f852 	bl	8008608 <xTaskGetSchedulerState>
 8007564:	4603      	mov	r3, r0
 8007566:	2b00      	cmp	r3, #0
 8007568:	d102      	bne.n	8007570 <xQueueSemaphoreTake+0x60>
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	2b00      	cmp	r3, #0
 800756e:	d101      	bne.n	8007574 <xQueueSemaphoreTake+0x64>
 8007570:	2301      	movs	r3, #1
 8007572:	e000      	b.n	8007576 <xQueueSemaphoreTake+0x66>
 8007574:	2300      	movs	r3, #0
 8007576:	2b00      	cmp	r3, #0
 8007578:	d10a      	bne.n	8007590 <xQueueSemaphoreTake+0x80>
	__asm volatile
 800757a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800757e:	f383 8811 	msr	BASEPRI, r3
 8007582:	f3bf 8f6f 	isb	sy
 8007586:	f3bf 8f4f 	dsb	sy
 800758a:	61bb      	str	r3, [r7, #24]
}
 800758c:	bf00      	nop
 800758e:	e7fe      	b.n	800758e <xQueueSemaphoreTake+0x7e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8007590:	f001 fba8 	bl	8008ce4 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8007594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007598:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800759a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800759c:	2b00      	cmp	r3, #0
 800759e:	d024      	beq.n	80075ea <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80075a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a2:	1e5a      	subs	r2, r3, #1
 80075a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075a6:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80075a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d104      	bne.n	80075ba <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 80075b0:	f001 f9f4 	bl	800899c <pvTaskIncrementMutexHeldCount>
 80075b4:	4602      	mov	r2, r0
 80075b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075b8:	605a      	str	r2, [r3, #4]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80075ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075bc:	691b      	ldr	r3, [r3, #16]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d00f      	beq.n	80075e2 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80075c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80075c4:	3310      	adds	r3, #16
 80075c6:	4618      	mov	r0, r3
 80075c8:	f000 fe5c 	bl	8008284 <xTaskRemoveFromEventList>
 80075cc:	4603      	mov	r3, r0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d007      	beq.n	80075e2 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80075d2:	4b54      	ldr	r3, [pc, #336]	; (8007724 <xQueueSemaphoreTake+0x214>)
 80075d4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80075d8:	601a      	str	r2, [r3, #0]
 80075da:	f3bf 8f4f 	dsb	sy
 80075de:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80075e2:	f001 fbaf 	bl	8008d44 <vPortExitCritical>
				return pdPASS;
 80075e6:	2301      	movs	r3, #1
 80075e8:	e097      	b.n	800771a <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d111      	bne.n	8007614 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80075f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d00a      	beq.n	800760c <xQueueSemaphoreTake+0xfc>
	__asm volatile
 80075f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075fa:	f383 8811 	msr	BASEPRI, r3
 80075fe:	f3bf 8f6f 	isb	sy
 8007602:	f3bf 8f4f 	dsb	sy
 8007606:	617b      	str	r3, [r7, #20]
}
 8007608:	bf00      	nop
 800760a:	e7fe      	b.n	800760a <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800760c:	f001 fb9a 	bl	8008d44 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8007610:	2300      	movs	r3, #0
 8007612:	e082      	b.n	800771a <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007616:	2b00      	cmp	r3, #0
 8007618:	d106      	bne.n	8007628 <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800761a:	f107 030c 	add.w	r3, r7, #12
 800761e:	4618      	mov	r0, r3
 8007620:	f000 fe92 	bl	8008348 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007624:	2301      	movs	r3, #1
 8007626:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007628:	f001 fb8c 	bl	8008d44 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800762c:	f000 fc42 	bl	8007eb4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007630:	f001 fb58 	bl	8008ce4 <vPortEnterCritical>
 8007634:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007636:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800763a:	b25b      	sxtb	r3, r3
 800763c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007640:	d103      	bne.n	800764a <xQueueSemaphoreTake+0x13a>
 8007642:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007644:	2200      	movs	r2, #0
 8007646:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800764a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800764c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007650:	b25b      	sxtb	r3, r3
 8007652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007656:	d103      	bne.n	8007660 <xQueueSemaphoreTake+0x150>
 8007658:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800765a:	2200      	movs	r2, #0
 800765c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007660:	f001 fb70 	bl	8008d44 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007664:	463a      	mov	r2, r7
 8007666:	f107 030c 	add.w	r3, r7, #12
 800766a:	4611      	mov	r1, r2
 800766c:	4618      	mov	r0, r3
 800766e:	f000 fe81 	bl	8008374 <xTaskCheckForTimeOut>
 8007672:	4603      	mov	r3, r0
 8007674:	2b00      	cmp	r3, #0
 8007676:	d132      	bne.n	80076de <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8007678:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800767a:	f000 f9cf 	bl	8007a1c <prvIsQueueEmpty>
 800767e:	4603      	mov	r3, r0
 8007680:	2b00      	cmp	r3, #0
 8007682:	d026      	beq.n	80076d2 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	2b00      	cmp	r3, #0
 800768a:	d109      	bne.n	80076a0 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 800768c:	f001 fb2a 	bl	8008ce4 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8007690:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007692:	685b      	ldr	r3, [r3, #4]
 8007694:	4618      	mov	r0, r3
 8007696:	f000 ffd5 	bl	8008644 <xTaskPriorityInherit>
 800769a:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 800769c:	f001 fb52 	bl	8008d44 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80076a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076a2:	3324      	adds	r3, #36	; 0x24
 80076a4:	683a      	ldr	r2, [r7, #0]
 80076a6:	4611      	mov	r1, r2
 80076a8:	4618      	mov	r0, r3
 80076aa:	f000 fdc7 	bl	800823c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80076ae:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80076b0:	f000 f962 	bl	8007978 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80076b4:	f000 fc0c 	bl	8007ed0 <xTaskResumeAll>
 80076b8:	4603      	mov	r3, r0
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	f47f af68 	bne.w	8007590 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 80076c0:	4b18      	ldr	r3, [pc, #96]	; (8007724 <xQueueSemaphoreTake+0x214>)
 80076c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076c6:	601a      	str	r2, [r3, #0]
 80076c8:	f3bf 8f4f 	dsb	sy
 80076cc:	f3bf 8f6f 	isb	sy
 80076d0:	e75e      	b.n	8007590 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80076d2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80076d4:	f000 f950 	bl	8007978 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80076d8:	f000 fbfa 	bl	8007ed0 <xTaskResumeAll>
 80076dc:	e758      	b.n	8007590 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80076de:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80076e0:	f000 f94a 	bl	8007978 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80076e4:	f000 fbf4 	bl	8007ed0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80076e8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80076ea:	f000 f997 	bl	8007a1c <prvIsQueueEmpty>
 80076ee:	4603      	mov	r3, r0
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f43f af4d 	beq.w	8007590 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80076f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d00d      	beq.n	8007718 <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 80076fc:	f001 faf2 	bl	8008ce4 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8007700:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007702:	f000 f891 	bl	8007828 <prvGetDisinheritPriorityAfterTimeout>
 8007706:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( ( void * ) pxQueue->pxMutexHolder, uxHighestWaitingPriority );
 8007708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800770a:	685b      	ldr	r3, [r3, #4]
 800770c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800770e:	4618      	mov	r0, r3
 8007710:	f001 f8a4 	bl	800885c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8007714:	f001 fb16 	bl	8008d44 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8007718:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800771a:	4618      	mov	r0, r3
 800771c:	3738      	adds	r7, #56	; 0x38
 800771e:	46bd      	mov	sp, r7
 8007720:	bd80      	pop	{r7, pc}
 8007722:	bf00      	nop
 8007724:	e000ed04 	.word	0xe000ed04

08007728 <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b08e      	sub	sp, #56	; 0x38
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8007738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800773a:	2b00      	cmp	r3, #0
 800773c:	d10a      	bne.n	8007754 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 800773e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007742:	f383 8811 	msr	BASEPRI, r3
 8007746:	f3bf 8f6f 	isb	sy
 800774a:	f3bf 8f4f 	dsb	sy
 800774e:	623b      	str	r3, [r7, #32]
}
 8007750:	bf00      	nop
 8007752:	e7fe      	b.n	8007752 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d103      	bne.n	8007762 <xQueueReceiveFromISR+0x3a>
 800775a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800775c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800775e:	2b00      	cmp	r3, #0
 8007760:	d101      	bne.n	8007766 <xQueueReceiveFromISR+0x3e>
 8007762:	2301      	movs	r3, #1
 8007764:	e000      	b.n	8007768 <xQueueReceiveFromISR+0x40>
 8007766:	2300      	movs	r3, #0
 8007768:	2b00      	cmp	r3, #0
 800776a:	d10a      	bne.n	8007782 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 800776c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007770:	f383 8811 	msr	BASEPRI, r3
 8007774:	f3bf 8f6f 	isb	sy
 8007778:	f3bf 8f4f 	dsb	sy
 800777c:	61fb      	str	r3, [r7, #28]
}
 800777e:	bf00      	nop
 8007780:	e7fe      	b.n	8007780 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007782:	f001 fb91 	bl	8008ea8 <vPortValidateInterruptPriority>
	__asm volatile
 8007786:	f3ef 8211 	mrs	r2, BASEPRI
 800778a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800778e:	f383 8811 	msr	BASEPRI, r3
 8007792:	f3bf 8f6f 	isb	sy
 8007796:	f3bf 8f4f 	dsb	sy
 800779a:	61ba      	str	r2, [r7, #24]
 800779c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800779e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80077a0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80077a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077a6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80077a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d02f      	beq.n	800780e <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80077ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077b0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80077b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80077b8:	68b9      	ldr	r1, [r7, #8]
 80077ba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80077bc:	f000 f8b6 	bl	800792c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80077c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077c2:	1e5a      	subs	r2, r3, #1
 80077c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077c6:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80077c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80077cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d0:	d112      	bne.n	80077f8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80077d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077d4:	691b      	ldr	r3, [r3, #16]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d016      	beq.n	8007808 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80077da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077dc:	3310      	adds	r3, #16
 80077de:	4618      	mov	r0, r3
 80077e0:	f000 fd50 	bl	8008284 <xTaskRemoveFromEventList>
 80077e4:	4603      	mov	r3, r0
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d00e      	beq.n	8007808 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d00b      	beq.n	8007808 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	2201      	movs	r2, #1
 80077f4:	601a      	str	r2, [r3, #0]
 80077f6:	e007      	b.n	8007808 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 80077f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80077fc:	3301      	adds	r3, #1
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	b25a      	sxtb	r2, r3
 8007802:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007804:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8007808:	2301      	movs	r3, #1
 800780a:	637b      	str	r3, [r7, #52]	; 0x34
 800780c:	e001      	b.n	8007812 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 800780e:	2300      	movs	r3, #0
 8007810:	637b      	str	r3, [r7, #52]	; 0x34
 8007812:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007814:	613b      	str	r3, [r7, #16]
	__asm volatile
 8007816:	693b      	ldr	r3, [r7, #16]
 8007818:	f383 8811 	msr	BASEPRI, r3
}
 800781c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800781e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8007820:	4618      	mov	r0, r3
 8007822:	3738      	adds	r7, #56	; 0x38
 8007824:	46bd      	mov	sp, r7
 8007826:	bd80      	pop	{r7, pc}

08007828 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8007828:	b480      	push	{r7}
 800782a:	b085      	sub	sp, #20
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0 )
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007834:	2b00      	cmp	r3, #0
 8007836:	d006      	beq.n	8007846 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = configMAX_PRIORITIES - listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f1c3 0307 	rsb	r3, r3, #7
 8007842:	60fb      	str	r3, [r7, #12]
 8007844:	e001      	b.n	800784a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8007846:	2300      	movs	r3, #0
 8007848:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800784a:	68fb      	ldr	r3, [r7, #12]
	}
 800784c:	4618      	mov	r0, r3
 800784e:	3714      	adds	r7, #20
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b086      	sub	sp, #24
 800785c:	af00      	add	r7, sp, #0
 800785e:	60f8      	str	r0, [r7, #12]
 8007860:	60b9      	str	r1, [r7, #8]
 8007862:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8007864:	2300      	movs	r3, #0
 8007866:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800786c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007872:	2b00      	cmp	r3, #0
 8007874:	d10d      	bne.n	8007892 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	2b00      	cmp	r3, #0
 800787c:	d14d      	bne.n	800791a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	4618      	mov	r0, r3
 8007884:	f000 ff64 	bl	8008750 <xTaskPriorityDisinherit>
 8007888:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	2200      	movs	r2, #0
 800788e:	605a      	str	r2, [r3, #4]
 8007890:	e043      	b.n	800791a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d119      	bne.n	80078cc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	6898      	ldr	r0, [r3, #8]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078a0:	461a      	mov	r2, r3
 80078a2:	68b9      	ldr	r1, [r7, #8]
 80078a4:	f001 fd3e 	bl	8009324 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	689a      	ldr	r2, [r3, #8]
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b0:	441a      	add	r2, r3
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	689a      	ldr	r2, [r3, #8]
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	685b      	ldr	r3, [r3, #4]
 80078be:	429a      	cmp	r2, r3
 80078c0:	d32b      	bcc.n	800791a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681a      	ldr	r2, [r3, #0]
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	609a      	str	r2, [r3, #8]
 80078ca:	e026      	b.n	800791a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	68d8      	ldr	r0, [r3, #12]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d4:	461a      	mov	r2, r3
 80078d6:	68b9      	ldr	r1, [r7, #8]
 80078d8:	f001 fd24 	bl	8009324 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	68da      	ldr	r2, [r3, #12]
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078e4:	425b      	negs	r3, r3
 80078e6:	441a      	add	r2, r3
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	68da      	ldr	r2, [r3, #12]
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	429a      	cmp	r2, r3
 80078f6:	d207      	bcs.n	8007908 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	685a      	ldr	r2, [r3, #4]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007900:	425b      	negs	r3, r3
 8007902:	441a      	add	r2, r3
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2b02      	cmp	r3, #2
 800790c:	d105      	bne.n	800791a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800790e:	693b      	ldr	r3, [r7, #16]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d002      	beq.n	800791a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	3b01      	subs	r3, #1
 8007918:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800791a:	693b      	ldr	r3, [r7, #16]
 800791c:	1c5a      	adds	r2, r3, #1
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8007922:	697b      	ldr	r3, [r7, #20]
}
 8007924:	4618      	mov	r0, r3
 8007926:	3718      	adds	r7, #24
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}

0800792c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800792c:	b580      	push	{r7, lr}
 800792e:	b082      	sub	sp, #8
 8007930:	af00      	add	r7, sp, #0
 8007932:	6078      	str	r0, [r7, #4]
 8007934:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800793a:	2b00      	cmp	r3, #0
 800793c:	d018      	beq.n	8007970 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	68da      	ldr	r2, [r3, #12]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007946:	441a      	add	r2, r3
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	68da      	ldr	r2, [r3, #12]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	429a      	cmp	r2, r3
 8007956:	d303      	bcc.n	8007960 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	68d9      	ldr	r1, [r3, #12]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007968:	461a      	mov	r2, r3
 800796a:	6838      	ldr	r0, [r7, #0]
 800796c:	f001 fcda 	bl	8009324 <memcpy>
	}
}
 8007970:	bf00      	nop
 8007972:	3708      	adds	r7, #8
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}

08007978 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b084      	sub	sp, #16
 800797c:	af00      	add	r7, sp, #0
 800797e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8007980:	f001 f9b0 	bl	8008ce4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800798a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800798c:	e011      	b.n	80079b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007992:	2b00      	cmp	r3, #0
 8007994:	d012      	beq.n	80079bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	3324      	adds	r3, #36	; 0x24
 800799a:	4618      	mov	r0, r3
 800799c:	f000 fc72 	bl	8008284 <xTaskRemoveFromEventList>
 80079a0:	4603      	mov	r3, r0
 80079a2:	2b00      	cmp	r3, #0
 80079a4:	d001      	beq.n	80079aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80079a6:	f000 fd47 	bl	8008438 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80079aa:	7bfb      	ldrb	r3, [r7, #15]
 80079ac:	3b01      	subs	r3, #1
 80079ae:	b2db      	uxtb	r3, r3
 80079b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80079b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	dce9      	bgt.n	800798e <prvUnlockQueue+0x16>
 80079ba:	e000      	b.n	80079be <prvUnlockQueue+0x46>
					break;
 80079bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	22ff      	movs	r2, #255	; 0xff
 80079c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80079c6:	f001 f9bd 	bl	8008d44 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80079ca:	f001 f98b 	bl	8008ce4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80079d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079d6:	e011      	b.n	80079fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	691b      	ldr	r3, [r3, #16]
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d012      	beq.n	8007a06 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	3310      	adds	r3, #16
 80079e4:	4618      	mov	r0, r3
 80079e6:	f000 fc4d 	bl	8008284 <xTaskRemoveFromEventList>
 80079ea:	4603      	mov	r3, r0
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d001      	beq.n	80079f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80079f0:	f000 fd22 	bl	8008438 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80079f4:	7bbb      	ldrb	r3, [r7, #14]
 80079f6:	3b01      	subs	r3, #1
 80079f8:	b2db      	uxtb	r3, r3
 80079fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80079fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	dce9      	bgt.n	80079d8 <prvUnlockQueue+0x60>
 8007a04:	e000      	b.n	8007a08 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8007a06:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	22ff      	movs	r2, #255	; 0xff
 8007a0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8007a10:	f001 f998 	bl	8008d44 <vPortExitCritical>
}
 8007a14:	bf00      	nop
 8007a16:	3710      	adds	r7, #16
 8007a18:	46bd      	mov	sp, r7
 8007a1a:	bd80      	pop	{r7, pc}

08007a1c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b084      	sub	sp, #16
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a24:	f001 f95e 	bl	8008ce4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d102      	bne.n	8007a36 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007a30:	2301      	movs	r3, #1
 8007a32:	60fb      	str	r3, [r7, #12]
 8007a34:	e001      	b.n	8007a3a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8007a36:	2300      	movs	r3, #0
 8007a38:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a3a:	f001 f983 	bl	8008d44 <vPortExitCritical>

	return xReturn;
 8007a3e:	68fb      	ldr	r3, [r7, #12]
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3710      	adds	r7, #16
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8007a50:	f001 f948 	bl	8008ce4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a5c:	429a      	cmp	r2, r3
 8007a5e:	d102      	bne.n	8007a66 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8007a60:	2301      	movs	r3, #1
 8007a62:	60fb      	str	r3, [r7, #12]
 8007a64:	e001      	b.n	8007a6a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8007a66:	2300      	movs	r3, #0
 8007a68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8007a6a:	f001 f96b 	bl	8008d44 <vPortExitCritical>

	return xReturn;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3710      	adds	r7, #16
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8007a78:	b580      	push	{r7, lr}
 8007a7a:	b08e      	sub	sp, #56	; 0x38
 8007a7c:	af04      	add	r7, sp, #16
 8007a7e:	60f8      	str	r0, [r7, #12]
 8007a80:	60b9      	str	r1, [r7, #8]
 8007a82:	607a      	str	r2, [r7, #4]
 8007a84:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8007a86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d10a      	bne.n	8007aa2 <xTaskCreateStatic+0x2a>
	__asm volatile
 8007a8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a90:	f383 8811 	msr	BASEPRI, r3
 8007a94:	f3bf 8f6f 	isb	sy
 8007a98:	f3bf 8f4f 	dsb	sy
 8007a9c:	623b      	str	r3, [r7, #32]
}
 8007a9e:	bf00      	nop
 8007aa0:	e7fe      	b.n	8007aa0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8007aa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d10a      	bne.n	8007abe <xTaskCreateStatic+0x46>
	__asm volatile
 8007aa8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007aac:	f383 8811 	msr	BASEPRI, r3
 8007ab0:	f3bf 8f6f 	isb	sy
 8007ab4:	f3bf 8f4f 	dsb	sy
 8007ab8:	61fb      	str	r3, [r7, #28]
}
 8007aba:	bf00      	nop
 8007abc:	e7fe      	b.n	8007abc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007abe:	2354      	movs	r3, #84	; 0x54
 8007ac0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8007ac2:	693b      	ldr	r3, [r7, #16]
 8007ac4:	2b54      	cmp	r3, #84	; 0x54
 8007ac6:	d00a      	beq.n	8007ade <xTaskCreateStatic+0x66>
	__asm volatile
 8007ac8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007acc:	f383 8811 	msr	BASEPRI, r3
 8007ad0:	f3bf 8f6f 	isb	sy
 8007ad4:	f3bf 8f4f 	dsb	sy
 8007ad8:	61bb      	str	r3, [r7, #24]
}
 8007ada:	bf00      	nop
 8007adc:	e7fe      	b.n	8007adc <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8007ade:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d01e      	beq.n	8007b22 <xTaskCreateStatic+0xaa>
 8007ae4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d01b      	beq.n	8007b22 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007aec:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8007aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007af2:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af6:	2202      	movs	r2, #2
 8007af8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007afc:	2300      	movs	r3, #0
 8007afe:	9303      	str	r3, [sp, #12]
 8007b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b02:	9302      	str	r3, [sp, #8]
 8007b04:	f107 0314 	add.w	r3, r7, #20
 8007b08:	9301      	str	r3, [sp, #4]
 8007b0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b0c:	9300      	str	r3, [sp, #0]
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	687a      	ldr	r2, [r7, #4]
 8007b12:	68b9      	ldr	r1, [r7, #8]
 8007b14:	68f8      	ldr	r0, [r7, #12]
 8007b16:	f000 f850 	bl	8007bba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b1a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007b1c:	f000 f8cc 	bl	8007cb8 <prvAddNewTaskToReadyList>
 8007b20:	e001      	b.n	8007b26 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8007b22:	2300      	movs	r3, #0
 8007b24:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007b26:	697b      	ldr	r3, [r7, #20]
	}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3728      	adds	r7, #40	; 0x28
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b08c      	sub	sp, #48	; 0x30
 8007b34:	af04      	add	r7, sp, #16
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	60b9      	str	r1, [r7, #8]
 8007b3a:	603b      	str	r3, [r7, #0]
 8007b3c:	4613      	mov	r3, r2
 8007b3e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007b40:	88fb      	ldrh	r3, [r7, #6]
 8007b42:	009b      	lsls	r3, r3, #2
 8007b44:	4618      	mov	r0, r3
 8007b46:	f001 f9ef 	bl	8008f28 <pvPortMalloc>
 8007b4a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d00e      	beq.n	8007b70 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8007b52:	2054      	movs	r0, #84	; 0x54
 8007b54:	f001 f9e8 	bl	8008f28 <pvPortMalloc>
 8007b58:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8007b5a:	69fb      	ldr	r3, [r7, #28]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d003      	beq.n	8007b68 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8007b60:	69fb      	ldr	r3, [r7, #28]
 8007b62:	697a      	ldr	r2, [r7, #20]
 8007b64:	631a      	str	r2, [r3, #48]	; 0x30
 8007b66:	e005      	b.n	8007b74 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8007b68:	6978      	ldr	r0, [r7, #20]
 8007b6a:	f001 faa1 	bl	80090b0 <vPortFree>
 8007b6e:	e001      	b.n	8007b74 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8007b70:	2300      	movs	r3, #0
 8007b72:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8007b74:	69fb      	ldr	r3, [r7, #28]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d017      	beq.n	8007baa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8007b7a:	69fb      	ldr	r3, [r7, #28]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007b82:	88fa      	ldrh	r2, [r7, #6]
 8007b84:	2300      	movs	r3, #0
 8007b86:	9303      	str	r3, [sp, #12]
 8007b88:	69fb      	ldr	r3, [r7, #28]
 8007b8a:	9302      	str	r3, [sp, #8]
 8007b8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b8e:	9301      	str	r3, [sp, #4]
 8007b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007b92:	9300      	str	r3, [sp, #0]
 8007b94:	683b      	ldr	r3, [r7, #0]
 8007b96:	68b9      	ldr	r1, [r7, #8]
 8007b98:	68f8      	ldr	r0, [r7, #12]
 8007b9a:	f000 f80e 	bl	8007bba <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007b9e:	69f8      	ldr	r0, [r7, #28]
 8007ba0:	f000 f88a 	bl	8007cb8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	61bb      	str	r3, [r7, #24]
 8007ba8:	e002      	b.n	8007bb0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007baa:	f04f 33ff 	mov.w	r3, #4294967295
 8007bae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007bb0:	69bb      	ldr	r3, [r7, #24]
	}
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	3720      	adds	r7, #32
 8007bb6:	46bd      	mov	sp, r7
 8007bb8:	bd80      	pop	{r7, pc}

08007bba <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007bba:	b580      	push	{r7, lr}
 8007bbc:	b088      	sub	sp, #32
 8007bbe:	af00      	add	r7, sp, #0
 8007bc0:	60f8      	str	r0, [r7, #12]
 8007bc2:	60b9      	str	r1, [r7, #8]
 8007bc4:	607a      	str	r2, [r7, #4]
 8007bc6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8007bc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007bca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007bd2:	3b01      	subs	r3, #1
 8007bd4:	009b      	lsls	r3, r3, #2
 8007bd6:	4413      	add	r3, r2
 8007bd8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8007bda:	69bb      	ldr	r3, [r7, #24]
 8007bdc:	f023 0307 	bic.w	r3, r3, #7
 8007be0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007be2:	69bb      	ldr	r3, [r7, #24]
 8007be4:	f003 0307 	and.w	r3, r3, #7
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d00a      	beq.n	8007c02 <prvInitialiseNewTask+0x48>
	__asm volatile
 8007bec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007bf0:	f383 8811 	msr	BASEPRI, r3
 8007bf4:	f3bf 8f6f 	isb	sy
 8007bf8:	f3bf 8f4f 	dsb	sy
 8007bfc:	617b      	str	r3, [r7, #20]
}
 8007bfe:	bf00      	nop
 8007c00:	e7fe      	b.n	8007c00 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007c02:	2300      	movs	r3, #0
 8007c04:	61fb      	str	r3, [r7, #28]
 8007c06:	e012      	b.n	8007c2e <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8007c08:	68ba      	ldr	r2, [r7, #8]
 8007c0a:	69fb      	ldr	r3, [r7, #28]
 8007c0c:	4413      	add	r3, r2
 8007c0e:	7819      	ldrb	r1, [r3, #0]
 8007c10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c12:	69fb      	ldr	r3, [r7, #28]
 8007c14:	4413      	add	r3, r2
 8007c16:	3334      	adds	r3, #52	; 0x34
 8007c18:	460a      	mov	r2, r1
 8007c1a:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8007c1c:	68ba      	ldr	r2, [r7, #8]
 8007c1e:	69fb      	ldr	r3, [r7, #28]
 8007c20:	4413      	add	r3, r2
 8007c22:	781b      	ldrb	r3, [r3, #0]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d006      	beq.n	8007c36 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007c28:	69fb      	ldr	r3, [r7, #28]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	61fb      	str	r3, [r7, #28]
 8007c2e:	69fb      	ldr	r3, [r7, #28]
 8007c30:	2b0f      	cmp	r3, #15
 8007c32:	d9e9      	bls.n	8007c08 <prvInitialiseNewTask+0x4e>
 8007c34:	e000      	b.n	8007c38 <prvInitialiseNewTask+0x7e>
		{
			break;
 8007c36:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8007c38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c3a:	2200      	movs	r2, #0
 8007c3c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8007c40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c42:	2b06      	cmp	r3, #6
 8007c44:	d901      	bls.n	8007c4a <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8007c46:	2306      	movs	r3, #6
 8007c48:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8007c4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c4c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c4e:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8007c50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007c54:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8007c56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c58:	2200      	movs	r2, #0
 8007c5a:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007c5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c5e:	3304      	adds	r3, #4
 8007c60:	4618      	mov	r0, r3
 8007c62:	f7ff f8ab 	bl	8006dbc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8007c66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c68:	3318      	adds	r3, #24
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f7ff f8a6 	bl	8006dbc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007c70:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c74:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007c78:	f1c3 0207 	rsb	r2, r3, #7
 8007c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c7e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007c84:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c88:	2200      	movs	r2, #0
 8007c8a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007c8e:	2200      	movs	r2, #0
 8007c90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007c94:	683a      	ldr	r2, [r7, #0]
 8007c96:	68f9      	ldr	r1, [r7, #12]
 8007c98:	69b8      	ldr	r0, [r7, #24]
 8007c9a:	f000 fef9 	bl	8008a90 <pxPortInitialiseStack>
 8007c9e:	4602      	mov	r2, r0
 8007ca0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007ca2:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8007ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d002      	beq.n	8007cb0 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007caa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007cac:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007cae:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007cb0:	bf00      	nop
 8007cb2:	3720      	adds	r7, #32
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}

08007cb8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007cb8:	b580      	push	{r7, lr}
 8007cba:	b082      	sub	sp, #8
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007cc0:	f001 f810 	bl	8008ce4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007cc4:	4b2a      	ldr	r3, [pc, #168]	; (8007d70 <prvAddNewTaskToReadyList+0xb8>)
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	3301      	adds	r3, #1
 8007cca:	4a29      	ldr	r2, [pc, #164]	; (8007d70 <prvAddNewTaskToReadyList+0xb8>)
 8007ccc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8007cce:	4b29      	ldr	r3, [pc, #164]	; (8007d74 <prvAddNewTaskToReadyList+0xbc>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d109      	bne.n	8007cea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007cd6:	4a27      	ldr	r2, [pc, #156]	; (8007d74 <prvAddNewTaskToReadyList+0xbc>)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007cdc:	4b24      	ldr	r3, [pc, #144]	; (8007d70 <prvAddNewTaskToReadyList+0xb8>)
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	2b01      	cmp	r3, #1
 8007ce2:	d110      	bne.n	8007d06 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007ce4:	f000 fbcc 	bl	8008480 <prvInitialiseTaskLists>
 8007ce8:	e00d      	b.n	8007d06 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007cea:	4b23      	ldr	r3, [pc, #140]	; (8007d78 <prvAddNewTaskToReadyList+0xc0>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d109      	bne.n	8007d06 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8007cf2:	4b20      	ldr	r3, [pc, #128]	; (8007d74 <prvAddNewTaskToReadyList+0xbc>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cfc:	429a      	cmp	r2, r3
 8007cfe:	d802      	bhi.n	8007d06 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8007d00:	4a1c      	ldr	r2, [pc, #112]	; (8007d74 <prvAddNewTaskToReadyList+0xbc>)
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8007d06:	4b1d      	ldr	r3, [pc, #116]	; (8007d7c <prvAddNewTaskToReadyList+0xc4>)
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	4a1b      	ldr	r2, [pc, #108]	; (8007d7c <prvAddNewTaskToReadyList+0xc4>)
 8007d0e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d14:	2201      	movs	r2, #1
 8007d16:	409a      	lsls	r2, r3
 8007d18:	4b19      	ldr	r3, [pc, #100]	; (8007d80 <prvAddNewTaskToReadyList+0xc8>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	4a18      	ldr	r2, [pc, #96]	; (8007d80 <prvAddNewTaskToReadyList+0xc8>)
 8007d20:	6013      	str	r3, [r2, #0]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d26:	4613      	mov	r3, r2
 8007d28:	009b      	lsls	r3, r3, #2
 8007d2a:	4413      	add	r3, r2
 8007d2c:	009b      	lsls	r3, r3, #2
 8007d2e:	4a15      	ldr	r2, [pc, #84]	; (8007d84 <prvAddNewTaskToReadyList+0xcc>)
 8007d30:	441a      	add	r2, r3
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	3304      	adds	r3, #4
 8007d36:	4619      	mov	r1, r3
 8007d38:	4610      	mov	r0, r2
 8007d3a:	f7ff f84c 	bl	8006dd6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8007d3e:	f001 f801 	bl	8008d44 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007d42:	4b0d      	ldr	r3, [pc, #52]	; (8007d78 <prvAddNewTaskToReadyList+0xc0>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d00e      	beq.n	8007d68 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007d4a:	4b0a      	ldr	r3, [pc, #40]	; (8007d74 <prvAddNewTaskToReadyList+0xbc>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007d54:	429a      	cmp	r2, r3
 8007d56:	d207      	bcs.n	8007d68 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007d58:	4b0b      	ldr	r3, [pc, #44]	; (8007d88 <prvAddNewTaskToReadyList+0xd0>)
 8007d5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007d5e:	601a      	str	r2, [r3, #0]
 8007d60:	f3bf 8f4f 	dsb	sy
 8007d64:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007d68:	bf00      	nop
 8007d6a:	3708      	adds	r7, #8
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	20000398 	.word	0x20000398
 8007d74:	20000298 	.word	0x20000298
 8007d78:	200003a4 	.word	0x200003a4
 8007d7c:	200003b4 	.word	0x200003b4
 8007d80:	200003a0 	.word	0x200003a0
 8007d84:	2000029c 	.word	0x2000029c
 8007d88:	e000ed04 	.word	0xe000ed04

08007d8c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007d8c:	b580      	push	{r7, lr}
 8007d8e:	b084      	sub	sp, #16
 8007d90:	af00      	add	r7, sp, #0
 8007d92:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007d94:	2300      	movs	r3, #0
 8007d96:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d017      	beq.n	8007dce <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007d9e:	4b13      	ldr	r3, [pc, #76]	; (8007dec <vTaskDelay+0x60>)
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d00a      	beq.n	8007dbc <vTaskDelay+0x30>
	__asm volatile
 8007da6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007daa:	f383 8811 	msr	BASEPRI, r3
 8007dae:	f3bf 8f6f 	isb	sy
 8007db2:	f3bf 8f4f 	dsb	sy
 8007db6:	60bb      	str	r3, [r7, #8]
}
 8007db8:	bf00      	nop
 8007dba:	e7fe      	b.n	8007dba <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007dbc:	f000 f87a 	bl	8007eb4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007dc0:	2100      	movs	r1, #0
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f000 fdfe 	bl	80089c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007dc8:	f000 f882 	bl	8007ed0 <xTaskResumeAll>
 8007dcc:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d107      	bne.n	8007de4 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007dd4:	4b06      	ldr	r3, [pc, #24]	; (8007df0 <vTaskDelay+0x64>)
 8007dd6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007dda:	601a      	str	r2, [r3, #0]
 8007ddc:	f3bf 8f4f 	dsb	sy
 8007de0:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007de4:	bf00      	nop
 8007de6:	3710      	adds	r7, #16
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}
 8007dec:	200003c0 	.word	0x200003c0
 8007df0:	e000ed04 	.word	0xe000ed04

08007df4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b08a      	sub	sp, #40	; 0x28
 8007df8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007dfe:	2300      	movs	r3, #0
 8007e00:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007e02:	463a      	mov	r2, r7
 8007e04:	1d39      	adds	r1, r7, #4
 8007e06:	f107 0308 	add.w	r3, r7, #8
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f7f8 fdfe 	bl	8000a0c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007e10:	6839      	ldr	r1, [r7, #0]
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	68ba      	ldr	r2, [r7, #8]
 8007e16:	9202      	str	r2, [sp, #8]
 8007e18:	9301      	str	r3, [sp, #4]
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	9300      	str	r3, [sp, #0]
 8007e1e:	2300      	movs	r3, #0
 8007e20:	460a      	mov	r2, r1
 8007e22:	491e      	ldr	r1, [pc, #120]	; (8007e9c <vTaskStartScheduler+0xa8>)
 8007e24:	481e      	ldr	r0, [pc, #120]	; (8007ea0 <vTaskStartScheduler+0xac>)
 8007e26:	f7ff fe27 	bl	8007a78 <xTaskCreateStatic>
 8007e2a:	4603      	mov	r3, r0
 8007e2c:	4a1d      	ldr	r2, [pc, #116]	; (8007ea4 <vTaskStartScheduler+0xb0>)
 8007e2e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007e30:	4b1c      	ldr	r3, [pc, #112]	; (8007ea4 <vTaskStartScheduler+0xb0>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d002      	beq.n	8007e3e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8007e38:	2301      	movs	r3, #1
 8007e3a:	617b      	str	r3, [r7, #20]
 8007e3c:	e001      	b.n	8007e42 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007e3e:	2300      	movs	r3, #0
 8007e40:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007e42:	697b      	ldr	r3, [r7, #20]
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d116      	bne.n	8007e76 <vTaskStartScheduler+0x82>
	__asm volatile
 8007e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e4c:	f383 8811 	msr	BASEPRI, r3
 8007e50:	f3bf 8f6f 	isb	sy
 8007e54:	f3bf 8f4f 	dsb	sy
 8007e58:	613b      	str	r3, [r7, #16]
}
 8007e5a:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007e5c:	4b12      	ldr	r3, [pc, #72]	; (8007ea8 <vTaskStartScheduler+0xb4>)
 8007e5e:	f04f 32ff 	mov.w	r2, #4294967295
 8007e62:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8007e64:	4b11      	ldr	r3, [pc, #68]	; (8007eac <vTaskStartScheduler+0xb8>)
 8007e66:	2201      	movs	r2, #1
 8007e68:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8007e6a:	4b11      	ldr	r3, [pc, #68]	; (8007eb0 <vTaskStartScheduler+0xbc>)
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007e70:	f000 fe96 	bl	8008ba0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8007e74:	e00e      	b.n	8007e94 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e7c:	d10a      	bne.n	8007e94 <vTaskStartScheduler+0xa0>
	__asm volatile
 8007e7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e82:	f383 8811 	msr	BASEPRI, r3
 8007e86:	f3bf 8f6f 	isb	sy
 8007e8a:	f3bf 8f4f 	dsb	sy
 8007e8e:	60fb      	str	r3, [r7, #12]
}
 8007e90:	bf00      	nop
 8007e92:	e7fe      	b.n	8007e92 <vTaskStartScheduler+0x9e>
}
 8007e94:	bf00      	nop
 8007e96:	3718      	adds	r7, #24
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}
 8007e9c:	0800950c 	.word	0x0800950c
 8007ea0:	08008451 	.word	0x08008451
 8007ea4:	200003bc 	.word	0x200003bc
 8007ea8:	200003b8 	.word	0x200003b8
 8007eac:	200003a4 	.word	0x200003a4
 8007eb0:	2000039c 	.word	0x2000039c

08007eb4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8007eb8:	4b04      	ldr	r3, [pc, #16]	; (8007ecc <vTaskSuspendAll+0x18>)
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	3301      	adds	r3, #1
 8007ebe:	4a03      	ldr	r2, [pc, #12]	; (8007ecc <vTaskSuspendAll+0x18>)
 8007ec0:	6013      	str	r3, [r2, #0]
}
 8007ec2:	bf00      	nop
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eca:	4770      	bx	lr
 8007ecc:	200003c0 	.word	0x200003c0

08007ed0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007ed0:	b580      	push	{r7, lr}
 8007ed2:	b084      	sub	sp, #16
 8007ed4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8007eda:	2300      	movs	r3, #0
 8007edc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007ede:	4b41      	ldr	r3, [pc, #260]	; (8007fe4 <xTaskResumeAll+0x114>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d10a      	bne.n	8007efc <xTaskResumeAll+0x2c>
	__asm volatile
 8007ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007eea:	f383 8811 	msr	BASEPRI, r3
 8007eee:	f3bf 8f6f 	isb	sy
 8007ef2:	f3bf 8f4f 	dsb	sy
 8007ef6:	603b      	str	r3, [r7, #0]
}
 8007ef8:	bf00      	nop
 8007efa:	e7fe      	b.n	8007efa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007efc:	f000 fef2 	bl	8008ce4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007f00:	4b38      	ldr	r3, [pc, #224]	; (8007fe4 <xTaskResumeAll+0x114>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	3b01      	subs	r3, #1
 8007f06:	4a37      	ldr	r2, [pc, #220]	; (8007fe4 <xTaskResumeAll+0x114>)
 8007f08:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007f0a:	4b36      	ldr	r3, [pc, #216]	; (8007fe4 <xTaskResumeAll+0x114>)
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d161      	bne.n	8007fd6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007f12:	4b35      	ldr	r3, [pc, #212]	; (8007fe8 <xTaskResumeAll+0x118>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d05d      	beq.n	8007fd6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f1a:	e02e      	b.n	8007f7a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8007f1c:	4b33      	ldr	r3, [pc, #204]	; (8007fec <xTaskResumeAll+0x11c>)
 8007f1e:	68db      	ldr	r3, [r3, #12]
 8007f20:	68db      	ldr	r3, [r3, #12]
 8007f22:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	3318      	adds	r3, #24
 8007f28:	4618      	mov	r0, r3
 8007f2a:	f7fe ffb1 	bl	8006e90 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	3304      	adds	r3, #4
 8007f32:	4618      	mov	r0, r3
 8007f34:	f7fe ffac 	bl	8006e90 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	409a      	lsls	r2, r3
 8007f40:	4b2b      	ldr	r3, [pc, #172]	; (8007ff0 <xTaskResumeAll+0x120>)
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	4313      	orrs	r3, r2
 8007f46:	4a2a      	ldr	r2, [pc, #168]	; (8007ff0 <xTaskResumeAll+0x120>)
 8007f48:	6013      	str	r3, [r2, #0]
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f4e:	4613      	mov	r3, r2
 8007f50:	009b      	lsls	r3, r3, #2
 8007f52:	4413      	add	r3, r2
 8007f54:	009b      	lsls	r3, r3, #2
 8007f56:	4a27      	ldr	r2, [pc, #156]	; (8007ff4 <xTaskResumeAll+0x124>)
 8007f58:	441a      	add	r2, r3
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	3304      	adds	r3, #4
 8007f5e:	4619      	mov	r1, r3
 8007f60:	4610      	mov	r0, r2
 8007f62:	f7fe ff38 	bl	8006dd6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f6a:	4b23      	ldr	r3, [pc, #140]	; (8007ff8 <xTaskResumeAll+0x128>)
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f70:	429a      	cmp	r2, r3
 8007f72:	d302      	bcc.n	8007f7a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007f74:	4b21      	ldr	r3, [pc, #132]	; (8007ffc <xTaskResumeAll+0x12c>)
 8007f76:	2201      	movs	r2, #1
 8007f78:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007f7a:	4b1c      	ldr	r3, [pc, #112]	; (8007fec <xTaskResumeAll+0x11c>)
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d1cc      	bne.n	8007f1c <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d001      	beq.n	8007f8c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007f88:	f000 fb18 	bl	80085bc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8007f8c:	4b1c      	ldr	r3, [pc, #112]	; (8008000 <xTaskResumeAll+0x130>)
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d010      	beq.n	8007fba <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007f98:	f000 f836 	bl	8008008 <xTaskIncrementTick>
 8007f9c:	4603      	mov	r3, r0
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d002      	beq.n	8007fa8 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007fa2:	4b16      	ldr	r3, [pc, #88]	; (8007ffc <xTaskResumeAll+0x12c>)
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	3b01      	subs	r3, #1
 8007fac:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d1f1      	bne.n	8007f98 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8007fb4:	4b12      	ldr	r3, [pc, #72]	; (8008000 <xTaskResumeAll+0x130>)
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8007fba:	4b10      	ldr	r3, [pc, #64]	; (8007ffc <xTaskResumeAll+0x12c>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d009      	beq.n	8007fd6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007fc6:	4b0f      	ldr	r3, [pc, #60]	; (8008004 <xTaskResumeAll+0x134>)
 8007fc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007fcc:	601a      	str	r2, [r3, #0]
 8007fce:	f3bf 8f4f 	dsb	sy
 8007fd2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007fd6:	f000 feb5 	bl	8008d44 <vPortExitCritical>

	return xAlreadyYielded;
 8007fda:	68bb      	ldr	r3, [r7, #8]
}
 8007fdc:	4618      	mov	r0, r3
 8007fde:	3710      	adds	r7, #16
 8007fe0:	46bd      	mov	sp, r7
 8007fe2:	bd80      	pop	{r7, pc}
 8007fe4:	200003c0 	.word	0x200003c0
 8007fe8:	20000398 	.word	0x20000398
 8007fec:	20000358 	.word	0x20000358
 8007ff0:	200003a0 	.word	0x200003a0
 8007ff4:	2000029c 	.word	0x2000029c
 8007ff8:	20000298 	.word	0x20000298
 8007ffc:	200003ac 	.word	0x200003ac
 8008000:	200003a8 	.word	0x200003a8
 8008004:	e000ed04 	.word	0xe000ed04

08008008 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8008008:	b580      	push	{r7, lr}
 800800a:	b086      	sub	sp, #24
 800800c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800800e:	2300      	movs	r3, #0
 8008010:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008012:	4b51      	ldr	r3, [pc, #324]	; (8008158 <xTaskIncrementTick+0x150>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	2b00      	cmp	r3, #0
 8008018:	f040 808d 	bne.w	8008136 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800801c:	4b4f      	ldr	r3, [pc, #316]	; (800815c <xTaskIncrementTick+0x154>)
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	3301      	adds	r3, #1
 8008022:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8008024:	4a4d      	ldr	r2, [pc, #308]	; (800815c <xTaskIncrementTick+0x154>)
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d120      	bne.n	8008072 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8008030:	4b4b      	ldr	r3, [pc, #300]	; (8008160 <xTaskIncrementTick+0x158>)
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d00a      	beq.n	8008050 <xTaskIncrementTick+0x48>
	__asm volatile
 800803a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800803e:	f383 8811 	msr	BASEPRI, r3
 8008042:	f3bf 8f6f 	isb	sy
 8008046:	f3bf 8f4f 	dsb	sy
 800804a:	603b      	str	r3, [r7, #0]
}
 800804c:	bf00      	nop
 800804e:	e7fe      	b.n	800804e <xTaskIncrementTick+0x46>
 8008050:	4b43      	ldr	r3, [pc, #268]	; (8008160 <xTaskIncrementTick+0x158>)
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	60fb      	str	r3, [r7, #12]
 8008056:	4b43      	ldr	r3, [pc, #268]	; (8008164 <xTaskIncrementTick+0x15c>)
 8008058:	681b      	ldr	r3, [r3, #0]
 800805a:	4a41      	ldr	r2, [pc, #260]	; (8008160 <xTaskIncrementTick+0x158>)
 800805c:	6013      	str	r3, [r2, #0]
 800805e:	4a41      	ldr	r2, [pc, #260]	; (8008164 <xTaskIncrementTick+0x15c>)
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	6013      	str	r3, [r2, #0]
 8008064:	4b40      	ldr	r3, [pc, #256]	; (8008168 <xTaskIncrementTick+0x160>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	3301      	adds	r3, #1
 800806a:	4a3f      	ldr	r2, [pc, #252]	; (8008168 <xTaskIncrementTick+0x160>)
 800806c:	6013      	str	r3, [r2, #0]
 800806e:	f000 faa5 	bl	80085bc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8008072:	4b3e      	ldr	r3, [pc, #248]	; (800816c <xTaskIncrementTick+0x164>)
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	693a      	ldr	r2, [r7, #16]
 8008078:	429a      	cmp	r2, r3
 800807a:	d34d      	bcc.n	8008118 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800807c:	4b38      	ldr	r3, [pc, #224]	; (8008160 <xTaskIncrementTick+0x158>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d101      	bne.n	800808a <xTaskIncrementTick+0x82>
 8008086:	2301      	movs	r3, #1
 8008088:	e000      	b.n	800808c <xTaskIncrementTick+0x84>
 800808a:	2300      	movs	r3, #0
 800808c:	2b00      	cmp	r3, #0
 800808e:	d004      	beq.n	800809a <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008090:	4b36      	ldr	r3, [pc, #216]	; (800816c <xTaskIncrementTick+0x164>)
 8008092:	f04f 32ff 	mov.w	r2, #4294967295
 8008096:	601a      	str	r2, [r3, #0]
					break;
 8008098:	e03e      	b.n	8008118 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800809a:	4b31      	ldr	r3, [pc, #196]	; (8008160 <xTaskIncrementTick+0x158>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	68db      	ldr	r3, [r3, #12]
 80080a0:	68db      	ldr	r3, [r3, #12]
 80080a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80080a4:	68bb      	ldr	r3, [r7, #8]
 80080a6:	685b      	ldr	r3, [r3, #4]
 80080a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80080aa:	693a      	ldr	r2, [r7, #16]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	429a      	cmp	r2, r3
 80080b0:	d203      	bcs.n	80080ba <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80080b2:	4a2e      	ldr	r2, [pc, #184]	; (800816c <xTaskIncrementTick+0x164>)
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	6013      	str	r3, [r2, #0]
						break;
 80080b8:	e02e      	b.n	8008118 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	3304      	adds	r3, #4
 80080be:	4618      	mov	r0, r3
 80080c0:	f7fe fee6 	bl	8006e90 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80080c4:	68bb      	ldr	r3, [r7, #8]
 80080c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d004      	beq.n	80080d6 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	3318      	adds	r3, #24
 80080d0:	4618      	mov	r0, r3
 80080d2:	f7fe fedd 	bl	8006e90 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80080d6:	68bb      	ldr	r3, [r7, #8]
 80080d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080da:	2201      	movs	r2, #1
 80080dc:	409a      	lsls	r2, r3
 80080de:	4b24      	ldr	r3, [pc, #144]	; (8008170 <xTaskIncrementTick+0x168>)
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	4a22      	ldr	r2, [pc, #136]	; (8008170 <xTaskIncrementTick+0x168>)
 80080e6:	6013      	str	r3, [r2, #0]
 80080e8:	68bb      	ldr	r3, [r7, #8]
 80080ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80080ec:	4613      	mov	r3, r2
 80080ee:	009b      	lsls	r3, r3, #2
 80080f0:	4413      	add	r3, r2
 80080f2:	009b      	lsls	r3, r3, #2
 80080f4:	4a1f      	ldr	r2, [pc, #124]	; (8008174 <xTaskIncrementTick+0x16c>)
 80080f6:	441a      	add	r2, r3
 80080f8:	68bb      	ldr	r3, [r7, #8]
 80080fa:	3304      	adds	r3, #4
 80080fc:	4619      	mov	r1, r3
 80080fe:	4610      	mov	r0, r2
 8008100:	f7fe fe69 	bl	8006dd6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008104:	68bb      	ldr	r3, [r7, #8]
 8008106:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008108:	4b1b      	ldr	r3, [pc, #108]	; (8008178 <xTaskIncrementTick+0x170>)
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800810e:	429a      	cmp	r2, r3
 8008110:	d3b4      	bcc.n	800807c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8008112:	2301      	movs	r3, #1
 8008114:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8008116:	e7b1      	b.n	800807c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8008118:	4b17      	ldr	r3, [pc, #92]	; (8008178 <xTaskIncrementTick+0x170>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800811e:	4915      	ldr	r1, [pc, #84]	; (8008174 <xTaskIncrementTick+0x16c>)
 8008120:	4613      	mov	r3, r2
 8008122:	009b      	lsls	r3, r3, #2
 8008124:	4413      	add	r3, r2
 8008126:	009b      	lsls	r3, r3, #2
 8008128:	440b      	add	r3, r1
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	2b01      	cmp	r3, #1
 800812e:	d907      	bls.n	8008140 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 8008130:	2301      	movs	r3, #1
 8008132:	617b      	str	r3, [r7, #20]
 8008134:	e004      	b.n	8008140 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8008136:	4b11      	ldr	r3, [pc, #68]	; (800817c <xTaskIncrementTick+0x174>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	3301      	adds	r3, #1
 800813c:	4a0f      	ldr	r2, [pc, #60]	; (800817c <xTaskIncrementTick+0x174>)
 800813e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8008140:	4b0f      	ldr	r3, [pc, #60]	; (8008180 <xTaskIncrementTick+0x178>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	2b00      	cmp	r3, #0
 8008146:	d001      	beq.n	800814c <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8008148:	2301      	movs	r3, #1
 800814a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800814c:	697b      	ldr	r3, [r7, #20]
}
 800814e:	4618      	mov	r0, r3
 8008150:	3718      	adds	r7, #24
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}
 8008156:	bf00      	nop
 8008158:	200003c0 	.word	0x200003c0
 800815c:	2000039c 	.word	0x2000039c
 8008160:	20000350 	.word	0x20000350
 8008164:	20000354 	.word	0x20000354
 8008168:	200003b0 	.word	0x200003b0
 800816c:	200003b8 	.word	0x200003b8
 8008170:	200003a0 	.word	0x200003a0
 8008174:	2000029c 	.word	0x2000029c
 8008178:	20000298 	.word	0x20000298
 800817c:	200003a8 	.word	0x200003a8
 8008180:	200003ac 	.word	0x200003ac

08008184 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8008184:	b480      	push	{r7}
 8008186:	b087      	sub	sp, #28
 8008188:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800818a:	4b27      	ldr	r3, [pc, #156]	; (8008228 <vTaskSwitchContext+0xa4>)
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	2b00      	cmp	r3, #0
 8008190:	d003      	beq.n	800819a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8008192:	4b26      	ldr	r3, [pc, #152]	; (800822c <vTaskSwitchContext+0xa8>)
 8008194:	2201      	movs	r2, #1
 8008196:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8008198:	e03f      	b.n	800821a <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800819a:	4b24      	ldr	r3, [pc, #144]	; (800822c <vTaskSwitchContext+0xa8>)
 800819c:	2200      	movs	r2, #0
 800819e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80081a0:	4b23      	ldr	r3, [pc, #140]	; (8008230 <vTaskSwitchContext+0xac>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	fab3 f383 	clz	r3, r3
 80081ac:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80081ae:	7afb      	ldrb	r3, [r7, #11]
 80081b0:	f1c3 031f 	rsb	r3, r3, #31
 80081b4:	617b      	str	r3, [r7, #20]
 80081b6:	491f      	ldr	r1, [pc, #124]	; (8008234 <vTaskSwitchContext+0xb0>)
 80081b8:	697a      	ldr	r2, [r7, #20]
 80081ba:	4613      	mov	r3, r2
 80081bc:	009b      	lsls	r3, r3, #2
 80081be:	4413      	add	r3, r2
 80081c0:	009b      	lsls	r3, r3, #2
 80081c2:	440b      	add	r3, r1
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d10a      	bne.n	80081e0 <vTaskSwitchContext+0x5c>
	__asm volatile
 80081ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081ce:	f383 8811 	msr	BASEPRI, r3
 80081d2:	f3bf 8f6f 	isb	sy
 80081d6:	f3bf 8f4f 	dsb	sy
 80081da:	607b      	str	r3, [r7, #4]
}
 80081dc:	bf00      	nop
 80081de:	e7fe      	b.n	80081de <vTaskSwitchContext+0x5a>
 80081e0:	697a      	ldr	r2, [r7, #20]
 80081e2:	4613      	mov	r3, r2
 80081e4:	009b      	lsls	r3, r3, #2
 80081e6:	4413      	add	r3, r2
 80081e8:	009b      	lsls	r3, r3, #2
 80081ea:	4a12      	ldr	r2, [pc, #72]	; (8008234 <vTaskSwitchContext+0xb0>)
 80081ec:	4413      	add	r3, r2
 80081ee:	613b      	str	r3, [r7, #16]
 80081f0:	693b      	ldr	r3, [r7, #16]
 80081f2:	685b      	ldr	r3, [r3, #4]
 80081f4:	685a      	ldr	r2, [r3, #4]
 80081f6:	693b      	ldr	r3, [r7, #16]
 80081f8:	605a      	str	r2, [r3, #4]
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	685a      	ldr	r2, [r3, #4]
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	3308      	adds	r3, #8
 8008202:	429a      	cmp	r2, r3
 8008204:	d104      	bne.n	8008210 <vTaskSwitchContext+0x8c>
 8008206:	693b      	ldr	r3, [r7, #16]
 8008208:	685b      	ldr	r3, [r3, #4]
 800820a:	685a      	ldr	r2, [r3, #4]
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	605a      	str	r2, [r3, #4]
 8008210:	693b      	ldr	r3, [r7, #16]
 8008212:	685b      	ldr	r3, [r3, #4]
 8008214:	68db      	ldr	r3, [r3, #12]
 8008216:	4a08      	ldr	r2, [pc, #32]	; (8008238 <vTaskSwitchContext+0xb4>)
 8008218:	6013      	str	r3, [r2, #0]
}
 800821a:	bf00      	nop
 800821c:	371c      	adds	r7, #28
 800821e:	46bd      	mov	sp, r7
 8008220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008224:	4770      	bx	lr
 8008226:	bf00      	nop
 8008228:	200003c0 	.word	0x200003c0
 800822c:	200003ac 	.word	0x200003ac
 8008230:	200003a0 	.word	0x200003a0
 8008234:	2000029c 	.word	0x2000029c
 8008238:	20000298 	.word	0x20000298

0800823c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800823c:	b580      	push	{r7, lr}
 800823e:	b084      	sub	sp, #16
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	2b00      	cmp	r3, #0
 800824a:	d10a      	bne.n	8008262 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800824c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008250:	f383 8811 	msr	BASEPRI, r3
 8008254:	f3bf 8f6f 	isb	sy
 8008258:	f3bf 8f4f 	dsb	sy
 800825c:	60fb      	str	r3, [r7, #12]
}
 800825e:	bf00      	nop
 8008260:	e7fe      	b.n	8008260 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8008262:	4b07      	ldr	r3, [pc, #28]	; (8008280 <vTaskPlaceOnEventList+0x44>)
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	3318      	adds	r3, #24
 8008268:	4619      	mov	r1, r3
 800826a:	6878      	ldr	r0, [r7, #4]
 800826c:	f7fe fdd7 	bl	8006e1e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8008270:	2101      	movs	r1, #1
 8008272:	6838      	ldr	r0, [r7, #0]
 8008274:	f000 fba6 	bl	80089c4 <prvAddCurrentTaskToDelayedList>
}
 8008278:	bf00      	nop
 800827a:	3710      	adds	r7, #16
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}
 8008280:	20000298 	.word	0x20000298

08008284 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b086      	sub	sp, #24
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	68db      	ldr	r3, [r3, #12]
 8008292:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d10a      	bne.n	80082b0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800829a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800829e:	f383 8811 	msr	BASEPRI, r3
 80082a2:	f3bf 8f6f 	isb	sy
 80082a6:	f3bf 8f4f 	dsb	sy
 80082aa:	60fb      	str	r3, [r7, #12]
}
 80082ac:	bf00      	nop
 80082ae:	e7fe      	b.n	80082ae <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80082b0:	693b      	ldr	r3, [r7, #16]
 80082b2:	3318      	adds	r3, #24
 80082b4:	4618      	mov	r0, r3
 80082b6:	f7fe fdeb 	bl	8006e90 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80082ba:	4b1d      	ldr	r3, [pc, #116]	; (8008330 <xTaskRemoveFromEventList+0xac>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d11c      	bne.n	80082fc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80082c2:	693b      	ldr	r3, [r7, #16]
 80082c4:	3304      	adds	r3, #4
 80082c6:	4618      	mov	r0, r3
 80082c8:	f7fe fde2 	bl	8006e90 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80082cc:	693b      	ldr	r3, [r7, #16]
 80082ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082d0:	2201      	movs	r2, #1
 80082d2:	409a      	lsls	r2, r3
 80082d4:	4b17      	ldr	r3, [pc, #92]	; (8008334 <xTaskRemoveFromEventList+0xb0>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4313      	orrs	r3, r2
 80082da:	4a16      	ldr	r2, [pc, #88]	; (8008334 <xTaskRemoveFromEventList+0xb0>)
 80082dc:	6013      	str	r3, [r2, #0]
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80082e2:	4613      	mov	r3, r2
 80082e4:	009b      	lsls	r3, r3, #2
 80082e6:	4413      	add	r3, r2
 80082e8:	009b      	lsls	r3, r3, #2
 80082ea:	4a13      	ldr	r2, [pc, #76]	; (8008338 <xTaskRemoveFromEventList+0xb4>)
 80082ec:	441a      	add	r2, r3
 80082ee:	693b      	ldr	r3, [r7, #16]
 80082f0:	3304      	adds	r3, #4
 80082f2:	4619      	mov	r1, r3
 80082f4:	4610      	mov	r0, r2
 80082f6:	f7fe fd6e 	bl	8006dd6 <vListInsertEnd>
 80082fa:	e005      	b.n	8008308 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	3318      	adds	r3, #24
 8008300:	4619      	mov	r1, r3
 8008302:	480e      	ldr	r0, [pc, #56]	; (800833c <xTaskRemoveFromEventList+0xb8>)
 8008304:	f7fe fd67 	bl	8006dd6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8008308:	693b      	ldr	r3, [r7, #16]
 800830a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800830c:	4b0c      	ldr	r3, [pc, #48]	; (8008340 <xTaskRemoveFromEventList+0xbc>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008312:	429a      	cmp	r2, r3
 8008314:	d905      	bls.n	8008322 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8008316:	2301      	movs	r3, #1
 8008318:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800831a:	4b0a      	ldr	r3, [pc, #40]	; (8008344 <xTaskRemoveFromEventList+0xc0>)
 800831c:	2201      	movs	r2, #1
 800831e:	601a      	str	r2, [r3, #0]
 8008320:	e001      	b.n	8008326 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8008322:	2300      	movs	r3, #0
 8008324:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8008326:	697b      	ldr	r3, [r7, #20]
}
 8008328:	4618      	mov	r0, r3
 800832a:	3718      	adds	r7, #24
 800832c:	46bd      	mov	sp, r7
 800832e:	bd80      	pop	{r7, pc}
 8008330:	200003c0 	.word	0x200003c0
 8008334:	200003a0 	.word	0x200003a0
 8008338:	2000029c 	.word	0x2000029c
 800833c:	20000358 	.word	0x20000358
 8008340:	20000298 	.word	0x20000298
 8008344:	200003ac 	.word	0x200003ac

08008348 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8008348:	b480      	push	{r7}
 800834a:	b083      	sub	sp, #12
 800834c:	af00      	add	r7, sp, #0
 800834e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8008350:	4b06      	ldr	r3, [pc, #24]	; (800836c <vTaskInternalSetTimeOutState+0x24>)
 8008352:	681a      	ldr	r2, [r3, #0]
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8008358:	4b05      	ldr	r3, [pc, #20]	; (8008370 <vTaskInternalSetTimeOutState+0x28>)
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	605a      	str	r2, [r3, #4]
}
 8008360:	bf00      	nop
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr
 800836c:	200003b0 	.word	0x200003b0
 8008370:	2000039c 	.word	0x2000039c

08008374 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b088      	sub	sp, #32
 8008378:	af00      	add	r7, sp, #0
 800837a:	6078      	str	r0, [r7, #4]
 800837c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	2b00      	cmp	r3, #0
 8008382:	d10a      	bne.n	800839a <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8008384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008388:	f383 8811 	msr	BASEPRI, r3
 800838c:	f3bf 8f6f 	isb	sy
 8008390:	f3bf 8f4f 	dsb	sy
 8008394:	613b      	str	r3, [r7, #16]
}
 8008396:	bf00      	nop
 8008398:	e7fe      	b.n	8008398 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800839a:	683b      	ldr	r3, [r7, #0]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d10a      	bne.n	80083b6 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80083a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083a4:	f383 8811 	msr	BASEPRI, r3
 80083a8:	f3bf 8f6f 	isb	sy
 80083ac:	f3bf 8f4f 	dsb	sy
 80083b0:	60fb      	str	r3, [r7, #12]
}
 80083b2:	bf00      	nop
 80083b4:	e7fe      	b.n	80083b4 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80083b6:	f000 fc95 	bl	8008ce4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80083ba:	4b1d      	ldr	r3, [pc, #116]	; (8008430 <xTaskCheckForTimeOut+0xbc>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	69ba      	ldr	r2, [r7, #24]
 80083c6:	1ad3      	subs	r3, r2, r3
 80083c8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083d2:	d102      	bne.n	80083da <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80083d4:	2300      	movs	r3, #0
 80083d6:	61fb      	str	r3, [r7, #28]
 80083d8:	e023      	b.n	8008422 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681a      	ldr	r2, [r3, #0]
 80083de:	4b15      	ldr	r3, [pc, #84]	; (8008434 <xTaskCheckForTimeOut+0xc0>)
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d007      	beq.n	80083f6 <xTaskCheckForTimeOut+0x82>
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	69ba      	ldr	r2, [r7, #24]
 80083ec:	429a      	cmp	r2, r3
 80083ee:	d302      	bcc.n	80083f6 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80083f0:	2301      	movs	r3, #1
 80083f2:	61fb      	str	r3, [r7, #28]
 80083f4:	e015      	b.n	8008422 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	697a      	ldr	r2, [r7, #20]
 80083fc:	429a      	cmp	r2, r3
 80083fe:	d20b      	bcs.n	8008418 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8008400:	683b      	ldr	r3, [r7, #0]
 8008402:	681a      	ldr	r2, [r3, #0]
 8008404:	697b      	ldr	r3, [r7, #20]
 8008406:	1ad2      	subs	r2, r2, r3
 8008408:	683b      	ldr	r3, [r7, #0]
 800840a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	f7ff ff9b 	bl	8008348 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8008412:	2300      	movs	r3, #0
 8008414:	61fb      	str	r3, [r7, #28]
 8008416:	e004      	b.n	8008422 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	2200      	movs	r2, #0
 800841c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800841e:	2301      	movs	r3, #1
 8008420:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8008422:	f000 fc8f 	bl	8008d44 <vPortExitCritical>

	return xReturn;
 8008426:	69fb      	ldr	r3, [r7, #28]
}
 8008428:	4618      	mov	r0, r3
 800842a:	3720      	adds	r7, #32
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}
 8008430:	2000039c 	.word	0x2000039c
 8008434:	200003b0 	.word	0x200003b0

08008438 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8008438:	b480      	push	{r7}
 800843a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800843c:	4b03      	ldr	r3, [pc, #12]	; (800844c <vTaskMissedYield+0x14>)
 800843e:	2201      	movs	r2, #1
 8008440:	601a      	str	r2, [r3, #0]
}
 8008442:	bf00      	nop
 8008444:	46bd      	mov	sp, r7
 8008446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844a:	4770      	bx	lr
 800844c:	200003ac 	.word	0x200003ac

08008450 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8008450:	b580      	push	{r7, lr}
 8008452:	b082      	sub	sp, #8
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8008458:	f000 f852 	bl	8008500 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800845c:	4b06      	ldr	r3, [pc, #24]	; (8008478 <prvIdleTask+0x28>)
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	2b01      	cmp	r3, #1
 8008462:	d9f9      	bls.n	8008458 <prvIdleTask+0x8>
			{
				taskYIELD();
 8008464:	4b05      	ldr	r3, [pc, #20]	; (800847c <prvIdleTask+0x2c>)
 8008466:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800846a:	601a      	str	r2, [r3, #0]
 800846c:	f3bf 8f4f 	dsb	sy
 8008470:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8008474:	e7f0      	b.n	8008458 <prvIdleTask+0x8>
 8008476:	bf00      	nop
 8008478:	2000029c 	.word	0x2000029c
 800847c:	e000ed04 	.word	0xe000ed04

08008480 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8008480:	b580      	push	{r7, lr}
 8008482:	b082      	sub	sp, #8
 8008484:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8008486:	2300      	movs	r3, #0
 8008488:	607b      	str	r3, [r7, #4]
 800848a:	e00c      	b.n	80084a6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	4613      	mov	r3, r2
 8008490:	009b      	lsls	r3, r3, #2
 8008492:	4413      	add	r3, r2
 8008494:	009b      	lsls	r3, r3, #2
 8008496:	4a12      	ldr	r2, [pc, #72]	; (80084e0 <prvInitialiseTaskLists+0x60>)
 8008498:	4413      	add	r3, r2
 800849a:	4618      	mov	r0, r3
 800849c:	f7fe fc6e 	bl	8006d7c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	3301      	adds	r3, #1
 80084a4:	607b      	str	r3, [r7, #4]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2b06      	cmp	r3, #6
 80084aa:	d9ef      	bls.n	800848c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80084ac:	480d      	ldr	r0, [pc, #52]	; (80084e4 <prvInitialiseTaskLists+0x64>)
 80084ae:	f7fe fc65 	bl	8006d7c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80084b2:	480d      	ldr	r0, [pc, #52]	; (80084e8 <prvInitialiseTaskLists+0x68>)
 80084b4:	f7fe fc62 	bl	8006d7c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80084b8:	480c      	ldr	r0, [pc, #48]	; (80084ec <prvInitialiseTaskLists+0x6c>)
 80084ba:	f7fe fc5f 	bl	8006d7c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80084be:	480c      	ldr	r0, [pc, #48]	; (80084f0 <prvInitialiseTaskLists+0x70>)
 80084c0:	f7fe fc5c 	bl	8006d7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80084c4:	480b      	ldr	r0, [pc, #44]	; (80084f4 <prvInitialiseTaskLists+0x74>)
 80084c6:	f7fe fc59 	bl	8006d7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80084ca:	4b0b      	ldr	r3, [pc, #44]	; (80084f8 <prvInitialiseTaskLists+0x78>)
 80084cc:	4a05      	ldr	r2, [pc, #20]	; (80084e4 <prvInitialiseTaskLists+0x64>)
 80084ce:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80084d0:	4b0a      	ldr	r3, [pc, #40]	; (80084fc <prvInitialiseTaskLists+0x7c>)
 80084d2:	4a05      	ldr	r2, [pc, #20]	; (80084e8 <prvInitialiseTaskLists+0x68>)
 80084d4:	601a      	str	r2, [r3, #0]
}
 80084d6:	bf00      	nop
 80084d8:	3708      	adds	r7, #8
 80084da:	46bd      	mov	sp, r7
 80084dc:	bd80      	pop	{r7, pc}
 80084de:	bf00      	nop
 80084e0:	2000029c 	.word	0x2000029c
 80084e4:	20000328 	.word	0x20000328
 80084e8:	2000033c 	.word	0x2000033c
 80084ec:	20000358 	.word	0x20000358
 80084f0:	2000036c 	.word	0x2000036c
 80084f4:	20000384 	.word	0x20000384
 80084f8:	20000350 	.word	0x20000350
 80084fc:	20000354 	.word	0x20000354

08008500 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b082      	sub	sp, #8
 8008504:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8008506:	e019      	b.n	800853c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8008508:	f000 fbec 	bl	8008ce4 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800850c:	4b10      	ldr	r3, [pc, #64]	; (8008550 <prvCheckTasksWaitingTermination+0x50>)
 800850e:	68db      	ldr	r3, [r3, #12]
 8008510:	68db      	ldr	r3, [r3, #12]
 8008512:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	3304      	adds	r3, #4
 8008518:	4618      	mov	r0, r3
 800851a:	f7fe fcb9 	bl	8006e90 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800851e:	4b0d      	ldr	r3, [pc, #52]	; (8008554 <prvCheckTasksWaitingTermination+0x54>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	3b01      	subs	r3, #1
 8008524:	4a0b      	ldr	r2, [pc, #44]	; (8008554 <prvCheckTasksWaitingTermination+0x54>)
 8008526:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8008528:	4b0b      	ldr	r3, [pc, #44]	; (8008558 <prvCheckTasksWaitingTermination+0x58>)
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	3b01      	subs	r3, #1
 800852e:	4a0a      	ldr	r2, [pc, #40]	; (8008558 <prvCheckTasksWaitingTermination+0x58>)
 8008530:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8008532:	f000 fc07 	bl	8008d44 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8008536:	6878      	ldr	r0, [r7, #4]
 8008538:	f000 f810 	bl	800855c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800853c:	4b06      	ldr	r3, [pc, #24]	; (8008558 <prvCheckTasksWaitingTermination+0x58>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	2b00      	cmp	r3, #0
 8008542:	d1e1      	bne.n	8008508 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8008544:	bf00      	nop
 8008546:	bf00      	nop
 8008548:	3708      	adds	r7, #8
 800854a:	46bd      	mov	sp, r7
 800854c:	bd80      	pop	{r7, pc}
 800854e:	bf00      	nop
 8008550:	2000036c 	.word	0x2000036c
 8008554:	20000398 	.word	0x20000398
 8008558:	20000380 	.word	0x20000380

0800855c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800855c:	b580      	push	{r7, lr}
 800855e:	b084      	sub	sp, #16
 8008560:	af00      	add	r7, sp, #0
 8008562:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800856a:	2b00      	cmp	r3, #0
 800856c:	d108      	bne.n	8008580 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008572:	4618      	mov	r0, r3
 8008574:	f000 fd9c 	bl	80090b0 <vPortFree>
				vPortFree( pxTCB );
 8008578:	6878      	ldr	r0, [r7, #4]
 800857a:	f000 fd99 	bl	80090b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800857e:	e018      	b.n	80085b2 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008586:	2b01      	cmp	r3, #1
 8008588:	d103      	bne.n	8008592 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f000 fd90 	bl	80090b0 <vPortFree>
	}
 8008590:	e00f      	b.n	80085b2 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008598:	2b02      	cmp	r3, #2
 800859a:	d00a      	beq.n	80085b2 <prvDeleteTCB+0x56>
	__asm volatile
 800859c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80085a0:	f383 8811 	msr	BASEPRI, r3
 80085a4:	f3bf 8f6f 	isb	sy
 80085a8:	f3bf 8f4f 	dsb	sy
 80085ac:	60fb      	str	r3, [r7, #12]
}
 80085ae:	bf00      	nop
 80085b0:	e7fe      	b.n	80085b0 <prvDeleteTCB+0x54>
	}
 80085b2:	bf00      	nop
 80085b4:	3710      	adds	r7, #16
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}
	...

080085bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80085bc:	b480      	push	{r7}
 80085be:	b083      	sub	sp, #12
 80085c0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80085c2:	4b0f      	ldr	r3, [pc, #60]	; (8008600 <prvResetNextTaskUnblockTime+0x44>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	2b00      	cmp	r3, #0
 80085ca:	d101      	bne.n	80085d0 <prvResetNextTaskUnblockTime+0x14>
 80085cc:	2301      	movs	r3, #1
 80085ce:	e000      	b.n	80085d2 <prvResetNextTaskUnblockTime+0x16>
 80085d0:	2300      	movs	r3, #0
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d004      	beq.n	80085e0 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80085d6:	4b0b      	ldr	r3, [pc, #44]	; (8008604 <prvResetNextTaskUnblockTime+0x48>)
 80085d8:	f04f 32ff 	mov.w	r2, #4294967295
 80085dc:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80085de:	e008      	b.n	80085f2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80085e0:	4b07      	ldr	r3, [pc, #28]	; (8008600 <prvResetNextTaskUnblockTime+0x44>)
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	68db      	ldr	r3, [r3, #12]
 80085e6:	68db      	ldr	r3, [r3, #12]
 80085e8:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	685b      	ldr	r3, [r3, #4]
 80085ee:	4a05      	ldr	r2, [pc, #20]	; (8008604 <prvResetNextTaskUnblockTime+0x48>)
 80085f0:	6013      	str	r3, [r2, #0]
}
 80085f2:	bf00      	nop
 80085f4:	370c      	adds	r7, #12
 80085f6:	46bd      	mov	sp, r7
 80085f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fc:	4770      	bx	lr
 80085fe:	bf00      	nop
 8008600:	20000350 	.word	0x20000350
 8008604:	200003b8 	.word	0x200003b8

08008608 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8008608:	b480      	push	{r7}
 800860a:	b083      	sub	sp, #12
 800860c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800860e:	4b0b      	ldr	r3, [pc, #44]	; (800863c <xTaskGetSchedulerState+0x34>)
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d102      	bne.n	800861c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8008616:	2301      	movs	r3, #1
 8008618:	607b      	str	r3, [r7, #4]
 800861a:	e008      	b.n	800862e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800861c:	4b08      	ldr	r3, [pc, #32]	; (8008640 <xTaskGetSchedulerState+0x38>)
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	2b00      	cmp	r3, #0
 8008622:	d102      	bne.n	800862a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8008624:	2302      	movs	r3, #2
 8008626:	607b      	str	r3, [r7, #4]
 8008628:	e001      	b.n	800862e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800862a:	2300      	movs	r3, #0
 800862c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800862e:	687b      	ldr	r3, [r7, #4]
	}
 8008630:	4618      	mov	r0, r3
 8008632:	370c      	adds	r7, #12
 8008634:	46bd      	mov	sp, r7
 8008636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863a:	4770      	bx	lr
 800863c:	200003a4 	.word	0x200003a4
 8008640:	200003c0 	.word	0x200003c0

08008644 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8008644:	b580      	push	{r7, lr}
 8008646:	b084      	sub	sp, #16
 8008648:	af00      	add	r7, sp, #0
 800864a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = ( TCB_t * ) pxMutexHolder;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8008650:	2300      	movs	r3, #0
 8008652:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d06e      	beq.n	8008738 <xTaskPriorityInherit+0xf4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800865e:	4b39      	ldr	r3, [pc, #228]	; (8008744 <xTaskPriorityInherit+0x100>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008664:	429a      	cmp	r2, r3
 8008666:	d25e      	bcs.n	8008726 <xTaskPriorityInherit+0xe2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8008668:	68bb      	ldr	r3, [r7, #8]
 800866a:	699b      	ldr	r3, [r3, #24]
 800866c:	2b00      	cmp	r3, #0
 800866e:	db06      	blt.n	800867e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008670:	4b34      	ldr	r3, [pc, #208]	; (8008744 <xTaskPriorityInherit+0x100>)
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008676:	f1c3 0207 	rsb	r2, r3, #7
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	6959      	ldr	r1, [r3, #20]
 8008682:	68bb      	ldr	r3, [r7, #8]
 8008684:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008686:	4613      	mov	r3, r2
 8008688:	009b      	lsls	r3, r3, #2
 800868a:	4413      	add	r3, r2
 800868c:	009b      	lsls	r3, r3, #2
 800868e:	4a2e      	ldr	r2, [pc, #184]	; (8008748 <xTaskPriorityInherit+0x104>)
 8008690:	4413      	add	r3, r2
 8008692:	4299      	cmp	r1, r3
 8008694:	d101      	bne.n	800869a <xTaskPriorityInherit+0x56>
 8008696:	2301      	movs	r3, #1
 8008698:	e000      	b.n	800869c <xTaskPriorityInherit+0x58>
 800869a:	2300      	movs	r3, #0
 800869c:	2b00      	cmp	r3, #0
 800869e:	d03a      	beq.n	8008716 <xTaskPriorityInherit+0xd2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80086a0:	68bb      	ldr	r3, [r7, #8]
 80086a2:	3304      	adds	r3, #4
 80086a4:	4618      	mov	r0, r3
 80086a6:	f7fe fbf3 	bl	8006e90 <uxListRemove>
 80086aa:	4603      	mov	r3, r0
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d115      	bne.n	80086dc <xTaskPriorityInherit+0x98>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086b4:	4924      	ldr	r1, [pc, #144]	; (8008748 <xTaskPriorityInherit+0x104>)
 80086b6:	4613      	mov	r3, r2
 80086b8:	009b      	lsls	r3, r3, #2
 80086ba:	4413      	add	r3, r2
 80086bc:	009b      	lsls	r3, r3, #2
 80086be:	440b      	add	r3, r1
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d10a      	bne.n	80086dc <xTaskPriorityInherit+0x98>
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ca:	2201      	movs	r2, #1
 80086cc:	fa02 f303 	lsl.w	r3, r2, r3
 80086d0:	43da      	mvns	r2, r3
 80086d2:	4b1e      	ldr	r3, [pc, #120]	; (800874c <xTaskPriorityInherit+0x108>)
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4013      	ands	r3, r2
 80086d8:	4a1c      	ldr	r2, [pc, #112]	; (800874c <xTaskPriorityInherit+0x108>)
 80086da:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80086dc:	4b19      	ldr	r3, [pc, #100]	; (8008744 <xTaskPriorityInherit+0x100>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ea:	2201      	movs	r2, #1
 80086ec:	409a      	lsls	r2, r3
 80086ee:	4b17      	ldr	r3, [pc, #92]	; (800874c <xTaskPriorityInherit+0x108>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4313      	orrs	r3, r2
 80086f4:	4a15      	ldr	r2, [pc, #84]	; (800874c <xTaskPriorityInherit+0x108>)
 80086f6:	6013      	str	r3, [r2, #0]
 80086f8:	68bb      	ldr	r3, [r7, #8]
 80086fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086fc:	4613      	mov	r3, r2
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	4413      	add	r3, r2
 8008702:	009b      	lsls	r3, r3, #2
 8008704:	4a10      	ldr	r2, [pc, #64]	; (8008748 <xTaskPriorityInherit+0x104>)
 8008706:	441a      	add	r2, r3
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	3304      	adds	r3, #4
 800870c:	4619      	mov	r1, r3
 800870e:	4610      	mov	r0, r2
 8008710:	f7fe fb61 	bl	8006dd6 <vListInsertEnd>
 8008714:	e004      	b.n	8008720 <xTaskPriorityInherit+0xdc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8008716:	4b0b      	ldr	r3, [pc, #44]	; (8008744 <xTaskPriorityInherit+0x100>)
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8008720:	2301      	movs	r3, #1
 8008722:	60fb      	str	r3, [r7, #12]
 8008724:	e008      	b.n	8008738 <xTaskPriorityInherit+0xf4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800872a:	4b06      	ldr	r3, [pc, #24]	; (8008744 <xTaskPriorityInherit+0x100>)
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008730:	429a      	cmp	r2, r3
 8008732:	d201      	bcs.n	8008738 <xTaskPriorityInherit+0xf4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8008734:	2301      	movs	r3, #1
 8008736:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008738:	68fb      	ldr	r3, [r7, #12]
	}
 800873a:	4618      	mov	r0, r3
 800873c:	3710      	adds	r7, #16
 800873e:	46bd      	mov	sp, r7
 8008740:	bd80      	pop	{r7, pc}
 8008742:	bf00      	nop
 8008744:	20000298 	.word	0x20000298
 8008748:	2000029c 	.word	0x2000029c
 800874c:	200003a0 	.word	0x200003a0

08008750 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8008750:	b580      	push	{r7, lr}
 8008752:	b086      	sub	sp, #24
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800875c:	2300      	movs	r3, #0
 800875e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	2b00      	cmp	r3, #0
 8008764:	d06e      	beq.n	8008844 <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8008766:	4b3a      	ldr	r3, [pc, #232]	; (8008850 <xTaskPriorityDisinherit+0x100>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	693a      	ldr	r2, [r7, #16]
 800876c:	429a      	cmp	r2, r3
 800876e:	d00a      	beq.n	8008786 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8008770:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008774:	f383 8811 	msr	BASEPRI, r3
 8008778:	f3bf 8f6f 	isb	sy
 800877c:	f3bf 8f4f 	dsb	sy
 8008780:	60fb      	str	r3, [r7, #12]
}
 8008782:	bf00      	nop
 8008784:	e7fe      	b.n	8008784 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8008786:	693b      	ldr	r3, [r7, #16]
 8008788:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800878a:	2b00      	cmp	r3, #0
 800878c:	d10a      	bne.n	80087a4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800878e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008792:	f383 8811 	msr	BASEPRI, r3
 8008796:	f3bf 8f6f 	isb	sy
 800879a:	f3bf 8f4f 	dsb	sy
 800879e:	60bb      	str	r3, [r7, #8]
}
 80087a0:	bf00      	nop
 80087a2:	e7fe      	b.n	80087a2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80087a4:	693b      	ldr	r3, [r7, #16]
 80087a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087a8:	1e5a      	subs	r2, r3, #1
 80087aa:	693b      	ldr	r3, [r7, #16]
 80087ac:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80087ae:	693b      	ldr	r3, [r7, #16]
 80087b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80087b6:	429a      	cmp	r2, r3
 80087b8:	d044      	beq.n	8008844 <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80087ba:	693b      	ldr	r3, [r7, #16]
 80087bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087be:	2b00      	cmp	r3, #0
 80087c0:	d140      	bne.n	8008844 <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80087c2:	693b      	ldr	r3, [r7, #16]
 80087c4:	3304      	adds	r3, #4
 80087c6:	4618      	mov	r0, r3
 80087c8:	f7fe fb62 	bl	8006e90 <uxListRemove>
 80087cc:	4603      	mov	r3, r0
 80087ce:	2b00      	cmp	r3, #0
 80087d0:	d115      	bne.n	80087fe <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80087d2:	693b      	ldr	r3, [r7, #16]
 80087d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80087d6:	491f      	ldr	r1, [pc, #124]	; (8008854 <xTaskPriorityDisinherit+0x104>)
 80087d8:	4613      	mov	r3, r2
 80087da:	009b      	lsls	r3, r3, #2
 80087dc:	4413      	add	r3, r2
 80087de:	009b      	lsls	r3, r3, #2
 80087e0:	440b      	add	r3, r1
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d10a      	bne.n	80087fe <xTaskPriorityDisinherit+0xae>
 80087e8:	693b      	ldr	r3, [r7, #16]
 80087ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087ec:	2201      	movs	r2, #1
 80087ee:	fa02 f303 	lsl.w	r3, r2, r3
 80087f2:	43da      	mvns	r2, r3
 80087f4:	4b18      	ldr	r3, [pc, #96]	; (8008858 <xTaskPriorityDisinherit+0x108>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	4013      	ands	r3, r2
 80087fa:	4a17      	ldr	r2, [pc, #92]	; (8008858 <xTaskPriorityDisinherit+0x108>)
 80087fc:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80087fe:	693b      	ldr	r3, [r7, #16]
 8008800:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008802:	693b      	ldr	r3, [r7, #16]
 8008804:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008806:	693b      	ldr	r3, [r7, #16]
 8008808:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800880a:	f1c3 0207 	rsb	r2, r3, #7
 800880e:	693b      	ldr	r3, [r7, #16]
 8008810:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008812:	693b      	ldr	r3, [r7, #16]
 8008814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008816:	2201      	movs	r2, #1
 8008818:	409a      	lsls	r2, r3
 800881a:	4b0f      	ldr	r3, [pc, #60]	; (8008858 <xTaskPriorityDisinherit+0x108>)
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4313      	orrs	r3, r2
 8008820:	4a0d      	ldr	r2, [pc, #52]	; (8008858 <xTaskPriorityDisinherit+0x108>)
 8008822:	6013      	str	r3, [r2, #0]
 8008824:	693b      	ldr	r3, [r7, #16]
 8008826:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008828:	4613      	mov	r3, r2
 800882a:	009b      	lsls	r3, r3, #2
 800882c:	4413      	add	r3, r2
 800882e:	009b      	lsls	r3, r3, #2
 8008830:	4a08      	ldr	r2, [pc, #32]	; (8008854 <xTaskPriorityDisinherit+0x104>)
 8008832:	441a      	add	r2, r3
 8008834:	693b      	ldr	r3, [r7, #16]
 8008836:	3304      	adds	r3, #4
 8008838:	4619      	mov	r1, r3
 800883a:	4610      	mov	r0, r2
 800883c:	f7fe facb 	bl	8006dd6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008840:	2301      	movs	r3, #1
 8008842:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008844:	697b      	ldr	r3, [r7, #20]
	}
 8008846:	4618      	mov	r0, r3
 8008848:	3718      	adds	r7, #24
 800884a:	46bd      	mov	sp, r7
 800884c:	bd80      	pop	{r7, pc}
 800884e:	bf00      	nop
 8008850:	20000298 	.word	0x20000298
 8008854:	2000029c 	.word	0x2000029c
 8008858:	200003a0 	.word	0x200003a0

0800885c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800885c:	b580      	push	{r7, lr}
 800885e:	b088      	sub	sp, #32
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
 8008864:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800886a:	2301      	movs	r3, #1
 800886c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2b00      	cmp	r3, #0
 8008872:	f000 8088 	beq.w	8008986 <vTaskPriorityDisinheritAfterTimeout+0x12a>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8008876:	69bb      	ldr	r3, [r7, #24]
 8008878:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800887a:	2b00      	cmp	r3, #0
 800887c:	d10a      	bne.n	8008894 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800887e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008882:	f383 8811 	msr	BASEPRI, r3
 8008886:	f3bf 8f6f 	isb	sy
 800888a:	f3bf 8f4f 	dsb	sy
 800888e:	60fb      	str	r3, [r7, #12]
}
 8008890:	bf00      	nop
 8008892:	e7fe      	b.n	8008892 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8008894:	69bb      	ldr	r3, [r7, #24]
 8008896:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008898:	683a      	ldr	r2, [r7, #0]
 800889a:	429a      	cmp	r2, r3
 800889c:	d902      	bls.n	80088a4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	61fb      	str	r3, [r7, #28]
 80088a2:	e002      	b.n	80088aa <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80088a4:	69bb      	ldr	r3, [r7, #24]
 80088a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088a8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80088aa:	69bb      	ldr	r3, [r7, #24]
 80088ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088ae:	69fa      	ldr	r2, [r7, #28]
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d068      	beq.n	8008986 <vTaskPriorityDisinheritAfterTimeout+0x12a>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80088b4:	69bb      	ldr	r3, [r7, #24]
 80088b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80088b8:	697a      	ldr	r2, [r7, #20]
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d163      	bne.n	8008986 <vTaskPriorityDisinheritAfterTimeout+0x12a>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80088be:	4b34      	ldr	r3, [pc, #208]	; (8008990 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	69ba      	ldr	r2, [r7, #24]
 80088c4:	429a      	cmp	r2, r3
 80088c6:	d10a      	bne.n	80088de <vTaskPriorityDisinheritAfterTimeout+0x82>
	__asm volatile
 80088c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80088cc:	f383 8811 	msr	BASEPRI, r3
 80088d0:	f3bf 8f6f 	isb	sy
 80088d4:	f3bf 8f4f 	dsb	sy
 80088d8:	60bb      	str	r3, [r7, #8]
}
 80088da:	bf00      	nop
 80088dc:	e7fe      	b.n	80088dc <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80088de:	69bb      	ldr	r3, [r7, #24]
 80088e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80088e2:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80088e4:	69bb      	ldr	r3, [r7, #24]
 80088e6:	69fa      	ldr	r2, [r7, #28]
 80088e8:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80088ea:	69bb      	ldr	r3, [r7, #24]
 80088ec:	699b      	ldr	r3, [r3, #24]
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	db04      	blt.n	80088fc <vTaskPriorityDisinheritAfterTimeout+0xa0>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80088f2:	69fb      	ldr	r3, [r7, #28]
 80088f4:	f1c3 0207 	rsb	r2, r3, #7
 80088f8:	69bb      	ldr	r3, [r7, #24]
 80088fa:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80088fc:	69bb      	ldr	r3, [r7, #24]
 80088fe:	6959      	ldr	r1, [r3, #20]
 8008900:	693a      	ldr	r2, [r7, #16]
 8008902:	4613      	mov	r3, r2
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	4413      	add	r3, r2
 8008908:	009b      	lsls	r3, r3, #2
 800890a:	4a22      	ldr	r2, [pc, #136]	; (8008994 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 800890c:	4413      	add	r3, r2
 800890e:	4299      	cmp	r1, r3
 8008910:	d101      	bne.n	8008916 <vTaskPriorityDisinheritAfterTimeout+0xba>
 8008912:	2301      	movs	r3, #1
 8008914:	e000      	b.n	8008918 <vTaskPriorityDisinheritAfterTimeout+0xbc>
 8008916:	2300      	movs	r3, #0
 8008918:	2b00      	cmp	r3, #0
 800891a:	d034      	beq.n	8008986 <vTaskPriorityDisinheritAfterTimeout+0x12a>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800891c:	69bb      	ldr	r3, [r7, #24]
 800891e:	3304      	adds	r3, #4
 8008920:	4618      	mov	r0, r3
 8008922:	f7fe fab5 	bl	8006e90 <uxListRemove>
 8008926:	4603      	mov	r3, r0
 8008928:	2b00      	cmp	r3, #0
 800892a:	d115      	bne.n	8008958 <vTaskPriorityDisinheritAfterTimeout+0xfc>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800892c:	69bb      	ldr	r3, [r7, #24]
 800892e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008930:	4918      	ldr	r1, [pc, #96]	; (8008994 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008932:	4613      	mov	r3, r2
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	4413      	add	r3, r2
 8008938:	009b      	lsls	r3, r3, #2
 800893a:	440b      	add	r3, r1
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	2b00      	cmp	r3, #0
 8008940:	d10a      	bne.n	8008958 <vTaskPriorityDisinheritAfterTimeout+0xfc>
 8008942:	69bb      	ldr	r3, [r7, #24]
 8008944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008946:	2201      	movs	r2, #1
 8008948:	fa02 f303 	lsl.w	r3, r2, r3
 800894c:	43da      	mvns	r2, r3
 800894e:	4b12      	ldr	r3, [pc, #72]	; (8008998 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4013      	ands	r3, r2
 8008954:	4a10      	ldr	r2, [pc, #64]	; (8008998 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008956:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8008958:	69bb      	ldr	r3, [r7, #24]
 800895a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800895c:	2201      	movs	r2, #1
 800895e:	409a      	lsls	r2, r3
 8008960:	4b0d      	ldr	r3, [pc, #52]	; (8008998 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	4313      	orrs	r3, r2
 8008966:	4a0c      	ldr	r2, [pc, #48]	; (8008998 <vTaskPriorityDisinheritAfterTimeout+0x13c>)
 8008968:	6013      	str	r3, [r2, #0]
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800896e:	4613      	mov	r3, r2
 8008970:	009b      	lsls	r3, r3, #2
 8008972:	4413      	add	r3, r2
 8008974:	009b      	lsls	r3, r3, #2
 8008976:	4a07      	ldr	r2, [pc, #28]	; (8008994 <vTaskPriorityDisinheritAfterTimeout+0x138>)
 8008978:	441a      	add	r2, r3
 800897a:	69bb      	ldr	r3, [r7, #24]
 800897c:	3304      	adds	r3, #4
 800897e:	4619      	mov	r1, r3
 8008980:	4610      	mov	r0, r2
 8008982:	f7fe fa28 	bl	8006dd6 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008986:	bf00      	nop
 8008988:	3720      	adds	r7, #32
 800898a:	46bd      	mov	sp, r7
 800898c:	bd80      	pop	{r7, pc}
 800898e:	bf00      	nop
 8008990:	20000298 	.word	0x20000298
 8008994:	2000029c 	.word	0x2000029c
 8008998:	200003a0 	.word	0x200003a0

0800899c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800899c:	b480      	push	{r7}
 800899e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80089a0:	4b07      	ldr	r3, [pc, #28]	; (80089c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	2b00      	cmp	r3, #0
 80089a6:	d004      	beq.n	80089b2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80089a8:	4b05      	ldr	r3, [pc, #20]	; (80089c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80089ae:	3201      	adds	r2, #1
 80089b0:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 80089b2:	4b03      	ldr	r3, [pc, #12]	; (80089c0 <pvTaskIncrementMutexHeldCount+0x24>)
 80089b4:	681b      	ldr	r3, [r3, #0]
	}
 80089b6:	4618      	mov	r0, r3
 80089b8:	46bd      	mov	sp, r7
 80089ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089be:	4770      	bx	lr
 80089c0:	20000298 	.word	0x20000298

080089c4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80089c4:	b580      	push	{r7, lr}
 80089c6:	b084      	sub	sp, #16
 80089c8:	af00      	add	r7, sp, #0
 80089ca:	6078      	str	r0, [r7, #4]
 80089cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80089ce:	4b29      	ldr	r3, [pc, #164]	; (8008a74 <prvAddCurrentTaskToDelayedList+0xb0>)
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80089d4:	4b28      	ldr	r3, [pc, #160]	; (8008a78 <prvAddCurrentTaskToDelayedList+0xb4>)
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	3304      	adds	r3, #4
 80089da:	4618      	mov	r0, r3
 80089dc:	f7fe fa58 	bl	8006e90 <uxListRemove>
 80089e0:	4603      	mov	r3, r0
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d10b      	bne.n	80089fe <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80089e6:	4b24      	ldr	r3, [pc, #144]	; (8008a78 <prvAddCurrentTaskToDelayedList+0xb4>)
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089ec:	2201      	movs	r2, #1
 80089ee:	fa02 f303 	lsl.w	r3, r2, r3
 80089f2:	43da      	mvns	r2, r3
 80089f4:	4b21      	ldr	r3, [pc, #132]	; (8008a7c <prvAddCurrentTaskToDelayedList+0xb8>)
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4013      	ands	r3, r2
 80089fa:	4a20      	ldr	r2, [pc, #128]	; (8008a7c <prvAddCurrentTaskToDelayedList+0xb8>)
 80089fc:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a04:	d10a      	bne.n	8008a1c <prvAddCurrentTaskToDelayedList+0x58>
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d007      	beq.n	8008a1c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a0c:	4b1a      	ldr	r3, [pc, #104]	; (8008a78 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	3304      	adds	r3, #4
 8008a12:	4619      	mov	r1, r3
 8008a14:	481a      	ldr	r0, [pc, #104]	; (8008a80 <prvAddCurrentTaskToDelayedList+0xbc>)
 8008a16:	f7fe f9de 	bl	8006dd6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8008a1a:	e026      	b.n	8008a6a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8008a1c:	68fa      	ldr	r2, [r7, #12]
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	4413      	add	r3, r2
 8008a22:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8008a24:	4b14      	ldr	r3, [pc, #80]	; (8008a78 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	68ba      	ldr	r2, [r7, #8]
 8008a2a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008a2c:	68ba      	ldr	r2, [r7, #8]
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	429a      	cmp	r2, r3
 8008a32:	d209      	bcs.n	8008a48 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a34:	4b13      	ldr	r3, [pc, #76]	; (8008a84 <prvAddCurrentTaskToDelayedList+0xc0>)
 8008a36:	681a      	ldr	r2, [r3, #0]
 8008a38:	4b0f      	ldr	r3, [pc, #60]	; (8008a78 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	3304      	adds	r3, #4
 8008a3e:	4619      	mov	r1, r3
 8008a40:	4610      	mov	r0, r2
 8008a42:	f7fe f9ec 	bl	8006e1e <vListInsert>
}
 8008a46:	e010      	b.n	8008a6a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008a48:	4b0f      	ldr	r3, [pc, #60]	; (8008a88 <prvAddCurrentTaskToDelayedList+0xc4>)
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	4b0a      	ldr	r3, [pc, #40]	; (8008a78 <prvAddCurrentTaskToDelayedList+0xb4>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	3304      	adds	r3, #4
 8008a52:	4619      	mov	r1, r3
 8008a54:	4610      	mov	r0, r2
 8008a56:	f7fe f9e2 	bl	8006e1e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008a5a:	4b0c      	ldr	r3, [pc, #48]	; (8008a8c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	68ba      	ldr	r2, [r7, #8]
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d202      	bcs.n	8008a6a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8008a64:	4a09      	ldr	r2, [pc, #36]	; (8008a8c <prvAddCurrentTaskToDelayedList+0xc8>)
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	6013      	str	r3, [r2, #0]
}
 8008a6a:	bf00      	nop
 8008a6c:	3710      	adds	r7, #16
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
 8008a72:	bf00      	nop
 8008a74:	2000039c 	.word	0x2000039c
 8008a78:	20000298 	.word	0x20000298
 8008a7c:	200003a0 	.word	0x200003a0
 8008a80:	20000384 	.word	0x20000384
 8008a84:	20000354 	.word	0x20000354
 8008a88:	20000350 	.word	0x20000350
 8008a8c:	200003b8 	.word	0x200003b8

08008a90 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008a90:	b480      	push	{r7}
 8008a92:	b085      	sub	sp, #20
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	60f8      	str	r0, [r7, #12]
 8008a98:	60b9      	str	r1, [r7, #8]
 8008a9a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008a9c:	68fb      	ldr	r3, [r7, #12]
 8008a9e:	3b04      	subs	r3, #4
 8008aa0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008aa8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	3b04      	subs	r3, #4
 8008aae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	f023 0201 	bic.w	r2, r3, #1
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	3b04      	subs	r3, #4
 8008abe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008ac0:	4a0c      	ldr	r2, [pc, #48]	; (8008af4 <pxPortInitialiseStack+0x64>)
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	3b14      	subs	r3, #20
 8008aca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008acc:	687a      	ldr	r2, [r7, #4]
 8008ace:	68fb      	ldr	r3, [r7, #12]
 8008ad0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	3b04      	subs	r3, #4
 8008ad6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	f06f 0202 	mvn.w	r2, #2
 8008ade:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	3b20      	subs	r3, #32
 8008ae4:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8008ae6:	68fb      	ldr	r3, [r7, #12]
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	3714      	adds	r7, #20
 8008aec:	46bd      	mov	sp, r7
 8008aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af2:	4770      	bx	lr
 8008af4:	08008af9 	.word	0x08008af9

08008af8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008af8:	b480      	push	{r7}
 8008afa:	b085      	sub	sp, #20
 8008afc:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008afe:	2300      	movs	r3, #0
 8008b00:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008b02:	4b12      	ldr	r3, [pc, #72]	; (8008b4c <prvTaskExitError+0x54>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b0a:	d00a      	beq.n	8008b22 <prvTaskExitError+0x2a>
	__asm volatile
 8008b0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b10:	f383 8811 	msr	BASEPRI, r3
 8008b14:	f3bf 8f6f 	isb	sy
 8008b18:	f3bf 8f4f 	dsb	sy
 8008b1c:	60fb      	str	r3, [r7, #12]
}
 8008b1e:	bf00      	nop
 8008b20:	e7fe      	b.n	8008b20 <prvTaskExitError+0x28>
	__asm volatile
 8008b22:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b26:	f383 8811 	msr	BASEPRI, r3
 8008b2a:	f3bf 8f6f 	isb	sy
 8008b2e:	f3bf 8f4f 	dsb	sy
 8008b32:	60bb      	str	r3, [r7, #8]
}
 8008b34:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8008b36:	bf00      	nop
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d0fc      	beq.n	8008b38 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8008b3e:	bf00      	nop
 8008b40:	bf00      	nop
 8008b42:	3714      	adds	r7, #20
 8008b44:	46bd      	mov	sp, r7
 8008b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4a:	4770      	bx	lr
 8008b4c:	2000000c 	.word	0x2000000c

08008b50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8008b50:	4b07      	ldr	r3, [pc, #28]	; (8008b70 <pxCurrentTCBConst2>)
 8008b52:	6819      	ldr	r1, [r3, #0]
 8008b54:	6808      	ldr	r0, [r1, #0]
 8008b56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b5a:	f380 8809 	msr	PSP, r0
 8008b5e:	f3bf 8f6f 	isb	sy
 8008b62:	f04f 0000 	mov.w	r0, #0
 8008b66:	f380 8811 	msr	BASEPRI, r0
 8008b6a:	4770      	bx	lr
 8008b6c:	f3af 8000 	nop.w

08008b70 <pxCurrentTCBConst2>:
 8008b70:	20000298 	.word	0x20000298
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008b74:	bf00      	nop
 8008b76:	bf00      	nop

08008b78 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008b78:	4808      	ldr	r0, [pc, #32]	; (8008b9c <prvPortStartFirstTask+0x24>)
 8008b7a:	6800      	ldr	r0, [r0, #0]
 8008b7c:	6800      	ldr	r0, [r0, #0]
 8008b7e:	f380 8808 	msr	MSP, r0
 8008b82:	f04f 0000 	mov.w	r0, #0
 8008b86:	f380 8814 	msr	CONTROL, r0
 8008b8a:	b662      	cpsie	i
 8008b8c:	b661      	cpsie	f
 8008b8e:	f3bf 8f4f 	dsb	sy
 8008b92:	f3bf 8f6f 	isb	sy
 8008b96:	df00      	svc	0
 8008b98:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008b9a:	bf00      	nop
 8008b9c:	e000ed08 	.word	0xe000ed08

08008ba0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	b086      	sub	sp, #24
 8008ba4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008ba6:	4b46      	ldr	r3, [pc, #280]	; (8008cc0 <xPortStartScheduler+0x120>)
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	4a46      	ldr	r2, [pc, #280]	; (8008cc4 <xPortStartScheduler+0x124>)
 8008bac:	4293      	cmp	r3, r2
 8008bae:	d10a      	bne.n	8008bc6 <xPortStartScheduler+0x26>
	__asm volatile
 8008bb0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bb4:	f383 8811 	msr	BASEPRI, r3
 8008bb8:	f3bf 8f6f 	isb	sy
 8008bbc:	f3bf 8f4f 	dsb	sy
 8008bc0:	613b      	str	r3, [r7, #16]
}
 8008bc2:	bf00      	nop
 8008bc4:	e7fe      	b.n	8008bc4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008bc6:	4b3e      	ldr	r3, [pc, #248]	; (8008cc0 <xPortStartScheduler+0x120>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	4a3f      	ldr	r2, [pc, #252]	; (8008cc8 <xPortStartScheduler+0x128>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d10a      	bne.n	8008be6 <xPortStartScheduler+0x46>
	__asm volatile
 8008bd0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bd4:	f383 8811 	msr	BASEPRI, r3
 8008bd8:	f3bf 8f6f 	isb	sy
 8008bdc:	f3bf 8f4f 	dsb	sy
 8008be0:	60fb      	str	r3, [r7, #12]
}
 8008be2:	bf00      	nop
 8008be4:	e7fe      	b.n	8008be4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008be6:	4b39      	ldr	r3, [pc, #228]	; (8008ccc <xPortStartScheduler+0x12c>)
 8008be8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008bea:	697b      	ldr	r3, [r7, #20]
 8008bec:	781b      	ldrb	r3, [r3, #0]
 8008bee:	b2db      	uxtb	r3, r3
 8008bf0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008bf2:	697b      	ldr	r3, [r7, #20]
 8008bf4:	22ff      	movs	r2, #255	; 0xff
 8008bf6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008bf8:	697b      	ldr	r3, [r7, #20]
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	b2db      	uxtb	r3, r3
 8008bfe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008c00:	78fb      	ldrb	r3, [r7, #3]
 8008c02:	b2db      	uxtb	r3, r3
 8008c04:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008c08:	b2da      	uxtb	r2, r3
 8008c0a:	4b31      	ldr	r3, [pc, #196]	; (8008cd0 <xPortStartScheduler+0x130>)
 8008c0c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008c0e:	4b31      	ldr	r3, [pc, #196]	; (8008cd4 <xPortStartScheduler+0x134>)
 8008c10:	2207      	movs	r2, #7
 8008c12:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c14:	e009      	b.n	8008c2a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8008c16:	4b2f      	ldr	r3, [pc, #188]	; (8008cd4 <xPortStartScheduler+0x134>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	3b01      	subs	r3, #1
 8008c1c:	4a2d      	ldr	r2, [pc, #180]	; (8008cd4 <xPortStartScheduler+0x134>)
 8008c1e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008c20:	78fb      	ldrb	r3, [r7, #3]
 8008c22:	b2db      	uxtb	r3, r3
 8008c24:	005b      	lsls	r3, r3, #1
 8008c26:	b2db      	uxtb	r3, r3
 8008c28:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008c2a:	78fb      	ldrb	r3, [r7, #3]
 8008c2c:	b2db      	uxtb	r3, r3
 8008c2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c32:	2b80      	cmp	r3, #128	; 0x80
 8008c34:	d0ef      	beq.n	8008c16 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008c36:	4b27      	ldr	r3, [pc, #156]	; (8008cd4 <xPortStartScheduler+0x134>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f1c3 0307 	rsb	r3, r3, #7
 8008c3e:	2b04      	cmp	r3, #4
 8008c40:	d00a      	beq.n	8008c58 <xPortStartScheduler+0xb8>
	__asm volatile
 8008c42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008c46:	f383 8811 	msr	BASEPRI, r3
 8008c4a:	f3bf 8f6f 	isb	sy
 8008c4e:	f3bf 8f4f 	dsb	sy
 8008c52:	60bb      	str	r3, [r7, #8]
}
 8008c54:	bf00      	nop
 8008c56:	e7fe      	b.n	8008c56 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008c58:	4b1e      	ldr	r3, [pc, #120]	; (8008cd4 <xPortStartScheduler+0x134>)
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	021b      	lsls	r3, r3, #8
 8008c5e:	4a1d      	ldr	r2, [pc, #116]	; (8008cd4 <xPortStartScheduler+0x134>)
 8008c60:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008c62:	4b1c      	ldr	r3, [pc, #112]	; (8008cd4 <xPortStartScheduler+0x134>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008c6a:	4a1a      	ldr	r2, [pc, #104]	; (8008cd4 <xPortStartScheduler+0x134>)
 8008c6c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	b2da      	uxtb	r2, r3
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008c76:	4b18      	ldr	r3, [pc, #96]	; (8008cd8 <xPortStartScheduler+0x138>)
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	4a17      	ldr	r2, [pc, #92]	; (8008cd8 <xPortStartScheduler+0x138>)
 8008c7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008c80:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008c82:	4b15      	ldr	r3, [pc, #84]	; (8008cd8 <xPortStartScheduler+0x138>)
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a14      	ldr	r2, [pc, #80]	; (8008cd8 <xPortStartScheduler+0x138>)
 8008c88:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8008c8c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008c8e:	f000 f8dd 	bl	8008e4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008c92:	4b12      	ldr	r3, [pc, #72]	; (8008cdc <xPortStartScheduler+0x13c>)
 8008c94:	2200      	movs	r2, #0
 8008c96:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008c98:	f000 f8fc 	bl	8008e94 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008c9c:	4b10      	ldr	r3, [pc, #64]	; (8008ce0 <xPortStartScheduler+0x140>)
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	4a0f      	ldr	r2, [pc, #60]	; (8008ce0 <xPortStartScheduler+0x140>)
 8008ca2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8008ca6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008ca8:	f7ff ff66 	bl	8008b78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008cac:	f7ff fa6a 	bl	8008184 <vTaskSwitchContext>
	prvTaskExitError();
 8008cb0:	f7ff ff22 	bl	8008af8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008cb4:	2300      	movs	r3, #0
}
 8008cb6:	4618      	mov	r0, r3
 8008cb8:	3718      	adds	r7, #24
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	bd80      	pop	{r7, pc}
 8008cbe:	bf00      	nop
 8008cc0:	e000ed00 	.word	0xe000ed00
 8008cc4:	410fc271 	.word	0x410fc271
 8008cc8:	410fc270 	.word	0x410fc270
 8008ccc:	e000e400 	.word	0xe000e400
 8008cd0:	200003c4 	.word	0x200003c4
 8008cd4:	200003c8 	.word	0x200003c8
 8008cd8:	e000ed20 	.word	0xe000ed20
 8008cdc:	2000000c 	.word	0x2000000c
 8008ce0:	e000ef34 	.word	0xe000ef34

08008ce4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008ce4:	b480      	push	{r7}
 8008ce6:	b083      	sub	sp, #12
 8008ce8:	af00      	add	r7, sp, #0
	__asm volatile
 8008cea:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008cee:	f383 8811 	msr	BASEPRI, r3
 8008cf2:	f3bf 8f6f 	isb	sy
 8008cf6:	f3bf 8f4f 	dsb	sy
 8008cfa:	607b      	str	r3, [r7, #4]
}
 8008cfc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008cfe:	4b0f      	ldr	r3, [pc, #60]	; (8008d3c <vPortEnterCritical+0x58>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	3301      	adds	r3, #1
 8008d04:	4a0d      	ldr	r2, [pc, #52]	; (8008d3c <vPortEnterCritical+0x58>)
 8008d06:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008d08:	4b0c      	ldr	r3, [pc, #48]	; (8008d3c <vPortEnterCritical+0x58>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2b01      	cmp	r3, #1
 8008d0e:	d10f      	bne.n	8008d30 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008d10:	4b0b      	ldr	r3, [pc, #44]	; (8008d40 <vPortEnterCritical+0x5c>)
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	b2db      	uxtb	r3, r3
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d00a      	beq.n	8008d30 <vPortEnterCritical+0x4c>
	__asm volatile
 8008d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d1e:	f383 8811 	msr	BASEPRI, r3
 8008d22:	f3bf 8f6f 	isb	sy
 8008d26:	f3bf 8f4f 	dsb	sy
 8008d2a:	603b      	str	r3, [r7, #0]
}
 8008d2c:	bf00      	nop
 8008d2e:	e7fe      	b.n	8008d2e <vPortEnterCritical+0x4a>
	}
}
 8008d30:	bf00      	nop
 8008d32:	370c      	adds	r7, #12
 8008d34:	46bd      	mov	sp, r7
 8008d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3a:	4770      	bx	lr
 8008d3c:	2000000c 	.word	0x2000000c
 8008d40:	e000ed04 	.word	0xe000ed04

08008d44 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008d44:	b480      	push	{r7}
 8008d46:	b083      	sub	sp, #12
 8008d48:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008d4a:	4b12      	ldr	r3, [pc, #72]	; (8008d94 <vPortExitCritical+0x50>)
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d10a      	bne.n	8008d68 <vPortExitCritical+0x24>
	__asm volatile
 8008d52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d56:	f383 8811 	msr	BASEPRI, r3
 8008d5a:	f3bf 8f6f 	isb	sy
 8008d5e:	f3bf 8f4f 	dsb	sy
 8008d62:	607b      	str	r3, [r7, #4]
}
 8008d64:	bf00      	nop
 8008d66:	e7fe      	b.n	8008d66 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008d68:	4b0a      	ldr	r3, [pc, #40]	; (8008d94 <vPortExitCritical+0x50>)
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	3b01      	subs	r3, #1
 8008d6e:	4a09      	ldr	r2, [pc, #36]	; (8008d94 <vPortExitCritical+0x50>)
 8008d70:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008d72:	4b08      	ldr	r3, [pc, #32]	; (8008d94 <vPortExitCritical+0x50>)
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d105      	bne.n	8008d86 <vPortExitCritical+0x42>
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008d7e:	683b      	ldr	r3, [r7, #0]
 8008d80:	f383 8811 	msr	BASEPRI, r3
}
 8008d84:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008d86:	bf00      	nop
 8008d88:	370c      	adds	r7, #12
 8008d8a:	46bd      	mov	sp, r7
 8008d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d90:	4770      	bx	lr
 8008d92:	bf00      	nop
 8008d94:	2000000c 	.word	0x2000000c
	...

08008da0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008da0:	f3ef 8009 	mrs	r0, PSP
 8008da4:	f3bf 8f6f 	isb	sy
 8008da8:	4b15      	ldr	r3, [pc, #84]	; (8008e00 <pxCurrentTCBConst>)
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	f01e 0f10 	tst.w	lr, #16
 8008db0:	bf08      	it	eq
 8008db2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008db6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dba:	6010      	str	r0, [r2, #0]
 8008dbc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008dc0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8008dc4:	f380 8811 	msr	BASEPRI, r0
 8008dc8:	f3bf 8f4f 	dsb	sy
 8008dcc:	f3bf 8f6f 	isb	sy
 8008dd0:	f7ff f9d8 	bl	8008184 <vTaskSwitchContext>
 8008dd4:	f04f 0000 	mov.w	r0, #0
 8008dd8:	f380 8811 	msr	BASEPRI, r0
 8008ddc:	bc09      	pop	{r0, r3}
 8008dde:	6819      	ldr	r1, [r3, #0]
 8008de0:	6808      	ldr	r0, [r1, #0]
 8008de2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008de6:	f01e 0f10 	tst.w	lr, #16
 8008dea:	bf08      	it	eq
 8008dec:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008df0:	f380 8809 	msr	PSP, r0
 8008df4:	f3bf 8f6f 	isb	sy
 8008df8:	4770      	bx	lr
 8008dfa:	bf00      	nop
 8008dfc:	f3af 8000 	nop.w

08008e00 <pxCurrentTCBConst>:
 8008e00:	20000298 	.word	0x20000298
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008e04:	bf00      	nop
 8008e06:	bf00      	nop

08008e08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008e08:	b580      	push	{r7, lr}
 8008e0a:	b082      	sub	sp, #8
 8008e0c:	af00      	add	r7, sp, #0
	__asm volatile
 8008e0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e12:	f383 8811 	msr	BASEPRI, r3
 8008e16:	f3bf 8f6f 	isb	sy
 8008e1a:	f3bf 8f4f 	dsb	sy
 8008e1e:	607b      	str	r3, [r7, #4]
}
 8008e20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008e22:	f7ff f8f1 	bl	8008008 <xTaskIncrementTick>
 8008e26:	4603      	mov	r3, r0
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d003      	beq.n	8008e34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008e2c:	4b06      	ldr	r3, [pc, #24]	; (8008e48 <SysTick_Handler+0x40>)
 8008e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e32:	601a      	str	r2, [r3, #0]
 8008e34:	2300      	movs	r3, #0
 8008e36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	f383 8811 	msr	BASEPRI, r3
}
 8008e3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008e40:	bf00      	nop
 8008e42:	3708      	adds	r7, #8
 8008e44:	46bd      	mov	sp, r7
 8008e46:	bd80      	pop	{r7, pc}
 8008e48:	e000ed04 	.word	0xe000ed04

08008e4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008e4c:	b480      	push	{r7}
 8008e4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008e50:	4b0b      	ldr	r3, [pc, #44]	; (8008e80 <vPortSetupTimerInterrupt+0x34>)
 8008e52:	2200      	movs	r2, #0
 8008e54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008e56:	4b0b      	ldr	r3, [pc, #44]	; (8008e84 <vPortSetupTimerInterrupt+0x38>)
 8008e58:	2200      	movs	r2, #0
 8008e5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008e5c:	4b0a      	ldr	r3, [pc, #40]	; (8008e88 <vPortSetupTimerInterrupt+0x3c>)
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	4a0a      	ldr	r2, [pc, #40]	; (8008e8c <vPortSetupTimerInterrupt+0x40>)
 8008e62:	fba2 2303 	umull	r2, r3, r2, r3
 8008e66:	099b      	lsrs	r3, r3, #6
 8008e68:	4a09      	ldr	r2, [pc, #36]	; (8008e90 <vPortSetupTimerInterrupt+0x44>)
 8008e6a:	3b01      	subs	r3, #1
 8008e6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008e6e:	4b04      	ldr	r3, [pc, #16]	; (8008e80 <vPortSetupTimerInterrupt+0x34>)
 8008e70:	2207      	movs	r2, #7
 8008e72:	601a      	str	r2, [r3, #0]
}
 8008e74:	bf00      	nop
 8008e76:	46bd      	mov	sp, r7
 8008e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e7c:	4770      	bx	lr
 8008e7e:	bf00      	nop
 8008e80:	e000e010 	.word	0xe000e010
 8008e84:	e000e018 	.word	0xe000e018
 8008e88:	20000000 	.word	0x20000000
 8008e8c:	10624dd3 	.word	0x10624dd3
 8008e90:	e000e014 	.word	0xe000e014

08008e94 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008e94:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008ea4 <vPortEnableVFP+0x10>
 8008e98:	6801      	ldr	r1, [r0, #0]
 8008e9a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008e9e:	6001      	str	r1, [r0, #0]
 8008ea0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008ea2:	bf00      	nop
 8008ea4:	e000ed88 	.word	0xe000ed88

08008ea8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008ea8:	b480      	push	{r7}
 8008eaa:	b085      	sub	sp, #20
 8008eac:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008eae:	f3ef 8305 	mrs	r3, IPSR
 8008eb2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	2b0f      	cmp	r3, #15
 8008eb8:	d914      	bls.n	8008ee4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008eba:	4a17      	ldr	r2, [pc, #92]	; (8008f18 <vPortValidateInterruptPriority+0x70>)
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	4413      	add	r3, r2
 8008ec0:	781b      	ldrb	r3, [r3, #0]
 8008ec2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008ec4:	4b15      	ldr	r3, [pc, #84]	; (8008f1c <vPortValidateInterruptPriority+0x74>)
 8008ec6:	781b      	ldrb	r3, [r3, #0]
 8008ec8:	7afa      	ldrb	r2, [r7, #11]
 8008eca:	429a      	cmp	r2, r3
 8008ecc:	d20a      	bcs.n	8008ee4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8008ece:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ed2:	f383 8811 	msr	BASEPRI, r3
 8008ed6:	f3bf 8f6f 	isb	sy
 8008eda:	f3bf 8f4f 	dsb	sy
 8008ede:	607b      	str	r3, [r7, #4]
}
 8008ee0:	bf00      	nop
 8008ee2:	e7fe      	b.n	8008ee2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008ee4:	4b0e      	ldr	r3, [pc, #56]	; (8008f20 <vPortValidateInterruptPriority+0x78>)
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8008eec:	4b0d      	ldr	r3, [pc, #52]	; (8008f24 <vPortValidateInterruptPriority+0x7c>)
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	429a      	cmp	r2, r3
 8008ef2:	d90a      	bls.n	8008f0a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8008ef4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ef8:	f383 8811 	msr	BASEPRI, r3
 8008efc:	f3bf 8f6f 	isb	sy
 8008f00:	f3bf 8f4f 	dsb	sy
 8008f04:	603b      	str	r3, [r7, #0]
}
 8008f06:	bf00      	nop
 8008f08:	e7fe      	b.n	8008f08 <vPortValidateInterruptPriority+0x60>
	}
 8008f0a:	bf00      	nop
 8008f0c:	3714      	adds	r7, #20
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f14:	4770      	bx	lr
 8008f16:	bf00      	nop
 8008f18:	e000e3f0 	.word	0xe000e3f0
 8008f1c:	200003c4 	.word	0x200003c4
 8008f20:	e000ed0c 	.word	0xe000ed0c
 8008f24:	200003c8 	.word	0x200003c8

08008f28 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008f28:	b580      	push	{r7, lr}
 8008f2a:	b08a      	sub	sp, #40	; 0x28
 8008f2c:	af00      	add	r7, sp, #0
 8008f2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008f30:	2300      	movs	r3, #0
 8008f32:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008f34:	f7fe ffbe 	bl	8007eb4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008f38:	4b58      	ldr	r3, [pc, #352]	; (800909c <pvPortMalloc+0x174>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	d101      	bne.n	8008f44 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008f40:	f000 f910 	bl	8009164 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008f44:	4b56      	ldr	r3, [pc, #344]	; (80090a0 <pvPortMalloc+0x178>)
 8008f46:	681a      	ldr	r2, [r3, #0]
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	4013      	ands	r3, r2
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	f040 808e 	bne.w	800906e <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d01d      	beq.n	8008f94 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8008f58:	2208      	movs	r2, #8
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	4413      	add	r3, r2
 8008f5e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	f003 0307 	and.w	r3, r3, #7
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d014      	beq.n	8008f94 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	f023 0307 	bic.w	r3, r3, #7
 8008f70:	3308      	adds	r3, #8
 8008f72:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	f003 0307 	and.w	r3, r3, #7
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d00a      	beq.n	8008f94 <pvPortMalloc+0x6c>
	__asm volatile
 8008f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f82:	f383 8811 	msr	BASEPRI, r3
 8008f86:	f3bf 8f6f 	isb	sy
 8008f8a:	f3bf 8f4f 	dsb	sy
 8008f8e:	617b      	str	r3, [r7, #20]
}
 8008f90:	bf00      	nop
 8008f92:	e7fe      	b.n	8008f92 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d069      	beq.n	800906e <pvPortMalloc+0x146>
 8008f9a:	4b42      	ldr	r3, [pc, #264]	; (80090a4 <pvPortMalloc+0x17c>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	429a      	cmp	r2, r3
 8008fa2:	d864      	bhi.n	800906e <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008fa4:	4b40      	ldr	r3, [pc, #256]	; (80090a8 <pvPortMalloc+0x180>)
 8008fa6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008fa8:	4b3f      	ldr	r3, [pc, #252]	; (80090a8 <pvPortMalloc+0x180>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008fae:	e004      	b.n	8008fba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fb2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fbc:	685b      	ldr	r3, [r3, #4]
 8008fbe:	687a      	ldr	r2, [r7, #4]
 8008fc0:	429a      	cmp	r2, r3
 8008fc2:	d903      	bls.n	8008fcc <pvPortMalloc+0xa4>
 8008fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d1f1      	bne.n	8008fb0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008fcc:	4b33      	ldr	r3, [pc, #204]	; (800909c <pvPortMalloc+0x174>)
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	d04b      	beq.n	800906e <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008fd6:	6a3b      	ldr	r3, [r7, #32]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	2208      	movs	r2, #8
 8008fdc:	4413      	add	r3, r2
 8008fde:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe2:	681a      	ldr	r2, [r3, #0]
 8008fe4:	6a3b      	ldr	r3, [r7, #32]
 8008fe6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fea:	685a      	ldr	r2, [r3, #4]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	1ad2      	subs	r2, r2, r3
 8008ff0:	2308      	movs	r3, #8
 8008ff2:	005b      	lsls	r3, r3, #1
 8008ff4:	429a      	cmp	r2, r3
 8008ff6:	d91f      	bls.n	8009038 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008ff8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	4413      	add	r3, r2
 8008ffe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8009000:	69bb      	ldr	r3, [r7, #24]
 8009002:	f003 0307 	and.w	r3, r3, #7
 8009006:	2b00      	cmp	r3, #0
 8009008:	d00a      	beq.n	8009020 <pvPortMalloc+0xf8>
	__asm volatile
 800900a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800900e:	f383 8811 	msr	BASEPRI, r3
 8009012:	f3bf 8f6f 	isb	sy
 8009016:	f3bf 8f4f 	dsb	sy
 800901a:	613b      	str	r3, [r7, #16]
}
 800901c:	bf00      	nop
 800901e:	e7fe      	b.n	800901e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8009020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009022:	685a      	ldr	r2, [r3, #4]
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	1ad2      	subs	r2, r2, r3
 8009028:	69bb      	ldr	r3, [r7, #24]
 800902a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800902c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800902e:	687a      	ldr	r2, [r7, #4]
 8009030:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8009032:	69b8      	ldr	r0, [r7, #24]
 8009034:	f000 f8f8 	bl	8009228 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8009038:	4b1a      	ldr	r3, [pc, #104]	; (80090a4 <pvPortMalloc+0x17c>)
 800903a:	681a      	ldr	r2, [r3, #0]
 800903c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800903e:	685b      	ldr	r3, [r3, #4]
 8009040:	1ad3      	subs	r3, r2, r3
 8009042:	4a18      	ldr	r2, [pc, #96]	; (80090a4 <pvPortMalloc+0x17c>)
 8009044:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8009046:	4b17      	ldr	r3, [pc, #92]	; (80090a4 <pvPortMalloc+0x17c>)
 8009048:	681a      	ldr	r2, [r3, #0]
 800904a:	4b18      	ldr	r3, [pc, #96]	; (80090ac <pvPortMalloc+0x184>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	429a      	cmp	r2, r3
 8009050:	d203      	bcs.n	800905a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8009052:	4b14      	ldr	r3, [pc, #80]	; (80090a4 <pvPortMalloc+0x17c>)
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4a15      	ldr	r2, [pc, #84]	; (80090ac <pvPortMalloc+0x184>)
 8009058:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800905a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800905c:	685a      	ldr	r2, [r3, #4]
 800905e:	4b10      	ldr	r3, [pc, #64]	; (80090a0 <pvPortMalloc+0x178>)
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	431a      	orrs	r2, r3
 8009064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009066:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8009068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800906a:	2200      	movs	r2, #0
 800906c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800906e:	f7fe ff2f 	bl	8007ed0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8009072:	69fb      	ldr	r3, [r7, #28]
 8009074:	f003 0307 	and.w	r3, r3, #7
 8009078:	2b00      	cmp	r3, #0
 800907a:	d00a      	beq.n	8009092 <pvPortMalloc+0x16a>
	__asm volatile
 800907c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009080:	f383 8811 	msr	BASEPRI, r3
 8009084:	f3bf 8f6f 	isb	sy
 8009088:	f3bf 8f4f 	dsb	sy
 800908c:	60fb      	str	r3, [r7, #12]
}
 800908e:	bf00      	nop
 8009090:	e7fe      	b.n	8009090 <pvPortMalloc+0x168>
	return pvReturn;
 8009092:	69fb      	ldr	r3, [r7, #28]
}
 8009094:	4618      	mov	r0, r3
 8009096:	3728      	adds	r7, #40	; 0x28
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}
 800909c:	200013bc 	.word	0x200013bc
 80090a0:	200013c8 	.word	0x200013c8
 80090a4:	200013c0 	.word	0x200013c0
 80090a8:	200013b4 	.word	0x200013b4
 80090ac:	200013c4 	.word	0x200013c4

080090b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80090b0:	b580      	push	{r7, lr}
 80090b2:	b086      	sub	sp, #24
 80090b4:	af00      	add	r7, sp, #0
 80090b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d048      	beq.n	8009154 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80090c2:	2308      	movs	r3, #8
 80090c4:	425b      	negs	r3, r3
 80090c6:	697a      	ldr	r2, [r7, #20]
 80090c8:	4413      	add	r3, r2
 80090ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80090cc:	697b      	ldr	r3, [r7, #20]
 80090ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	685a      	ldr	r2, [r3, #4]
 80090d4:	4b21      	ldr	r3, [pc, #132]	; (800915c <vPortFree+0xac>)
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	4013      	ands	r3, r2
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d10a      	bne.n	80090f4 <vPortFree+0x44>
	__asm volatile
 80090de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80090e2:	f383 8811 	msr	BASEPRI, r3
 80090e6:	f3bf 8f6f 	isb	sy
 80090ea:	f3bf 8f4f 	dsb	sy
 80090ee:	60fb      	str	r3, [r7, #12]
}
 80090f0:	bf00      	nop
 80090f2:	e7fe      	b.n	80090f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80090f4:	693b      	ldr	r3, [r7, #16]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d00a      	beq.n	8009112 <vPortFree+0x62>
	__asm volatile
 80090fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009100:	f383 8811 	msr	BASEPRI, r3
 8009104:	f3bf 8f6f 	isb	sy
 8009108:	f3bf 8f4f 	dsb	sy
 800910c:	60bb      	str	r3, [r7, #8]
}
 800910e:	bf00      	nop
 8009110:	e7fe      	b.n	8009110 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	685a      	ldr	r2, [r3, #4]
 8009116:	4b11      	ldr	r3, [pc, #68]	; (800915c <vPortFree+0xac>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	4013      	ands	r3, r2
 800911c:	2b00      	cmp	r3, #0
 800911e:	d019      	beq.n	8009154 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	2b00      	cmp	r3, #0
 8009126:	d115      	bne.n	8009154 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	685a      	ldr	r2, [r3, #4]
 800912c:	4b0b      	ldr	r3, [pc, #44]	; (800915c <vPortFree+0xac>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	43db      	mvns	r3, r3
 8009132:	401a      	ands	r2, r3
 8009134:	693b      	ldr	r3, [r7, #16]
 8009136:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8009138:	f7fe febc 	bl	8007eb4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	685a      	ldr	r2, [r3, #4]
 8009140:	4b07      	ldr	r3, [pc, #28]	; (8009160 <vPortFree+0xb0>)
 8009142:	681b      	ldr	r3, [r3, #0]
 8009144:	4413      	add	r3, r2
 8009146:	4a06      	ldr	r2, [pc, #24]	; (8009160 <vPortFree+0xb0>)
 8009148:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800914a:	6938      	ldr	r0, [r7, #16]
 800914c:	f000 f86c 	bl	8009228 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8009150:	f7fe febe 	bl	8007ed0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8009154:	bf00      	nop
 8009156:	3718      	adds	r7, #24
 8009158:	46bd      	mov	sp, r7
 800915a:	bd80      	pop	{r7, pc}
 800915c:	200013c8 	.word	0x200013c8
 8009160:	200013c0 	.word	0x200013c0

08009164 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009164:	b480      	push	{r7}
 8009166:	b085      	sub	sp, #20
 8009168:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800916a:	f640 73e8 	movw	r3, #4072	; 0xfe8
 800916e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8009170:	4b27      	ldr	r3, [pc, #156]	; (8009210 <prvHeapInit+0xac>)
 8009172:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	f003 0307 	and.w	r3, r3, #7
 800917a:	2b00      	cmp	r3, #0
 800917c:	d00c      	beq.n	8009198 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	3307      	adds	r3, #7
 8009182:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	f023 0307 	bic.w	r3, r3, #7
 800918a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800918c:	68ba      	ldr	r2, [r7, #8]
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	1ad3      	subs	r3, r2, r3
 8009192:	4a1f      	ldr	r2, [pc, #124]	; (8009210 <prvHeapInit+0xac>)
 8009194:	4413      	add	r3, r2
 8009196:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800919c:	4a1d      	ldr	r2, [pc, #116]	; (8009214 <prvHeapInit+0xb0>)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80091a2:	4b1c      	ldr	r3, [pc, #112]	; (8009214 <prvHeapInit+0xb0>)
 80091a4:	2200      	movs	r2, #0
 80091a6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	68ba      	ldr	r2, [r7, #8]
 80091ac:	4413      	add	r3, r2
 80091ae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80091b0:	2208      	movs	r2, #8
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	1a9b      	subs	r3, r3, r2
 80091b6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f023 0307 	bic.w	r3, r3, #7
 80091be:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	4a15      	ldr	r2, [pc, #84]	; (8009218 <prvHeapInit+0xb4>)
 80091c4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80091c6:	4b14      	ldr	r3, [pc, #80]	; (8009218 <prvHeapInit+0xb4>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	2200      	movs	r2, #0
 80091cc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80091ce:	4b12      	ldr	r3, [pc, #72]	; (8009218 <prvHeapInit+0xb4>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	2200      	movs	r2, #0
 80091d4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	68fa      	ldr	r2, [r7, #12]
 80091de:	1ad2      	subs	r2, r2, r3
 80091e0:	683b      	ldr	r3, [r7, #0]
 80091e2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80091e4:	4b0c      	ldr	r3, [pc, #48]	; (8009218 <prvHeapInit+0xb4>)
 80091e6:	681a      	ldr	r2, [r3, #0]
 80091e8:	683b      	ldr	r3, [r7, #0]
 80091ea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	4a0a      	ldr	r2, [pc, #40]	; (800921c <prvHeapInit+0xb8>)
 80091f2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	685b      	ldr	r3, [r3, #4]
 80091f8:	4a09      	ldr	r2, [pc, #36]	; (8009220 <prvHeapInit+0xbc>)
 80091fa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80091fc:	4b09      	ldr	r3, [pc, #36]	; (8009224 <prvHeapInit+0xc0>)
 80091fe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8009202:	601a      	str	r2, [r3, #0]
}
 8009204:	bf00      	nop
 8009206:	3714      	adds	r7, #20
 8009208:	46bd      	mov	sp, r7
 800920a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920e:	4770      	bx	lr
 8009210:	200003cc 	.word	0x200003cc
 8009214:	200013b4 	.word	0x200013b4
 8009218:	200013bc 	.word	0x200013bc
 800921c:	200013c4 	.word	0x200013c4
 8009220:	200013c0 	.word	0x200013c0
 8009224:	200013c8 	.word	0x200013c8

08009228 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8009228:	b480      	push	{r7}
 800922a:	b085      	sub	sp, #20
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8009230:	4b28      	ldr	r3, [pc, #160]	; (80092d4 <prvInsertBlockIntoFreeList+0xac>)
 8009232:	60fb      	str	r3, [r7, #12]
 8009234:	e002      	b.n	800923c <prvInsertBlockIntoFreeList+0x14>
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	60fb      	str	r3, [r7, #12]
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	687a      	ldr	r2, [r7, #4]
 8009242:	429a      	cmp	r2, r3
 8009244:	d8f7      	bhi.n	8009236 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	685b      	ldr	r3, [r3, #4]
 800924e:	68ba      	ldr	r2, [r7, #8]
 8009250:	4413      	add	r3, r2
 8009252:	687a      	ldr	r2, [r7, #4]
 8009254:	429a      	cmp	r2, r3
 8009256:	d108      	bne.n	800926a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	685a      	ldr	r2, [r3, #4]
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	685b      	ldr	r3, [r3, #4]
 8009260:	441a      	add	r2, r3
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	685b      	ldr	r3, [r3, #4]
 8009272:	68ba      	ldr	r2, [r7, #8]
 8009274:	441a      	add	r2, r3
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	429a      	cmp	r2, r3
 800927c:	d118      	bne.n	80092b0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	681a      	ldr	r2, [r3, #0]
 8009282:	4b15      	ldr	r3, [pc, #84]	; (80092d8 <prvInsertBlockIntoFreeList+0xb0>)
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	429a      	cmp	r2, r3
 8009288:	d00d      	beq.n	80092a6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	685a      	ldr	r2, [r3, #4]
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	685b      	ldr	r3, [r3, #4]
 8009294:	441a      	add	r2, r3
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	681a      	ldr	r2, [r3, #0]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	601a      	str	r2, [r3, #0]
 80092a4:	e008      	b.n	80092b8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80092a6:	4b0c      	ldr	r3, [pc, #48]	; (80092d8 <prvInsertBlockIntoFreeList+0xb0>)
 80092a8:	681a      	ldr	r2, [r3, #0]
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	601a      	str	r2, [r3, #0]
 80092ae:	e003      	b.n	80092b8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681a      	ldr	r2, [r3, #0]
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80092b8:	68fa      	ldr	r2, [r7, #12]
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	429a      	cmp	r2, r3
 80092be:	d002      	beq.n	80092c6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	687a      	ldr	r2, [r7, #4]
 80092c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092c6:	bf00      	nop
 80092c8:	3714      	adds	r7, #20
 80092ca:	46bd      	mov	sp, r7
 80092cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d0:	4770      	bx	lr
 80092d2:	bf00      	nop
 80092d4:	200013b4 	.word	0x200013b4
 80092d8:	200013bc 	.word	0x200013bc

080092dc <__libc_init_array>:
 80092dc:	b570      	push	{r4, r5, r6, lr}
 80092de:	4d0d      	ldr	r5, [pc, #52]	; (8009314 <__libc_init_array+0x38>)
 80092e0:	4c0d      	ldr	r4, [pc, #52]	; (8009318 <__libc_init_array+0x3c>)
 80092e2:	1b64      	subs	r4, r4, r5
 80092e4:	10a4      	asrs	r4, r4, #2
 80092e6:	2600      	movs	r6, #0
 80092e8:	42a6      	cmp	r6, r4
 80092ea:	d109      	bne.n	8009300 <__libc_init_array+0x24>
 80092ec:	4d0b      	ldr	r5, [pc, #44]	; (800931c <__libc_init_array+0x40>)
 80092ee:	4c0c      	ldr	r4, [pc, #48]	; (8009320 <__libc_init_array+0x44>)
 80092f0:	f000 f82e 	bl	8009350 <_init>
 80092f4:	1b64      	subs	r4, r4, r5
 80092f6:	10a4      	asrs	r4, r4, #2
 80092f8:	2600      	movs	r6, #0
 80092fa:	42a6      	cmp	r6, r4
 80092fc:	d105      	bne.n	800930a <__libc_init_array+0x2e>
 80092fe:	bd70      	pop	{r4, r5, r6, pc}
 8009300:	f855 3b04 	ldr.w	r3, [r5], #4
 8009304:	4798      	blx	r3
 8009306:	3601      	adds	r6, #1
 8009308:	e7ee      	b.n	80092e8 <__libc_init_array+0xc>
 800930a:	f855 3b04 	ldr.w	r3, [r5], #4
 800930e:	4798      	blx	r3
 8009310:	3601      	adds	r6, #1
 8009312:	e7f2      	b.n	80092fa <__libc_init_array+0x1e>
 8009314:	0800954c 	.word	0x0800954c
 8009318:	0800954c 	.word	0x0800954c
 800931c:	0800954c 	.word	0x0800954c
 8009320:	08009550 	.word	0x08009550

08009324 <memcpy>:
 8009324:	440a      	add	r2, r1
 8009326:	4291      	cmp	r1, r2
 8009328:	f100 33ff 	add.w	r3, r0, #4294967295
 800932c:	d100      	bne.n	8009330 <memcpy+0xc>
 800932e:	4770      	bx	lr
 8009330:	b510      	push	{r4, lr}
 8009332:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009336:	f803 4f01 	strb.w	r4, [r3, #1]!
 800933a:	4291      	cmp	r1, r2
 800933c:	d1f9      	bne.n	8009332 <memcpy+0xe>
 800933e:	bd10      	pop	{r4, pc}

08009340 <memset>:
 8009340:	4402      	add	r2, r0
 8009342:	4603      	mov	r3, r0
 8009344:	4293      	cmp	r3, r2
 8009346:	d100      	bne.n	800934a <memset+0xa>
 8009348:	4770      	bx	lr
 800934a:	f803 1b01 	strb.w	r1, [r3], #1
 800934e:	e7f9      	b.n	8009344 <memset+0x4>

08009350 <_init>:
 8009350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009352:	bf00      	nop
 8009354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009356:	bc08      	pop	{r3}
 8009358:	469e      	mov	lr, r3
 800935a:	4770      	bx	lr

0800935c <_fini>:
 800935c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800935e:	bf00      	nop
 8009360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009362:	bc08      	pop	{r3}
 8009364:	469e      	mov	lr, r3
 8009366:	4770      	bx	lr
