// Seed: 1973386683
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  final id_3 = -1;
  wire id_5;
  wire id_6, id_7;
  final if (1) id_1[-1] = 1'b0;
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1,
    output wand id_2,
    input wire id_3,
    input supply0 id_4,
    output tri1 id_5,
    input uwire id_6,
    input uwire id_7,
    output wand id_8,
    output wor id_9,
    input tri0 id_10,
    output wand id_11,
    output wire id_12,
    input uwire id_13,
    input uwire id_14,
    inout supply0 id_15,
    input tri0 id_16
);
  assign id_5  = -1 >= id_4;
  assign id_15 = id_15;
  wor id_18 = 1 - id_0 ==? 1;
  logic [7:0] id_19;
  module_0 modCall_1 (
      id_19,
      id_18,
      id_18,
      id_18
  );
  assign id_8 = {id_15 - id_16{id_19[-1]}};
  wire id_20;
endmodule
