
thermocouple_type_K.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00803800  00803800  00000f74  2**0
                  ALLOC, LOAD, DATA
  1 .text         000000d8  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000018  00803800  00803800  00000f74  2**0
                  ALLOC
  3 .comment      0000002f  00000000  00000000  00000f74  2**0
                  CONTENTS, READONLY
  4 .stack.descriptors.hdr 00000142  00000000  00000000  00000fa3  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000001b8  00000000  00000000  000010e8  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004f71  00000000  00000000  000012a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001f3d  00000000  00000000  00006211  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000ca0  00000000  00000000  0000814e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000278  00000000  00000000  00008df0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000b7c  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000001fc  00000000  00000000  00009be4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000118  00000000  00000000  00009de0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .text         00000004  00000a96  00000a96  00000b2a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 14 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00009ef8  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .text.atmel_start_init 00000006  00000a8a  00000a8a  00000b1e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.ADC_pins_init 00000010  000009f8  000009f8  00000a8c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.ADC_init 0000003c  00000868  00000868  000008fc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.start_ADC_reading 00000016  000009ce  000009ce  00000a62  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.process_data 000000bc  00000524  00000524  000005b8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.find_index_temp 0000004c  00000746  00000746  000007da  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .text.main    000001cc  000000d8  000000d8  0000016c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 22 .text.__vector_22 0000008e  000005e0  000005e0  00000674  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .data.temp_var 0000020a  00803a48  00000cd6  00000d6a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 24 .data.uv      00000230  00803818  00000aa6  00000b3a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 25 .text.BOD_init 00000004  00000a9a  00000a9a  00000b2e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.CLKCTRL_init 0000001c  0000097c  0000097c  00000a10  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.CPUINT_init 00000004  00000a9e  00000a9e  00000b32  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.mcu_init 0000004a  00000792  00000792  00000826  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.USART_0_initialization 00000022  00000938  00000938  000009cc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .text.system_init 0000001a  000009b4  000009b4  00000a48  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 31 .text.protected_write_io 00000008  00000a72  00000a72  00000b06  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 32 .text.SLPCTRL_init 00000004  00000aa2  00000aa2  00000b36  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 33 .text.USART_0_init 00000014  000009e4  000009e4  00000a78  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 34 .text.USART_0_write 0000000e  00000a08  00000a08  00000a9c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 35 .text.avrlibc.fplib 0000000e  00000a16  00000a16  00000aaa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.avrlibc.fplib 000000ce  00000456  00000456  000004ea  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .text.avrlibc.fplib 00000008  00000a7a  00000a7a  00000b0e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 38 .text.avrlibc.fplib 000000de  000002a4  000002a4  00000338  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 39 .text.avrlibc.fplib 0000000e  00000a24  00000a24  00000ab8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 40 .text.avrlibc.fplib 0000005e  000006e8  000006e8  0000077c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 41 .text.avrlibc.fplib 0000007a  0000066e  0000066e  00000702  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 42 .text.avrlibc.fplib 0000002e  0000090a  0000090a  0000099e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 43 .text.avrlibc.fplib 0000000c  00000a5c  00000a5c  00000af0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 44 .text.avrlibc.fplib 00000036  000008a4  000008a4  00000938  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 45 .text.avrlibc.fplib 0000001c  00000998  00000998  00000a2c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 46 .text.avrlibc.fplib 00000006  00000a90  00000a90  00000b24  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text.avrlibc.fplib 0000000e  00000a32  00000a32  00000ac6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text.avrlibc.fplib 0000000e  00000a40  00000a40  00000ad4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .text.avrlibc.fplib 00000022  0000095a  0000095a  000009ee  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 50 .text.avrlibc.fplib 00000044  00000824  00000824  000008b8  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 51 .text.avrlibc.fplib 00000030  000008da  000008da  0000096e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 52 .text.avrlibc.fplib 0000000e  00000a4e  00000a4e  00000ae2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .text.avrlibc.fplib 0000000a  00000a68  00000a68  00000afc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 54 .text.avrlibc.fplib 00000008  00000a82  00000a82  00000b16  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 55 .text.avrlibc.fplib 000000d4  00000382  00000382  00000416  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text.avrlibc.fplib 00000048  000007dc  000007dc  00000870  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 42 00 	jmp	0x84	; 0x84 <__ctors_end>
   4:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
   8:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
   c:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  10:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  14:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  18:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  1c:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  20:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  24:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  28:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  2c:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  30:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  34:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  38:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  3c:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  40:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  44:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  48:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  4c:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  50:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  54:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  58:	0c 94 f0 02 	jmp	0x5e0	; 0x5e0 <__vector_22>
  5c:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  60:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  64:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  68:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  6c:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  70:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>
  74:	0c 94 4b 05 	jmp	0xa96	; 0xa96 <__bad_interrupt>

00000078 <.dinit>:
  78:	38 00       	.word	0x0038	; ????
  7a:	38 18       	sub	r3, r8
  7c:	80 38       	cpi	r24, 0x80	; 128
  7e:	18 3c       	cpi	r17, 0xC8	; 200
  80:	52 00       	.word	0x0052	; ????
  82:	0a a6       	std	Y+42, r0	; 0x2a

00000084 <__ctors_end>:
  84:	11 24       	eor	r1, r1
  86:	1f be       	out	0x3f, r1	; 63
  88:	cf ef       	ldi	r28, 0xFF	; 255
  8a:	cd bf       	out	0x3d, r28	; 61
  8c:	df e3       	ldi	r29, 0x3F	; 63
  8e:	de bf       	out	0x3e, r29	; 62

00000090 <__do_copy_data>:
  90:	e8 e7       	ldi	r30, 0x78	; 120
  92:	f0 e0       	ldi	r31, 0x00	; 0
  94:	40 e0       	ldi	r20, 0x00	; 0
  96:	17 c0       	rjmp	.+46     	; 0xc6 <__do_clear_bss+0x8>
  98:	b5 91       	lpm	r27, Z+
  9a:	a5 91       	lpm	r26, Z+
  9c:	35 91       	lpm	r19, Z+
  9e:	25 91       	lpm	r18, Z+
  a0:	05 91       	lpm	r16, Z+
  a2:	07 fd       	sbrc	r16, 7
  a4:	0c c0       	rjmp	.+24     	; 0xbe <__do_clear_bss>
  a6:	95 91       	lpm	r25, Z+
  a8:	85 91       	lpm	r24, Z+
  aa:	ef 01       	movw	r28, r30
  ac:	f9 2f       	mov	r31, r25
  ae:	e8 2f       	mov	r30, r24
  b0:	05 90       	lpm	r0, Z+
  b2:	0d 92       	st	X+, r0
  b4:	a2 17       	cp	r26, r18
  b6:	b3 07       	cpc	r27, r19
  b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x20>
  ba:	fe 01       	movw	r30, r28
  bc:	04 c0       	rjmp	.+8      	; 0xc6 <__do_clear_bss+0x8>

000000be <__do_clear_bss>:
  be:	1d 92       	st	X+, r1
  c0:	a2 17       	cp	r26, r18
  c2:	b3 07       	cpc	r27, r19
  c4:	e1 f7       	brne	.-8      	; 0xbe <__do_clear_bss>
  c6:	e4 38       	cpi	r30, 0x84	; 132
  c8:	f4 07       	cpc	r31, r20
  ca:	31 f7       	brne	.-52     	; 0x98 <__do_copy_data+0x8>
  cc:	0e 94 6c 00 	call	0xd8	; 0xd8 <_etext>
  d0:	0c 94 6a 00 	jmp	0xd4	; 0xd4 <_exit>

000000d4 <_exit>:
  d4:	f8 94       	cli

000000d6 <__stop_program>:
  d6:	ff cf       	rjmp	.-2      	; 0xd6 <__stop_program>

Disassembly of section .text:

00000a96 <__bad_interrupt>:
 a96:	0c 94 00 00 	jmp	0	; 0x0 <__TEXT_REGION_ORIGIN__>

Disassembly of section .text.atmel_start_init:

00000a8a <atmel_start_init>:
/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
	system_init();
 a8a:	0e 94 da 04 	call	0x9b4	; 0x9b4 <system_init>
 a8e:	08 95       	ret

Disassembly of section .text.ADC_pins_init:

000009f8 <ADC_pins_init>:
	}
}


void ADC_pins_init(void){
	PORTA.DIRCLR = 0b00000110; //PA1 e PA2 sao inputs
 9f8:	e0 e0       	ldi	r30, 0x00	; 0
 9fa:	f4 e0       	ldi	r31, 0x04	; 4
 9fc:	86 e0       	ldi	r24, 0x06	; 6
 9fe:	82 83       	std	Z+2, r24	; 0x02
	PORTA.PIN1CTRL = PORT_ISC_INPUT_DISABLE_gc; //buffer digital desligado no PA1
 a00:	84 e0       	ldi	r24, 0x04	; 4
 a02:	81 8b       	std	Z+17, r24	; 0x11
	PORTA.PIN2CTRL = PORT_ISC_INPUT_DISABLE_gc; //buffer digital desligado no PA2
 a04:	82 8b       	std	Z+18, r24	; 0x12
 a06:	08 95       	ret

Disassembly of section .text.ADC_init:

00000868 <ADC_init>:




void ADC_init(void){
	ADC_pins_init();
 868:	0e 94 fc 04 	call	0x9f8	; 0x9f8 <ADC_pins_init>
	ADC0.CTRLA = ADC0.CTRLA|ADC_ENABLE_bm|ADC_LOWLAT_bm;	//enable ADC and low latency
 86c:	e0 e0       	ldi	r30, 0x00	; 0
 86e:	f6 e0       	ldi	r31, 0x06	; 6
 870:	80 81       	ld	r24, Z
 872:	81 62       	ori	r24, 0x21	; 33
 874:	80 83       	st	Z, r24
	ADC0.CTRLB = ADC_PRESC_DIV48_gc;			//ADC_CLOCK = 5MHz (20/4)
 876:	8d e0       	ldi	r24, 0x0D	; 13
 878:	81 83       	std	Z+1, r24	; 0x01
	ADC0.CTRLC = ADC_REFSEL_1024MV_gc | (TIMEBASE_VALUE << ADC_TIMEBASE_gp); //referencia 1.024V e configura timebase. VRef eh o PA5
 87a:	84 ea       	ldi	r24, 0xA4	; 164
 87c:	82 83       	std	Z+2, r24	; 0x02
	ADC0.DBGCTRL = ADC_DBGRUN_bm;
 87e:	81 e0       	ldi	r24, 0x01	; 1
 880:	87 83       	std	Z+7, r24	; 0x07
	ADC0.CTRLE = 250; //sampdur eh 150
 882:	9a ef       	ldi	r25, 0xFA	; 250
 884:	90 87       	std	Z+8, r25	; 0x08
	ADC0.PGACTRL = ADC_GAIN_16X_gc|ADC_ADCPGASAMPDUR_20CLK_gc|ADC_PGAEN_bm; //ganho 16x, sampdur do pga 20 clock, enable PGA
 886:	95 e8       	ldi	r25, 0x85	; 133
 888:	93 87       	std	Z+11, r25	; 0x0b
	ADC0.CTRLF = ADC_SAMPNUM_ACC1024_gc; //acumula 1024 samples
 88a:	9a e0       	ldi	r25, 0x0A	; 10
 88c:	91 87       	std	Z+9, r25	; 0x09
	ADC0.MUXPOS = ADC_MUXPOS_AIN1_gc; //PA1 positivo
 88e:	84 87       	std	Z+12, r24	; 0x0c
	ADC0.MUXNEG = ADC_MUXNEG_AIN2_gc; //PA2 negativo
 890:	92 e0       	ldi	r25, 0x02	; 2
 892:	95 87       	std	Z+13, r25	; 0x0d
	ADC0.MUXPOS = ADC0.MUXPOS|ADC_VIA_PGA_gc; //habilita via para o PGA
 894:	94 85       	ldd	r25, Z+12	; 0x0c
 896:	90 64       	ori	r25, 0x40	; 64
 898:	94 87       	std	Z+12, r25	; 0x0c
	ADC0.COMMAND = ADC_DIFF_bm|ADC_MODE_BURST_gc|ADC_START_MUXPOS_WRITE_gc; //conversao diferencial, modo burst com scalling (right shift 4), inicia conversao ao escrever no MUXPOS
 89a:	92 ec       	ldi	r25, 0xC2	; 194
 89c:	92 87       	std	Z+10, r25	; 0x0a
	ADC0.INTCTRL = ADC_RESRDY_bm; //habilita interrupção de resultado
 89e:	84 83       	std	Z+4, r24	; 0x04
	ADC0.INTFLAGS = ADC_RESRDY_bm; //limpa a flag de resultado
 8a0:	85 83       	std	Z+5, r24	; 0x05
 8a2:	08 95       	ret

Disassembly of section .text.start_ADC_reading:

000009ce <start_ADC_reading>:
}

void start_ADC_reading(void){
	ADC0.MUXPOS = ADC0.MUXPOS|ADC_VIA_PGA_gc; //escrever no MUXPOS para iniciar a leitura
 9ce:	e0 e0       	ldi	r30, 0x00	; 0
 9d0:	f6 e0       	ldi	r31, 0x06	; 6
 9d2:	84 85       	ldd	r24, Z+12	; 0x0c
 9d4:	80 64       	ori	r24, 0x40	; 64
 9d6:	84 87       	std	Z+12, r24	; 0x0c
	reading_in_course = 1;
 9d8:	81 e0       	ldi	r24, 0x01	; 1
 9da:	80 93 05 38 	sts	0x3805, r24	; 0x803805 <reading_in_course>
	data_process_in_course = 1;
 9de:	80 93 06 38 	sts	0x3806, r24	; 0x803806 <data_process_in_course>
 9e2:	08 95       	ret

Disassembly of section .text.process_data:

00000524 <process_data>:
}

void process_data(void){
	//add data processing here
	data_process_in_course = 0;
 524:	10 92 06 38 	sts	0x3806, r1	; 0x803806 <data_process_in_course>
	/*
	temp_calc = ((float)adc_res)-9.5259;
	temp_calc =temp_calc/31.283;*/
	temp_calc = (((float)adc_res)*64)/((float)2047);
 528:	60 91 01 38 	lds	r22, 0x3801	; 0x803801 <adc_res>
 52c:	70 91 02 38 	lds	r23, 0x3802	; 0x803802 <adc_res+0x1>
 530:	80 91 03 38 	lds	r24, 0x3803	; 0x803803 <adc_res+0x2>
 534:	90 91 04 38 	lds	r25, 0x3804	; 0x803804 <adc_res+0x3>
 538:	0e 94 39 03 	call	0x672	; 0x672 <__floatsisf>
 53c:	20 e0       	ldi	r18, 0x00	; 0
 53e:	30 e0       	ldi	r19, 0x00	; 0
 540:	40 e8       	ldi	r20, 0x80	; 128
 542:	52 e4       	ldi	r21, 0x42	; 66
 544:	0e 94 41 05 	call	0xa82	; 0xa82 <__mulsf3>
 548:	20 e0       	ldi	r18, 0x00	; 0
 54a:	30 ee       	ldi	r19, 0xE0	; 224
 54c:	4f ef       	ldi	r20, 0xFF	; 255
 54e:	54 e4       	ldi	r21, 0x44	; 68
 550:	0e 94 3d 05 	call	0xa7a	; 0xa7a <__divsf3>
 554:	60 93 13 38 	sts	0x3813, r22	; 0x803813 <temp_calc>
 558:	70 93 14 38 	sts	0x3814, r23	; 0x803814 <temp_calc+0x1>
 55c:	80 93 15 38 	sts	0x3815, r24	; 0x803815 <temp_calc+0x2>
 560:	90 93 16 38 	sts	0x3816, r25	; 0x803816 <temp_calc+0x3>
	if(temp_calc>7){
 564:	60 91 13 38 	lds	r22, 0x3813	; 0x803813 <temp_calc>
 568:	70 91 14 38 	lds	r23, 0x3814	; 0x803814 <temp_calc+0x1>
 56c:	80 91 15 38 	lds	r24, 0x3815	; 0x803815 <temp_calc+0x2>
 570:	90 91 16 38 	lds	r25, 0x3816	; 0x803816 <temp_calc+0x3>
 574:	20 e0       	ldi	r18, 0x00	; 0
 576:	30 e0       	ldi	r19, 0x00	; 0
 578:	40 ee       	ldi	r20, 0xE0	; 224
 57a:	50 e4       	ldi	r21, 0x40	; 64
 57c:	0e 94 34 05 	call	0xa68	; 0xa68 <__gesf2>
 580:	18 16       	cp	r1, r24
 582:	bc f4       	brge	.+46     	; 0x5b2 <process_data+0x8e>
		temp_calc = temp_calc +0.20;
 584:	60 91 13 38 	lds	r22, 0x3813	; 0x803813 <temp_calc>
 588:	70 91 14 38 	lds	r23, 0x3814	; 0x803814 <temp_calc+0x1>
 58c:	80 91 15 38 	lds	r24, 0x3815	; 0x803815 <temp_calc+0x2>
 590:	90 91 16 38 	lds	r25, 0x3816	; 0x803816 <temp_calc+0x3>
 594:	2d ec       	ldi	r18, 0xCD	; 205
 596:	3c ec       	ldi	r19, 0xCC	; 204
 598:	4c e4       	ldi	r20, 0x4C	; 76
 59a:	5e e3       	ldi	r21, 0x3E	; 62
 59c:	0e 94 0c 05 	call	0xa18	; 0xa18 <__addsf3>
 5a0:	60 93 13 38 	sts	0x3813, r22	; 0x803813 <temp_calc>
 5a4:	70 93 14 38 	sts	0x3814, r23	; 0x803814 <temp_calc+0x1>
 5a8:	80 93 15 38 	sts	0x3815, r24	; 0x803815 <temp_calc+0x2>
 5ac:	90 93 16 38 	sts	0x3816, r25	; 0x803816 <temp_calc+0x3>
 5b0:	08 95       	ret
	}else{
		temp_calc = temp_calc +0.10;
 5b2:	60 91 13 38 	lds	r22, 0x3813	; 0x803813 <temp_calc>
 5b6:	70 91 14 38 	lds	r23, 0x3814	; 0x803814 <temp_calc+0x1>
 5ba:	80 91 15 38 	lds	r24, 0x3815	; 0x803815 <temp_calc+0x2>
 5be:	90 91 16 38 	lds	r25, 0x3816	; 0x803816 <temp_calc+0x3>
 5c2:	2d ec       	ldi	r18, 0xCD	; 205
 5c4:	3c ec       	ldi	r19, 0xCC	; 204
 5c6:	4c ec       	ldi	r20, 0xCC	; 204
 5c8:	5d e3       	ldi	r21, 0x3D	; 61
 5ca:	0e 94 0c 05 	call	0xa18	; 0xa18 <__addsf3>
 5ce:	60 93 13 38 	sts	0x3813, r22	; 0x803813 <temp_calc>
 5d2:	70 93 14 38 	sts	0x3814, r23	; 0x803814 <temp_calc+0x1>
 5d6:	80 93 15 38 	sts	0x3815, r24	; 0x803815 <temp_calc+0x2>
 5da:	90 93 16 38 	sts	0x3816, r25	; 0x803816 <temp_calc+0x3>
 5de:	08 95       	ret

Disassembly of section .text.find_index_temp:

00000746 <find_index_temp>:
	}	
}

uint16_t find_index_temp(void){
	uint16_t nnn;
	for(nnn=0;nnn<260;nnn++){
 746:	80 e0       	ldi	r24, 0x00	; 0
 748:	90 e0       	ldi	r25, 0x00	; 0
 74a:	1e c0       	rjmp	.+60     	; 0x788 <find_index_temp+0x42>
		if((uv[nnn]<=u_voltage)&&(uv[nnn+1]>u_voltage)){
 74c:	fc 01       	movw	r30, r24
 74e:	ee 0f       	add	r30, r30
 750:	ff 1f       	adc	r31, r31
 752:	e8 5e       	subi	r30, 0xE8	; 232
 754:	f7 4c       	sbci	r31, 0xC7	; 199
 756:	40 81       	ld	r20, Z
 758:	51 81       	ldd	r21, Z+1	; 0x01
 75a:	20 91 11 38 	lds	r18, 0x3811	; 0x803811 <u_voltage>
 75e:	30 91 12 38 	lds	r19, 0x3812	; 0x803812 <u_voltage+0x1>
 762:	24 17       	cp	r18, r20
 764:	35 07       	cpc	r19, r21
 766:	7c f0       	brlt	.+30     	; 0x786 <find_index_temp+0x40>
 768:	fc 01       	movw	r30, r24
 76a:	31 96       	adiw	r30, 0x01	; 1
 76c:	ee 0f       	add	r30, r30
 76e:	ff 1f       	adc	r31, r31
 770:	e8 5e       	subi	r30, 0xE8	; 232
 772:	f7 4c       	sbci	r31, 0xC7	; 199
 774:	40 81       	ld	r20, Z
 776:	51 81       	ldd	r21, Z+1	; 0x01
 778:	20 91 11 38 	lds	r18, 0x3811	; 0x803811 <u_voltage>
 77c:	30 91 12 38 	lds	r19, 0x3812	; 0x803812 <u_voltage+0x1>
 780:	24 17       	cp	r18, r20
 782:	35 07       	cpc	r19, r21
 784:	2c f0       	brlt	.+10     	; 0x790 <find_index_temp+0x4a>
	}	
}

uint16_t find_index_temp(void){
	uint16_t nnn;
	for(nnn=0;nnn<260;nnn++){
 786:	01 96       	adiw	r24, 0x01	; 1
 788:	84 30       	cpi	r24, 0x04	; 4
 78a:	21 e0       	ldi	r18, 0x01	; 1
 78c:	92 07       	cpc	r25, r18
 78e:	f0 f2       	brcs	.-68     	; 0x74c <find_index_temp+0x6>
			break;
		}
	}
	
	return nnn;
}
 790:	08 95       	ret

Disassembly of section .text.main:

000000d8 <main>:


int main(void)
{
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
  d8:	0e 94 45 05 	call	0xa8a	; 0xa8a <atmel_start_init>
	ADC_init();
  dc:	0e 94 34 04 	call	0x868	; 0x868 <ADC_init>
	ENABLE_INTERRUPTS(); //habilita interrupcao
  e0:	78 94       	sei
	reading_in_course = 0;
  e2:	10 92 05 38 	sts	0x3805, r1	; 0x803805 <reading_in_course>
	data_process_in_course = 0;
  e6:	10 92 06 38 	sts	0x3806, r1	; 0x803806 <data_process_in_course>
	
	/* Replace with your application code */
	while (1) {
		if((!reading_in_course)&&(!data_process_in_course)){
  ea:	80 91 05 38 	lds	r24, 0x3805	; 0x803805 <reading_in_course>
  ee:	81 11       	cpse	r24, r1
  f0:	06 c0       	rjmp	.+12     	; 0xfe <main+0x26>
  f2:	80 91 06 38 	lds	r24, 0x3806	; 0x803806 <data_process_in_course>
  f6:	81 11       	cpse	r24, r1
  f8:	02 c0       	rjmp	.+4      	; 0xfe <main+0x26>
			start_ADC_reading();
  fa:	0e 94 e7 04 	call	0x9ce	; 0x9ce <start_ADC_reading>
		}
		if((!reading_in_course)&&(data_process_in_course)){
  fe:	80 91 05 38 	lds	r24, 0x3805	; 0x803805 <reading_in_course>
 102:	81 11       	cpse	r24, r1
 104:	f2 cf       	rjmp	.-28     	; 0xea <main+0x12>
 106:	80 91 06 38 	lds	r24, 0x3806	; 0x803806 <data_process_in_course>
 10a:	88 23       	and	r24, r24
 10c:	71 f3       	breq	.-36     	; 0xea <main+0x12>
			process_data();
 10e:	0e 94 92 02 	call	0x524	; 0x524 <process_data>
			mV_integer_part = floor(temp_calc);
 112:	60 91 13 38 	lds	r22, 0x3813	; 0x803813 <temp_calc>
 116:	70 91 14 38 	lds	r23, 0x3814	; 0x803814 <temp_calc+0x1>
 11a:	80 91 15 38 	lds	r24, 0x3815	; 0x803815 <temp_calc+0x2>
 11e:	90 91 16 38 	lds	r25, 0x3816	; 0x803816 <temp_calc+0x3>
 122:	0e 94 85 04 	call	0x90a	; 0x90a <floor>
 126:	0e 94 74 03 	call	0x6e8	; 0x6e8 <__fixunssfsi>
 12a:	60 93 0b 38 	sts	0x380B, r22	; 0x80380b <mV_integer_part>
			temp_frac = temp_calc - (float)mV_integer_part;
 12e:	c0 90 13 38 	lds	r12, 0x3813	; 0x803813 <temp_calc>
 132:	d0 90 14 38 	lds	r13, 0x3814	; 0x803814 <temp_calc+0x1>
 136:	e0 90 15 38 	lds	r14, 0x3815	; 0x803815 <temp_calc+0x2>
 13a:	f0 90 16 38 	lds	r15, 0x3816	; 0x803816 <temp_calc+0x3>
 13e:	60 91 0b 38 	lds	r22, 0x380B	; 0x80380b <mV_integer_part>
 142:	70 e0       	ldi	r23, 0x00	; 0
 144:	80 e0       	ldi	r24, 0x00	; 0
 146:	90 e0       	ldi	r25, 0x00	; 0
 148:	0e 94 37 03 	call	0x66e	; 0x66e <__floatunsisf>
 14c:	9b 01       	movw	r18, r22
 14e:	ac 01       	movw	r20, r24
 150:	c7 01       	movw	r24, r14
 152:	b6 01       	movw	r22, r12
 154:	0e 94 0b 05 	call	0xa16	; 0xa16 <__subsf3>
 158:	60 93 0d 38 	sts	0x380D, r22	; 0x80380d <temp_frac>
 15c:	70 93 0e 38 	sts	0x380E, r23	; 0x80380e <temp_frac+0x1>
 160:	80 93 0f 38 	sts	0x380F, r24	; 0x80380f <temp_frac+0x2>
 164:	90 93 10 38 	sts	0x3810, r25	; 0x803810 <temp_frac+0x3>
			temp_frac = temp_frac*100;
 168:	60 91 0d 38 	lds	r22, 0x380D	; 0x80380d <temp_frac>
 16c:	70 91 0e 38 	lds	r23, 0x380E	; 0x80380e <temp_frac+0x1>
 170:	80 91 0f 38 	lds	r24, 0x380F	; 0x80380f <temp_frac+0x2>
 174:	90 91 10 38 	lds	r25, 0x3810	; 0x803810 <temp_frac+0x3>
 178:	20 e0       	ldi	r18, 0x00	; 0
 17a:	30 e0       	ldi	r19, 0x00	; 0
 17c:	48 ec       	ldi	r20, 0xC8	; 200
 17e:	52 e4       	ldi	r21, 0x42	; 66
 180:	0e 94 41 05 	call	0xa82	; 0xa82 <__mulsf3>
 184:	60 93 0d 38 	sts	0x380D, r22	; 0x80380d <temp_frac>
 188:	70 93 0e 38 	sts	0x380E, r23	; 0x80380e <temp_frac+0x1>
 18c:	80 93 0f 38 	sts	0x380F, r24	; 0x80380f <temp_frac+0x2>
 190:	90 93 10 38 	sts	0x3810, r25	; 0x803810 <temp_frac+0x3>
			mV_frac_integer = floor(temp_frac);
 194:	60 91 0d 38 	lds	r22, 0x380D	; 0x80380d <temp_frac>
 198:	70 91 0e 38 	lds	r23, 0x380E	; 0x80380e <temp_frac+0x1>
 19c:	80 91 0f 38 	lds	r24, 0x380F	; 0x80380f <temp_frac+0x2>
 1a0:	90 91 10 38 	lds	r25, 0x3810	; 0x803810 <temp_frac+0x3>
 1a4:	0e 94 85 04 	call	0x90a	; 0x90a <floor>
 1a8:	0e 94 74 03 	call	0x6e8	; 0x6e8 <__fixunssfsi>
 1ac:	60 93 17 38 	sts	0x3817, r22	; 0x803817 <mV_frac_integer>
			
			dezena = mV_integer_part/10;
 1b0:	90 91 0b 38 	lds	r25, 0x380B	; 0x80380b <mV_integer_part>
 1b4:	8d ec       	ldi	r24, 0xCD	; 205
 1b6:	98 9f       	mul	r25, r24
 1b8:	91 2d       	mov	r25, r1
 1ba:	11 24       	eor	r1, r1
 1bc:	96 95       	lsr	r25
 1be:	96 95       	lsr	r25
 1c0:	96 95       	lsr	r25
 1c2:	90 93 00 38 	sts	0x3800, r25	; 0x803800 <__DATA_REGION_ORIGIN__>
			unidade = mV_integer_part%10;
 1c6:	30 91 0b 38 	lds	r19, 0x380B	; 0x80380b <mV_integer_part>
 1ca:	38 9f       	mul	r19, r24
 1cc:	91 2d       	mov	r25, r1
 1ce:	11 24       	eor	r1, r1
 1d0:	96 95       	lsr	r25
 1d2:	96 95       	lsr	r25
 1d4:	96 95       	lsr	r25
 1d6:	99 0f       	add	r25, r25
 1d8:	29 2f       	mov	r18, r25
 1da:	22 0f       	add	r18, r18
 1dc:	22 0f       	add	r18, r18
 1de:	92 0f       	add	r25, r18
 1e0:	39 1b       	sub	r19, r25
 1e2:	30 93 0c 38 	sts	0x380C, r19	; 0x80380c <unidade>
			pcdv = mV_frac_integer/10;
 1e6:	90 91 17 38 	lds	r25, 0x3817	; 0x803817 <mV_frac_integer>
 1ea:	98 9f       	mul	r25, r24
 1ec:	91 2d       	mov	r25, r1
 1ee:	11 24       	eor	r1, r1
 1f0:	96 95       	lsr	r25
 1f2:	96 95       	lsr	r25
 1f4:	96 95       	lsr	r25
 1f6:	90 93 0a 38 	sts	0x380A, r25	; 0x80380a <pcdv>
			scdv = mV_frac_integer%10;
 1fa:	20 91 17 38 	lds	r18, 0x3817	; 0x803817 <mV_frac_integer>
 1fe:	28 9f       	mul	r18, r24
 200:	81 2d       	mov	r24, r1
 202:	11 24       	eor	r1, r1
 204:	86 95       	lsr	r24
 206:	86 95       	lsr	r24
 208:	86 95       	lsr	r24
 20a:	88 0f       	add	r24, r24
 20c:	98 2f       	mov	r25, r24
 20e:	99 0f       	add	r25, r25
 210:	99 0f       	add	r25, r25
 212:	89 0f       	add	r24, r25
 214:	28 1b       	sub	r18, r24
 216:	20 93 09 38 	sts	0x3809, r18	; 0x803809 <scdv>
			
			u_voltage = floor(1000*temp_calc);
 21a:	60 91 13 38 	lds	r22, 0x3813	; 0x803813 <temp_calc>
 21e:	70 91 14 38 	lds	r23, 0x3814	; 0x803814 <temp_calc+0x1>
 222:	80 91 15 38 	lds	r24, 0x3815	; 0x803815 <temp_calc+0x2>
 226:	90 91 16 38 	lds	r25, 0x3816	; 0x803816 <temp_calc+0x3>
 22a:	20 e0       	ldi	r18, 0x00	; 0
 22c:	30 e0       	ldi	r19, 0x00	; 0
 22e:	4a e7       	ldi	r20, 0x7A	; 122
 230:	54 e4       	ldi	r21, 0x44	; 68
 232:	0e 94 41 05 	call	0xa82	; 0xa82 <__mulsf3>
 236:	0e 94 85 04 	call	0x90a	; 0x90a <floor>
 23a:	0e 94 12 05 	call	0xa24	; 0xa24 <__fixsfsi>
 23e:	60 93 11 38 	sts	0x3811, r22	; 0x803811 <u_voltage>
 242:	70 93 12 38 	sts	0x3812, r23	; 0x803812 <u_voltage+0x1>
			temperature = temp_var[find_index_temp()-9];
 246:	0e 94 a3 03 	call	0x746	; 0x746 <find_index_temp>
 24a:	09 97       	sbiw	r24, 0x09	; 9
 24c:	fc 01       	movw	r30, r24
 24e:	ee 0f       	add	r30, r30
 250:	ff 1f       	adc	r31, r31
 252:	e8 5b       	subi	r30, 0xB8	; 184
 254:	f5 4c       	sbci	r31, 0xC5	; 197
 256:	80 81       	ld	r24, Z
 258:	91 81       	ldd	r25, Z+1	; 0x01
 25a:	80 93 07 38 	sts	0x3807, r24	; 0x803807 <temperature>
 25e:	90 93 08 38 	sts	0x3808, r25	; 0x803808 <temperature+0x1>
			
			USART_0_write('\r');
 262:	8d e0       	ldi	r24, 0x0D	; 13
 264:	0e 94 04 05 	call	0xa08	; 0xa08 <USART_0_write>
			USART_0_write(dezena+48);
 268:	80 91 00 38 	lds	r24, 0x3800	; 0x803800 <__DATA_REGION_ORIGIN__>
 26c:	80 5d       	subi	r24, 0xD0	; 208
 26e:	0e 94 04 05 	call	0xa08	; 0xa08 <USART_0_write>
			USART_0_write(unidade+48);
 272:	80 91 0c 38 	lds	r24, 0x380C	; 0x80380c <unidade>
 276:	80 5d       	subi	r24, 0xD0	; 208
 278:	0e 94 04 05 	call	0xa08	; 0xa08 <USART_0_write>
			USART_0_write('.');
 27c:	8e e2       	ldi	r24, 0x2E	; 46
 27e:	0e 94 04 05 	call	0xa08	; 0xa08 <USART_0_write>
			USART_0_write(pcdv+48);
 282:	80 91 0a 38 	lds	r24, 0x380A	; 0x80380a <pcdv>
 286:	80 5d       	subi	r24, 0xD0	; 208
 288:	0e 94 04 05 	call	0xa08	; 0xa08 <USART_0_write>
			USART_0_write(scdv+48);
 28c:	80 91 09 38 	lds	r24, 0x3809	; 0x803809 <scdv>
 290:	80 5d       	subi	r24, 0xD0	; 208
 292:	0e 94 04 05 	call	0xa08	; 0xa08 <USART_0_write>
			USART_0_write('m');
 296:	8d e6       	ldi	r24, 0x6D	; 109
 298:	0e 94 04 05 	call	0xa08	; 0xa08 <USART_0_write>
			USART_0_write('V');
 29c:	86 e5       	ldi	r24, 0x56	; 86
 29e:	0e 94 04 05 	call	0xa08	; 0xa08 <USART_0_write>
 2a2:	23 cf       	rjmp	.-442    	; 0xea <main+0x12>

Disassembly of section .text.__vector_22:

000005e0 <__vector_22>:
}



ISR(ADC0_RESRDY_vect)
{
 5e0:	1f 92       	push	r1
 5e2:	0f 92       	push	r0
 5e4:	0f b6       	in	r0, 0x3f	; 63
 5e6:	0f 92       	push	r0
 5e8:	11 24       	eor	r1, r1
 5ea:	8f 93       	push	r24
 5ec:	9f 93       	push	r25
 5ee:	af 93       	push	r26
 5f0:	bf 93       	push	r27
 5f2:	ef 93       	push	r30
 5f4:	ff 93       	push	r31
	ADC0.INTFLAGS = ADC_RESRDY_bm;
 5f6:	e0 e0       	ldi	r30, 0x00	; 0
 5f8:	f6 e0       	ldi	r31, 0x06	; 6
 5fa:	81 e0       	ldi	r24, 0x01	; 1
 5fc:	85 83       	std	Z+5, r24	; 0x05
	reading_in_course = 0;
 5fe:	10 92 05 38 	sts	0x3805, r1	; 0x803805 <reading_in_course>
	adc_res = ADC0.RESULT; //ler o resultado (que ja está com shift 4)
 602:	80 89       	ldd	r24, Z+16	; 0x10
 604:	91 89       	ldd	r25, Z+17	; 0x11
 606:	a2 89       	ldd	r26, Z+18	; 0x12
 608:	b3 89       	ldd	r27, Z+19	; 0x13
 60a:	80 93 01 38 	sts	0x3801, r24	; 0x803801 <adc_res>
 60e:	90 93 02 38 	sts	0x3802, r25	; 0x803802 <adc_res+0x1>
 612:	a0 93 03 38 	sts	0x3803, r26	; 0x803803 <adc_res+0x2>
 616:	b0 93 04 38 	sts	0x3804, r27	; 0x803804 <adc_res+0x3>
	adc_res = adc_res/1024; //fazer mais um shift. A teoria do oversampling diz: acumule 4^n amostras e divida por 2^n. No nosso caso n eh 5
 61a:	80 91 01 38 	lds	r24, 0x3801	; 0x803801 <adc_res>
 61e:	90 91 02 38 	lds	r25, 0x3802	; 0x803802 <adc_res+0x1>
 622:	a0 91 03 38 	lds	r26, 0x3803	; 0x803803 <adc_res+0x2>
 626:	b0 91 04 38 	lds	r27, 0x3804	; 0x803804 <adc_res+0x3>
 62a:	bb 23       	and	r27, r27
 62c:	24 f4       	brge	.+8      	; 0x636 <__vector_22+0x56>
 62e:	81 50       	subi	r24, 0x01	; 1
 630:	9c 4f       	sbci	r25, 0xFC	; 252
 632:	af 4f       	sbci	r26, 0xFF	; 255
 634:	bf 4f       	sbci	r27, 0xFF	; 255
 636:	07 2e       	mov	r0, r23
 638:	7a e0       	ldi	r23, 0x0A	; 10
 63a:	b5 95       	asr	r27
 63c:	a7 95       	ror	r26
 63e:	97 95       	ror	r25
 640:	87 95       	ror	r24
 642:	7a 95       	dec	r23
 644:	d1 f7       	brne	.-12     	; 0x63a <__vector_22+0x5a>
 646:	70 2d       	mov	r23, r0
 648:	80 93 01 38 	sts	0x3801, r24	; 0x803801 <adc_res>
 64c:	90 93 02 38 	sts	0x3802, r25	; 0x803802 <adc_res+0x1>
 650:	a0 93 03 38 	sts	0x3803, r26	; 0x803803 <adc_res+0x2>
 654:	b0 93 04 38 	sts	0x3804, r27	; 0x803804 <adc_res+0x3>
 658:	ff 91       	pop	r31
 65a:	ef 91       	pop	r30
 65c:	bf 91       	pop	r27
 65e:	af 91       	pop	r26
 660:	9f 91       	pop	r25
 662:	8f 91       	pop	r24
 664:	0f 90       	pop	r0
 666:	0f be       	out	0x3f, r0	; 63
 668:	0f 90       	pop	r0
 66a:	1f 90       	pop	r1
 66c:	18 95       	reti

Disassembly of section .text.BOD_init:

00000a9a <BOD_init>:
	//		 | BOD_VLMCFG_BELOW_gc; /* Interrupt when supply goes below VLM level */

	// BOD.VLMCTRLA = BOD_VLMLVL_5ABOVE_gc; /* VLM threshold 5% above BOD level */

	return 0;
}
 a9a:	80 e0       	ldi	r24, 0x00	; 0
 a9c:	08 95       	ret

Disassembly of section .text.CLKCTRL_init:

0000097c <CLKCTRL_init>:
 *       on calling convention. The memory model is not visible to the
 *       preprocessor, so it must be defined in the Assembler preprocessor directives.
 */
static inline void ccp_write_io(void *addr, uint8_t value)
{
	protected_write_io(addr, CCP_IOREG_gc, value);
 97c:	42 e0       	ldi	r20, 0x02	; 2
 97e:	68 ed       	ldi	r22, 0xD8	; 216
 980:	80 e7       	ldi	r24, 0x70	; 112
 982:	90 e0       	ldi	r25, 0x00	; 0
 984:	0e 94 39 05 	call	0xa72	; 0xa72 <protected_write_io>
 988:	40 e0       	ldi	r20, 0x00	; 0
 98a:	68 ed       	ldi	r22, 0xD8	; 216
 98c:	81 e6       	ldi	r24, 0x61	; 97
 98e:	90 e0       	ldi	r25, 0x00	; 0
 990:	0e 94 39 05 	call	0xa72	; 0xa72 <protected_write_io>
	//		 | 0 << CLKCTRL_CLKOUT_bp /* System clock out: disabled */);

	// ccp_write_io((void*)&(CLKCTRL.MCLKLOCK),0 << CLKCTRL_LOCKEN_bp /* lock enable: disabled */);

	return 0;
}
 994:	80 e0       	ldi	r24, 0x00	; 0
 996:	08 95       	ret

Disassembly of section .text.CPUINT_init:

00000a9e <CPUINT_init>:
	// CPUINT.LVL0PRI = 0x0 << CPUINT_LVL0PRI_gp; /* Interrupt Level Priority: 0x0 */

	// CPUINT.LVL1VEC = 0x0 << CPUINT_LVL1VEC_gp; /* Interrupt Vector with High Priority: 0x0 */

	return 0;
}
 a9e:	80 e0       	ldi	r24, 0x00	; 0
 aa0:	08 95       	ret

Disassembly of section .text.mcu_init:

00000792 <mcu_init>:
	 * disables all peripherals to save power. Driver shall enable
	 * peripheral if used */

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
 792:	80 e0       	ldi	r24, 0x00	; 0
 794:	08 c0       	rjmp	.+16     	; 0x7a6 <mcu_init+0x14>
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 796:	e8 2f       	mov	r30, r24
 798:	f0 e0       	ldi	r31, 0x00	; 0
 79a:	e0 5f       	subi	r30, 0xF0	; 240
 79c:	fb 4f       	sbci	r31, 0xFB	; 251
 79e:	90 81       	ld	r25, Z
 7a0:	98 60       	ori	r25, 0x08	; 8
 7a2:	90 83       	st	Z, r25
	 * disables all peripherals to save power. Driver shall enable
	 * peripheral if used */

	/* Set all pins to low power mode */

	for (uint8_t i = 0; i < 8; i++) {
 7a4:	8f 5f       	subi	r24, 0xFF	; 255
 7a6:	88 30       	cpi	r24, 0x08	; 8
 7a8:	b0 f3       	brcs	.-20     	; 0x796 <mcu_init+0x4>
 7aa:	80 e0       	ldi	r24, 0x00	; 0
 7ac:	08 c0       	rjmp	.+16     	; 0x7be <mcu_init+0x2c>
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 7ae:	e8 2f       	mov	r30, r24
 7b0:	f0 e0       	ldi	r31, 0x00	; 0
 7b2:	e0 5d       	subi	r30, 0xD0	; 208
 7b4:	fb 4f       	sbci	r31, 0xFB	; 251
 7b6:	90 81       	ld	r25, Z
 7b8:	98 60       	ori	r25, 0x08	; 8
 7ba:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTA + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
 7bc:	8f 5f       	subi	r24, 0xFF	; 255
 7be:	88 30       	cpi	r24, 0x08	; 8
 7c0:	b0 f3       	brcs	.-20     	; 0x7ae <mcu_init+0x1c>
 7c2:	80 e0       	ldi	r24, 0x00	; 0
 7c4:	08 c0       	rjmp	.+16     	; 0x7d6 <mcu_init+0x44>
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
 7c6:	e8 2f       	mov	r30, r24
 7c8:	f0 e0       	ldi	r31, 0x00	; 0
 7ca:	e0 5b       	subi	r30, 0xB0	; 176
 7cc:	fb 4f       	sbci	r31, 0xFB	; 251
 7ce:	90 81       	ld	r25, Z
 7d0:	98 60       	ori	r25, 0x08	; 8
 7d2:	90 83       	st	Z, r25

	for (uint8_t i = 0; i < 8; i++) {
		*((uint8_t *)&PORTB + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}

	for (uint8_t i = 0; i < 8; i++) {
 7d4:	8f 5f       	subi	r24, 0xFF	; 255
 7d6:	88 30       	cpi	r24, 0x08	; 8
 7d8:	b0 f3       	brcs	.-20     	; 0x7c6 <mcu_init+0x34>
		*((uint8_t *)&PORTC + 0x10 + i) |= 1 << PORT_PULLUPEN_bp;
	}
}
 7da:	08 95       	ret

Disassembly of section .text.USART_0_initialization:

00000938 <USART_0_initialization>:
 */
static inline void PORTB_set_pin_dir(const uint8_t pin, const enum port_dir dir)
{
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
 938:	84 b1       	in	r24, 0x04	; 4
 93a:	87 7f       	andi	r24, 0xF7	; 247
 93c:	84 b9       	out	0x04, r24	; 4
	volatile uint8_t *port_pin_ctrl = ((uint8_t *)&PORTB + 0x10 + pin);

	if (pull_mode == PORT_PULL_UP) {
		*port_pin_ctrl |= PORT_PULLUPEN_bm;
	} else if (pull_mode == PORT_PULL_OFF) {
		*port_pin_ctrl &= ~PORT_PULLUPEN_bm;
 93e:	e3 e3       	ldi	r30, 0x33	; 51
 940:	f4 e0       	ldi	r31, 0x04	; 4
 942:	80 81       	ld	r24, Z
 944:	87 7f       	andi	r24, 0xF7	; 247
 946:	80 83       	st	Z, r24
static inline void PORTB_set_pin_level(const uint8_t pin, const bool level)
{
	if (level == true) {
		VPORTB.OUT |= (1 << pin);
	} else {
		VPORTB.OUT &= ~(1 << pin);
 948:	85 b1       	in	r24, 0x05	; 5
 94a:	8b 7f       	andi	r24, 0xFB	; 251
 94c:	85 b9       	out	0x05, r24	; 5
	switch (dir) {
	case PORT_DIR_IN:
		VPORTB.DIR &= ~(1 << pin);
		break;
	case PORT_DIR_OUT:
		VPORTB.DIR |= (1 << pin);
 94e:	84 b1       	in	r24, 0x04	; 4
 950:	84 60       	ori	r24, 0x04	; 4
 952:	84 b9       	out	0x04, r24	; 4
	    // <true"> High
	    false);

	PB2_set_dir(PORT_DIR_OUT);

	USART_0_init();
 954:	0e 94 f2 04 	call	0x9e4	; 0x9e4 <USART_0_init>
 958:	08 95       	ret

Disassembly of section .text.system_init:

000009b4 <system_init>:
/**
 * \brief System initialization
 */
void system_init()
{
	mcu_init();
 9b4:	0e 94 c9 03 	call	0x792	; 0x792 <mcu_init>

	CLKCTRL_init();
 9b8:	0e 94 be 04 	call	0x97c	; 0x97c <CLKCTRL_init>

	USART_0_initialization();
 9bc:	0e 94 9c 04 	call	0x938	; 0x938 <USART_0_initialization>

	CPUINT_init();
 9c0:	0e 94 4f 05 	call	0xa9e	; 0xa9e <CPUINT_init>

	SLPCTRL_init();
 9c4:	0e 94 51 05 	call	0xaa2	; 0xaa2 <SLPCTRL_init>

	BOD_init();
 9c8:	0e 94 4d 05 	call	0xa9a	; 0xa9a <BOD_init>
 9cc:	08 95       	ret

Disassembly of section .text.protected_write_io:

00000a72 <protected_write_io>:
#if defined(__GNUC__)
  
#ifdef RAMPZ
	out     _SFR_IO_ADDR(RAMPZ), r1         // Clear bits 23:16 of Z
#endif
	movw    r30, r24                // Load addr into Z
 a72:	fc 01       	movw	r30, r24
	out     CCP, r22                // Start CCP handshake
 a74:	64 bf       	out	0x34, r22	; 52
	st      Z, r20                  // Write value to I/O register
 a76:	40 83       	st	Z, r20
	ret                             // Return to caller
 a78:	08 95       	ret

Disassembly of section .text.SLPCTRL_init:

00000aa2 <SLPCTRL_init>:

	// SLPCTRL.CTRLA = 0 << SLPCTRL_SEN_bp /* Sleep enable: disabled */
	//		 | SLPCTRL_SMODE_IDLE_gc; /* Idle mode */

	return 0;
}
 aa2:	80 e0       	ldi	r24, 0x00	; 0
 aa4:	08 95       	ret

Disassembly of section .text.USART_0_init:

000009e4 <USART_0_init>:
uint8_t USART_0_read()
{
	while (!(USART0.STATUS & USART_RXCIF_bm))
		;
	return USART0.RXDATAL;
}
 9e4:	e0 e0       	ldi	r30, 0x00	; 0
 9e6:	f8 e0       	ldi	r31, 0x08	; 8
 9e8:	86 eb       	ldi	r24, 0xB6	; 182
 9ea:	92 e0       	ldi	r25, 0x02	; 2
 9ec:	80 87       	std	Z+8, r24	; 0x08
 9ee:	91 87       	std	Z+9, r25	; 0x09
 9f0:	80 e4       	ldi	r24, 0x40	; 64
 9f2:	86 83       	std	Z+6, r24	; 0x06
 9f4:	80 e0       	ldi	r24, 0x00	; 0
 9f6:	08 95       	ret

Disassembly of section .text.USART_0_write:

00000a08 <USART_0_write>:
 *
 * \return Nothing
 */
void USART_0_write(const uint8_t data)
{
	while (!(USART0.STATUS & USART_DREIF_bm))
 a08:	90 91 04 08 	lds	r25, 0x0804	; 0x800804 <__RODATA_PM_OFFSET__+0x7f8804>
 a0c:	95 ff       	sbrs	r25, 5
 a0e:	fc cf       	rjmp	.-8      	; 0xa08 <USART_0_write>
		;
	USART0.TXDATAL = data;
 a10:	80 93 02 08 	sts	0x0802, r24	; 0x800802 <__RODATA_PM_OFFSET__+0x7f8802>
 a14:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000a16 <__subsf3>:
 a16:	50 58       	subi	r21, 0x80	; 128

00000a18 <__addsf3>:
 a18:	bb 27       	eor	r27, r27
 a1a:	aa 27       	eor	r26, r26
 a1c:	0e 94 2b 02 	call	0x456	; 0x456 <__addsf3x>
 a20:	0c 94 ad 04 	jmp	0x95a	; 0x95a <__fp_round>

Disassembly of section .text.avrlibc.fplib:

00000456 <__addsf3x>:
 456:	11 c0       	rjmp	.+34     	; 0x47a <__addsf3x+0x24>
 458:	0e 94 19 05 	call	0xa32	; 0xa32 <__fp_pscA>
 45c:	38 f0       	brcs	.+14     	; 0x46c <__addsf3x+0x16>
 45e:	0e 94 20 05 	call	0xa40	; 0xa40 <__fp_pscB>
 462:	20 f0       	brcs	.+8      	; 0x46c <__addsf3x+0x16>
 464:	39 f4       	brne	.+14     	; 0x474 <__addsf3x+0x1e>
 466:	9f 3f       	cpi	r25, 0xFF	; 255
 468:	19 f4       	brne	.+6      	; 0x470 <__addsf3x+0x1a>
 46a:	26 f4       	brtc	.+8      	; 0x474 <__addsf3x+0x1e>
 46c:	0c 94 48 05 	jmp	0xa90	; 0xa90 <__fp_nan>
 470:	0e f4       	brtc	.+2      	; 0x474 <__addsf3x+0x1e>
 472:	e0 95       	com	r30
 474:	e7 fb       	bst	r30, 7
 476:	0c 94 2e 05 	jmp	0xa5c	; 0xa5c <__fp_inf>
 47a:	e9 2f       	mov	r30, r25
 47c:	0e 94 12 04 	call	0x824	; 0x824 <__fp_split3>
 480:	58 f3       	brcs	.-42     	; 0x458 <__addsf3x+0x2>
 482:	ba 17       	cp	r27, r26
 484:	62 07       	cpc	r22, r18
 486:	73 07       	cpc	r23, r19
 488:	84 07       	cpc	r24, r20
 48a:	95 07       	cpc	r25, r21
 48c:	20 f0       	brcs	.+8      	; 0x496 <__addsf3x+0x40>
 48e:	79 f4       	brne	.+30     	; 0x4ae <__addsf3x+0x58>
 490:	a6 f5       	brtc	.+104    	; 0x4fa <__addsf3x+0xa4>
 492:	0c 94 27 05 	jmp	0xa4e	; 0xa4e <__fp_zero>
 496:	0e f4       	brtc	.+2      	; 0x49a <__addsf3x+0x44>
 498:	e0 95       	com	r30
 49a:	0b 2e       	mov	r0, r27
 49c:	ba 2f       	mov	r27, r26
 49e:	a0 2d       	mov	r26, r0
 4a0:	0b 01       	movw	r0, r22
 4a2:	b9 01       	movw	r22, r18
 4a4:	90 01       	movw	r18, r0
 4a6:	0c 01       	movw	r0, r24
 4a8:	ca 01       	movw	r24, r20
 4aa:	a0 01       	movw	r20, r0
 4ac:	11 24       	eor	r1, r1
 4ae:	ff 27       	eor	r31, r31
 4b0:	59 1b       	sub	r21, r25
 4b2:	99 f0       	breq	.+38     	; 0x4da <__addsf3x+0x84>
 4b4:	59 3f       	cpi	r21, 0xF9	; 249
 4b6:	50 f4       	brcc	.+20     	; 0x4cc <__addsf3x+0x76>
 4b8:	50 3e       	cpi	r21, 0xE0	; 224
 4ba:	68 f1       	brcs	.+90     	; 0x516 <__addsf3x+0xc0>
 4bc:	1a 16       	cp	r1, r26
 4be:	f0 40       	sbci	r31, 0x00	; 0
 4c0:	a2 2f       	mov	r26, r18
 4c2:	23 2f       	mov	r18, r19
 4c4:	34 2f       	mov	r19, r20
 4c6:	44 27       	eor	r20, r20
 4c8:	58 5f       	subi	r21, 0xF8	; 248
 4ca:	f3 cf       	rjmp	.-26     	; 0x4b2 <__addsf3x+0x5c>
 4cc:	46 95       	lsr	r20
 4ce:	37 95       	ror	r19
 4d0:	27 95       	ror	r18
 4d2:	a7 95       	ror	r26
 4d4:	f0 40       	sbci	r31, 0x00	; 0
 4d6:	53 95       	inc	r21
 4d8:	c9 f7       	brne	.-14     	; 0x4cc <__addsf3x+0x76>
 4da:	7e f4       	brtc	.+30     	; 0x4fa <__addsf3x+0xa4>
 4dc:	1f 16       	cp	r1, r31
 4de:	ba 0b       	sbc	r27, r26
 4e0:	62 0b       	sbc	r22, r18
 4e2:	73 0b       	sbc	r23, r19
 4e4:	84 0b       	sbc	r24, r20
 4e6:	ba f0       	brmi	.+46     	; 0x516 <__addsf3x+0xc0>
 4e8:	91 50       	subi	r25, 0x01	; 1
 4ea:	a1 f0       	breq	.+40     	; 0x514 <__addsf3x+0xbe>
 4ec:	ff 0f       	add	r31, r31
 4ee:	bb 1f       	adc	r27, r27
 4f0:	66 1f       	adc	r22, r22
 4f2:	77 1f       	adc	r23, r23
 4f4:	88 1f       	adc	r24, r24
 4f6:	c2 f7       	brpl	.-16     	; 0x4e8 <__addsf3x+0x92>
 4f8:	0e c0       	rjmp	.+28     	; 0x516 <__addsf3x+0xc0>
 4fa:	ba 0f       	add	r27, r26
 4fc:	62 1f       	adc	r22, r18
 4fe:	73 1f       	adc	r23, r19
 500:	84 1f       	adc	r24, r20
 502:	48 f4       	brcc	.+18     	; 0x516 <__addsf3x+0xc0>
 504:	87 95       	ror	r24
 506:	77 95       	ror	r23
 508:	67 95       	ror	r22
 50a:	b7 95       	ror	r27
 50c:	f7 95       	ror	r31
 50e:	9e 3f       	cpi	r25, 0xFE	; 254
 510:	08 f0       	brcs	.+2      	; 0x514 <__addsf3x+0xbe>
 512:	b0 cf       	rjmp	.-160    	; 0x474 <__addsf3x+0x1e>
 514:	93 95       	inc	r25
 516:	88 0f       	add	r24, r24
 518:	08 f0       	brcs	.+2      	; 0x51c <__addsf3x+0xc6>
 51a:	99 27       	eor	r25, r25
 51c:	ee 0f       	add	r30, r30
 51e:	97 95       	ror	r25
 520:	87 95       	ror	r24
 522:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000a7a <__divsf3>:
 a7a:	0e 94 52 01 	call	0x2a4	; 0x2a4 <__divsf3x>
 a7e:	0c 94 ad 04 	jmp	0x95a	; 0x95a <__fp_round>

Disassembly of section .text.avrlibc.fplib:

000002a4 <__divsf3x>:
 2a4:	10 c0       	rjmp	.+32     	; 0x2c6 <__divsf3x+0x22>
 2a6:	0e 94 20 05 	call	0xa40	; 0xa40 <__fp_pscB>
 2aa:	58 f0       	brcs	.+22     	; 0x2c2 <__divsf3x+0x1e>
 2ac:	0e 94 19 05 	call	0xa32	; 0xa32 <__fp_pscA>
 2b0:	40 f0       	brcs	.+16     	; 0x2c2 <__divsf3x+0x1e>
 2b2:	29 f4       	brne	.+10     	; 0x2be <__divsf3x+0x1a>
 2b4:	5f 3f       	cpi	r21, 0xFF	; 255
 2b6:	29 f0       	breq	.+10     	; 0x2c2 <__divsf3x+0x1e>
 2b8:	0c 94 2e 05 	jmp	0xa5c	; 0xa5c <__fp_inf>
 2bc:	51 11       	cpse	r21, r1
 2be:	0c 94 28 05 	jmp	0xa50	; 0xa50 <__fp_szero>
 2c2:	0c 94 48 05 	jmp	0xa90	; 0xa90 <__fp_nan>
 2c6:	0e 94 12 04 	call	0x824	; 0x824 <__fp_split3>
 2ca:	68 f3       	brcs	.-38     	; 0x2a6 <__divsf3x+0x2>

000002cc <__divsf3_pse>:
 2cc:	99 23       	and	r25, r25
 2ce:	b1 f3       	breq	.-20     	; 0x2bc <__divsf3x+0x18>
 2d0:	55 23       	and	r21, r21
 2d2:	91 f3       	breq	.-28     	; 0x2b8 <__divsf3x+0x14>
 2d4:	95 1b       	sub	r25, r21
 2d6:	55 0b       	sbc	r21, r21
 2d8:	bb 27       	eor	r27, r27
 2da:	aa 27       	eor	r26, r26
 2dc:	62 17       	cp	r22, r18
 2de:	73 07       	cpc	r23, r19
 2e0:	84 07       	cpc	r24, r20
 2e2:	38 f0       	brcs	.+14     	; 0x2f2 <__divsf3_pse+0x26>
 2e4:	9f 5f       	subi	r25, 0xFF	; 255
 2e6:	5f 4f       	sbci	r21, 0xFF	; 255
 2e8:	22 0f       	add	r18, r18
 2ea:	33 1f       	adc	r19, r19
 2ec:	44 1f       	adc	r20, r20
 2ee:	aa 1f       	adc	r26, r26
 2f0:	a9 f3       	breq	.-22     	; 0x2dc <__divsf3_pse+0x10>
 2f2:	35 d0       	rcall	.+106    	; 0x35e <__divsf3_pse+0x92>
 2f4:	0e 2e       	mov	r0, r30
 2f6:	3a f0       	brmi	.+14     	; 0x306 <__divsf3_pse+0x3a>
 2f8:	e0 e8       	ldi	r30, 0x80	; 128
 2fa:	32 d0       	rcall	.+100    	; 0x360 <__divsf3_pse+0x94>
 2fc:	91 50       	subi	r25, 0x01	; 1
 2fe:	50 40       	sbci	r21, 0x00	; 0
 300:	e6 95       	lsr	r30
 302:	00 1c       	adc	r0, r0
 304:	ca f7       	brpl	.-14     	; 0x2f8 <__divsf3_pse+0x2c>
 306:	2b d0       	rcall	.+86     	; 0x35e <__divsf3_pse+0x92>
 308:	fe 2f       	mov	r31, r30
 30a:	29 d0       	rcall	.+82     	; 0x35e <__divsf3_pse+0x92>
 30c:	66 0f       	add	r22, r22
 30e:	77 1f       	adc	r23, r23
 310:	88 1f       	adc	r24, r24
 312:	bb 1f       	adc	r27, r27
 314:	26 17       	cp	r18, r22
 316:	37 07       	cpc	r19, r23
 318:	48 07       	cpc	r20, r24
 31a:	ab 07       	cpc	r26, r27
 31c:	b0 e8       	ldi	r27, 0x80	; 128
 31e:	09 f0       	breq	.+2      	; 0x322 <__divsf3_pse+0x56>
 320:	bb 0b       	sbc	r27, r27
 322:	80 2d       	mov	r24, r0
 324:	bf 01       	movw	r22, r30
 326:	ff 27       	eor	r31, r31
 328:	93 58       	subi	r25, 0x83	; 131
 32a:	5f 4f       	sbci	r21, 0xFF	; 255
 32c:	3a f0       	brmi	.+14     	; 0x33c <__divsf3_pse+0x70>
 32e:	9e 3f       	cpi	r25, 0xFE	; 254
 330:	51 05       	cpc	r21, r1
 332:	78 f0       	brcs	.+30     	; 0x352 <__divsf3_pse+0x86>
 334:	0c 94 2e 05 	jmp	0xa5c	; 0xa5c <__fp_inf>
 338:	0c 94 28 05 	jmp	0xa50	; 0xa50 <__fp_szero>
 33c:	5f 3f       	cpi	r21, 0xFF	; 255
 33e:	e4 f3       	brlt	.-8      	; 0x338 <__divsf3_pse+0x6c>
 340:	98 3e       	cpi	r25, 0xE8	; 232
 342:	d4 f3       	brlt	.-12     	; 0x338 <__divsf3_pse+0x6c>
 344:	86 95       	lsr	r24
 346:	77 95       	ror	r23
 348:	67 95       	ror	r22
 34a:	b7 95       	ror	r27
 34c:	f7 95       	ror	r31
 34e:	9f 5f       	subi	r25, 0xFF	; 255
 350:	c9 f7       	brne	.-14     	; 0x344 <__divsf3_pse+0x78>
 352:	88 0f       	add	r24, r24
 354:	91 1d       	adc	r25, r1
 356:	96 95       	lsr	r25
 358:	87 95       	ror	r24
 35a:	97 f9       	bld	r25, 7
 35c:	08 95       	ret
 35e:	e1 e0       	ldi	r30, 0x01	; 1
 360:	66 0f       	add	r22, r22
 362:	77 1f       	adc	r23, r23
 364:	88 1f       	adc	r24, r24
 366:	bb 1f       	adc	r27, r27
 368:	62 17       	cp	r22, r18
 36a:	73 07       	cpc	r23, r19
 36c:	84 07       	cpc	r24, r20
 36e:	ba 07       	cpc	r27, r26
 370:	20 f0       	brcs	.+8      	; 0x37a <__divsf3_pse+0xae>
 372:	62 1b       	sub	r22, r18
 374:	73 0b       	sbc	r23, r19
 376:	84 0b       	sbc	r24, r20
 378:	ba 0b       	sbc	r27, r26
 37a:	ee 1f       	adc	r30, r30
 37c:	88 f7       	brcc	.-30     	; 0x360 <__divsf3_pse+0x94>
 37e:	e0 95       	com	r30
 380:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000a24 <__fixsfsi>:
 a24:	0e 94 74 03 	call	0x6e8	; 0x6e8 <__fixunssfsi>
 a28:	68 94       	set
 a2a:	b1 11       	cpse	r27, r1
 a2c:	0c 94 28 05 	jmp	0xa50	; 0xa50 <__fp_szero>
 a30:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

000006e8 <__fixunssfsi>:
 6e8:	0e 94 1a 04 	call	0x834	; 0x834 <__fp_splitA>
 6ec:	88 f0       	brcs	.+34     	; 0x710 <__fixunssfsi+0x28>
 6ee:	9f 57       	subi	r25, 0x7F	; 127
 6f0:	98 f0       	brcs	.+38     	; 0x718 <__fixunssfsi+0x30>
 6f2:	b9 2f       	mov	r27, r25
 6f4:	99 27       	eor	r25, r25
 6f6:	b7 51       	subi	r27, 0x17	; 23
 6f8:	b0 f0       	brcs	.+44     	; 0x726 <__fixunssfsi+0x3e>
 6fa:	e1 f0       	breq	.+56     	; 0x734 <__fixunssfsi+0x4c>
 6fc:	66 0f       	add	r22, r22
 6fe:	77 1f       	adc	r23, r23
 700:	88 1f       	adc	r24, r24
 702:	99 1f       	adc	r25, r25
 704:	1a f0       	brmi	.+6      	; 0x70c <__fixunssfsi+0x24>
 706:	ba 95       	dec	r27
 708:	c9 f7       	brne	.-14     	; 0x6fc <__fixunssfsi+0x14>
 70a:	14 c0       	rjmp	.+40     	; 0x734 <__fixunssfsi+0x4c>
 70c:	b1 30       	cpi	r27, 0x01	; 1
 70e:	91 f0       	breq	.+36     	; 0x734 <__fixunssfsi+0x4c>
 710:	0e 94 27 05 	call	0xa4e	; 0xa4e <__fp_zero>
 714:	b1 e0       	ldi	r27, 0x01	; 1
 716:	08 95       	ret
 718:	0c 94 27 05 	jmp	0xa4e	; 0xa4e <__fp_zero>
 71c:	67 2f       	mov	r22, r23
 71e:	78 2f       	mov	r23, r24
 720:	88 27       	eor	r24, r24
 722:	b8 5f       	subi	r27, 0xF8	; 248
 724:	39 f0       	breq	.+14     	; 0x734 <__fixunssfsi+0x4c>
 726:	b9 3f       	cpi	r27, 0xF9	; 249
 728:	cc f3       	brlt	.-14     	; 0x71c <__fixunssfsi+0x34>
 72a:	86 95       	lsr	r24
 72c:	77 95       	ror	r23
 72e:	67 95       	ror	r22
 730:	b3 95       	inc	r27
 732:	d9 f7       	brne	.-10     	; 0x72a <__fixunssfsi+0x42>
 734:	3e f4       	brtc	.+14     	; 0x744 <__fixunssfsi+0x5c>
 736:	90 95       	com	r25
 738:	80 95       	com	r24
 73a:	70 95       	com	r23
 73c:	61 95       	neg	r22
 73e:	7f 4f       	sbci	r23, 0xFF	; 255
 740:	8f 4f       	sbci	r24, 0xFF	; 255
 742:	9f 4f       	sbci	r25, 0xFF	; 255
 744:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

0000066e <__floatunsisf>:
 66e:	e8 94       	clt
 670:	09 c0       	rjmp	.+18     	; 0x684 <__floatsisf+0x12>

00000672 <__floatsisf>:
 672:	97 fb       	bst	r25, 7
 674:	3e f4       	brtc	.+14     	; 0x684 <__floatsisf+0x12>
 676:	90 95       	com	r25
 678:	80 95       	com	r24
 67a:	70 95       	com	r23
 67c:	61 95       	neg	r22
 67e:	7f 4f       	sbci	r23, 0xFF	; 255
 680:	8f 4f       	sbci	r24, 0xFF	; 255
 682:	9f 4f       	sbci	r25, 0xFF	; 255
 684:	99 23       	and	r25, r25
 686:	a9 f0       	breq	.+42     	; 0x6b2 <__floatsisf+0x40>
 688:	f9 2f       	mov	r31, r25
 68a:	96 e9       	ldi	r25, 0x96	; 150
 68c:	bb 27       	eor	r27, r27
 68e:	93 95       	inc	r25
 690:	f6 95       	lsr	r31
 692:	87 95       	ror	r24
 694:	77 95       	ror	r23
 696:	67 95       	ror	r22
 698:	b7 95       	ror	r27
 69a:	f1 11       	cpse	r31, r1
 69c:	f8 cf       	rjmp	.-16     	; 0x68e <__floatsisf+0x1c>
 69e:	fa f4       	brpl	.+62     	; 0x6de <__floatsisf+0x6c>
 6a0:	bb 0f       	add	r27, r27
 6a2:	11 f4       	brne	.+4      	; 0x6a8 <__floatsisf+0x36>
 6a4:	60 ff       	sbrs	r22, 0
 6a6:	1b c0       	rjmp	.+54     	; 0x6de <__floatsisf+0x6c>
 6a8:	6f 5f       	subi	r22, 0xFF	; 255
 6aa:	7f 4f       	sbci	r23, 0xFF	; 255
 6ac:	8f 4f       	sbci	r24, 0xFF	; 255
 6ae:	9f 4f       	sbci	r25, 0xFF	; 255
 6b0:	16 c0       	rjmp	.+44     	; 0x6de <__floatsisf+0x6c>
 6b2:	88 23       	and	r24, r24
 6b4:	11 f0       	breq	.+4      	; 0x6ba <__floatsisf+0x48>
 6b6:	96 e9       	ldi	r25, 0x96	; 150
 6b8:	11 c0       	rjmp	.+34     	; 0x6dc <__floatsisf+0x6a>
 6ba:	77 23       	and	r23, r23
 6bc:	21 f0       	breq	.+8      	; 0x6c6 <__floatsisf+0x54>
 6be:	9e e8       	ldi	r25, 0x8E	; 142
 6c0:	87 2f       	mov	r24, r23
 6c2:	76 2f       	mov	r23, r22
 6c4:	05 c0       	rjmp	.+10     	; 0x6d0 <__floatsisf+0x5e>
 6c6:	66 23       	and	r22, r22
 6c8:	71 f0       	breq	.+28     	; 0x6e6 <__floatsisf+0x74>
 6ca:	96 e8       	ldi	r25, 0x86	; 134
 6cc:	86 2f       	mov	r24, r22
 6ce:	70 e0       	ldi	r23, 0x00	; 0
 6d0:	60 e0       	ldi	r22, 0x00	; 0
 6d2:	2a f0       	brmi	.+10     	; 0x6de <__floatsisf+0x6c>
 6d4:	9a 95       	dec	r25
 6d6:	66 0f       	add	r22, r22
 6d8:	77 1f       	adc	r23, r23
 6da:	88 1f       	adc	r24, r24
 6dc:	da f7       	brpl	.-10     	; 0x6d4 <__floatsisf+0x62>
 6de:	88 0f       	add	r24, r24
 6e0:	96 95       	lsr	r25
 6e2:	87 95       	ror	r24
 6e4:	97 f9       	bld	r25, 7
 6e6:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

0000090a <floor>:
 90a:	0e 94 6d 04 	call	0x8da	; 0x8da <__fp_trunc>
 90e:	90 f0       	brcs	.+36     	; 0x934 <floor+0x2a>
 910:	9f 37       	cpi	r25, 0x7F	; 127
 912:	48 f4       	brcc	.+18     	; 0x926 <floor+0x1c>
 914:	91 11       	cpse	r25, r1
 916:	16 f0       	brts	.+4      	; 0x91c <floor+0x12>
 918:	0c 94 28 05 	jmp	0xa50	; 0xa50 <__fp_szero>
 91c:	60 e0       	ldi	r22, 0x00	; 0
 91e:	70 e0       	ldi	r23, 0x00	; 0
 920:	80 e8       	ldi	r24, 0x80	; 128
 922:	9f eb       	ldi	r25, 0xBF	; 191
 924:	08 95       	ret
 926:	26 f4       	brtc	.+8      	; 0x930 <floor+0x26>
 928:	1b 16       	cp	r1, r27
 92a:	61 1d       	adc	r22, r1
 92c:	71 1d       	adc	r23, r1
 92e:	81 1d       	adc	r24, r1
 930:	0c 94 52 04 	jmp	0x8a4	; 0x8a4 <__fp_mintl>
 934:	0c 94 cc 04 	jmp	0x998	; 0x998 <__fp_mpack>

Disassembly of section .text.avrlibc.fplib:

00000a5c <__fp_inf>:
 a5c:	97 f9       	bld	r25, 7
 a5e:	9f 67       	ori	r25, 0x7F	; 127
 a60:	80 e8       	ldi	r24, 0x80	; 128
 a62:	70 e0       	ldi	r23, 0x00	; 0
 a64:	60 e0       	ldi	r22, 0x00	; 0
 a66:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

000008a4 <__fp_mintl>:
 8a4:	88 23       	and	r24, r24
 8a6:	71 f4       	brne	.+28     	; 0x8c4 <__fp_mintl+0x20>
 8a8:	77 23       	and	r23, r23
 8aa:	21 f0       	breq	.+8      	; 0x8b4 <__fp_mintl+0x10>
 8ac:	98 50       	subi	r25, 0x08	; 8
 8ae:	87 2b       	or	r24, r23
 8b0:	76 2f       	mov	r23, r22
 8b2:	07 c0       	rjmp	.+14     	; 0x8c2 <__fp_mintl+0x1e>
 8b4:	66 23       	and	r22, r22
 8b6:	11 f4       	brne	.+4      	; 0x8bc <__fp_mintl+0x18>
 8b8:	99 27       	eor	r25, r25
 8ba:	0d c0       	rjmp	.+26     	; 0x8d6 <__fp_mintl+0x32>
 8bc:	90 51       	subi	r25, 0x10	; 16
 8be:	86 2b       	or	r24, r22
 8c0:	70 e0       	ldi	r23, 0x00	; 0
 8c2:	60 e0       	ldi	r22, 0x00	; 0
 8c4:	2a f0       	brmi	.+10     	; 0x8d0 <__fp_mintl+0x2c>
 8c6:	9a 95       	dec	r25
 8c8:	66 0f       	add	r22, r22
 8ca:	77 1f       	adc	r23, r23
 8cc:	88 1f       	adc	r24, r24
 8ce:	da f7       	brpl	.-10     	; 0x8c6 <__fp_mintl+0x22>
 8d0:	88 0f       	add	r24, r24
 8d2:	96 95       	lsr	r25
 8d4:	87 95       	ror	r24
 8d6:	97 f9       	bld	r25, 7
 8d8:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000998 <__fp_mpack>:
 998:	9f 3f       	cpi	r25, 0xFF	; 255
 99a:	31 f0       	breq	.+12     	; 0x9a8 <__fp_mpack_finite+0xc>

0000099c <__fp_mpack_finite>:
 99c:	91 50       	subi	r25, 0x01	; 1
 99e:	20 f4       	brcc	.+8      	; 0x9a8 <__fp_mpack_finite+0xc>
 9a0:	87 95       	ror	r24
 9a2:	77 95       	ror	r23
 9a4:	67 95       	ror	r22
 9a6:	b7 95       	ror	r27
 9a8:	88 0f       	add	r24, r24
 9aa:	91 1d       	adc	r25, r1
 9ac:	96 95       	lsr	r25
 9ae:	87 95       	ror	r24
 9b0:	97 f9       	bld	r25, 7
 9b2:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000a90 <__fp_nan>:
 a90:	9f ef       	ldi	r25, 0xFF	; 255
 a92:	80 ec       	ldi	r24, 0xC0	; 192
 a94:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000a32 <__fp_pscA>:
 a32:	00 24       	eor	r0, r0
 a34:	0a 94       	dec	r0
 a36:	16 16       	cp	r1, r22
 a38:	17 06       	cpc	r1, r23
 a3a:	18 06       	cpc	r1, r24
 a3c:	09 06       	cpc	r0, r25
 a3e:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000a40 <__fp_pscB>:
 a40:	00 24       	eor	r0, r0
 a42:	0a 94       	dec	r0
 a44:	12 16       	cp	r1, r18
 a46:	13 06       	cpc	r1, r19
 a48:	14 06       	cpc	r1, r20
 a4a:	05 06       	cpc	r0, r21
 a4c:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

0000095a <__fp_round>:
 95a:	09 2e       	mov	r0, r25
 95c:	03 94       	inc	r0
 95e:	00 0c       	add	r0, r0
 960:	11 f4       	brne	.+4      	; 0x966 <__fp_round+0xc>
 962:	88 23       	and	r24, r24
 964:	52 f0       	brmi	.+20     	; 0x97a <__fp_round+0x20>
 966:	bb 0f       	add	r27, r27
 968:	40 f4       	brcc	.+16     	; 0x97a <__fp_round+0x20>
 96a:	bf 2b       	or	r27, r31
 96c:	11 f4       	brne	.+4      	; 0x972 <__fp_round+0x18>
 96e:	60 ff       	sbrs	r22, 0
 970:	04 c0       	rjmp	.+8      	; 0x97a <__fp_round+0x20>
 972:	6f 5f       	subi	r22, 0xFF	; 255
 974:	7f 4f       	sbci	r23, 0xFF	; 255
 976:	8f 4f       	sbci	r24, 0xFF	; 255
 978:	9f 4f       	sbci	r25, 0xFF	; 255
 97a:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000824 <__fp_split3>:
 824:	57 fd       	sbrc	r21, 7
 826:	90 58       	subi	r25, 0x80	; 128
 828:	44 0f       	add	r20, r20
 82a:	55 1f       	adc	r21, r21
 82c:	59 f0       	breq	.+22     	; 0x844 <__fp_splitA+0x10>
 82e:	5f 3f       	cpi	r21, 0xFF	; 255
 830:	71 f0       	breq	.+28     	; 0x84e <__fp_splitA+0x1a>
 832:	47 95       	ror	r20

00000834 <__fp_splitA>:
 834:	88 0f       	add	r24, r24
 836:	97 fb       	bst	r25, 7
 838:	99 1f       	adc	r25, r25
 83a:	61 f0       	breq	.+24     	; 0x854 <__fp_splitA+0x20>
 83c:	9f 3f       	cpi	r25, 0xFF	; 255
 83e:	79 f0       	breq	.+30     	; 0x85e <__fp_splitA+0x2a>
 840:	87 95       	ror	r24
 842:	08 95       	ret
 844:	12 16       	cp	r1, r18
 846:	13 06       	cpc	r1, r19
 848:	14 06       	cpc	r1, r20
 84a:	55 1f       	adc	r21, r21
 84c:	f2 cf       	rjmp	.-28     	; 0x832 <__fp_split3+0xe>
 84e:	46 95       	lsr	r20
 850:	f1 df       	rcall	.-30     	; 0x834 <__fp_splitA>
 852:	08 c0       	rjmp	.+16     	; 0x864 <__fp_splitA+0x30>
 854:	16 16       	cp	r1, r22
 856:	17 06       	cpc	r1, r23
 858:	18 06       	cpc	r1, r24
 85a:	99 1f       	adc	r25, r25
 85c:	f1 cf       	rjmp	.-30     	; 0x840 <__fp_splitA+0xc>
 85e:	86 95       	lsr	r24
 860:	71 05       	cpc	r23, r1
 862:	61 05       	cpc	r22, r1
 864:	08 94       	sec
 866:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

000008da <__fp_trunc>:
 8da:	0e 94 1a 04 	call	0x834	; 0x834 <__fp_splitA>
 8de:	a0 f0       	brcs	.+40     	; 0x908 <__fp_trunc+0x2e>
 8e0:	be e7       	ldi	r27, 0x7E	; 126
 8e2:	b9 17       	cp	r27, r25
 8e4:	88 f4       	brcc	.+34     	; 0x908 <__fp_trunc+0x2e>
 8e6:	bb 27       	eor	r27, r27
 8e8:	9f 38       	cpi	r25, 0x8F	; 143
 8ea:	60 f4       	brcc	.+24     	; 0x904 <__fp_trunc+0x2a>
 8ec:	16 16       	cp	r1, r22
 8ee:	b1 1d       	adc	r27, r1
 8f0:	67 2f       	mov	r22, r23
 8f2:	78 2f       	mov	r23, r24
 8f4:	88 27       	eor	r24, r24
 8f6:	98 5f       	subi	r25, 0xF8	; 248
 8f8:	f7 cf       	rjmp	.-18     	; 0x8e8 <__fp_trunc+0xe>
 8fa:	86 95       	lsr	r24
 8fc:	77 95       	ror	r23
 8fe:	67 95       	ror	r22
 900:	b1 1d       	adc	r27, r1
 902:	93 95       	inc	r25
 904:	96 39       	cpi	r25, 0x96	; 150
 906:	c8 f3       	brcs	.-14     	; 0x8fa <__fp_trunc+0x20>
 908:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000a4e <__fp_zero>:
 a4e:	e8 94       	clt

00000a50 <__fp_szero>:
 a50:	bb 27       	eor	r27, r27
 a52:	66 27       	eor	r22, r22
 a54:	77 27       	eor	r23, r23
 a56:	cb 01       	movw	r24, r22
 a58:	97 f9       	bld	r25, 7
 a5a:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000a68 <__gesf2>:
 a68:	0e 94 ee 03 	call	0x7dc	; 0x7dc <__fp_cmp>
 a6c:	08 f4       	brcc	.+2      	; 0xa70 <__gesf2+0x8>
 a6e:	8f ef       	ldi	r24, 0xFF	; 255
 a70:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

00000a82 <__mulsf3>:
 a82:	0e 94 c1 01 	call	0x382	; 0x382 <__mulsf3x>
 a86:	0c 94 ad 04 	jmp	0x95a	; 0x95a <__fp_round>

Disassembly of section .text.avrlibc.fplib:

00000382 <__mulsf3x>:
 382:	0f c0       	rjmp	.+30     	; 0x3a2 <__mulsf3x+0x20>
 384:	0e 94 19 05 	call	0xa32	; 0xa32 <__fp_pscA>
 388:	38 f0       	brcs	.+14     	; 0x398 <__mulsf3x+0x16>
 38a:	0e 94 20 05 	call	0xa40	; 0xa40 <__fp_pscB>
 38e:	20 f0       	brcs	.+8      	; 0x398 <__mulsf3x+0x16>
 390:	95 23       	and	r25, r21
 392:	11 f0       	breq	.+4      	; 0x398 <__mulsf3x+0x16>
 394:	0c 94 2e 05 	jmp	0xa5c	; 0xa5c <__fp_inf>
 398:	0c 94 48 05 	jmp	0xa90	; 0xa90 <__fp_nan>
 39c:	11 24       	eor	r1, r1
 39e:	0c 94 28 05 	jmp	0xa50	; 0xa50 <__fp_szero>
 3a2:	0e 94 12 04 	call	0x824	; 0x824 <__fp_split3>
 3a6:	70 f3       	brcs	.-36     	; 0x384 <__mulsf3x+0x2>

000003a8 <__mulsf3_pse>:
 3a8:	95 9f       	mul	r25, r21
 3aa:	c1 f3       	breq	.-16     	; 0x39c <__mulsf3x+0x1a>
 3ac:	95 0f       	add	r25, r21
 3ae:	50 e0       	ldi	r21, 0x00	; 0
 3b0:	55 1f       	adc	r21, r21
 3b2:	62 9f       	mul	r22, r18
 3b4:	f0 01       	movw	r30, r0
 3b6:	72 9f       	mul	r23, r18
 3b8:	bb 27       	eor	r27, r27
 3ba:	f0 0d       	add	r31, r0
 3bc:	b1 1d       	adc	r27, r1
 3be:	63 9f       	mul	r22, r19
 3c0:	aa 27       	eor	r26, r26
 3c2:	f0 0d       	add	r31, r0
 3c4:	b1 1d       	adc	r27, r1
 3c6:	aa 1f       	adc	r26, r26
 3c8:	64 9f       	mul	r22, r20
 3ca:	66 27       	eor	r22, r22
 3cc:	b0 0d       	add	r27, r0
 3ce:	a1 1d       	adc	r26, r1
 3d0:	66 1f       	adc	r22, r22
 3d2:	82 9f       	mul	r24, r18
 3d4:	22 27       	eor	r18, r18
 3d6:	b0 0d       	add	r27, r0
 3d8:	a1 1d       	adc	r26, r1
 3da:	62 1f       	adc	r22, r18
 3dc:	73 9f       	mul	r23, r19
 3de:	b0 0d       	add	r27, r0
 3e0:	a1 1d       	adc	r26, r1
 3e2:	62 1f       	adc	r22, r18
 3e4:	83 9f       	mul	r24, r19
 3e6:	a0 0d       	add	r26, r0
 3e8:	61 1d       	adc	r22, r1
 3ea:	22 1f       	adc	r18, r18
 3ec:	74 9f       	mul	r23, r20
 3ee:	33 27       	eor	r19, r19
 3f0:	a0 0d       	add	r26, r0
 3f2:	61 1d       	adc	r22, r1
 3f4:	23 1f       	adc	r18, r19
 3f6:	84 9f       	mul	r24, r20
 3f8:	60 0d       	add	r22, r0
 3fa:	21 1d       	adc	r18, r1
 3fc:	82 2f       	mov	r24, r18
 3fe:	76 2f       	mov	r23, r22
 400:	6a 2f       	mov	r22, r26
 402:	11 24       	eor	r1, r1
 404:	9f 57       	subi	r25, 0x7F	; 127
 406:	50 40       	sbci	r21, 0x00	; 0
 408:	9a f0       	brmi	.+38     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
 40a:	f1 f0       	breq	.+60     	; 0x448 <__LOCK_REGION_LENGTH__+0x48>
 40c:	88 23       	and	r24, r24
 40e:	4a f0       	brmi	.+18     	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
 410:	ee 0f       	add	r30, r30
 412:	ff 1f       	adc	r31, r31
 414:	bb 1f       	adc	r27, r27
 416:	66 1f       	adc	r22, r22
 418:	77 1f       	adc	r23, r23
 41a:	88 1f       	adc	r24, r24
 41c:	91 50       	subi	r25, 0x01	; 1
 41e:	50 40       	sbci	r21, 0x00	; 0
 420:	a9 f7       	brne	.-22     	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
 422:	9e 3f       	cpi	r25, 0xFE	; 254
 424:	51 05       	cpc	r21, r1
 426:	80 f0       	brcs	.+32     	; 0x448 <__LOCK_REGION_LENGTH__+0x48>
 428:	0c 94 2e 05 	jmp	0xa5c	; 0xa5c <__fp_inf>
 42c:	0c 94 28 05 	jmp	0xa50	; 0xa50 <__fp_szero>
 430:	5f 3f       	cpi	r21, 0xFF	; 255
 432:	e4 f3       	brlt	.-8      	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
 434:	98 3e       	cpi	r25, 0xE8	; 232
 436:	d4 f3       	brlt	.-12     	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
 438:	86 95       	lsr	r24
 43a:	77 95       	ror	r23
 43c:	67 95       	ror	r22
 43e:	b7 95       	ror	r27
 440:	f7 95       	ror	r31
 442:	e7 95       	ror	r30
 444:	9f 5f       	subi	r25, 0xFF	; 255
 446:	c1 f7       	brne	.-16     	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
 448:	fe 2b       	or	r31, r30
 44a:	88 0f       	add	r24, r24
 44c:	91 1d       	adc	r25, r1
 44e:	96 95       	lsr	r25
 450:	87 95       	ror	r24
 452:	97 f9       	bld	r25, 7
 454:	08 95       	ret

Disassembly of section .text.avrlibc.fplib:

000007dc <__fp_cmp>:
 7dc:	99 0f       	add	r25, r25
 7de:	00 08       	sbc	r0, r0
 7e0:	55 0f       	add	r21, r21
 7e2:	aa 0b       	sbc	r26, r26
 7e4:	e0 e8       	ldi	r30, 0x80	; 128
 7e6:	fe ef       	ldi	r31, 0xFE	; 254
 7e8:	16 16       	cp	r1, r22
 7ea:	17 06       	cpc	r1, r23
 7ec:	e8 07       	cpc	r30, r24
 7ee:	f9 07       	cpc	r31, r25
 7f0:	c0 f0       	brcs	.+48     	; 0x822 <__DATA_REGION_LENGTH__+0x22>
 7f2:	12 16       	cp	r1, r18
 7f4:	13 06       	cpc	r1, r19
 7f6:	e4 07       	cpc	r30, r20
 7f8:	f5 07       	cpc	r31, r21
 7fa:	98 f0       	brcs	.+38     	; 0x822 <__DATA_REGION_LENGTH__+0x22>
 7fc:	62 1b       	sub	r22, r18
 7fe:	73 0b       	sbc	r23, r19
 800:	84 0b       	sbc	r24, r20
 802:	95 0b       	sbc	r25, r21
 804:	39 f4       	brne	.+14     	; 0x814 <__DATA_REGION_LENGTH__+0x14>
 806:	0a 26       	eor	r0, r26
 808:	61 f0       	breq	.+24     	; 0x822 <__DATA_REGION_LENGTH__+0x22>
 80a:	23 2b       	or	r18, r19
 80c:	24 2b       	or	r18, r20
 80e:	25 2b       	or	r18, r21
 810:	21 f4       	brne	.+8      	; 0x81a <__DATA_REGION_LENGTH__+0x1a>
 812:	08 95       	ret
 814:	0a 26       	eor	r0, r26
 816:	09 f4       	brne	.+2      	; 0x81a <__DATA_REGION_LENGTH__+0x1a>
 818:	a1 40       	sbci	r26, 0x01	; 1
 81a:	a6 95       	lsr	r26
 81c:	8f ef       	ldi	r24, 0xFF	; 255
 81e:	81 1d       	adc	r24, r1
 820:	81 1d       	adc	r24, r1
 822:	08 95       	ret
