#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct 18 14:37:01 2019
# Process ID: 14788
# Current directory: C:/Users/shuns/Documents/verilog/seminner/10/project_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3192 C:\Users\shuns\Documents\verilog\seminner\10\project_4\project_4.xpr
# Log file: C:/Users/shuns/Documents/verilog/seminner/10/project_4/vivado.log
# Journal file: C:/Users/shuns/Documents/verilog/seminner/10/project_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/shuns/Documents/verilog/seminner/10/project_4/project_4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 722.582 ; gain = 130.133
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 996.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1129.367 ; gain = 394.352
report_utilization -name utilization_1
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 18 15:49:54 2019...
