Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 5e189d7a9033442db0843a64c2a0a1ba --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot synth_top_tb_behav xil_defaultlib.synth_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.oscillator
Compiling module xil_defaultlib.i2s_tx
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="OPTIMIZED"...
Compiling module unisims_ver.MMCME2_BASE(CLKFBOUT_MULT_F=7.0,...
Compiling module xil_defaultlib.clk_div
Compiling module xil_defaultlib.synth_top_default
Compiling module xil_defaultlib.synth_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot synth_top_tb_behav
