Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Sep 12 21:22:20 2015
| Host         : NB-Nacosta running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Basys3_timing_summary_routed.rpt -rpx Basys3_timing_summary_routed.rpx
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.506        0.000                      0                   66        0.265        0.000                      0                   66        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.506        0.000                      0                   66        0.265        0.000                      0                   66        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.766ns (19.649%)  route 3.132ns (80.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    inst_Led_Driver/clk
    SLICE_X64Y22         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  inst_Led_Driver/clock_divide_counter_reg[4]/Q
                         net (fo=2, routed)           1.185     6.846    inst_Led_Driver/clock_divide_counter_reg[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  inst_Led_Driver/clock_divide_counter[0]_i_5/O
                         net (fo=2, routed)           0.839     7.809    inst_Led_Driver/clock_divide_counter[0]_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=31, routed)          1.108     9.041    inst_Led_Driver/eqOp
    SLICE_X64Y27         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505    14.846    inst_Led_Driver/clk
    SLICE_X64Y27         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[24]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    14.547    inst_Led_Driver/clock_divide_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.766ns (19.649%)  route 3.132ns (80.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    inst_Led_Driver/clk
    SLICE_X64Y22         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  inst_Led_Driver/clock_divide_counter_reg[4]/Q
                         net (fo=2, routed)           1.185     6.846    inst_Led_Driver/clock_divide_counter_reg[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  inst_Led_Driver/clock_divide_counter[0]_i_5/O
                         net (fo=2, routed)           0.839     7.809    inst_Led_Driver/clock_divide_counter[0]_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=31, routed)          1.108     9.041    inst_Led_Driver/eqOp
    SLICE_X64Y27         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505    14.846    inst_Led_Driver/clk
    SLICE_X64Y27         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[25]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    14.547    inst_Led_Driver/clock_divide_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.506ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.766ns (19.649%)  route 3.132ns (80.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    inst_Led_Driver/clk
    SLICE_X64Y22         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  inst_Led_Driver/clock_divide_counter_reg[4]/Q
                         net (fo=2, routed)           1.185     6.846    inst_Led_Driver/clock_divide_counter_reg[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  inst_Led_Driver/clock_divide_counter[0]_i_5/O
                         net (fo=2, routed)           0.839     7.809    inst_Led_Driver/clock_divide_counter[0]_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=31, routed)          1.108     9.041    inst_Led_Driver/eqOp
    SLICE_X64Y27         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.505    14.846    inst_Led_Driver/clk
    SLICE_X64Y27         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[26]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X64Y27         FDRE (Setup_fdre_C_R)       -0.524    14.547    inst_Led_Driver/clock_divide_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                  5.506    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.766ns (20.392%)  route 2.990ns (79.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    inst_Led_Driver/clk
    SLICE_X64Y22         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  inst_Led_Driver/clock_divide_counter_reg[4]/Q
                         net (fo=2, routed)           1.185     6.846    inst_Led_Driver/clock_divide_counter_reg[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  inst_Led_Driver/clock_divide_counter[0]_i_5/O
                         net (fo=2, routed)           0.839     7.809    inst_Led_Driver/clock_divide_counter[0]_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=31, routed)          0.966     8.899    inst_Led_Driver/eqOp
    SLICE_X64Y25         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    inst_Led_Driver/clk
    SLICE_X64Y25         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[16]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.544    inst_Led_Driver/clock_divide_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.766ns (20.392%)  route 2.990ns (79.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    inst_Led_Driver/clk
    SLICE_X64Y22         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  inst_Led_Driver/clock_divide_counter_reg[4]/Q
                         net (fo=2, routed)           1.185     6.846    inst_Led_Driver/clock_divide_counter_reg[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  inst_Led_Driver/clock_divide_counter[0]_i_5/O
                         net (fo=2, routed)           0.839     7.809    inst_Led_Driver/clock_divide_counter[0]_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=31, routed)          0.966     8.899    inst_Led_Driver/eqOp
    SLICE_X64Y25         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    inst_Led_Driver/clk
    SLICE_X64Y25         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.544    inst_Led_Driver/clock_divide_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.766ns (20.392%)  route 2.990ns (79.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    inst_Led_Driver/clk
    SLICE_X64Y22         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  inst_Led_Driver/clock_divide_counter_reg[4]/Q
                         net (fo=2, routed)           1.185     6.846    inst_Led_Driver/clock_divide_counter_reg[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  inst_Led_Driver/clock_divide_counter[0]_i_5/O
                         net (fo=2, routed)           0.839     7.809    inst_Led_Driver/clock_divide_counter[0]_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=31, routed)          0.966     8.899    inst_Led_Driver/eqOp
    SLICE_X64Y25         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    inst_Led_Driver/clk
    SLICE_X64Y25         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[18]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.544    inst_Led_Driver/clock_divide_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.645ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 0.766ns (20.392%)  route 2.990ns (79.608%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    inst_Led_Driver/clk
    SLICE_X64Y22         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  inst_Led_Driver/clock_divide_counter_reg[4]/Q
                         net (fo=2, routed)           1.185     6.846    inst_Led_Driver/clock_divide_counter_reg[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  inst_Led_Driver/clock_divide_counter[0]_i_5/O
                         net (fo=2, routed)           0.839     7.809    inst_Led_Driver/clock_divide_counter[0]_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=31, routed)          0.966     8.899    inst_Led_Driver/eqOp
    SLICE_X64Y25         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.502    14.843    inst_Led_Driver/clk
    SLICE_X64Y25         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[19]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y25         FDRE (Setup_fdre_C_R)       -0.524    14.544    inst_Led_Driver/clock_divide_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  5.645    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.766ns (20.398%)  route 2.989ns (79.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    inst_Led_Driver/clk
    SLICE_X64Y22         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  inst_Led_Driver/clock_divide_counter_reg[4]/Q
                         net (fo=2, routed)           1.185     6.846    inst_Led_Driver/clock_divide_counter_reg[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  inst_Led_Driver/clock_divide_counter[0]_i_5/O
                         net (fo=2, routed)           0.839     7.809    inst_Led_Driver/clock_divide_counter[0]_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=31, routed)          0.964     8.897    inst_Led_Driver/eqOp
    SLICE_X64Y21         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    inst_Led_Driver/clk
    SLICE_X64Y21         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[0]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    inst_Led_Driver/clock_divide_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.766ns (20.398%)  route 2.989ns (79.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    inst_Led_Driver/clk
    SLICE_X64Y22         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  inst_Led_Driver/clock_divide_counter_reg[4]/Q
                         net (fo=2, routed)           1.185     6.846    inst_Led_Driver/clock_divide_counter_reg[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  inst_Led_Driver/clock_divide_counter[0]_i_5/O
                         net (fo=2, routed)           0.839     7.809    inst_Led_Driver/clock_divide_counter[0]_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=31, routed)          0.964     8.897    inst_Led_Driver/eqOp
    SLICE_X64Y21         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    inst_Led_Driver/clk
    SLICE_X64Y21         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[1]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    inst_Led_Driver/clock_divide_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  5.665    

Slack (MET) :             5.665ns  (required time - arrival time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.766ns (20.398%)  route 2.989ns (79.602%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.621     5.142    inst_Led_Driver/clk
    SLICE_X64Y22         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     5.660 f  inst_Led_Driver/clock_divide_counter_reg[4]/Q
                         net (fo=2, routed)           1.185     6.846    inst_Led_Driver/clock_divide_counter_reg[4]
    SLICE_X65Y26         LUT6 (Prop_lut6_I2_O)        0.124     6.970 r  inst_Led_Driver/clock_divide_counter[0]_i_5/O
                         net (fo=2, routed)           0.839     7.809    inst_Led_Driver/clock_divide_counter[0]_i_5_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I2_O)        0.124     7.933 r  inst_Led_Driver/clock_divide_counter[0]_i_1/O
                         net (fo=31, routed)          0.964     8.897    inst_Led_Driver/eqOp
    SLICE_X64Y21         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.507    14.848    inst_Led_Driver/clk
    SLICE_X64Y21         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[2]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y21         FDRE (Setup_fdre_C_R)       -0.524    14.563    inst_Led_Driver/clock_divide_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  5.665    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    inst_Led_Driver/clk
    SLICE_X64Y26         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  inst_Led_Driver/clock_divide_counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.756    inst_Led_Driver/clock_divide_counter_reg[22]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  inst_Led_Driver/clock_divide_counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.866    inst_Led_Driver/clock_divide_counter_reg[20]_i_1_n_5
    SLICE_X64Y26         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    inst_Led_Driver/clk
    SLICE_X64Y26         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[22]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    inst_Led_Driver/clock_divide_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    inst_Led_Driver/clk
    SLICE_X64Y24         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  inst_Led_Driver/clock_divide_counter_reg[14]/Q
                         net (fo=2, routed)           0.126     1.755    inst_Led_Driver/clock_divide_counter_reg[14]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  inst_Led_Driver/clock_divide_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    inst_Led_Driver/clock_divide_counter_reg[12]_i_1_n_5
    SLICE_X64Y24         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    inst_Led_Driver/clk
    SLICE_X64Y24         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    inst_Led_Driver/clock_divide_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    inst_Led_Driver/clk
    SLICE_X64Y27         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  inst_Led_Driver/clock_divide_counter_reg[26]/Q
                         net (fo=2, routed)           0.127     1.759    inst_Led_Driver/clock_divide_counter_reg[26]
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  inst_Led_Driver/clock_divide_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    inst_Led_Driver/clock_divide_counter_reg[24]_i_1_n_5
    SLICE_X64Y27         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.853     1.980    inst_Led_Driver/clk
    SLICE_X64Y27         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[26]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y27         FDRE (Hold_fdre_C_D)         0.134     1.602    inst_Led_Driver/clock_divide_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    inst_Led_Driver/clk
    SLICE_X64Y22         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  inst_Led_Driver/clock_divide_counter_reg[6]/Q
                         net (fo=2, routed)           0.127     1.759    inst_Led_Driver/clock_divide_counter_reg[6]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  inst_Led_Driver/clock_divide_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.869    inst_Led_Driver/clock_divide_counter_reg[4]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.853     1.980    inst_Led_Driver/clk
    SLICE_X64Y22         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[6]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134     1.602    inst_Led_Driver/clock_divide_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    inst_Led_Driver/clk
    SLICE_X64Y23         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  inst_Led_Driver/clock_divide_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.757    inst_Led_Driver/clock_divide_counter_reg[10]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.867 r  inst_Led_Driver/clock_divide_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.867    inst_Led_Driver/clock_divide_counter_reg[8]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    inst_Led_Driver/clk
    SLICE_X64Y23         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    inst_Led_Driver/clock_divide_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.585     1.468    inst_Led_Driver/clk
    SLICE_X64Y21         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  inst_Led_Driver/clock_divide_counter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.759    inst_Led_Driver/clock_divide_counter_reg[2]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.869 r  inst_Led_Driver/clock_divide_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.869    inst_Led_Driver/clock_divide_counter_reg[0]_i_2_n_5
    SLICE_X64Y21         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.854     1.981    inst_Led_Driver/clk
    SLICE_X64Y21         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134     1.602    inst_Led_Driver/clock_divide_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 inst_Led_Driver/segment_var_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/segment_var_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    inst_Led_Driver/clk
    SLICE_X65Y25         FDRE                                         r  inst_Led_Driver/segment_var_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  inst_Led_Driver/segment_var_reg[1]/Q
                         net (fo=10, routed)          0.191     1.798    inst_Led_Driver/segment_var_reg__0[1]
    SLICE_X65Y25         LUT2 (Prop_lut2_I0_O)        0.042     1.840 r  inst_Led_Driver/segment_var[1]_i_1/O
                         net (fo=1, routed)           0.000     1.840    inst_Led_Driver/plusOp[1]
    SLICE_X65Y25         FDRE                                         r  inst_Led_Driver/segment_var_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    inst_Led_Driver/clk
    SLICE_X65Y25         FDRE                                         r  inst_Led_Driver/segment_var_reg[1]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    inst_Led_Driver/segment_var_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    inst_Led_Driver/clk
    SLICE_X64Y26         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y26         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  inst_Led_Driver/clock_divide_counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.756    inst_Led_Driver/clock_divide_counter_reg[22]
    SLICE_X64Y26         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.902 r  inst_Led_Driver/clock_divide_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    inst_Led_Driver/clock_divide_counter_reg[20]_i_1_n_4
    SLICE_X64Y26         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    inst_Led_Driver/clk
    SLICE_X64Y26         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[23]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.134     1.600    inst_Led_Driver/clock_divide_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.582     1.465    inst_Led_Driver/clk
    SLICE_X64Y24         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  inst_Led_Driver/clock_divide_counter_reg[14]/Q
                         net (fo=2, routed)           0.126     1.755    inst_Led_Driver/clock_divide_counter_reg[14]
    SLICE_X64Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.901 r  inst_Led_Driver/clock_divide_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    inst_Led_Driver/clock_divide_counter_reg[12]_i_1_n_4
    SLICE_X64Y24         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.850     1.977    inst_Led_Driver/clk
    SLICE_X64Y24         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X64Y24         FDRE (Hold_fdre_C_D)         0.134     1.599    inst_Led_Driver/clock_divide_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 inst_Led_Driver/clock_divide_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Led_Driver/clock_divide_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.583     1.466    inst_Led_Driver/clk
    SLICE_X64Y23         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164     1.630 r  inst_Led_Driver/clock_divide_counter_reg[10]/Q
                         net (fo=2, routed)           0.127     1.757    inst_Led_Driver/clock_divide_counter_reg[10]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.903 r  inst_Led_Driver/clock_divide_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    inst_Led_Driver/clock_divide_counter_reg[8]_i_1_n_4
    SLICE_X64Y23         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.851     1.978    inst_Led_Driver/clk
    SLICE_X64Y23         FDRE                                         r  inst_Led_Driver/clock_divide_counter_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134     1.600    inst_Led_Driver/clock_divide_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   inst_Led_Driver/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   inst_Led_Driver/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y23   inst_Led_Driver/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   inst_Led_Driver/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   inst_Led_Driver/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   inst_Led_Driver/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y24   inst_Led_Driver/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   inst_Led_Driver/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   inst_Led_Driver/clock_divide_counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   inst_Led_Driver/clock_divide_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   inst_Led_Driver/clock_divide_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   inst_Led_Driver/clock_divide_counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   inst_Led_Driver/clock_divide_counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   inst_Led_Driver/clock_divide_counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y26   inst_Led_Driver/clock_divide_counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   inst_Led_Driver/clock_divide_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   inst_Led_Driver/clock_divide_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y26   inst_Led_Driver/segment_var_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y21   inst_Led_Driver/clock_divide_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   inst_Led_Driver/clock_divide_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y23   inst_Led_Driver/clock_divide_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   inst_Led_Driver/clock_divide_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   inst_Led_Driver/clock_divide_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   inst_Led_Driver/clock_divide_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y24   inst_Led_Driver/clock_divide_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   inst_Led_Driver/clock_divide_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   inst_Led_Driver/clock_divide_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   inst_Led_Driver/clock_divide_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   inst_Led_Driver/clock_divide_counter_reg[19]/C



