#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec  7 15:22:48 2022
# Process ID: 16116
# Current directory: E:/FPGA/digital_system_design/MicroBlaze_intr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14176 E:\FPGA\digital_system_design\MicroBlaze_intr\MicroBlaze_intr.xpr
# Log file: E:/FPGA/digital_system_design/MicroBlaze_intr/vivado.log
# Journal file: E:/FPGA/digital_system_design/MicroBlaze_intr\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'D:/Xilinx/Vivado/2018.3/scripts/Vivado_init.tcl'
start_gui
open_project E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.xpr
INFO: [Project 1-313] Project file moved from 'E:/FPGA/digital_system_design/MicroBlaze_int/MicroBlaze_intr' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 855.512 ; gain = 228.031
open_bd_design {E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd}
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - led_module
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Successfully read diagram <MicroBlazeDemo1> from BD file <E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd>
update_compile_order -fileset sources_1
file mkdir E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk
file copy -force E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/impl_1/MicroBlazeDemo1_wrapper.sysdef E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf

launch_sdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.C_NO_CLOCKS {1000}] [get_bd_cells fit_timer_0]
endgroup
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
save_bd_design
Wrote  : <E:\FPGA\digital_system_design\MicroBlaze_intr\MicroBlaze_intr.srcs\sources_1\bd\MicroBlazeDemo1\MicroBlazeDemo1.bd> 
Wrote  : <E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/ui/bd_74744130.ui> 
reset_run synth_1
reset_run MicroBlazeDemo1_fit_timer_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'MicroBlazeDemo1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v
VHDL Output written to : E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/sim/MicroBlazeDemo1.v
VHDL Output written to : E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/hdl/MicroBlazeDemo1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_module .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
Exporting to file E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/hw_handoff/MicroBlazeDemo1.hwh
Generated Block Design Tcl file E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/hw_handoff/MicroBlazeDemo1_bd.tcl
Generated Hardware Definition File E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.hwdef
[Wed Dec  7 15:36:57 2022] Launched MicroBlazeDemo1_fit_timer_0_0_synth_1, synth_1...
Run output will be captured here:
MicroBlazeDemo1_fit_timer_0_0_synth_1: E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/MicroBlazeDemo1_fit_timer_0_0_synth_1/runme.log
synth_1: E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/synth_1/runme.log
[Wed Dec  7 15:36:57 2022] Launched impl_1...
Run output will be captured here: E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1458.059 ; gain = 0.000
startgroup
endgroup
WARNING: [BD 41-1282] Ignoring parameter SUGGESTED_PRIORITY
WARNING: [BD 41-1282] Ignoring parameter SUGGESTED_PRIORITY
connect_bd_intf_net [get_bd_intf_pins axi_intc_0/interrupt] [get_bd_intf_pins microblaze_0/INTERRUPT]
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
make_wrapper -files [get_files E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd] -top
INFO: [BD 41-1662] The design 'MicroBlazeDemo1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <E:\FPGA\digital_system_design\MicroBlaze_intr\MicroBlaze_intr.srcs\sources_1\bd\MicroBlazeDemo1\MicroBlazeDemo1.bd> 
Wrote  : <E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/ui/bd_74744130.ui> 
VHDL Output written to : E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v
VHDL Output written to : E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/sim/MicroBlazeDemo1.v
VHDL Output written to : E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/hdl/MicroBlazeDemo1_wrapper.v
reset_run synth_1
reset_run MicroBlazeDemo1_microblaze_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
INFO: [BD 41-1662] The design 'MicroBlazeDemo1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v
VHDL Output written to : E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/sim/MicroBlazeDemo1.v
VHDL Output written to : E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/hdl/MicroBlazeDemo1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_module .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
Exporting to file E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/hw_handoff/MicroBlazeDemo1.hwh
Generated Block Design Tcl file E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/hw_handoff/MicroBlazeDemo1_bd.tcl
Generated Hardware Definition File E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.hwdef
[Wed Dec  7 16:24:59 2022] Launched MicroBlazeDemo1_microblaze_0_0_synth_1, synth_1...
Run output will be captured here:
MicroBlazeDemo1_microblaze_0_0_synth_1: E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/MicroBlazeDemo1_microblaze_0_0_synth_1/runme.log
synth_1: E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/synth_1/runme.log
[Wed Dec  7 16:24:59 2022] Launched impl_1...
Run output will be captured here: E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1458.059 ; gain = 0.000
file copy -force E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/impl_1/MicroBlazeDemo1_wrapper.sysdef E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf

launch_sdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.C_NO_CLOCKS {100000}] [get_bd_cells fit_timer_0]
endgroup
save_bd_design
Wrote  : <E:\FPGA\digital_system_design\MicroBlaze_intr\MicroBlaze_intr.srcs\sources_1\bd\MicroBlazeDemo1\MicroBlazeDemo1.bd> 
reset_run synth_1
reset_run MicroBlazeDemo1_fit_timer_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
Wrote  : <E:\FPGA\digital_system_design\MicroBlaze_intr\MicroBlaze_intr.srcs\sources_1\bd\MicroBlazeDemo1\MicroBlazeDemo1.bd> 
VHDL Output written to : E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.v
VHDL Output written to : E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/sim/MicroBlazeDemo1.v
VHDL Output written to : E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/hdl/MicroBlazeDemo1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_module .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fit_timer_0 .
Exporting to file E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/hw_handoff/MicroBlazeDemo1.hwh
Generated Block Design Tcl file E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/hw_handoff/MicroBlazeDemo1_bd.tcl
Generated Hardware Definition File E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/synth/MicroBlazeDemo1.hwdef
[Wed Dec  7 17:02:53 2022] Launched MicroBlazeDemo1_fit_timer_0_0_synth_1, synth_1...
Run output will be captured here:
MicroBlazeDemo1_fit_timer_0_0_synth_1: E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/MicroBlazeDemo1_fit_timer_0_0_synth_1/runme.log
synth_1: E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/synth_1/runme.log
[Wed Dec  7 17:02:53 2022] Launched impl_1...
Run output will be captured here: E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1458.059 ; gain = 0.000
open_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1495.398 ; gain = 37.340
INFO: [Common 17-344] 'open_run' was cancelled
file copy -force E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/impl_1/MicroBlazeDemo1_wrapper.sysdef E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf

launch_sdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/impl_1/MicroBlazeDemo1_wrapper.sysdef E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf

launch_sdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
file copy -force E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.runs/impl_1/MicroBlazeDemo1_wrapper.sysdef E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf

launch_sdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk -hwspec E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.sdk/MicroBlazeDemo1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
make_wrapper -files [get_files E:/FPGA/digital_system_design/MicroBlaze_intr/MicroBlaze_intr.srcs/sources_1/bd/MicroBlazeDemo1/MicroBlazeDemo1.bd] -top
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  7 17:12:25 2022...
