<stg><name>xmlNormalizeURIPath</name>


<trans_list>

<trans id="330" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="3" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln54" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="6" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln42_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln58" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln58" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln58" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="8" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="11" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
<literal name="icmp_ln64_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="12" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="15" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="17" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="20" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
<literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="20" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln119" val="0"/>
</and_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="22" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="23" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="23" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="25" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln134" val="0"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="25" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln134" val="1"/>
</and_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln134" val="1"/>
</and_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="25" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="1"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="27" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="29" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="29" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="31" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160" val="1"/>
<literal name="icmp_ln160_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160" val="1"/>
<literal name="icmp_ln160_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="31" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp><and_exp><literal name="empty_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln119_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln119_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln119" val="1"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="34" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="36" to="37">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="36" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="37" to="38">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="37" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="39" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
<literal name="icmp_ln178_1" val="1"/>
<literal name="icmp_ln178_2" val="1"/>
<literal name="empty_19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="39" to="41">
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
<literal name="icmp_ln182" val="1"/>
</and_exp><and_exp><literal name="icmp_ln178_2" val="0"/>
<literal name="icmp_ln182" val="1"/>
</and_exp><and_exp><literal name="icmp_ln178_1" val="0"/>
<literal name="icmp_ln182" val="1"/>
</and_exp><and_exp><literal name="icmp_ln178" val="0"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="39" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
<literal name="icmp_ln182" val="0"/>
</and_exp><and_exp><literal name="icmp_ln178_2" val="0"/>
<literal name="icmp_ln182" val="0"/>
</and_exp><and_exp><literal name="icmp_ln178_1" val="0"/>
<literal name="icmp_ln182" val="0"/>
</and_exp><and_exp><literal name="icmp_ln178" val="0"/>
<literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="41" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln182" val="0"/>
<literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader48.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap([1000 x i8]* %path) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48.preheader:1  %path_addr = getelementptr [1000 x i8]* %path, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="path_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader48.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader48.preheader:3  call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @xmlNormalizeURIPath_s) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
.preheader48.preheader:4  br label %.preheader48

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader48:0  %cur_0_rec = phi i64 [ 0, %.preheader48.preheader ], [ %add_ln27, %.preheader48 ]

]]></Node>
<StgValue><ssdm name="cur_0_rec"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader48:1  %out = getelementptr [1000 x i8]* %path, i64 0, i64 %cur_0_rec

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="10">
<![CDATA[
.preheader48:2  %out_load = load i8* %out, align 1

]]></Node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="10">
<![CDATA[
.preheader48:2  %out_load = load i8* %out, align 1

]]></Node>
<StgValue><ssdm name="out_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader48:3  %icmp_ln26 = icmp eq i8 %out_load, 47

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader48:4  %add_ln27 = add i64 %cur_0_rec, 1

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader48:5  br i1 %icmp_ln26, label %.preheader48, label %0

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln28 = icmp eq i8 %out_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln28, label %._crit_edge, label %.backedge1.preheader

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
.backedge1.preheader:0  %out_0_idx = alloca i64

]]></Node>
<StgValue><ssdm name="out_0_idx"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.backedge1.preheader:1  store i64 %cur_0_rec, i64* %out_0_idx

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
<literal name="icmp_ln28" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.backedge1.preheader:2  br label %.backedge1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.backedge1:0  %cur_1_idx = phi i64 [ %cur_1_be_idx, %.backedge1.backedge ], [ %cur_0_rec, %.backedge1.preheader ]

]]></Node>
<StgValue><ssdm name="cur_1_idx"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.backedge1:3  %path_addr_2 = getelementptr [1000 x i8]* %path, i64 0, i64 %cur_1_idx

]]></Node>
<StgValue><ssdm name="path_addr_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="10">
<![CDATA[
.backedge1:4  %path_load = load i8* %path_addr_2, align 1

]]></Node>
<StgValue><ssdm name="path_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.backedge1:1  %out_0_idx_load = load i64* %out_0_idx

]]></Node>
<StgValue><ssdm name="out_0_idx_load"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="11" op_0_bw="64">
<![CDATA[
.backedge1:2  %empty = trunc i64 %out_0_idx_load to i11

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="10">
<![CDATA[
.backedge1:4  %path_load = load i8* %path_addr_2, align 1

]]></Node>
<StgValue><ssdm name="path_load"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.backedge1:5  %icmp_ln37 = icmp eq i8 %path_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.backedge1:6  br i1 %icmp_ln37, label %.loopexit.loopexit12, label %1

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln42 = icmp eq i8 %path_load, 46

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln42, label %2, label %._crit_edge62

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="64">
<![CDATA[
:0  %empty_2 = trunc i64 %cur_1_idx to i11

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln42 = add i11 1, %empty_2

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln42 = zext i11 %add_ln42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %path_addr_3 = getelementptr [1000 x i8]* %path, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="path_addr_3"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="10">
<![CDATA[
:4  %path_load_1 = load i8* %path_addr_3, align 1

]]></Node>
<StgValue><ssdm name="path_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="74" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="10">
<![CDATA[
:4  %path_load_1 = load i8* %path_addr_3, align 1

]]></Node>
<StgValue><ssdm name="path_load_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %icmp_ln42_1 = icmp eq i8 %path_load_1, 47

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln42_1, label %.preheader46.preheader, label %._crit_edge59

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge59:0  %icmp_ln54 = icmp eq i8 %path_load_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln54"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln42_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge59:1  br i1 %icmp_ln54, label %.loopexit.loopexit12, label %._crit_edge62

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln54" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge62:0  br label %3

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln42_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.preheader46.preheader:0  br label %.preheader46

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln42_1" val="0"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit12:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %out_1_rec = phi i64 [ 0, %._crit_edge62 ], [ %add_ln61, %5 ]

]]></Node>
<StgValue><ssdm name="out_1_rec"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="64">
<![CDATA[
:1  %empty_4 = trunc i64 %out_1_rec to i11

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="11" op_0_bw="64">
<![CDATA[
:2  %empty_5 = trunc i64 %cur_1_idx to i11

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %sum10 = add i11 %empty_5, %empty_4

]]></Node>
<StgValue><ssdm name="sum10"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="11">
<![CDATA[
:4  %sum10_cast = zext i11 %sum10 to i64

]]></Node>
<StgValue><ssdm name="sum10_cast"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %path_addr_5 = getelementptr [1000 x i8]* %path, i64 0, i64 %sum10_cast

]]></Node>
<StgValue><ssdm name="path_addr_5"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="10">
<![CDATA[
:9  %path_load_3 = load i8* %path_addr_5, align 1

]]></Node>
<StgValue><ssdm name="path_load_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:6  %sum12 = add i11 %empty, %empty_4

]]></Node>
<StgValue><ssdm name="sum12"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="11">
<![CDATA[
:7  %sum12_cast = zext i11 %sum12 to i64

]]></Node>
<StgValue><ssdm name="sum12_cast"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %path_addr_6 = getelementptr [1000 x i8]* %path, i64 0, i64 %sum12_cast

]]></Node>
<StgValue><ssdm name="path_addr_6"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="10">
<![CDATA[
:9  %path_load_3 = load i8* %path_addr_5, align 1

]]></Node>
<StgValue><ssdm name="path_load_3"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %icmp_ln58 = icmp eq i8 %path_load_3, 47

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %add_ln61 = add i64 1, %out_1_rec

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %icmp_ln58, label %.preheader42.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln58" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln59 = icmp eq i8 %path_load_3, 0

]]></Node>
<StgValue><ssdm name="icmp_ln59"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln58" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln59, label %.loopexit.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln58" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln58" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
:0  store i8 %path_load_3, i8* %path_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln58" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln58" val="0"/>
<literal name="icmp_ln59" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln58" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln58" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln58" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader42.preheader:0  %add_ln64 = add i11 %empty_5, 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln54" val="0"/>
<literal name="icmp_ln58" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="icmp_ln42" val="0"/>
<literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.preheader42.preheader:1  br label %.preheader42

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.loopexit:0  %out_0_lcssa100_pn = phi i11 [ %empty, %.loopexit.loopexit12 ], [ %sum12, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_0_lcssa100_pn"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="11">
<![CDATA[
.loopexit:1  %out_0_lcssa100_pn_ca = zext i11 %out_0_lcssa100_pn to i64

]]></Node>
<StgValue><ssdm name="out_0_lcssa100_pn_ca"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.loopexit:2  %path_addr_9 = getelementptr [1000 x i8]* %path, i64 0, i64 %out_0_lcssa100_pn_ca

]]></Node>
<StgValue><ssdm name="path_addr_9"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
.loopexit:3  store i8 0, i8* %path_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
<literal name="icmp_ln59" val="1"/>
</and_exp><and_exp><literal name="icmp_ln42" val="1"/>
<literal name="icmp_ln54" val="1"/>
</and_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:4  br label %7

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader42:0  %cur_4_rec = phi i64 [ 0, %.preheader42.preheader ], [ %add_ln65, %6 ]

]]></Node>
<StgValue><ssdm name="cur_4_rec"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="64">
<![CDATA[
.preheader42:1  %empty_6 = trunc i64 %cur_4_rec to i11

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader42:2  %cur_3_sum_cast = add i11 %empty_6, %empty_4

]]></Node>
<StgValue><ssdm name="cur_3_sum_cast"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader42:3  %sum16 = add i11 %cur_3_sum_cast, %empty_5

]]></Node>
<StgValue><ssdm name="sum16"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="11">
<![CDATA[
.preheader42:4  %sum16_cast = zext i11 %sum16 to i64

]]></Node>
<StgValue><ssdm name="sum16_cast"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader42:5  %path_addr_7 = getelementptr [1000 x i8]* %path, i64 0, i64 %sum16_cast

]]></Node>
<StgValue><ssdm name="path_addr_7"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="10">
<![CDATA[
.preheader42:6  %path_load_4 = load i8* %path_addr_7, align 1

]]></Node>
<StgValue><ssdm name="path_load_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="115" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="10">
<![CDATA[
.preheader42:6  %path_load_4 = load i8* %path_addr_7, align 1

]]></Node>
<StgValue><ssdm name="path_load_4"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader42:7  %icmp_ln64 = icmp eq i8 %path_load_4, 47

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader42:8  %add_ln65 = add i64 1, %cur_4_rec

]]></Node>
<StgValue><ssdm name="add_ln65"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader42:9  br i1 %icmp_ln64, label %6, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln64_1 = add i11 %add_ln64, %cur_3_sum_cast

]]></Node>
<StgValue><ssdm name="add_ln64_1"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="11">
<![CDATA[
:1  %zext_ln64 = zext i11 %add_ln64_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %path_addr_8 = getelementptr [1000 x i8]* %path, i64 0, i64 %zext_ln64

]]></Node>
<StgValue><ssdm name="path_addr_8"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="10">
<![CDATA[
:3  %path_load_5 = load i8* %path_addr_8, align 1

]]></Node>
<StgValue><ssdm name="path_load_5"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="123" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="10">
<![CDATA[
:3  %path_load_5 = load i8* %path_addr_8, align 1

]]></Node>
<StgValue><ssdm name="path_load_5"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln64_1 = icmp eq i8 %path_load_5, 47

]]></Node>
<StgValue><ssdm name="icmp_ln64_1"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln64_1, label %.preheader42, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:1  %cur_3_sum = add i64 %out_1_rec, %cur_4_rec

]]></Node>
<StgValue><ssdm name="cur_3_sum"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:2  %add_ln67 = add i64 %cur_3_sum, 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:3  %add_ln67_1 = add i64 %out_0_idx_load, 1

]]></Node>
<StgValue><ssdm name="add_ln67_1"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge:4  %add_ln67_2 = add i64 %add_ln67_1, %out_1_rec

]]></Node>
<StgValue><ssdm name="add_ln67_2"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64">
<![CDATA[
.critedge:6  store i64 %add_ln67_2, i64* %out_0_idx

]]></Node>
<StgValue><ssdm name="store_ln68"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.critedge:0  %path_load_4_lcssa = phi i8 [ 47, %6 ], [ %path_load_4, %.preheader42 ]

]]></Node>
<StgValue><ssdm name="path_load_4_lcssa"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8" op_3_bw="8">
<![CDATA[
.critedge:5  store i8 %path_load_4_lcssa, i8* %path_addr_6, align 1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.critedge:7  br label %.backedge1.backedge

]]></Node>
<StgValue><ssdm name="br_ln68"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="134" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader46:0  %cur_2_rec = phi i64 [ %add_ln46, %.preheader46 ], [ 0, %.preheader46.preheader ]

]]></Node>
<StgValue><ssdm name="cur_2_rec"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="64">
<![CDATA[
.preheader46:1  %empty_3 = trunc i64 %cur_2_rec to i11

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader46:2  %p_sum30_cast = add i11 2, %empty_3

]]></Node>
<StgValue><ssdm name="p_sum30_cast"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader46:3  %sum8 = add i11 %p_sum30_cast, %empty_2

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="11">
<![CDATA[
.preheader46:4  %sum8_cast = zext i11 %sum8 to i64

]]></Node>
<StgValue><ssdm name="sum8_cast"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader46:5  %path_addr_4 = getelementptr [1000 x i8]* %path, i64 0, i64 %sum8_cast

]]></Node>
<StgValue><ssdm name="path_addr_4"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="10">
<![CDATA[
.preheader46:6  %path_load_2 = load i8* %path_addr_4, align 1

]]></Node>
<StgValue><ssdm name="path_load_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="141" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="10">
<![CDATA[
.preheader46:6  %path_load_2 = load i8* %path_addr_4, align 1

]]></Node>
<StgValue><ssdm name="path_load_2"/></StgValue>
</operation>

<operation id="142" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader46:7  %icmp_ln45 = icmp eq i8 %path_load_2, 47

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="143" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader46:8  %add_ln46 = add i64 1, %cur_2_rec

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader46:9  br i1 %icmp_ln45, label %.preheader46, label %.backedge1.backedge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>

<operation id="145" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.backedge1.backedge.loopexit:0  %p_sum30 = add i64 %cur_2_rec, 2

]]></Node>
<StgValue><ssdm name="p_sum30"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.backedge1.backedge.loopexit:1  br label %.backedge1.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="147" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.backedge1.backedge:0  %add_ln67_pn = phi i64 [ %add_ln67, %.critedge ], [ %p_sum30, %.backedge1.backedge.loopexit ]

]]></Node>
<StgValue><ssdm name="add_ln67_pn"/></StgValue>
</operation>

<operation id="148" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.backedge1.backedge:1  %cur_1_be_idx = add i64 %add_ln67_pn, %cur_1_idx

]]></Node>
<StgValue><ssdm name="cur_1_be_idx"/></StgValue>
</operation>

<operation id="149" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
.backedge1.backedge:2  br label %.backedge1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="150" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %cur_5_rec = phi i64 [ 0, %.loopexit ], [ %add_ln75, %7 ]

]]></Node>
<StgValue><ssdm name="cur_5_rec"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %path_addr_10 = getelementptr [1000 x i8]* %path, i64 0, i64 %cur_5_rec

]]></Node>
<StgValue><ssdm name="path_addr_10"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="10">
<![CDATA[
:2  %path_load_6 = load i8* %path_addr_10, align 1

]]></Node>
<StgValue><ssdm name="path_load_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="153" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="10">
<![CDATA[
:2  %path_load_6 = load i8* %path_addr_10, align 1

]]></Node>
<StgValue><ssdm name="path_load_6"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %icmp_ln74 = icmp eq i8 %path_load_6, 47

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %add_ln75 = add i64 %cur_5_rec, 1

]]></Node>
<StgValue><ssdm name="add_ln75"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln74, label %7, label %8

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %icmp_ln76 = icmp eq i8 %path_load_6, 0

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln76, label %._crit_edge, label %.backedge.preheader

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="32">
<![CDATA[
.backedge.preheader:0  %cur_6_idx = alloca i64

]]></Node>
<StgValue><ssdm name="cur_6_idx"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.backedge.preheader:1  store i64 %cur_5_rec, i64* %cur_6_idx

]]></Node>
<StgValue><ssdm name="store_ln106"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
<literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.backedge.preheader:2  br label %.backedge

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.backedge:0  %cur_6_idx_load = load i64* %cur_6_idx

]]></Node>
<StgValue><ssdm name="cur_6_idx_load"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
.backedge:1  br label %9

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %segp_0_rec = phi i64 [ 0, %.backedge ], [ %add_ln107, %9 ]

]]></Node>
<StgValue><ssdm name="segp_0_rec"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="64">
<![CDATA[
:1  %empty_7 = trunc i64 %segp_0_rec to i11

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="64">
<![CDATA[
:2  %empty_8 = trunc i64 %cur_6_idx_load to i11

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %sum26 = add i11 %empty_8, %empty_7

]]></Node>
<StgValue><ssdm name="sum26"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="11">
<![CDATA[
:4  %sum26_cast = zext i11 %sum26 to i64

]]></Node>
<StgValue><ssdm name="sum26_cast"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %path_addr_11 = getelementptr [1000 x i8]* %path, i64 0, i64 %sum26_cast

]]></Node>
<StgValue><ssdm name="path_addr_11"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="10">
<![CDATA[
:6  %path_load_14 = load i8* %path_addr_11, align 1

]]></Node>
<StgValue><ssdm name="path_load_14"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="171" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="10">
<![CDATA[
:6  %path_load_14 = load i8* %path_addr_11, align 1

]]></Node>
<StgValue><ssdm name="path_load_14"/></StgValue>
</operation>

<operation id="172" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %add_ln107 = add i64 1, %segp_0_rec

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="173" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %empty_9 = icmp eq i8 %path_load_14, 47

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="174" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %empty_10 = icmp eq i8 %path_load_14, 0

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="175" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %empty_11 = or i1 %empty_10, %empty_9

]]></Node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="176" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %empty_11, label %.critedge31, label %9

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="177" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.critedge31:0  %icmp_ln106 = icmp eq i8 %path_load_14, 0

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="178" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge31:1  br i1 %icmp_ln106, label %.loopexit40.loopexit, label %10

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="179" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
<literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %path_addr_13 = getelementptr [1000 x i8]* %path, i64 0, i64 %cur_6_idx_load

]]></Node>
<StgValue><ssdm name="path_addr_13"/></StgValue>
</operation>

<operation id="180" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
<literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="10">
<![CDATA[
:3  %path_load_19 = load i8* %path_addr_13, align 1

]]></Node>
<StgValue><ssdm name="path_load_19"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_11" val="1"/>
<literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
.loopexit40.loopexit:0  br label %.loopexit40

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="182" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln118 = add i64 %add_ln107, %cur_6_idx_load

]]></Node>
<StgValue><ssdm name="add_ln118"/></StgValue>
</operation>

<operation id="183" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %segp_2 = getelementptr [1000 x i8]* %path, i64 0, i64 %add_ln118

]]></Node>
<StgValue><ssdm name="segp_2"/></StgValue>
</operation>

<operation id="184" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="10">
<![CDATA[
:3  %path_load_19 = load i8* %path_addr_13, align 1

]]></Node>
<StgValue><ssdm name="path_load_19"/></StgValue>
</operation>

<operation id="185" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln119 = icmp eq i8 %path_load_19, 46

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln119, label %11, label %._crit_edge65

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln119 = add i11 %empty_8, 1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="11">
<![CDATA[
:1  %zext_ln119 = zext i11 %add_ln119 to i64

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="189" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %path_addr_14 = getelementptr [1000 x i8]* %path, i64 0, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="path_addr_14"/></StgValue>
</operation>

<operation id="190" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="10">
<![CDATA[
:3  %path_load_15 = load i8* %path_addr_14, align 1

]]></Node>
<StgValue><ssdm name="path_load_15"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %icmp_ln119_2 = icmp eq i64 %add_ln107, 3

]]></Node>
<StgValue><ssdm name="icmp_ln119_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="192" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="10">
<![CDATA[
:3  %path_load_15 = load i8* %path_addr_14, align 1

]]></Node>
<StgValue><ssdm name="path_load_15"/></StgValue>
</operation>

<operation id="193" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln119_1 = icmp eq i8 %path_load_15, 46

]]></Node>
<StgValue><ssdm name="icmp_ln119_1"/></StgValue>
</operation>

<operation id="194" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %and_ln119 = and i1 %icmp_ln119_1, %icmp_ln119_2

]]></Node>
<StgValue><ssdm name="and_ln119"/></StgValue>
</operation>

<operation id="195" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %and_ln119, label %._crit_edge66, label %._crit_edge65

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="196" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln119" val="0"/>
</and_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge65:0  %segp_1_load = load i8* %segp_2, align 1

]]></Node>
<StgValue><ssdm name="segp_1_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="197" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge65:0  %segp_1_load = load i8* %segp_2, align 1

]]></Node>
<StgValue><ssdm name="segp_1_load"/></StgValue>
</operation>

<operation id="198" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge65:1  %icmp_ln119_3 = icmp eq i8 %segp_1_load, 46

]]></Node>
<StgValue><ssdm name="icmp_ln119_3"/></StgValue>
</operation>

<operation id="199" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge65:2  br i1 %icmp_ln119_3, label %12, label %._crit_edge66

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="200" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln119_1 = add i11 %empty_8, 2

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="201" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln119_2 = add i11 %add_ln119_1, %empty_7

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>

<operation id="202" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln119_1 = zext i11 %add_ln119_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln119_1"/></StgValue>
</operation>

<operation id="203" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %path_addr_15 = getelementptr [1000 x i8]* %path, i64 0, i64 %zext_ln119_1

]]></Node>
<StgValue><ssdm name="path_addr_15"/></StgValue>
</operation>

<operation id="204" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="10">
<![CDATA[
:4  %path_load_16 = load i8* %path_addr_15, align 1

]]></Node>
<StgValue><ssdm name="path_load_16"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="205" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="10">
<![CDATA[
:4  %path_load_16 = load i8* %path_addr_15, align 1

]]></Node>
<StgValue><ssdm name="path_load_16"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %icmp_ln119_4 = icmp eq i8 %path_load_16, 46

]]></Node>
<StgValue><ssdm name="icmp_ln119_4"/></StgValue>
</operation>

<operation id="207" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln119_4, label %13, label %._crit_edge66

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="208" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln119_3 = add i11 %empty_8, 3

]]></Node>
<StgValue><ssdm name="add_ln119_3"/></StgValue>
</operation>

<operation id="209" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln119_4 = add i11 %add_ln119_3, %empty_7

]]></Node>
<StgValue><ssdm name="add_ln119_4"/></StgValue>
</operation>

<operation id="210" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln119_2 = zext i11 %add_ln119_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln119_2"/></StgValue>
</operation>

<operation id="211" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %path_addr_16 = getelementptr [1000 x i8]* %path, i64 0, i64 %zext_ln119_2

]]></Node>
<StgValue><ssdm name="path_addr_16"/></StgValue>
</operation>

<operation id="212" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="10">
<![CDATA[
:4  %path_load_17 = load i8* %path_addr_16, align 1

]]></Node>
<StgValue><ssdm name="path_load_17"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="213" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="10">
<![CDATA[
:4  %path_load_17 = load i8* %path_addr_16, align 1

]]></Node>
<StgValue><ssdm name="path_load_17"/></StgValue>
</operation>

<operation id="214" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %empty_12 = icmp eq i8 %path_load_17, 47

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="215" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %empty_13 = icmp eq i8 %path_load_17, 0

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="216" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %empty_14 = or i1 %empty_13, %empty_12

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="217" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %empty_14, label %._crit_edge70, label %._crit_edge66

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="218" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge70:0  %icmp_ln134 = icmp eq i8 %path_load_17, 0

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="219" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge70:1  br i1 %icmp_ln134, label %14, label %._crit_edge73.preheader

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="220" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln134" val="0"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge73.preheader:0  %tmp6 = add i11 %empty_8, 4

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="221" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln134" val="0"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge73.preheader:1  br label %._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="222" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln134" val="1"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8">
<![CDATA[
:0  store i8 0, i8* %path_addr_13, align 1

]]></Node>
<StgValue><ssdm name="store_ln135"/></StgValue>
</operation>

<operation id="223" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln134" val="1"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit40

]]></Node>
<StgValue><ssdm name="br_ln136"/></StgValue>
</operation>

<operation id="224" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="1"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64">
<![CDATA[
._crit_edge66:0  store i64 %add_ln118, i64* %cur_6_idx

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="225" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="empty_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln106" val="0"/>
<literal name="icmp_ln119" val="1"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge66:1  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="226" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
._crit_edge73:0  %segp_1_rec = phi i64 [ %add_ln142, %._crit_edge73 ], [ 0, %._crit_edge73.preheader ]

]]></Node>
<StgValue><ssdm name="segp_1_rec"/></StgValue>
</operation>

<operation id="227" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="64">
<![CDATA[
._crit_edge73:1  %empty_15 = trunc i64 %segp_1_rec to i11

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="228" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge73:2  %sum38 = add i11 %empty_8, %empty_15

]]></Node>
<StgValue><ssdm name="sum38"/></StgValue>
</operation>

<operation id="229" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge73:5  %tmp5 = add i11 %empty_7, %empty_15

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="230" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge73:6  %sum40 = add i11 %tmp6, %tmp5

]]></Node>
<StgValue><ssdm name="sum40"/></StgValue>
</operation>

<operation id="231" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge73:7  %sum40_cast = zext i11 %sum40 to i64

]]></Node>
<StgValue><ssdm name="sum40_cast"/></StgValue>
</operation>

<operation id="232" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge73:8  %path_addr_18 = getelementptr [1000 x i8]* %path, i64 0, i64 %sum40_cast

]]></Node>
<StgValue><ssdm name="path_addr_18"/></StgValue>
</operation>

<operation id="233" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge73:9  %add_ln142 = add i64 1, %segp_1_rec

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge73:10  %path_load_18 = load i8* %path_addr_18, align 1

]]></Node>
<StgValue><ssdm name="path_load_18"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="235" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="11">
<![CDATA[
._crit_edge73:3  %sum38_cast = zext i11 %sum38 to i64

]]></Node>
<StgValue><ssdm name="sum38_cast"/></StgValue>
</operation>

<operation id="236" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge73:4  %path_addr_17 = getelementptr [1000 x i8]* %path, i64 0, i64 %sum38_cast

]]></Node>
<StgValue><ssdm name="path_addr_17"/></StgValue>
</operation>

<operation id="237" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="10">
<![CDATA[
._crit_edge73:10  %path_load_18 = load i8* %path_addr_18, align 1

]]></Node>
<StgValue><ssdm name="path_load_18"/></StgValue>
</operation>

<operation id="238" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
._crit_edge73:11  store i8 %path_load_18, i8* %path_addr_17, align 1

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="239" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge73:12  %icmp_ln142 = icmp eq i8 %path_load_18, 0

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="240" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge73:13  br i1 %icmp_ln142, label %.preheader39_ifconv.preheader, label %._crit_edge73

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="241" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
.preheader39_ifconv.preheader:0  br label %.preheader39_ifconv

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="242" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader39_ifconv:0  %segp_2_idx = phi i64 [ %select_ln147, %.preheader39_ifconv ], [ %cur_6_idx_load, %.preheader39_ifconv.preheader ]

]]></Node>
<StgValue><ssdm name="segp_2_idx"/></StgValue>
</operation>

<operation id="243" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader39_ifconv:1  %icmp_ln147 = icmp sgt i64 %segp_2_idx, 0

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="244" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader39_ifconv:2  %add_ln147 = add i64 %segp_2_idx, -1

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="245" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader39_ifconv:3  %segp = getelementptr [1000 x i8]* %path, i64 0, i64 %add_ln147

]]></Node>
<StgValue><ssdm name="segp"/></StgValue>
</operation>

<operation id="246" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="10">
<![CDATA[
.preheader39_ifconv:4  %segp_load = load i8* %segp, align 1

]]></Node>
<StgValue><ssdm name="segp_load"/></StgValue>
</operation>

<operation id="247" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader39_ifconv:6  %select_ln147 = select i1 %icmp_ln147, i64 %add_ln147, i64 %segp_2_idx

]]></Node>
<StgValue><ssdm name="select_ln147"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="248" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="10">
<![CDATA[
.preheader39_ifconv:4  %segp_load = load i8* %segp, align 1

]]></Node>
<StgValue><ssdm name="segp_load"/></StgValue>
</operation>

<operation id="249" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader39_ifconv:5  %icmp_ln147_1 = icmp eq i8 %segp_load, 47

]]></Node>
<StgValue><ssdm name="icmp_ln147_1"/></StgValue>
</operation>

<operation id="250" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader39_ifconv:7  %and_ln147 = and i1 %icmp_ln147, %icmp_ln147_1

]]></Node>
<StgValue><ssdm name="and_ln147"/></StgValue>
</operation>

<operation id="251" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader39_ifconv:8  br i1 %and_ln147, label %.preheader39_ifconv, label %15

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="252" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="11" op_0_bw="64">
<![CDATA[
:0  %trunc_ln147 = trunc i64 %select_ln147 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln147"/></StgValue>
</operation>

<operation id="253" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %icmp_ln149 = icmp eq i64 %select_ln147, 0

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="254" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln149, label %.backedge.backedge, label %.preheader38.preheader

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="255" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln147" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
.preheader38.preheader:0  br label %.preheader38

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="256" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader38:0  %cur_7_rec = phi i64 [ %add_ln160, %16 ], [ 0, %.preheader38.preheader ]

]]></Node>
<StgValue><ssdm name="cur_7_rec"/></StgValue>
</operation>

<operation id="257" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38:1  %sum48 = add i64 %select_ln147, %cur_7_rec

]]></Node>
<StgValue><ssdm name="sum48"/></StgValue>
</operation>

<operation id="258" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader38:2  %icmp_ln160 = icmp sgt i64 %sum48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="259" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader38:3  br i1 %icmp_ln160, label %16, label %.backedge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="260" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="64">
<![CDATA[
:0  %trunc_ln160 = trunc i64 %cur_7_rec to i11

]]></Node>
<StgValue><ssdm name="trunc_ln160"/></StgValue>
</operation>

<operation id="261" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %add_ln160 = add i64 -1, %cur_7_rec

]]></Node>
<StgValue><ssdm name="add_ln160"/></StgValue>
</operation>

<operation id="262" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %add_ln160_2 = add i11 -1, %trunc_ln160

]]></Node>
<StgValue><ssdm name="add_ln160_2"/></StgValue>
</operation>

<operation id="263" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %add_ln160_1 = add i11 %add_ln160_2, %trunc_ln147

]]></Node>
<StgValue><ssdm name="add_ln160_1"/></StgValue>
</operation>

<operation id="264" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="11">
<![CDATA[
:4  %zext_ln160 = zext i11 %add_ln160_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln160"/></StgValue>
</operation>

<operation id="265" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %path_addr_24 = getelementptr [1000 x i8]* %path, i64 0, i64 %zext_ln160

]]></Node>
<StgValue><ssdm name="path_addr_24"/></StgValue>
</operation>

<operation id="266" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="10">
<![CDATA[
:6  %path_load_12 = load i8* %path_addr_24, align 1

]]></Node>
<StgValue><ssdm name="path_load_12"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="267" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="10">
<![CDATA[
:6  %path_load_12 = load i8* %path_addr_24, align 1

]]></Node>
<StgValue><ssdm name="path_load_12"/></StgValue>
</operation>

<operation id="268" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %icmp_ln160_1 = icmp eq i8 %path_load_12, 47

]]></Node>
<StgValue><ssdm name="icmp_ln160_1"/></StgValue>
</operation>

<operation id="269" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln160_1, label %.backedge.loopexit, label %.preheader38

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="270" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160_1" val="1"/>
</and_exp><and_exp><literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160" val="0"/>
</and_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="64">
<![CDATA[
.backedge.loopexit:0  store i64 %sum48, i64* %cur_6_idx

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="271" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160_1" val="1"/>
</and_exp><and_exp><literal name="and_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160" val="0"/>
</and_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln119" val="0"/>
<literal name="icmp_ln119_3" val="1"/>
<literal name="icmp_ln119_4" val="1"/>
<literal name="empty_14" val="1"/>
<literal name="icmp_ln149" val="0"/>
<literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
.backedge.loopexit:1  br label %.backedge.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="272" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp><and_exp><literal name="icmp_ln149" val="1"/>
</and_exp><and_exp><literal name="empty_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln119_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln119_3" val="0"/>
</and_exp><and_exp><literal name="icmp_ln119" val="1"/>
<literal name="and_ln119" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.backedge.backedge:0  br label %.backedge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="273" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="0">
<![CDATA[
.loopexit40:0  store i8 0, i8* %path_addr_9, align 1

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="274" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit40:1  %path_load_7 = load i8* %path_addr, align 1

]]></Node>
<StgValue><ssdm name="path_load_7"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="275" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="8" op_0_bw="10" op_1_bw="0">
<![CDATA[
.loopexit40:1  %path_load_7 = load i8* %path_addr, align 1

]]></Node>
<StgValue><ssdm name="path_load_7"/></StgValue>
</operation>

<operation id="276" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit40:2  %icmp_ln176 = icmp eq i8 %path_load_7, 47

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="277" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit40:3  br i1 %icmp_ln176, label %.preheader37.preheader, label %.loopexit40._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="278" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
.preheader37.preheader:0  br label %.preheader37

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="279" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader37:0  %cur_8_rec = phi i64 [ %add_ln178_2, %.critedge36 ], [ 0, %.preheader37.preheader ]

]]></Node>
<StgValue><ssdm name="cur_8_rec"/></StgValue>
</operation>

<operation id="280" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="64">
<![CDATA[
.preheader37:1  %empty_16 = trunc i64 %cur_8_rec to i11

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="281" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader37:2  %path_addr_19 = getelementptr [1000 x i8]* %path, i64 0, i64 %cur_8_rec

]]></Node>
<StgValue><ssdm name="path_addr_19"/></StgValue>
</operation>

<operation id="282" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="10">
<![CDATA[
.preheader37:3  %path_load_8 = load i8* %path_addr_19, align 1

]]></Node>
<StgValue><ssdm name="path_load_8"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="283" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="10">
<![CDATA[
.preheader37:3  %path_load_8 = load i8* %path_addr_19, align 1

]]></Node>
<StgValue><ssdm name="path_load_8"/></StgValue>
</operation>

<operation id="284" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader37:4  %icmp_ln178 = icmp eq i8 %path_load_8, 47

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="285" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37:5  br i1 %icmp_ln178, label %17, label %.critedge33

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="286" st_id="36" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln178 = add i11 %empty_16, 1

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="287" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="11">
<![CDATA[
:1  %zext_ln178 = zext i11 %add_ln178 to i64

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="288" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %path_addr_20 = getelementptr [1000 x i8]* %path, i64 0, i64 %zext_ln178

]]></Node>
<StgValue><ssdm name="path_addr_20"/></StgValue>
</operation>

<operation id="289" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="10">
<![CDATA[
:3  %path_load_9 = load i8* %path_addr_20, align 1

]]></Node>
<StgValue><ssdm name="path_load_9"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="290" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="10">
<![CDATA[
:3  %path_load_9 = load i8* %path_addr_20, align 1

]]></Node>
<StgValue><ssdm name="path_load_9"/></StgValue>
</operation>

<operation id="291" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln178_1 = icmp eq i8 %path_load_9, 46

]]></Node>
<StgValue><ssdm name="icmp_ln178_1"/></StgValue>
</operation>

<operation id="292" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln178_1, label %18, label %.critedge33

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="293" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:0  %add_ln178_1 = add i11 %empty_16, 2

]]></Node>
<StgValue><ssdm name="add_ln178_1"/></StgValue>
</operation>

<operation id="294" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="11">
<![CDATA[
:1  %zext_ln178_1 = zext i11 %add_ln178_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln178_1"/></StgValue>
</operation>

<operation id="295" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %path_addr_22 = getelementptr [1000 x i8]* %path, i64 0, i64 %zext_ln178_1

]]></Node>
<StgValue><ssdm name="path_addr_22"/></StgValue>
</operation>

<operation id="296" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="10">
<![CDATA[
:3  %path_load_10 = load i8* %path_addr_22, align 1

]]></Node>
<StgValue><ssdm name="path_load_10"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="297" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="10">
<![CDATA[
:3  %path_load_10 = load i8* %path_addr_22, align 1

]]></Node>
<StgValue><ssdm name="path_load_10"/></StgValue>
</operation>

<operation id="298" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %icmp_ln178_2 = icmp eq i8 %path_load_10, 46

]]></Node>
<StgValue><ssdm name="icmp_ln178_2"/></StgValue>
</operation>

<operation id="299" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln178_2, label %19, label %.critedge33

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="300" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %add_ln178_2 = add i64 %cur_8_rec, 3

]]></Node>
<StgValue><ssdm name="add_ln178_2"/></StgValue>
</operation>

<operation id="301" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %path_addr_23 = getelementptr [1000 x i8]* %path, i64 0, i64 %add_ln178_2

]]></Node>
<StgValue><ssdm name="path_addr_23"/></StgValue>
</operation>

<operation id="302" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="10">
<![CDATA[
:2  %path_load_11 = load i8* %path_addr_23, align 1

]]></Node>
<StgValue><ssdm name="path_load_11"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="303" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
<literal name="icmp_ln178_1" val="1"/>
<literal name="icmp_ln178_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="10">
<![CDATA[
:2  %path_load_11 = load i8* %path_addr_23, align 1

]]></Node>
<StgValue><ssdm name="path_load_11"/></StgValue>
</operation>

<operation id="304" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
<literal name="icmp_ln178_1" val="1"/>
<literal name="icmp_ln178_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %empty_17 = icmp eq i8 %path_load_11, 47

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="305" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
<literal name="icmp_ln178_1" val="1"/>
<literal name="icmp_ln178_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:4  %empty_18 = icmp eq i8 %path_load_11, 0

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="306" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
<literal name="icmp_ln178_1" val="1"/>
<literal name="icmp_ln178_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %empty_19 = or i1 %empty_18, %empty_17

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="307" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
<literal name="icmp_ln178_1" val="1"/>
<literal name="icmp_ln178_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %empty_19, label %.critedge36, label %.critedge33

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="308" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln178" val="1"/>
<literal name="icmp_ln178_1" val="1"/>
<literal name="icmp_ln178_2" val="1"/>
<literal name="empty_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
.critedge36:0  br label %.preheader37

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="309" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
</and_exp><and_exp><literal name="icmp_ln178_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln178_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.critedge33:0  %icmp_ln182 = icmp eq i64 %cur_8_rec, 0

]]></Node>
<StgValue><ssdm name="icmp_ln182"/></StgValue>
</operation>

<operation id="310" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
</and_exp><and_exp><literal name="icmp_ln178_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln178_1" val="0"/>
</and_exp><and_exp><literal name="icmp_ln178" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge33:1  br i1 %icmp_ln182, label %.critedge33._crit_edge, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="311" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="0"/>
<literal name="icmp_ln182" val="0"/>
</and_exp><and_exp><literal name="icmp_ln178_2" val="0"/>
<literal name="icmp_ln182" val="0"/>
</and_exp><and_exp><literal name="icmp_ln178_1" val="0"/>
<literal name="icmp_ln182" val="0"/>
</and_exp><and_exp><literal name="icmp_ln178" val="0"/>
<literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="312" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader:0  %out_3_rec = phi i64 [ %add_ln185, %20 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_3_rec"/></StgValue>
</operation>

<operation id="313" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="64">
<![CDATA[
.preheader:1  %empty_20 = trunc i64 %out_3_rec to i11

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="314" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader:2  %sum62 = add i11 %empty_20, %empty_16

]]></Node>
<StgValue><ssdm name="sum62"/></StgValue>
</operation>

<operation id="315" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="11">
<![CDATA[
.preheader:3  %sum62_cast = zext i11 %sum62 to i64

]]></Node>
<StgValue><ssdm name="sum62_cast"/></StgValue>
</operation>

<operation id="316" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:4  %path_addr_25 = getelementptr [1000 x i8]* %path, i64 0, i64 %sum62_cast

]]></Node>
<StgValue><ssdm name="path_addr_25"/></StgValue>
</operation>

<operation id="317" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:5  %path_addr_26 = getelementptr [1000 x i8]* %path, i64 0, i64 %out_3_rec

]]></Node>
<StgValue><ssdm name="path_addr_26"/></StgValue>
</operation>

<operation id="318" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="10">
<![CDATA[
.preheader:6  %path_load_13 = load i8* %path_addr_25, align 1

]]></Node>
<StgValue><ssdm name="path_load_13"/></StgValue>
</operation>

<operation id="319" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader:8  %add_ln185 = add i64 1, %out_3_rec

]]></Node>
<StgValue><ssdm name="add_ln185"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="320" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="10">
<![CDATA[
.preheader:6  %path_load_13 = load i8* %path_addr_25, align 1

]]></Node>
<StgValue><ssdm name="path_load_13"/></StgValue>
</operation>

<operation id="321" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:7  %icmp_ln184 = icmp eq i8 %path_load_13, 0

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="322" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln182" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:9  br i1 %icmp_ln184, label %21, label %20

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="323" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln182" val="0"/>
<literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
:0  store i8 %path_load_13, i8* %path_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln185"/></StgValue>
</operation>

<operation id="324" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln182" val="0"/>
<literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="325" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln182" val="0"/>
<literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="8" op_1_bw="10" op_2_bw="8">
<![CDATA[
:0  store i8 0, i8* %path_addr_26, align 1

]]></Node>
<StgValue><ssdm name="store_ln186"/></StgValue>
</operation>

<operation id="326" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln182" val="0"/>
<literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.critedge33._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="327" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln184" val="1"/>
</and_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln176" val="1"/>
<literal name="icmp_ln182" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="0" op_0_bw="0">
<![CDATA[
.critedge33._crit_edge:0  br label %.loopexit40._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln188"/></StgValue>
</operation>

<operation id="328" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln184" val="1"/>
</and_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln182" val="1"/>
</and_exp><and_exp><literal name="icmp_ln28" val="0"/>
<literal name="icmp_ln76" val="0"/>
<literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
.loopexit40._crit_edge:0  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln190"/></StgValue>
</operation>

<operation id="329" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp><and_exp><literal name="icmp_ln182" val="1"/>
</and_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp><and_exp><literal name="icmp_ln28" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge:0  ret i32 0

]]></Node>
<StgValue><ssdm name="ret_ln191"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
