// Seed: 948935448
module module_0 (
    output tri1 id_0,
    input tri0 id_1
    , id_6,
    output tri id_2,
    output supply0 id_3,
    output tri0 id_4
);
endmodule
module module_1 #(
    parameter id_0  = 32'd17,
    parameter id_13 = 32'd36,
    parameter id_20 = 32'd63,
    parameter id_24 = 32'd55,
    parameter id_4  = 32'd90,
    parameter id_6  = 32'd58,
    parameter id_9  = 32'd30
) (
    input uwire _id_0,
    output supply0 id_1,
    input wire id_2[id_0 : -1],
    input uwire id_3,
    input tri _id_4
    , id_23,
    input supply1 id_5,
    input tri _id_6,
    output wor void id_7,
    output uwire id_8,
    input wor _id_9,
    input tri0 id_10,
    input tri id_11,
    output tri0 id_12,
    output supply0 _id_13,
    input wor id_14,
    input tri1 id_15,
    input supply0 id_16,
    input tri1 id_17,
    output tri1 id_18,
    input wor id_19,
    input supply1 _id_20,
    input wor id_21
);
  wire _id_24;
  wire id_25;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_18,
      id_7
  );
  assign modCall_1.id_4 = 0;
  wire  [  1  :  id_6  ]  id_26  ,  id_27  [  id_13  !=  {  -1  ,  id_20  ,  id_13  ,  id_9  ==  -1  ,  -1  ,  1  ,  id_4  ,  id_9  ,  id_24  }  :  id_4  ]  ;
  wire id_28;
  assign id_26 = id_6;
endmodule
