#-----------------------------------------------------------
# Vivado v2015.4.1 (64-bit)
# SW Build 1431336 on Fri Dec 11 14:52:45 MST 2015
# IP Build 1427053 on Mon Dec  7 12:56:29 MST 2015
# Start of session at: Sun Jan 10 01:51:57 2016
# Process ID: 28184
# Current directory: D:/3DTV/Hardware/FPGA/PyramidCon/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: D:/3DTV/Hardware/FPGA/PyramidCon/solution1/sim/verilog/vivado.log
# Journal file: D:/3DTV/Hardware/FPGA/PyramidCon/solution1/sim/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
current_fileset: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 753.031 ; gain = 173.344
# open_wave_database pyrconstuct_top.wdb
add_wave {{/apatb_pyrconstuct_top_top/start}} 
add_wave {{/apatb_pyrconstuct_top_top/done_cnt}} 
add_wave {{/apatb_pyrconstuct_top_top/ap_done}} 
add_wave {{/apatb_pyrconstuct_top_top/imgIn_M_real_V_dout}} 
add_wave {{/apatb_pyrconstuct_top_top/ap_clk}} 
add_wave {{/apatb_pyrconstuct_top_top/imgIn_M_real_V_read}} 
add_wave {{/apatb_pyrconstuct_top_top/pyrFilOut_V_din}} {{/apatb_pyrconstuct_top_top/pyrFilOut_V_full_n}} {{/apatb_pyrconstuct_top_top/pyrFilOut_V_write}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 10 06:58:23 2016...
