<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='i2c.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: i2c
    <br/>
    Created: Sep 25, 2001
    <br/>
    Updated: Jun  2, 2015
    <br/>
    SVN Updated: Jun  6, 2010
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     ASIC proven
    
    ,
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: BSD
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     I2C is a two-wire, bidirectional serial bus that provides a simple, efficient method of data exchange between devices. It is primarily used in the consumer and telecom market sector and as a board level communications protocol.
The OpenCores I2C Master Core provides an interface between a Wishbone Master and an I2C bus.
It is an easy path to add I2C capabilities to any Wishbone compatible system.

You can find the I2C specifications on
     
      Phillips web
     
     Site.  
Work was originally started by Fr&#233;d&#233;ric Renet. You can find his webpage
     
      here
     
     .
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     - Compatible with Philips I2C bus standard
     <br/>
     - Multi-Master Operation
     <br/>
     - Software programmable timing
     <br/>
     - Clock stretching and wait state generation
     <br/>
     - Interrupt or bit-polling driven byte-by-byte data-transfers
     <br/>
     - Arbitration lost interrupt, with automatic transfer cancelation
     <br/>
     - (Repeated)Start/Stop signal generation/detection
     <br/>
     - Bus busy detection
     <br/>
     - Supports 7 and 10bit addressing
     <br/>
     - Fully static and synchronous design
     <br/>
     - Fully synthesisable
    </p>
   </div>
   <div id="d_Documentation">
    <h2>
     
     
     Documentation
    </h2>
    <p id="p_Documentation">
     - Revision 0.8 of the WISHBONE I2C Master Core specifications are available
     
      here
     
     .
- Also see the
     
      FAQ
     
     page.
    </p>
   </div>
   <div id="d_Licensing">
    <h2>
     
     
     Licensing
    </h2>
    <p id="p_Licensing">
     Check the FAQ page for information regarding Philips I2C/SMBus licensing information.
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - Design is available in VHDL and Verilog from OpenCores SVN via
     
      this link
     
    </p>
   </div>
   <div id="d_Synthesis results">
    <h2>
     
     
     Synthesis results
    </h2>
    <p id="p_Synthesis results">
     Push-button synthesis results for various targets.
     <br/>
     Actel:
     <br/>
     - A54SX16ATQ100-std: 352Modules@58MHz
     <br/>
     Altera:
     <br/>
     - FLEX: EPF10K50ETC144-3: 294LCELLs@82MHz
     <br/>
     - ACEX: EPF20K30ETC144-3: 257ATOMs@74MHz
     <br/>
     Xilinx:
     <br/>
     - Spartan-II: 2S15CS144-5: 229LUTs@82MHz
     <br/>
     - Virtex-E: XCV50ECS144-8: 230LUTs@118MHz
    </p>
   </div>
   <div id="d_Users">
    <h2>
     
     
     Users
    </h2>
    <p id="p_Users">
     - CATC
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
