Reading netlist file: "D:\embedded\projects_fpga\FPGA_LAB5\impl\gwsynthesis\FPGA_LAB5.vg"
Parsing netlist file "D:\embedded\projects_fpga\FPGA_LAB5\impl\gwsynthesis\FPGA_LAB5.vg" completed
Processing netlist completed
Reading constraint file: "D:\embedded\projects_fpga\FPGA_LAB5\src\FPGA_LAB5.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
WARN  (TA1132) :  'tck_pad_i' was determined to be a clock but was not created.
WARN  (TA1132) :  'clk_out_d_4' was determined to be a clock but was not created.
WARN  (TA1117) : Can't calculate clocks' relationship between: "my_rpll/rpll_inst/CLKOUTD.default_gen_clk" and "clk"
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "D:\embedded\projects_fpga\FPGA_LAB5\impl\pnr\FPGA_LAB5.power.html" completed
Generate file "D:\embedded\projects_fpga\FPGA_LAB5\impl\pnr\FPGA_LAB5.pin.html" completed
Generate file "D:\embedded\projects_fpga\FPGA_LAB5\impl\pnr\FPGA_LAB5.rpt.html" completed
Generate file "D:\embedded\projects_fpga\FPGA_LAB5\impl\pnr\FPGA_LAB5.rpt.txt" completed
Generate file "D:\embedded\projects_fpga\FPGA_LAB5\impl\pnr\FPGA_LAB5.tr.html" completed
Sat Jan  4 14:00:31 2025

