Analysis & Synthesis report for CPU
Sun Dec 11 16:45:57 2022
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1
 17. Source assignments for RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1
 18. Parameter Settings for User Entity Instance: ROM:inst15|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: RAM:inst8|altsyncram:altsyncram_component
 20. Parameter Settings for Inferred Entity Instance: ALU:inst10|lpm_mult:Mult0
 21. altsyncram Parameter Settings by Entity Instance
 22. lpm_mult Parameter Settings by Entity Instance
 23. In-System Memory Content Editor Settings
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 11 16:45:57 2022          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; CPU                                            ;
; Top-level Entity Name              ; CPU                                            ;
; Family                             ; Cyclone 10 LP                                  ;
; Total logic elements               ; 607                                            ;
;     Total combinational functions  ; 577                                            ;
;     Dedicated logic registers      ; 263                                            ;
; Total registers                    ; 263                                            ;
; Total pins                         ; 139                                            ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 12,800                                         ;
; Embedded Multiplier 9-bit elements ; 1                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; CPU                ; CPU                ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                       ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+
; BUS_PROXY.vhd                                                      ; yes             ; User VHDL File                               ; C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd                                                      ;             ;
; IR.vhd                                                             ; yes             ; User VHDL File                               ; C:/Users/sias/Desktop/CSLab/CPU/IR.vhd                                                             ;             ;
; CPU.bdf                                                            ; yes             ; User Block Diagram/Schematic File            ; C:/Users/sias/Desktop/CSLab/CPU/CPU.bdf                                                            ;             ;
; PC.vhd                                                             ; yes             ; User VHDL File                               ; C:/Users/sias/Desktop/CSLab/CPU/PC.vhd                                                             ;             ;
; MAR.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/sias/Desktop/CSLab/CPU/MAR.vhd                                                            ;             ;
; RAM.mif                                                            ; yes             ; User Memory Initialization File              ; C:/Users/sias/Desktop/CSLab/CPU/RAM.mif                                                            ;             ;
; RAM.vhd                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/sias/Desktop/CSLab/CPU/RAM.vhd                                                            ;             ;
; MBR.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd                                                            ;             ;
; ALU.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd                                                            ;             ;
; ACC.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/sias/Desktop/CSLab/CPU/ACC.vhd                                                            ;             ;
; CAR.vhd                                                            ; yes             ; User VHDL File                               ; C:/Users/sias/Desktop/CSLab/CPU/CAR.vhd                                                            ;             ;
; CONTROL_UNIT.vhd                                                   ; yes             ; User VHDL File                               ; C:/Users/sias/Desktop/CSLab/CPU/CONTROL_UNIT.vhd                                                   ;             ;
; ROM.mif                                                            ; yes             ; User Memory Initialization File              ; C:/Users/sias/Desktop/CSLab/CPU/ROM.mif                                                            ;             ;
; ROM.vhd                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/sias/Desktop/CSLab/CPU/ROM.vhd                                                            ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                           ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                    ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                              ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                           ;             ;
; aglobal221.inc                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                           ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                            ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                               ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                               ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                             ;             ;
; db/altsyncram_5kt3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_5kt3.tdf                                             ;             ;
; db/altsyncram_q4u2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                      ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv        ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                           ;             ;
; db/altsyncram_hlt3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_hlt3.tdf                                             ;             ;
; db/altsyncram_i2r2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_i2r2.tdf                                             ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                              ; altera_sld  ;
; db/ip/sldd5822a23/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                         ;             ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf                             ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                          ;             ;
; multcore.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc                             ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                             ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                             ;             ;
; db/mult_3at.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/sias/Desktop/CSLab/CPU/db/mult_3at.tdf                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 607                      ;
;                                             ;                          ;
; Total combinational functions               ; 577                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 221                      ;
;     -- 3 input functions                    ; 248                      ;
;     -- <=2 input functions                  ; 108                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 520                      ;
;     -- arithmetic mode                      ; 57                       ;
;                                             ;                          ;
; Total registers                             ; 263                      ;
;     -- Dedicated logic registers            ; 263                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 139                      ;
; Total memory bits                           ; 12800                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 301                      ;
; Total fan-out                               ; 4095                     ;
; Average fan-out                             ; 3.45                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |CPU                                                                                                                                    ; 577 (1)             ; 263 (0)                   ; 12800       ; 1            ; 1       ; 0         ; 139  ; 0            ; |CPU                                                                                                                                                                                                                                                                                                                                            ; CPU                               ; work         ;
;    |ACC:inst12|                                                                                                                         ; 3 (3)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ACC:inst12                                                                                                                                                                                                                                                                                                                                 ; ACC                               ; work         ;
;    |ALU:inst10|                                                                                                                         ; 87 (87)             ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CPU|ALU:inst10                                                                                                                                                                                                                                                                                                                                 ; ALU                               ; work         ;
;       |lpm_mult:Mult0|                                                                                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CPU|ALU:inst10|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                  ; lpm_mult                          ; work         ;
;          |mult_3at:auto_generated|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CPU|ALU:inst10|lpm_mult:Mult0|mult_3at:auto_generated                                                                                                                                                                                                                                                                                          ; mult_3at                          ; work         ;
;    |CAR:inst13|                                                                                                                         ; 19 (19)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|CAR:inst13                                                                                                                                                                                                                                                                                                                                 ; CAR                               ; work         ;
;    |CONTROL_UNIT:inst14|                                                                                                                ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|CONTROL_UNIT:inst14                                                                                                                                                                                                                                                                                                                        ; CONTROL_UNIT                      ; work         ;
;    |IR:inst1|                                                                                                                           ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|IR:inst1                                                                                                                                                                                                                                                                                                                                   ; IR                                ; work         ;
;    |MAR:inst4|                                                                                                                          ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MAR:inst4                                                                                                                                                                                                                                                                                                                                  ; MAR                               ; work         ;
;    |MBR:inst7|                                                                                                                          ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|MBR:inst7                                                                                                                                                                                                                                                                                                                                  ; MBR                               ; work         ;
;    |PC:inst2|                                                                                                                           ; 16 (16)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|PC:inst2                                                                                                                                                                                                                                                                                                                                   ; PC                                ; work         ;
;    |RAM:inst8|                                                                                                                          ; 57 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RAM:inst8                                                                                                                                                                                                                                                                                                                                  ; RAM                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 57 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RAM:inst8|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ; altsyncram                        ; work         ;
;          |altsyncram_hlt3:auto_generated|                                                                                               ; 57 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_hlt3                   ; work         ;
;             |altsyncram_i2r2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1                                                                                                                                                                                                                                       ; altsyncram_i2r2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 57 (35)             ; 37 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                         ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                      ; sld_rom_sr                        ; work         ;
;    |ROM:inst15|                                                                                                                         ; 107 (0)             ; 74 (0)                    ; 10752       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ROM:inst15                                                                                                                                                                                                                                                                                                                                 ; ROM                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 107 (0)             ; 74 (0)                    ; 10752       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ROM:inst15|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_5kt3:auto_generated|                                                                                               ; 107 (0)             ; 74 (0)                    ; 10752       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_5kt3                   ; work         ;
;             |altsyncram_q4u2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 10752       ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_q4u2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 107 (83)            ; 74 (65)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |bus_proxy:inst11|                                                                                                                   ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|bus_proxy:inst11                                                                                                                                                                                                                                                                                                                           ; bus_proxy                         ; work         ;
;    |bus_proxy:inst3|                                                                                                                    ; 11 (11)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|bus_proxy:inst3                                                                                                                                                                                                                                                                                                                            ; bus_proxy                         ; work         ;
;    |bus_proxy:inst5|                                                                                                                    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|bus_proxy:inst5                                                                                                                                                                                                                                                                                                                            ; bus_proxy                         ; work         ;
;    |bus_proxy:inst6|                                                                                                                    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|bus_proxy:inst6                                                                                                                                                                                                                                                                                                                            ; bus_proxy                         ; work         ;
;    |bus_proxy:inst9|                                                                                                                    ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|bus_proxy:inst9                                                                                                                                                                                                                                                                                                                            ; bus_proxy                         ; work         ;
;    |bus_proxy:inst|                                                                                                                     ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|bus_proxy:inst                                                                                                                                                                                                                                                                                                                             ; bus_proxy                         ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 170 (1)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 169 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 169 (0)             ; 112 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 169 (1)             ; 112 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 168 (0)             ; 106 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 168 (131)           ; 106 (78)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------+
; Name                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF     ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------+
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1|ALTSYNCRAM  ; AUTO ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048  ; RAM.mif ;
; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 256          ; 42           ; 256          ; 42           ; 10752 ; ROM.mif ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |CPU|RAM:inst8                                                                                                                                                                                                                                                           ; RAM.vhd         ;
; Altera ; ROM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |CPU|ROM:inst15                                                                                                                                                                                                                                                          ; ROM.vhd         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                          ;
+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                                                                           ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------+
; bus_proxy:inst9|output[7]                           ; bus_proxy:inst9|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst9|output[6]                           ; bus_proxy:inst9|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst9|output[5]                           ; bus_proxy:inst9|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst9|output[4]                           ; bus_proxy:inst9|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst9|output[3]                           ; bus_proxy:inst9|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst9|output[2]                           ; bus_proxy:inst9|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst9|output[1]                           ; bus_proxy:inst9|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst9|output[0]                           ; bus_proxy:inst9|output[7]                                                                                     ; yes                    ;
; ALU:inst10|ALU_BUF[7]                               ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[29] ; yes                    ;
; ALU:inst10|ALU_BUF[6]                               ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[29] ; yes                    ;
; ALU:inst10|ALU_BUF[5]                               ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[29] ; yes                    ;
; ALU:inst10|ALU_BUF[4]                               ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[29] ; yes                    ;
; ALU:inst10|ALU_BUF[3]                               ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[29] ; yes                    ;
; ALU:inst10|ALU_BUF[2]                               ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[29] ; yes                    ;
; ALU:inst10|ALU_BUF[1]                               ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[29] ; yes                    ;
; ALU:inst10|ALU_BUF[0]                               ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[29] ; yes                    ;
; ALU:inst10|MUL_BUF[7]                               ; ALU:inst10|Equal7                                                                                             ; yes                    ;
; ALU:inst10|MUL_BUF[6]                               ; ALU:inst10|Equal7                                                                                             ; yes                    ;
; ALU:inst10|MUL_BUF[5]                               ; ALU:inst10|Equal7                                                                                             ; yes                    ;
; ALU:inst10|MUL_BUF[4]                               ; ALU:inst10|Equal7                                                                                             ; yes                    ;
; ALU:inst10|MUL_BUF[3]                               ; ALU:inst10|Equal7                                                                                             ; yes                    ;
; ALU:inst10|MUL_BUF[2]                               ; ALU:inst10|Equal7                                                                                             ; yes                    ;
; ALU:inst10|MUL_BUF[1]                               ; ALU:inst10|Equal7                                                                                             ; yes                    ;
; ALU:inst10|MUL_BUF[0]                               ; ALU:inst10|Equal7                                                                                             ; yes                    ;
; MBR:inst7|MBR_REG[7]                                ; MBR:inst7|MBR_REG[7]                                                                                          ; yes                    ;
; MBR:inst7|MBR_REG[6]                                ; MBR:inst7|MBR_REG[7]                                                                                          ; yes                    ;
; MBR:inst7|MBR_REG[5]                                ; MBR:inst7|MBR_REG[7]                                                                                          ; yes                    ;
; MBR:inst7|MBR_REG[4]                                ; MBR:inst7|MBR_REG[7]                                                                                          ; yes                    ;
; MBR:inst7|MBR_REG[3]                                ; MBR:inst7|MBR_REG[7]                                                                                          ; yes                    ;
; MBR:inst7|MBR_REG[2]                                ; MBR:inst7|MBR_REG[7]                                                                                          ; yes                    ;
; MBR:inst7|MBR_REG[1]                                ; MBR:inst7|MBR_REG[7]                                                                                          ; yes                    ;
; MBR:inst7|MBR_REG[0]                                ; MBR:inst7|MBR_REG[7]                                                                                          ; yes                    ;
; PC:inst2|PC_OUT[7]                                  ; RST                                                                                                           ; yes                    ;
; PC:inst2|PC_OUT[6]                                  ; RST                                                                                                           ; yes                    ;
; PC:inst2|PC_OUT[5]                                  ; RST                                                                                                           ; yes                    ;
; PC:inst2|PC_OUT[4]                                  ; RST                                                                                                           ; yes                    ;
; PC:inst2|PC_OUT[3]                                  ; RST                                                                                                           ; yes                    ;
; PC:inst2|PC_OUT[2]                                  ; RST                                                                                                           ; yes                    ;
; PC:inst2|PC_OUT[1]                                  ; RST                                                                                                           ; yes                    ;
; PC:inst2|PC_OUT[0]                                  ; RST                                                                                                           ; yes                    ;
; bus_proxy:inst11|output[0]                          ; bus_proxy:inst11|output[7]                                                                                    ; yes                    ;
; bus_proxy:inst11|output[1]                          ; bus_proxy:inst11|output[7]                                                                                    ; yes                    ;
; bus_proxy:inst11|output[2]                          ; bus_proxy:inst11|output[7]                                                                                    ; yes                    ;
; bus_proxy:inst11|output[3]                          ; bus_proxy:inst11|output[7]                                                                                    ; yes                    ;
; bus_proxy:inst11|output[4]                          ; bus_proxy:inst11|output[7]                                                                                    ; yes                    ;
; bus_proxy:inst11|output[5]                          ; bus_proxy:inst11|output[7]                                                                                    ; yes                    ;
; bus_proxy:inst11|output[6]                          ; bus_proxy:inst11|output[7]                                                                                    ; yes                    ;
; bus_proxy:inst11|output[7]                          ; bus_proxy:inst11|output[7]                                                                                    ; yes                    ;
; bus_proxy:inst|output[7]                            ; bus_proxy:inst|output[7]                                                                                      ; yes                    ;
; bus_proxy:inst|output[6]                            ; bus_proxy:inst|output[7]                                                                                      ; yes                    ;
; bus_proxy:inst|output[5]                            ; bus_proxy:inst|output[7]                                                                                      ; yes                    ;
; bus_proxy:inst|output[4]                            ; bus_proxy:inst|output[7]                                                                                      ; yes                    ;
; bus_proxy:inst|output[3]                            ; bus_proxy:inst|output[7]                                                                                      ; yes                    ;
; bus_proxy:inst|output[2]                            ; bus_proxy:inst|output[7]                                                                                      ; yes                    ;
; bus_proxy:inst|output[1]                            ; bus_proxy:inst|output[7]                                                                                      ; yes                    ;
; bus_proxy:inst|output[0]                            ; bus_proxy:inst|output[7]                                                                                      ; yes                    ;
; bus_proxy:inst5|output[7]                           ; bus_proxy:inst5|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst5|output[6]                           ; bus_proxy:inst5|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst5|output[5]                           ; bus_proxy:inst5|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst5|output[4]                           ; bus_proxy:inst5|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst5|output[3]                           ; bus_proxy:inst5|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst5|output[2]                           ; bus_proxy:inst5|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst5|output[1]                           ; bus_proxy:inst5|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst5|output[0]                           ; bus_proxy:inst5|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst6|output[7]                           ; bus_proxy:inst6|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst6|output[6]                           ; bus_proxy:inst6|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst6|output[5]                           ; bus_proxy:inst6|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst6|output[4]                           ; bus_proxy:inst6|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst6|output[3]                           ; bus_proxy:inst6|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst6|output[2]                           ; bus_proxy:inst6|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst6|output[1]                           ; bus_proxy:inst6|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst6|output[0]                           ; bus_proxy:inst6|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst3|output[7]                           ; bus_proxy:inst3|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst3|output[6]                           ; bus_proxy:inst3|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst3|output[5]                           ; bus_proxy:inst3|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst3|output[4]                           ; bus_proxy:inst3|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst3|output[3]                           ; bus_proxy:inst3|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst3|output[2]                           ; bus_proxy:inst3|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst3|output[1]                           ; bus_proxy:inst3|output[7]                                                                                     ; yes                    ;
; bus_proxy:inst3|output[0]                           ; bus_proxy:inst3|output[7]                                                                                     ; yes                    ;
; Number of user-specified and inferred latches = 80  ;                                                                                                               ;                        ;
+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                     ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                                                                                             ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 263   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 48    ;
; Number of registers using Asynchronous Clear ; 118   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 189   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|CAR:inst13|CADDR[5]                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                     ;
; 3:1                ; 42 bits   ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; Yes        ; |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[31]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[1]  ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |CPU|ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 52 LEs               ; 16 LEs                 ; Yes        ; |CPU|RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]       ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |CPU|ALU:inst10|Add0                                                                                                                                                        ;
; 12:1               ; 6 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |CPU|ALU:inst10|RESULT[6]                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM:inst15|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; ROM                  ; Untyped                     ;
; WIDTH_A                            ; 42                   ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Signed Integer              ;
; WIDTHAD_B                          ; 1                    ; Signed Integer              ;
; NUMWORDS_B                         ; 0                    ; Signed Integer              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Signed Integer              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; ROM.mif              ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer              ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_5kt3      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:inst8|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                    ;
; WIDTH_A                            ; 8                    ; Signed Integer             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 1                    ; Signed Integer             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; RAM.mif              ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer             ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_hlt3      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ALU:inst10|lpm_mult:Mult0           ;
+------------------------------------------------+---------------+---------------------+
; Parameter Name                                 ; Value         ; Type                ;
+------------------------------------------------+---------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8             ; Untyped             ;
; LPM_WIDTHB                                     ; 8             ; Untyped             ;
; LPM_WIDTHP                                     ; 16            ; Untyped             ;
; LPM_WIDTHR                                     ; 16            ; Untyped             ;
; LPM_WIDTHS                                     ; 1             ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED      ; Untyped             ;
; LPM_PIPELINE                                   ; 0             ; Untyped             ;
; LATENCY                                        ; 0             ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped             ;
; USE_EAB                                        ; OFF           ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_3at      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped             ;
+------------------------------------------------+---------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                       ;
+-------------------------------------------+--------------------------------------------+
; Name                                      ; Value                                      ;
+-------------------------------------------+--------------------------------------------+
; Number of entity instances                ; 2                                          ;
; Entity Instance                           ; ROM:inst15|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                        ;
;     -- WIDTH_A                            ; 42                                         ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 0                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
; Entity Instance                           ; RAM:inst8|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                ;
;     -- WIDTH_A                            ; 8                                          ;
;     -- NUMWORDS_A                         ; 256                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                               ;
;     -- WIDTH_B                            ; 1                                          ;
;     -- NUMWORDS_B                         ; 0                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                     ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                               ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                       ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ;
+-------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                    ;
+---------------------------------------+---------------------------+
; Name                                  ; Value                     ;
+---------------------------------------+---------------------------+
; Number of entity instances            ; 1                         ;
; Entity Instance                       ; ALU:inst10|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                         ;
;     -- LPM_WIDTHB                     ; 8                         ;
;     -- LPM_WIDTHP                     ; 16                        ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                  ;
;     -- INPUT_A_IS_CONSTANT            ; NO                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                        ;
;     -- USE_EAB                        ; OFF                       ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                      ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                        ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                        ;
+---------------------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                              ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                        ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+
; 0              ; ROM0        ; 42    ; 256   ; Read/Write ; ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated ;
; 1              ; RAM0        ; 8     ; 256   ; Read/Write ; RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated  ;
+----------------+-------------+-------+-------+------------+---------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 193                         ;
; cycloneiii_ff         ; 151                         ;
;     CLR               ; 13                          ;
;     CLR SLD           ; 8                           ;
;     ENA               ; 58                          ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 24                          ;
;     ENA SCLR          ; 10                          ;
;     plain             ; 24                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 406                         ;
;     arith             ; 49                          ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 14                          ;
;     normal            ; 357                         ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 163                         ;
;         4 data inputs ; 160                         ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_ram_block  ; 50                          ;
;                       ;                             ;
; Max LUT depth         ; 9.70                        ;
; Average LUT depth     ; 2.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sun Dec 11 16:45:45 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file bus_proxy.vhd
    Info (12022): Found design unit 1: bus_proxy-behavi File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 13
    Info (12023): Found entity 1: bus_proxy File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: IR-BEHAVI File: C:/Users/sias/Desktop/CSLab/CPU/IR.vhd Line: 12
    Info (12023): Found entity 1: IR File: C:/Users/sias/Desktop/CSLab/CPU/IR.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file cpu.bdf
    Info (12023): Found entity 1: CPU
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-BEHAVI File: C:/Users/sias/Desktop/CSLab/CPU/PC.vhd Line: 13
    Info (12023): Found entity 1: PC File: C:/Users/sias/Desktop/CSLab/CPU/PC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mar.vhd
    Info (12022): Found design unit 1: MAR-BEHAVI File: C:/Users/sias/Desktop/CSLab/CPU/MAR.vhd Line: 12
    Info (12023): Found entity 1: MAR File: C:/Users/sias/Desktop/CSLab/CPU/MAR.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: C:/Users/sias/Desktop/CSLab/CPU/RAM.vhd Line: 55
    Info (12023): Found entity 1: RAM File: C:/Users/sias/Desktop/CSLab/CPU/RAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file mbr.vhd
    Info (12022): Found design unit 1: MBR-BEHAVI File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 14
    Info (12023): Found entity 1: MBR File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-BEHAVI File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 15
    Info (12023): Found entity 1: ALU File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file acc.vhd
    Info (12022): Found design unit 1: ACC-BEHAVI File: C:/Users/sias/Desktop/CSLab/CPU/ACC.vhd Line: 13
    Info (12023): Found entity 1: ACC File: C:/Users/sias/Desktop/CSLab/CPU/ACC.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file car.vhd
    Info (12022): Found design unit 1: CAR-BEHAVI File: C:/Users/sias/Desktop/CSLab/CPU/CAR.vhd Line: 15
    Info (12023): Found entity 1: CAR File: C:/Users/sias/Desktop/CSLab/CPU/CAR.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: CONTROL_UNIT-BEHAVI File: C:/Users/sias/Desktop/CSLab/CPU/CONTROL_UNIT.vhd Line: 15
    Info (12023): Found entity 1: CONTROL_UNIT File: C:/Users/sias/Desktop/CSLab/CPU/CONTROL_UNIT.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: rom-SYN File: C:/Users/sias/Desktop/CSLab/CPU/ROM.vhd Line: 53
    Info (12023): Found entity 1: ROM File: C:/Users/sias/Desktop/CSLab/CPU/ROM.vhd Line: 43
Info (12127): Elaborating entity "CPU" for the top level hierarchy
Info (12128): Elaborating entity "ACC" for hierarchy "ACC:inst12"
Info (12128): Elaborating entity "CONTROL_UNIT" for hierarchy "CONTROL_UNIT:inst14"
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:inst15"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM:inst15|altsyncram:altsyncram_component" File: C:/Users/sias/Desktop/CSLab/CPU/ROM.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "ROM:inst15|altsyncram:altsyncram_component" File: C:/Users/sias/Desktop/CSLab/CPU/ROM.vhd Line: 60
Info (12133): Instantiated megafunction "ROM:inst15|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sias/Desktop/CSLab/CPU/ROM.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ROM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "42"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ROM0"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5kt3.tdf
    Info (12023): Found entity 1: altsyncram_5kt3 File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_5kt3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5kt3" for hierarchy "ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q4u2.tdf
    Info (12023): Found entity 1: altsyncram_q4u2 File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_q4u2" for hierarchy "ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1" File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_5kt3.tdf Line: 35
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_5kt3.tdf Line: 36
Info (12130): Elaborated megafunction instantiation "ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_5kt3.tdf Line: 36
Info (12133): Instantiated megafunction "ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_5kt3.tdf Line: 36
    Info (12134): Parameter "CVALUE" = "000000000000000000000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380928816"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "6"
    Info (12134): Parameter "WIDTH_WORD" = "42"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "CAR" for hierarchy "CAR:inst13"
Warning (10492): VHDL Process Statement warning at CAR.vhd(20): signal "CLK" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/CAR.vhd Line: 20
Info (12128): Elaborating entity "IR" for hierarchy "IR:inst1"
Info (12128): Elaborating entity "bus_proxy" for hierarchy "bus_proxy:inst"
Warning (10492): VHDL Process Statement warning at BUS_PROXY.vhd(30): signal "input" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 30
Warning (10631): VHDL Process Statement warning at BUS_PROXY.vhd(24): inferring latch(es) for signal or variable "output", which holds its previous value in one or more paths through the process File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
Info (10041): Inferred latch for "output[0]" at BUS_PROXY.vhd(24) File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
Info (10041): Inferred latch for "output[1]" at BUS_PROXY.vhd(24) File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
Info (10041): Inferred latch for "output[2]" at BUS_PROXY.vhd(24) File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
Info (10041): Inferred latch for "output[3]" at BUS_PROXY.vhd(24) File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
Info (10041): Inferred latch for "output[4]" at BUS_PROXY.vhd(24) File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
Info (10041): Inferred latch for "output[5]" at BUS_PROXY.vhd(24) File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
Info (10041): Inferred latch for "output[6]" at BUS_PROXY.vhd(24) File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
Info (10041): Inferred latch for "output[7]" at BUS_PROXY.vhd(24) File: C:/Users/sias/Desktop/CSLab/CPU/BUS_PROXY.vhd Line: 24
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:inst10"
Warning (10492): VHDL Process Statement warning at ALU.vhd(21): signal "PEND" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 21
Warning (10492): VHDL Process Statement warning at ALU.vhd(25): signal "ALU_BUF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 25
Warning (10492): VHDL Process Statement warning at ALU.vhd(27): signal "ALU_BUF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 27
Warning (10492): VHDL Process Statement warning at ALU.vhd(29): signal "ALU_BUF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 29
Warning (10492): VHDL Process Statement warning at ALU.vhd(30): signal "MUL_BUF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 30
Warning (10492): VHDL Process Statement warning at ALU.vhd(32): signal "ALU_BUF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 32
Warning (10492): VHDL Process Statement warning at ALU.vhd(34): signal "ALU_BUF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 34
Warning (10492): VHDL Process Statement warning at ALU.vhd(38): signal "ALU_BUF" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 38
Warning (10631): VHDL Process Statement warning at ALU.vhd(19): inferring latch(es) for signal or variable "ALU_BUF", which holds its previous value in one or more paths through the process File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Warning (10631): VHDL Process Statement warning at ALU.vhd(19): inferring latch(es) for signal or variable "MUL_BUF", which holds its previous value in one or more paths through the process File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "MUL_BUF[0]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "MUL_BUF[1]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "MUL_BUF[2]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "MUL_BUF[3]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "MUL_BUF[4]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "MUL_BUF[5]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "MUL_BUF[6]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "MUL_BUF[7]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "ALU_BUF[0]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "ALU_BUF[1]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "ALU_BUF[2]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "ALU_BUF[3]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "ALU_BUF[4]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "ALU_BUF[5]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "ALU_BUF[6]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (10041): Inferred latch for "ALU_BUF[7]" at ALU.vhd(19) File: C:/Users/sias/Desktop/CSLab/CPU/ALU.vhd Line: 19
Info (12128): Elaborating entity "PC" for hierarchy "PC:inst2"
Warning (10492): VHDL Process Statement warning at PC.vhd(19): signal "PEND" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/PC.vhd Line: 19
Warning (10492): VHDL Process Statement warning at PC.vhd(26): signal "PROGRAM_COUNTER_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/PC.vhd Line: 26
Warning (10631): VHDL Process Statement warning at PC.vhd(16): inferring latch(es) for signal or variable "PC_OUT", which holds its previous value in one or more paths through the process File: C:/Users/sias/Desktop/CSLab/CPU/PC.vhd Line: 16
Info (10041): Inferred latch for "PC_OUT[0]" at PC.vhd(16) File: C:/Users/sias/Desktop/CSLab/CPU/PC.vhd Line: 16
Info (10041): Inferred latch for "PC_OUT[1]" at PC.vhd(16) File: C:/Users/sias/Desktop/CSLab/CPU/PC.vhd Line: 16
Info (10041): Inferred latch for "PC_OUT[2]" at PC.vhd(16) File: C:/Users/sias/Desktop/CSLab/CPU/PC.vhd Line: 16
Info (10041): Inferred latch for "PC_OUT[3]" at PC.vhd(16) File: C:/Users/sias/Desktop/CSLab/CPU/PC.vhd Line: 16
Info (10041): Inferred latch for "PC_OUT[4]" at PC.vhd(16) File: C:/Users/sias/Desktop/CSLab/CPU/PC.vhd Line: 16
Info (10041): Inferred latch for "PC_OUT[5]" at PC.vhd(16) File: C:/Users/sias/Desktop/CSLab/CPU/PC.vhd Line: 16
Info (10041): Inferred latch for "PC_OUT[6]" at PC.vhd(16) File: C:/Users/sias/Desktop/CSLab/CPU/PC.vhd Line: 16
Info (10041): Inferred latch for "PC_OUT[7]" at PC.vhd(16) File: C:/Users/sias/Desktop/CSLab/CPU/PC.vhd Line: 16
Info (12128): Elaborating entity "MAR" for hierarchy "MAR:inst4"
Warning (10492): VHDL Process Statement warning at MAR.vhd(20): signal "MAR_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/MAR.vhd Line: 20
Info (12128): Elaborating entity "MBR" for hierarchy "MBR:inst7"
Warning (10492): VHDL Process Statement warning at MBR.vhd(20): signal "MEM_OUT" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 20
Warning (10492): VHDL Process Statement warning at MBR.vhd(22): signal "MBR_IN" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 22
Warning (10492): VHDL Process Statement warning at MBR.vhd(24): signal "MBR_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 24
Warning (10492): VHDL Process Statement warning at MBR.vhd(25): signal "MBR_REG" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 25
Warning (10631): VHDL Process Statement warning at MBR.vhd(17): inferring latch(es) for signal or variable "MBR_REG", which holds its previous value in one or more paths through the process File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
Info (10041): Inferred latch for "MBR_REG[0]" at MBR.vhd(17) File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
Info (10041): Inferred latch for "MBR_REG[1]" at MBR.vhd(17) File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
Info (10041): Inferred latch for "MBR_REG[2]" at MBR.vhd(17) File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
Info (10041): Inferred latch for "MBR_REG[3]" at MBR.vhd(17) File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
Info (10041): Inferred latch for "MBR_REG[4]" at MBR.vhd(17) File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
Info (10041): Inferred latch for "MBR_REG[5]" at MBR.vhd(17) File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
Info (10041): Inferred latch for "MBR_REG[6]" at MBR.vhd(17) File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
Info (10041): Inferred latch for "MBR_REG[7]" at MBR.vhd(17) File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:inst8"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM:inst8|altsyncram:altsyncram_component" File: C:/Users/sias/Desktop/CSLab/CPU/RAM.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "RAM:inst8|altsyncram:altsyncram_component" File: C:/Users/sias/Desktop/CSLab/CPU/RAM.vhd Line: 62
Info (12133): Instantiated megafunction "RAM:inst8|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sias/Desktop/CSLab/CPU/RAM.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM0"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hlt3.tdf
    Info (12023): Found entity 1: altsyncram_hlt3 File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_hlt3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hlt3" for hierarchy "RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i2r2.tdf
    Info (12023): Found entity 1: altsyncram_i2r2 File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_i2r2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_i2r2" for hierarchy "RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|altsyncram_i2r2:altsyncram1" File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_hlt3.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_hlt3.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_hlt3.tdf Line: 38
Info (12133): Instantiated megafunction "RAM:inst8|altsyncram:altsyncram_component|altsyncram_hlt3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_hlt3.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1380011312"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.12.11.16:45:52 Progress: Loading sldd5822a23/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/sias/Desktop/CSLab/CPU/db/ip/sldd5822a23/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ALU:inst10|Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12130): Elaborated megafunction instantiation "ALU:inst10|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
Info (12133): Instantiated megafunction "ALU:inst10|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd Line: 687
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_3at.tdf
    Info (12023): Found entity 1: mult_3at File: C:/Users/sias/Desktop/CSLab/CPU/db/mult_3at.tdf Line: 29
Warning (13012): Latch MBR:inst7|MBR_REG[7] has unsafe behavior File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[18] File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf Line: 35
Warning (13012): Latch MBR:inst7|MBR_REG[6] has unsafe behavior File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[18] File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf Line: 35
Warning (13012): Latch MBR:inst7|MBR_REG[5] has unsafe behavior File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[18] File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf Line: 35
Warning (13012): Latch MBR:inst7|MBR_REG[4] has unsafe behavior File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[18] File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf Line: 35
Warning (13012): Latch MBR:inst7|MBR_REG[3] has unsafe behavior File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[18] File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf Line: 35
Warning (13012): Latch MBR:inst7|MBR_REG[2] has unsafe behavior File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[18] File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf Line: 35
Warning (13012): Latch MBR:inst7|MBR_REG[1] has unsafe behavior File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[18] File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf Line: 35
Warning (13012): Latch MBR:inst7|MBR_REG[0] has unsafe behavior File: C:/Users/sias/Desktop/CSLab/CPU/MBR.vhd Line: 17
    Warning (13013): Ports D and ENA on the latch are fed by the same signal ROM:inst15|altsyncram:altsyncram_component|altsyncram_5kt3:auto_generated|altsyncram_q4u2:altsyncram1|q_a[18] File: C:/Users/sias/Desktop/CSLab/CPU/db/altsyncram_q4u2.tdf Line: 35
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 830 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 130 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 635 logic cells
    Info (21064): Implemented 50 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 4849 megabytes
    Info: Processing ended: Sun Dec 11 16:45:57 2022
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:24


