module Par3_2(
	input [8:0]SW,
	
	output [7:4]LEDR,
	output [3:0]LEDR,
	output [4:0]LEDG
);

	
	wire Cin = SW[8];
	wire c1,c2,c3;
	full_adder f_a0(Cin,SW[7],SW[3],LEDG[0],c1);
	full_adder f_a1(c1,SW[6],SW[2],LEDG[1],c2);
	full_adder f_a2(c2,SW[5],SW[1],LEDG[2],c3);
	full_adder f_a3(c3,SW[4],SW[0],LEDG[3],LEDG[4]);
	

	
	
	
endmodule
	

module full_adder(
	input Ci,
	input A,
	input B,
	output s,Co
);

	assign s = A ^ B ^ Ci;
	assign Co = ((A^B)&Ci)|(A&B);
endmodule	
	

