static void F_1 ( void )\r\n{\r\nstruct V_1 V_2 ;\r\nV_3 = 0 ;\r\nif ( ! F_2 ( V_4 ) ) {\r\nreturn;\r\n}\r\nif ( F_3 ( V_4 , & V_5 ) ) {\r\nfprintf ( V_6 , L_1 ) ;\r\nreturn;\r\n}\r\nmemcpy ( & V_2 , & V_5 ,\r\nsizeof( struct V_1 ) ) ;\r\nV_2 . V_7 &= ~ ( V_8 | V_9 ) ;\r\nV_2 . V_10 [ V_11 ] = 1 ;\r\nV_2 . V_10 [ V_12 ] = 0 ;\r\nif ( F_4 ( V_4 , V_13 , & V_2 ) ) {\r\nfprintf ( V_6 , L_2 ) ;\r\nreturn;\r\n}\r\nV_3 = 1 ;\r\n}\r\nstatic void F_5 ( void )\r\n{\r\nif ( ! V_3 ) {\r\nreturn;\r\n}\r\nif ( F_4 ( V_4 , V_13 , & V_5 ) ) {\r\nfprintf ( V_6 , L_3 ) ;\r\n}\r\n}\r\nT_1 F_6 ( void )\r\n{\r\nT_1 V_14 ;\r\nV_15 = stdout ;\r\nF_1 () ;\r\nV_14 = F_7 ( & V_16 ) ;\r\nif ( F_8 ( V_14 ) ) {\r\nreturn ( V_14 ) ;\r\n}\r\nreturn ( V_17 ) ;\r\n}\r\nT_1 F_9 ( void )\r\n{\r\nF_5 () ;\r\nreturn ( V_17 ) ;\r\n}\r\nT_2 F_10 ( void )\r\n{\r\nreturn ( 0 ) ;\r\n}\r\nT_1\r\nF_11 ( const struct V_18 * V_19 ,\r\nT_3 * V_20 )\r\n{\r\nif ( ! V_19 || ! V_20 ) {\r\nreturn ( V_21 ) ;\r\n}\r\n* V_20 = NULL ;\r\nreturn ( V_17 ) ;\r\n}\r\nT_1\r\nF_12 ( struct V_22 * V_23 ,\r\nstruct V_22 * * V_24 )\r\n{\r\nif ( ! V_23 || ! V_24 ) {\r\nreturn ( V_21 ) ;\r\n}\r\n* V_24 = NULL ;\r\n#ifdef F_13\r\nF_14 ( V_23 , V_24 ) ;\r\nreturn ( V_17 ) ;\r\n#else\r\nreturn ( V_25 ) ;\r\n#endif\r\n}\r\nT_1\r\nF_15 ( struct V_22 * V_23 ,\r\nT_2 * V_26 ,\r\nT_4 * V_27 )\r\n{\r\nreturn ( V_28 ) ;\r\n}\r\nT_1 F_16 ( T_5 V_29 , T_4 V_30 , T_4 V_31 )\r\n{\r\nreturn ( V_17 ) ;\r\n}\r\nvoid F_17 ( void * V_32 )\r\n{\r\nV_15 = V_32 ;\r\n}\r\nvoid T_6 F_18 ( const char * V_33 , ... )\r\n{\r\nT_7 args ;\r\nT_5 V_34 ;\r\nV_34 = V_35 ;\r\nif ( V_34 & V_36 ) {\r\nif ( V_37 ) {\r\nva_start ( args , V_33 ) ;\r\nvfprintf ( V_37 , V_33 , args ) ;\r\nva_end ( args ) ;\r\n} else {\r\nV_34 |= V_38 ;\r\n}\r\n}\r\nif ( V_34 & V_38 ) {\r\nva_start ( args , V_33 ) ;\r\nvfprintf ( V_15 , V_33 , args ) ;\r\nva_end ( args ) ;\r\n}\r\n}\r\nvoid F_19 ( const char * V_33 , T_7 args )\r\n{\r\nT_5 V_34 ;\r\nchar V_39 [ V_40 ] ;\r\nvsnprintf ( V_39 , V_40 , V_33 , args ) ;\r\nV_34 = V_35 ;\r\nif ( V_34 & V_36 ) {\r\nif ( V_37 ) {\r\nfputs ( V_39 , V_37 ) ;\r\n} else {\r\nV_34 |= V_38 ;\r\n}\r\n}\r\nif ( V_34 & V_38 ) {\r\nfputs ( V_39 , V_15 ) ;\r\n}\r\n}\r\nT_1 F_20 ( char * V_39 , T_4 V_41 , T_4 * V_42 )\r\n{\r\nint V_43 ;\r\nT_4 V_44 ;\r\nfor ( V_44 = 0 ; ; V_44 ++ ) {\r\nif ( V_44 >= V_41 ) {\r\nreturn ( V_45 ) ;\r\n}\r\nif ( ( V_43 = getchar () ) == V_46 ) {\r\nreturn ( V_47 ) ;\r\n}\r\nif ( ! V_43 || V_43 == V_48 ) {\r\nbreak;\r\n}\r\nV_39 [ V_44 ] = ( char ) V_43 ;\r\n}\r\nV_39 [ V_44 ] = 0 ;\r\nif ( V_42 ) {\r\n* V_42 = V_44 ;\r\n}\r\nreturn ( V_17 ) ;\r\n}\r\nvoid * F_21 ( T_2 V_49 , T_8 V_50 )\r\n{\r\nreturn ( F_22 ( ( T_8 ) V_49 ) ) ;\r\n}\r\nvoid F_23 ( void * V_49 , T_8 V_50 )\r\n{\r\nreturn;\r\n}\r\nvoid * F_24 ( T_8 V_51 )\r\n{\r\nvoid * V_52 ;\r\nV_52 = ( void * ) malloc ( ( V_53 ) V_51 ) ;\r\nreturn ( V_52 ) ;\r\n}\r\nvoid * F_25 ( T_8 V_51 )\r\n{\r\nvoid * V_52 ;\r\nV_52 = ( void * ) calloc ( 1 , ( V_53 ) V_51 ) ;\r\nreturn ( V_52 ) ;\r\n}\r\nvoid F_26 ( void * V_52 )\r\n{\r\nfree ( V_52 ) ;\r\n}\r\nT_1\r\nF_27 ( T_4 V_54 ,\r\nT_4 V_55 , T_9 * V_56 )\r\n{\r\n* V_56 = ( T_9 ) 1 ;\r\nreturn ( V_17 ) ;\r\n}\r\nT_1 F_28 ( T_9 V_57 )\r\n{\r\nreturn ( V_17 ) ;\r\n}\r\nT_1 F_29 ( T_9 V_57 , T_4 V_58 , T_10 V_59 )\r\n{\r\nreturn ( V_17 ) ;\r\n}\r\nT_1 F_30 ( T_9 V_57 , T_4 V_58 )\r\n{\r\nreturn ( V_17 ) ;\r\n}\r\nT_1\r\nF_27 ( T_4 V_54 ,\r\nT_4 V_55 , T_9 * V_56 )\r\n{\r\nT_11 * V_60 ;\r\nif ( ! V_56 ) {\r\nreturn ( V_21 ) ;\r\n}\r\n#ifdef F_31\r\n{\r\nstatic int V_61 = 0 ;\r\nchar V_62 [ 32 ] ;\r\nsnprintf ( V_62 , sizeof( V_62 ) , L_4 ,\r\nV_61 ++ ) ;\r\nprintf ( L_5 , V_62 ) ;\r\nV_60 =\r\nF_32 ( V_62 , V_63 | V_64 , 0755 ,\r\nV_55 ) ;\r\nif ( ! V_60 ) {\r\nreturn ( V_65 ) ;\r\n}\r\nF_33 ( V_62 ) ;\r\n}\r\n#else\r\nV_60 = F_24 ( sizeof( T_11 ) ) ;\r\nif ( ! V_60 ) {\r\nreturn ( V_65 ) ;\r\n}\r\nif ( F_34 ( V_60 , 0 , V_55 ) == - 1 ) {\r\nF_26 ( V_60 ) ;\r\nreturn ( V_21 ) ;\r\n}\r\n#endif\r\n* V_56 = ( T_9 ) V_60 ;\r\nreturn ( V_17 ) ;\r\n}\r\nT_1 F_28 ( T_9 V_57 )\r\n{\r\nT_11 * V_60 = ( T_11 * ) V_57 ;\r\nif ( ! V_60 ) {\r\nreturn ( V_21 ) ;\r\n}\r\n#ifdef F_31\r\nif ( F_35 ( V_60 ) == - 1 ) {\r\nreturn ( V_21 ) ;\r\n}\r\n#else\r\nif ( F_36 ( V_60 ) == - 1 ) {\r\nreturn ( V_21 ) ;\r\n}\r\n#endif\r\nreturn ( V_17 ) ;\r\n}\r\nT_1\r\nF_29 ( T_9 V_57 , T_4 V_58 , T_10 V_66 )\r\n{\r\nT_1 V_14 = V_17 ;\r\nT_11 * V_60 = ( T_11 * ) V_57 ;\r\n#ifndef F_37\r\nstruct V_67 time ;\r\nint V_68 ;\r\n#endif\r\nif ( ! V_60 ) {\r\nreturn ( V_21 ) ;\r\n}\r\nswitch ( V_66 ) {\r\ncase 0 :\r\nif ( F_38 ( V_60 ) == - 1 ) {\r\nV_14 = ( V_69 ) ;\r\n}\r\nbreak;\r\ncase V_70 :\r\nif ( F_39 ( V_60 ) ) {\r\nV_14 = ( V_69 ) ;\r\n}\r\nbreak;\r\ndefault:\r\n#ifdef F_37\r\nwhile ( V_66 ) {\r\nif ( F_38 ( V_60 ) == 0 ) {\r\nreturn ( V_17 ) ;\r\n}\r\nif ( V_66 >= 10 ) {\r\nV_66 -= 10 ;\r\nF_40 ( 10 * V_71 ) ;\r\n} else {\r\nV_66 -- ;\r\nF_40 ( V_71 ) ;\r\n}\r\n}\r\nV_14 = ( V_69 ) ;\r\n#else\r\nif ( F_41 ( V_72 , & time ) == - 1 ) {\r\nperror ( L_6 ) ;\r\nreturn ( V_69 ) ;\r\n}\r\ntime . V_73 += ( V_66 / V_74 ) ;\r\ntime . V_75 +=\r\n( ( V_66 % V_74 ) * V_76 ) ;\r\nif ( time . V_75 >= V_77 ) {\r\ntime . V_73 += ( time . V_75 / V_77 ) ;\r\ntime . V_75 = ( time . V_75 % V_77 ) ;\r\n}\r\nwhile ( ( ( V_68 = F_42 ( V_60 , & time ) ) == - 1 )\r\n&& ( V_78 == V_79 ) ) {\r\ncontinue;\r\n}\r\nif ( V_68 != 0 ) {\r\nif ( V_78 != V_80 ) {\r\nperror ( L_7 ) ;\r\n}\r\nV_14 = ( V_69 ) ;\r\n}\r\n#endif\r\nbreak;\r\n}\r\nreturn ( V_14 ) ;\r\n}\r\nT_1 F_30 ( T_9 V_57 , T_4 V_58 )\r\n{\r\nT_11 * V_60 = ( T_11 * ) V_57 ;\r\nif ( ! V_60 ) {\r\nreturn ( V_21 ) ;\r\n}\r\nif ( F_43 ( V_60 ) == - 1 ) {\r\nreturn ( V_81 ) ;\r\n}\r\nreturn ( V_17 ) ;\r\n}\r\nT_1 F_7 ( T_12 * V_56 )\r\n{\r\nreturn ( F_27 ( 1 , 1 , V_56 ) ) ;\r\n}\r\nvoid F_44 ( T_12 V_57 )\r\n{\r\nF_28 ( V_57 ) ;\r\n}\r\nT_13 F_45 ( T_9 V_57 )\r\n{\r\nF_29 ( V_57 , 1 , 0xFFFF ) ;\r\nreturn ( 0 ) ;\r\n}\r\nvoid F_46 ( T_12 V_57 , T_13 V_34 )\r\n{\r\nF_30 ( V_57 , 1 ) ;\r\n}\r\nT_4\r\nF_47 ( T_4 V_82 ,\r\nT_14 V_83 ,\r\nvoid * V_84 )\r\n{\r\nreturn ( V_17 ) ;\r\n}\r\nT_1\r\nF_48 ( T_4 V_82 ,\r\nT_14 V_83 )\r\n{\r\nreturn ( V_17 ) ;\r\n}\r\nvoid F_49 ( T_4 V_85 )\r\n{\r\nif ( V_85 ) {\r\nF_40 ( V_85 ) ;\r\n}\r\n}\r\nvoid F_50 ( T_15 V_86 )\r\n{\r\nF_51 ( V_86 / V_74 ) ;\r\nF_40 ( ( V_86 % V_74 ) * V_71 ) ;\r\n}\r\nT_15 F_52 ( void )\r\n{\r\nstruct V_87 time ;\r\nF_53 ( & time , NULL ) ;\r\nreturn ( ( ( T_15 ) time . V_73 * V_88 ) +\r\n( ( T_15 ) time . V_89 * V_90 ) ) ;\r\n}\r\nT_1\r\nF_54 ( struct V_91 * V_92 ,\r\nT_4 V_93 , T_15 * V_94 , T_4 V_95 )\r\n{\r\n* V_94 = 0 ;\r\nreturn ( V_17 ) ;\r\n}\r\nT_1\r\nF_55 ( struct V_91 * V_92 ,\r\nT_4 V_93 , T_15 V_94 , T_4 V_95 )\r\n{\r\nreturn ( V_17 ) ;\r\n}\r\nT_1 F_56 ( T_16 V_96 , T_4 * V_94 , T_4 V_95 )\r\n{\r\nswitch ( V_95 ) {\r\ncase 8 :\r\n* V_94 = 0xFF ;\r\nbreak;\r\ncase 16 :\r\n* V_94 = 0xFFFF ;\r\nbreak;\r\ncase 32 :\r\n* V_94 = 0xFFFFFFFF ;\r\nbreak;\r\ndefault:\r\nreturn ( V_21 ) ;\r\n}\r\nreturn ( V_17 ) ;\r\n}\r\nT_1 F_57 ( T_16 V_96 , T_4 V_94 , T_4 V_95 )\r\n{\r\nreturn ( V_17 ) ;\r\n}\r\nT_1\r\nF_58 ( T_2 V_96 , T_15 * V_94 , T_4 V_95 )\r\n{\r\nswitch ( V_95 ) {\r\ncase 8 :\r\ncase 16 :\r\ncase 32 :\r\ncase 64 :\r\n* V_94 = 0 ;\r\nbreak;\r\ndefault:\r\nreturn ( V_21 ) ;\r\n}\r\nreturn ( V_17 ) ;\r\n}\r\nT_1\r\nF_59 ( T_2 V_96 , T_15 V_94 , T_4 V_95 )\r\n{\r\nreturn ( V_17 ) ;\r\n}\r\nT_5 F_60 ( void * V_97 , T_8 V_50 )\r\n{\r\nreturn ( TRUE ) ;\r\n}\r\nT_5 F_61 ( void * V_97 , T_8 V_50 )\r\n{\r\nreturn ( TRUE ) ;\r\n}\r\nT_1 F_62 ( T_4 V_98 , void * V_99 )\r\n{\r\nswitch ( V_98 ) {\r\ncase V_100 :\r\nbreak;\r\ncase V_101 :\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn ( V_17 ) ;\r\n}\r\nT_17 F_63 ( void )\r\n{\r\nT_18 V_102 ;\r\nV_102 = F_64 () ;\r\nreturn ( F_65 ( V_102 ) ) ;\r\n}\r\nT_1\r\nF_66 ( T_19 type ,\r\nT_20 V_98 , void * V_84 )\r\n{\r\nT_18 V_102 ;\r\nint V_103 ;\r\nV_103 =\r\nF_67 ( & V_102 , NULL , ( V_104 ) V_98 , V_84 ) ;\r\nif ( V_103 ) {\r\nF_18 ( L_8 ) ;\r\n}\r\nreturn ( 0 ) ;\r\n}\r\nT_17 F_63 ( void )\r\n{\r\nreturn ( 1 ) ;\r\n}\r\nT_1\r\nF_66 ( T_19 type ,\r\nT_20 V_98 , void * V_84 )\r\n{\r\nV_98 ( V_84 ) ;\r\nreturn ( V_17 ) ;\r\n}\r\nvoid F_68 ( void )\r\n{\r\nreturn;\r\n}
