

================================================================
== Vivado HLS Report for 'Softmax_layer'
================================================================
* Date:           Thu Aug 31 07:44:01 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 10.00 ns | 13.058 ns |   1.25 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1481|     1481| 19.339 us | 19.339 us |  1481|  1481|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |       12|       12|         1|          -|          -|    12|    no    |
        |- l_exp_sum_i3_l_j2  |     1300|     1300|        14|          9|          1|   144|    yes   |
        |- l_update_i4_l_j3   |      164|      164|        22|          1|          1|   144|    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 9, depth = 14
  * Pipeline-1: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 40
* Pipeline : 2
  Pipeline-0 : II = 9, D = 14, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
  Pipeline-1 : II = 1, D = 22, States = { 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 17 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 3 
17 --> 18 
18 --> 40 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 18 
40 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inp_sumRow = alloca [12 x float], align 16" [kernel.cpp:123]   --->   Operation 41 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 42 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:124]   --->   Operation 42 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%v52_0 = phi i4 [ 0, %0 ], [ %v52, %2 ]"   --->   Operation 43 'phi' 'v52_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.30ns)   --->   "%icmp_ln124 = icmp eq i4 %v52_0, -4" [kernel.cpp:124]   --->   Operation 44 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.73ns)   --->   "%v52 = add i4 %v52_0, 1" [kernel.cpp:124]   --->   Operation 46 'add' 'v52' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %.preheader10.preheader.preheader, label %2" [kernel.cpp:124]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i4 %v52_0 to i64" [kernel.cpp:125]   --->   Operation 48 'zext' 'zext_ln125' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%inp_sumRow_addr = getelementptr inbounds [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln125" [kernel.cpp:125]   --->   Operation 49 'getelementptr' 'inp_sumRow_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %inp_sumRow_addr, align 4" [kernel.cpp:125]   --->   Operation 50 'store' <Predicate = (!icmp_ln124)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:124]   --->   Operation 51 'br' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.76ns)   --->   "br label %.preheader10.preheader" [kernel.cpp:127]   --->   Operation 52 'br' <Predicate = (icmp_ln124)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 8.48>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ %add_ln127, %l_j2_end ], [ 0, %.preheader10.preheader.preheader ]" [kernel.cpp:127]   --->   Operation 53 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%i3_0 = phi i4 [ %select_ln130_1, %l_j2_end ], [ 0, %.preheader10.preheader.preheader ]" [kernel.cpp:130]   --->   Operation 54 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%j2_0 = phi i4 [ %j2, %l_j2_end ], [ 0, %.preheader10.preheader.preheader ]"   --->   Operation 55 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.55ns)   --->   "%icmp_ln127 = icmp eq i8 %indvar_flatten, -112" [kernel.cpp:127]   --->   Operation 56 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.91ns)   --->   "%add_ln127 = add i8 %indvar_flatten, 1" [kernel.cpp:127]   --->   Operation 57 'add' 'add_ln127' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %.preheader.preheader.preheader, label %l_j2_begin" [kernel.cpp:127]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.73ns)   --->   "%i3 = add i4 1, %i3_0" [kernel.cpp:127]   --->   Operation 59 'add' 'i3' <Predicate = (!icmp_ln127)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (1.30ns)   --->   "%icmp_ln128 = icmp eq i4 %j2_0, -4" [kernel.cpp:128]   --->   Operation 60 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln127)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (1.02ns)   --->   "%select_ln130 = select i1 %icmp_ln128, i4 0, i4 %j2_0" [kernel.cpp:130]   --->   Operation 61 'select' 'select_ln130' <Predicate = (!icmp_ln127)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (1.02ns)   --->   "%select_ln130_1 = select i1 %icmp_ln128, i4 %i3, i4 %i3_0" [kernel.cpp:130]   --->   Operation 62 'select' 'select_ln130_1' <Predicate = (!icmp_ln127)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i4 %select_ln130_1 to i2" [kernel.cpp:130]   --->   Operation 63 'trunc' 'trunc_ln130' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln130_1_mid2_v = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln130_1, i32 2, i32 3)" [kernel.cpp:130]   --->   Operation 64 'partselect' 'zext_ln130_1_mid2_v' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln130_1 = zext i2 %zext_ln130_1_mid2_v to i5" [kernel.cpp:130]   --->   Operation 65 'zext' 'zext_ln130_1' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %zext_ln130_1_mid2_v, i2 0)" [kernel.cpp:130]   --->   Operation 66 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln130_2 = zext i4 %tmp to i5" [kernel.cpp:130]   --->   Operation 67 'zext' 'zext_ln130_2' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln130 = sub i5 %zext_ln130_2, %zext_ln130_1" [kernel.cpp:130]   --->   Operation 68 'sub' 'sub_ln130' <Predicate = (!icmp_ln127)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln130_1 = trunc i4 %select_ln130 to i2" [kernel.cpp:130]   --->   Operation 69 'trunc' 'trunc_ln130_1' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_27 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln130, i32 2, i32 3)" [kernel.cpp:130]   --->   Operation 70 'partselect' 'tmp_27' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln130_4 = zext i2 %tmp_27 to i5" [kernel.cpp:130]   --->   Operation 71 'zext' 'zext_ln130_4' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln130 = add i5 %zext_ln130_4, %sub_ln130" [kernel.cpp:130]   --->   Operation 72 'add' 'add_ln130' <Predicate = (!icmp_ln127)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln130 = sext i5 %add_ln130 to i64" [kernel.cpp:130]   --->   Operation 73 'sext' 'sext_ln130' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%v49_0_0_addr = getelementptr [9 x float]* %v49_0_0, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 74 'getelementptr' 'v49_0_0_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%v49_0_1_addr = getelementptr [9 x float]* %v49_0_1, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 75 'getelementptr' 'v49_0_1_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%v49_0_2_addr = getelementptr [9 x float]* %v49_0_2, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 76 'getelementptr' 'v49_0_2_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%v49_0_3_addr = getelementptr [9 x float]* %v49_0_3, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 77 'getelementptr' 'v49_0_3_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%v49_1_0_addr = getelementptr [9 x float]* %v49_1_0, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 78 'getelementptr' 'v49_1_0_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%v49_1_1_addr = getelementptr [9 x float]* %v49_1_1, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 79 'getelementptr' 'v49_1_1_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%v49_1_2_addr = getelementptr [9 x float]* %v49_1_2, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 80 'getelementptr' 'v49_1_2_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%v49_1_3_addr = getelementptr [9 x float]* %v49_1_3, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 81 'getelementptr' 'v49_1_3_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%v49_2_0_addr = getelementptr [9 x float]* %v49_2_0, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 82 'getelementptr' 'v49_2_0_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%v49_2_1_addr = getelementptr [9 x float]* %v49_2_1, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 83 'getelementptr' 'v49_2_1_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%v49_2_2_addr = getelementptr [9 x float]* %v49_2_2, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 84 'getelementptr' 'v49_2_2_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%v49_2_3_addr = getelementptr [9 x float]* %v49_2_3, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 85 'getelementptr' 'v49_2_3_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%v49_3_0_addr = getelementptr [9 x float]* %v49_3_0, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 86 'getelementptr' 'v49_3_0_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%v49_3_1_addr = getelementptr [9 x float]* %v49_3_1, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 87 'getelementptr' 'v49_3_1_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%v49_3_2_addr = getelementptr [9 x float]* %v49_3_2, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 88 'getelementptr' 'v49_3_2_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%v49_3_3_addr = getelementptr [9 x float]* %v49_3_3, i64 0, i64 %sext_ln130" [kernel.cpp:130]   --->   Operation 89 'getelementptr' 'v49_3_3_addr' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (2.32ns)   --->   "%v49_0_0_load = load float* %v49_0_0_addr, align 4" [kernel.cpp:130]   --->   Operation 90 'load' 'v49_0_0_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 91 [2/2] (2.32ns)   --->   "%v49_0_1_load = load float* %v49_0_1_addr, align 4" [kernel.cpp:130]   --->   Operation 91 'load' 'v49_0_1_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 92 [2/2] (2.32ns)   --->   "%v49_0_2_load = load float* %v49_0_2_addr, align 4" [kernel.cpp:130]   --->   Operation 92 'load' 'v49_0_2_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 93 [2/2] (2.32ns)   --->   "%v49_0_3_load = load float* %v49_0_3_addr, align 4" [kernel.cpp:130]   --->   Operation 93 'load' 'v49_0_3_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 94 [2/2] (2.32ns)   --->   "%v49_1_0_load = load float* %v49_1_0_addr, align 4" [kernel.cpp:130]   --->   Operation 94 'load' 'v49_1_0_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 95 [2/2] (2.32ns)   --->   "%v49_1_1_load = load float* %v49_1_1_addr, align 4" [kernel.cpp:130]   --->   Operation 95 'load' 'v49_1_1_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 96 [2/2] (2.32ns)   --->   "%v49_1_2_load = load float* %v49_1_2_addr, align 4" [kernel.cpp:130]   --->   Operation 96 'load' 'v49_1_2_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 97 [2/2] (2.32ns)   --->   "%v49_1_3_load = load float* %v49_1_3_addr, align 4" [kernel.cpp:130]   --->   Operation 97 'load' 'v49_1_3_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 98 [2/2] (2.32ns)   --->   "%v49_2_0_load = load float* %v49_2_0_addr, align 4" [kernel.cpp:130]   --->   Operation 98 'load' 'v49_2_0_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 99 [2/2] (2.32ns)   --->   "%v49_2_1_load = load float* %v49_2_1_addr, align 4" [kernel.cpp:130]   --->   Operation 99 'load' 'v49_2_1_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 100 [2/2] (2.32ns)   --->   "%v49_2_2_load = load float* %v49_2_2_addr, align 4" [kernel.cpp:130]   --->   Operation 100 'load' 'v49_2_2_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 101 [2/2] (2.32ns)   --->   "%v49_2_3_load = load float* %v49_2_3_addr, align 4" [kernel.cpp:130]   --->   Operation 101 'load' 'v49_2_3_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 102 [2/2] (2.32ns)   --->   "%v49_3_0_load = load float* %v49_3_0_addr, align 4" [kernel.cpp:130]   --->   Operation 102 'load' 'v49_3_0_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 103 [2/2] (2.32ns)   --->   "%v49_3_1_load = load float* %v49_3_1_addr, align 4" [kernel.cpp:130]   --->   Operation 103 'load' 'v49_3_1_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 104 [2/2] (2.32ns)   --->   "%v49_3_2_load = load float* %v49_3_2_addr, align 4" [kernel.cpp:130]   --->   Operation 104 'load' 'v49_3_2_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 105 [2/2] (2.32ns)   --->   "%v49_3_3_load = load float* %v49_3_3_addr, align 4" [kernel.cpp:130]   --->   Operation 105 'load' 'v49_3_3_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 106 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln130_1, label %branch11 [
    i2 0, label %branch8
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [kernel.cpp:132]   --->   Operation 106 'switch' <Predicate = (!icmp_ln127 & trunc_ln130 == 2)> <Delay = 1.30>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "br label %l_j2_end" [kernel.cpp:132]   --->   Operation 107 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 2)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln130_1, label %branch756 [
    i2 0, label %branch453
    i2 1, label %branch554
    i2 -2, label %branch655
  ]" [kernel.cpp:132]   --->   Operation 108 'switch' <Predicate = (!icmp_ln127 & trunc_ln130 == 1)> <Delay = 1.30>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %l_j2_end" [kernel.cpp:132]   --->   Operation 109 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 1)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln130_1, label %branch335 [
    i2 0, label %branch032
    i2 1, label %branch133
    i2 -2, label %branch234
  ]" [kernel.cpp:132]   --->   Operation 110 'switch' <Predicate = (!icmp_ln127 & trunc_ln130 == 0)> <Delay = 1.30>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br label %l_j2_end" [kernel.cpp:132]   --->   Operation 111 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 0)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln130_1, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [kernel.cpp:132]   --->   Operation 112 'switch' <Predicate = (!icmp_ln127 & trunc_ln130 == 3)> <Delay = 1.30>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %l_j2_end" [kernel.cpp:132]   --->   Operation 113 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 3)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 13.0>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln130, i2 %trunc_ln130_1)" [kernel.cpp:130]   --->   Operation 114 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln130_3 = zext i4 %tmp_2 to i5" [kernel.cpp:130]   --->   Operation 115 'zext' 'zext_ln130_3' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 116 [1/2] (2.32ns)   --->   "%v49_0_0_load = load float* %v49_0_0_addr, align 4" [kernel.cpp:130]   --->   Operation 116 'load' 'v49_0_0_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 117 [1/2] (2.32ns)   --->   "%v49_0_1_load = load float* %v49_0_1_addr, align 4" [kernel.cpp:130]   --->   Operation 117 'load' 'v49_0_1_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 118 [1/2] (2.32ns)   --->   "%v49_0_2_load = load float* %v49_0_2_addr, align 4" [kernel.cpp:130]   --->   Operation 118 'load' 'v49_0_2_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 119 [1/2] (2.32ns)   --->   "%v49_0_3_load = load float* %v49_0_3_addr, align 4" [kernel.cpp:130]   --->   Operation 119 'load' 'v49_0_3_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 120 [1/2] (2.32ns)   --->   "%v49_1_0_load = load float* %v49_1_0_addr, align 4" [kernel.cpp:130]   --->   Operation 120 'load' 'v49_1_0_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 121 [1/2] (2.32ns)   --->   "%v49_1_1_load = load float* %v49_1_1_addr, align 4" [kernel.cpp:130]   --->   Operation 121 'load' 'v49_1_1_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 122 [1/2] (2.32ns)   --->   "%v49_1_2_load = load float* %v49_1_2_addr, align 4" [kernel.cpp:130]   --->   Operation 122 'load' 'v49_1_2_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 123 [1/2] (2.32ns)   --->   "%v49_1_3_load = load float* %v49_1_3_addr, align 4" [kernel.cpp:130]   --->   Operation 123 'load' 'v49_1_3_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 124 [1/2] (2.32ns)   --->   "%v49_2_0_load = load float* %v49_2_0_addr, align 4" [kernel.cpp:130]   --->   Operation 124 'load' 'v49_2_0_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 125 [1/2] (2.32ns)   --->   "%v49_2_1_load = load float* %v49_2_1_addr, align 4" [kernel.cpp:130]   --->   Operation 125 'load' 'v49_2_1_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 126 [1/2] (2.32ns)   --->   "%v49_2_2_load = load float* %v49_2_2_addr, align 4" [kernel.cpp:130]   --->   Operation 126 'load' 'v49_2_2_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 127 [1/2] (2.32ns)   --->   "%v49_2_3_load = load float* %v49_2_3_addr, align 4" [kernel.cpp:130]   --->   Operation 127 'load' 'v49_2_3_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 128 [1/2] (2.32ns)   --->   "%v49_3_0_load = load float* %v49_3_0_addr, align 4" [kernel.cpp:130]   --->   Operation 128 'load' 'v49_3_0_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 129 [1/2] (2.32ns)   --->   "%v49_3_1_load = load float* %v49_3_1_addr, align 4" [kernel.cpp:130]   --->   Operation 129 'load' 'v49_3_1_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 130 [1/2] (2.32ns)   --->   "%v49_3_2_load = load float* %v49_3_2_addr, align 4" [kernel.cpp:130]   --->   Operation 130 'load' 'v49_3_2_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 131 [1/2] (2.32ns)   --->   "%v49_3_3_load = load float* %v49_3_3_addr, align 4" [kernel.cpp:130]   --->   Operation 131 'load' 'v49_3_3_load' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 132 [1/1] (2.06ns)   --->   "%v55 = call float @_ssdm_op_Mux.ap_auto.16float.i5(float %v49_0_0_load, float %v49_0_1_load, float %v49_0_2_load, float %v49_0_3_load, float %v49_1_0_load, float %v49_1_1_load, float %v49_1_2_load, float %v49_1_3_load, float %v49_2_0_load, float %v49_2_1_load, float %v49_2_2_load, float %v49_2_3_load, float %v49_3_0_load, float %v49_3_1_load, float %v49_3_2_load, float %v49_3_3_load, i5 %zext_ln130_3)" [kernel.cpp:130]   --->   Operation 132 'mux' 'v55' <Predicate = (!icmp_ln127)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [8/8] (8.67ns)   --->   "%v57 = call float @llvm.exp.f32(float %v55) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131]   --->   Operation 133 'fexp' 'v57' <Predicate = (!icmp_ln127)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln130, label %branch3 [
    i2 0, label %branch0
    i2 1, label %branch1
    i2 -2, label %branch2
  ]" [kernel.cpp:132]   --->   Operation 134 'switch' <Predicate = (!icmp_ln127)> <Delay = 1.30>

State 5 <SV = 4> <Delay = 8.67>
ST_5 : Operation 135 [7/8] (8.67ns)   --->   "%v57 = call float @llvm.exp.f32(float %v55) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131]   --->   Operation 135 'fexp' 'v57' <Predicate = (!icmp_ln127)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.67>
ST_6 : Operation 136 [6/8] (8.67ns)   --->   "%v57 = call float @llvm.exp.f32(float %v55) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131]   --->   Operation 136 'fexp' 'v57' <Predicate = (!icmp_ln127)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.67>
ST_7 : Operation 137 [5/8] (8.67ns)   --->   "%v57 = call float @llvm.exp.f32(float %v55) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131]   --->   Operation 137 'fexp' 'v57' <Predicate = (!icmp_ln127)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.67>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i4 %select_ln130_1 to i64" [kernel.cpp:130]   --->   Operation 138 'zext' 'zext_ln130' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_8 : Operation 139 [4/8] (8.67ns)   --->   "%v57 = call float @llvm.exp.f32(float %v55) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131]   --->   Operation 139 'fexp' 'v57' <Predicate = (!icmp_ln127)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%inp_sumRow_addr_2 = getelementptr inbounds [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln130" [kernel.cpp:134]   --->   Operation 140 'getelementptr' 'inp_sumRow_addr_2' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_8 : Operation 141 [2/2] (2.32ns)   --->   "%v58 = load float* %inp_sumRow_addr_2, align 4" [kernel.cpp:134]   --->   Operation 141 'load' 'v58' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 9 <SV = 8> <Delay = 8.67>
ST_9 : Operation 142 [3/8] (8.67ns)   --->   "%v57 = call float @llvm.exp.f32(float %v55) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131]   --->   Operation 142 'fexp' 'v57' <Predicate = (!icmp_ln127)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 143 [1/2] (2.32ns)   --->   "%v58 = load float* %inp_sumRow_addr_2, align 4" [kernel.cpp:134]   --->   Operation 143 'load' 'v58' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>

State 10 <SV = 9> <Delay = 8.67>
ST_10 : Operation 144 [2/8] (8.67ns)   --->   "%v57 = call float @llvm.exp.f32(float %v55) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131]   --->   Operation 144 'fexp' 'v57' <Predicate = (!icmp_ln127)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.9>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @l_exp_sum_i3_l_j2_st)"   --->   Operation 145 'specloopname' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%empty_388 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)"   --->   Operation 146 'speclooptripcount' 'empty_388' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str17) nounwind" [kernel.cpp:128]   --->   Operation 147 'specloopname' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str17)" [kernel.cpp:128]   --->   Operation 148 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:129]   --->   Operation 149 'specpipeline' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_11 : Operation 150 [1/8] (8.67ns)   --->   "%v57 = call float @llvm.exp.f32(float %v55) nounwind" [/opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131]   --->   Operation 150 'fexp' 'v57' <Predicate = (!icmp_ln127)> <Delay = 8.67> <Core = "FExp_meddsp">   --->   Core 143 'FExp_meddsp' <Latency = 7> <II = 1> <Delay = 8.67> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_2_2_addr, align 4" [kernel.cpp:132]   --->   Operation 151 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 2 & trunc_ln130_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "br label %branch273" [kernel.cpp:132]   --->   Operation 152 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 2 & trunc_ln130_1 == 2)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_2_1_addr, align 4" [kernel.cpp:132]   --->   Operation 153 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 2 & trunc_ln130_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "br label %branch273" [kernel.cpp:132]   --->   Operation 154 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 2 & trunc_ln130_1 == 1)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_2_0_addr, align 4" [kernel.cpp:132]   --->   Operation 155 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 2 & trunc_ln130_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "br label %branch273" [kernel.cpp:132]   --->   Operation 156 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 2 & trunc_ln130_1 == 0)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_2_3_addr, align 4" [kernel.cpp:132]   --->   Operation 157 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 2 & trunc_ln130_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "br label %branch273" [kernel.cpp:132]   --->   Operation 158 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 2 & trunc_ln130_1 == 3)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_1_2_addr, align 4" [kernel.cpp:132]   --->   Operation 159 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 1 & trunc_ln130_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "br label %branch152" [kernel.cpp:132]   --->   Operation 160 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 1 & trunc_ln130_1 == 2)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_1_1_addr, align 4" [kernel.cpp:132]   --->   Operation 161 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 1 & trunc_ln130_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "br label %branch152" [kernel.cpp:132]   --->   Operation 162 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 1 & trunc_ln130_1 == 1)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_1_0_addr, align 4" [kernel.cpp:132]   --->   Operation 163 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 1 & trunc_ln130_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "br label %branch152" [kernel.cpp:132]   --->   Operation 164 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 1 & trunc_ln130_1 == 0)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_1_3_addr, align 4" [kernel.cpp:132]   --->   Operation 165 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 1 & trunc_ln130_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "br label %branch152" [kernel.cpp:132]   --->   Operation 166 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 1 & trunc_ln130_1 == 3)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_0_2_addr, align 4" [kernel.cpp:132]   --->   Operation 167 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 0 & trunc_ln130_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "br label %branch031" [kernel.cpp:132]   --->   Operation 168 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 0 & trunc_ln130_1 == 2)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_0_1_addr, align 4" [kernel.cpp:132]   --->   Operation 169 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 0 & trunc_ln130_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "br label %branch031" [kernel.cpp:132]   --->   Operation 170 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 0 & trunc_ln130_1 == 1)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_0_0_addr, align 4" [kernel.cpp:132]   --->   Operation 171 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 0 & trunc_ln130_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "br label %branch031" [kernel.cpp:132]   --->   Operation 172 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 0 & trunc_ln130_1 == 0)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_0_3_addr, align 4" [kernel.cpp:132]   --->   Operation 173 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 0 & trunc_ln130_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "br label %branch031" [kernel.cpp:132]   --->   Operation 174 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 0 & trunc_ln130_1 == 3)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_3_2_addr, align 4" [kernel.cpp:132]   --->   Operation 175 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 3 & trunc_ln130_1 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "br label %branch390" [kernel.cpp:132]   --->   Operation 176 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 3 & trunc_ln130_1 == 2)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_3_1_addr, align 4" [kernel.cpp:132]   --->   Operation 177 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 3 & trunc_ln130_1 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "br label %branch390" [kernel.cpp:132]   --->   Operation 178 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 3 & trunc_ln130_1 == 1)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_3_0_addr, align 4" [kernel.cpp:132]   --->   Operation 179 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 3 & trunc_ln130_1 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "br label %branch390" [kernel.cpp:132]   --->   Operation 180 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 3 & trunc_ln130_1 == 0)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (2.32ns)   --->   "store float %v57, float* %v49_3_3_addr, align 4" [kernel.cpp:132]   --->   Operation 181 'store' <Predicate = (!icmp_ln127 & trunc_ln130 == 3 & trunc_ln130_1 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "br label %branch390" [kernel.cpp:132]   --->   Operation 182 'br' <Predicate = (!icmp_ln127 & trunc_ln130 == 3 & trunc_ln130_1 == 3)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (1.73ns)   --->   "%j2 = add i4 %select_ln130, 1" [kernel.cpp:128]   --->   Operation 183 'add' 'j2' <Predicate = (!icmp_ln127)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 184 [5/5] (7.25ns)   --->   "%v59 = fadd float %v58, %v57" [kernel.cpp:135]   --->   Operation 184 'fadd' 'v59' <Predicate = (!icmp_ln127)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 185 [4/5] (7.25ns)   --->   "%v59 = fadd float %v58, %v57" [kernel.cpp:135]   --->   Operation 185 'fadd' 'v59' <Predicate = (!icmp_ln127)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 186 [3/5] (7.25ns)   --->   "%v59 = fadd float %v58, %v57" [kernel.cpp:135]   --->   Operation 186 'fadd' 'v59' <Predicate = (!icmp_ln127)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 187 [2/5] (7.25ns)   --->   "%v59 = fadd float %v58, %v57" [kernel.cpp:135]   --->   Operation 187 'fadd' 'v59' <Predicate = (!icmp_ln127)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 9.57>
ST_16 : Operation 188 [1/5] (7.25ns)   --->   "%v59 = fadd float %v58, %v57" [kernel.cpp:135]   --->   Operation 188 'fadd' 'v59' <Predicate = (!icmp_ln127)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 189 [1/1] (2.32ns)   --->   "store float %v59, float* %inp_sumRow_addr_2, align 4" [kernel.cpp:136]   --->   Operation 189 'store' <Predicate = (!icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_16 : Operation 190 [1/1] (0.00ns)   --->   "%empty_387 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str17, i32 %tmp_5)" [kernel.cpp:137]   --->   Operation 190 'specregionend' 'empty_387' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 191 [1/1] (0.00ns)   --->   "br label %.preheader10.preheader"   --->   Operation 191 'br' <Predicate = (!icmp_ln127)> <Delay = 0.00>

State 17 <SV = 3> <Delay = 1.76>
ST_17 : Operation 192 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [kernel.cpp:139]   --->   Operation 192 'br' <Predicate = true> <Delay = 1.76>

State 18 <SV = 4> <Delay = 8.48>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%indvar_flatten14 = phi i8 [ %add_ln139, %l_j3_end ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:139]   --->   Operation 193 'phi' 'indvar_flatten14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "%i4_0 = phi i4 [ %select_ln142_1, %l_j3_end ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:142]   --->   Operation 194 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "%j3_0 = phi i4 [ %j3, %l_j3_end ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 195 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (1.55ns)   --->   "%icmp_ln139 = icmp eq i8 %indvar_flatten14, -112" [kernel.cpp:139]   --->   Operation 196 'icmp' 'icmp_ln139' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/1] (1.91ns)   --->   "%add_ln139 = add i8 %indvar_flatten14, 1" [kernel.cpp:139]   --->   Operation 197 'add' 'add_ln139' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "br i1 %icmp_ln139, label %3, label %l_j3_begin" [kernel.cpp:139]   --->   Operation 198 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (1.73ns)   --->   "%i4 = add i4 1, %i4_0" [kernel.cpp:139]   --->   Operation 199 'add' 'i4' <Predicate = (!icmp_ln139)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (1.30ns)   --->   "%icmp_ln140 = icmp eq i4 %j3_0, -4" [kernel.cpp:140]   --->   Operation 200 'icmp' 'icmp_ln140' <Predicate = (!icmp_ln139)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/1] (1.02ns)   --->   "%select_ln142 = select i1 %icmp_ln140, i4 0, i4 %j3_0" [kernel.cpp:142]   --->   Operation 201 'select' 'select_ln142' <Predicate = (!icmp_ln139)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 202 [1/1] (1.02ns)   --->   "%select_ln142_1 = select i1 %icmp_ln140, i4 %i4, i4 %i4_0" [kernel.cpp:142]   --->   Operation 202 'select' 'select_ln142_1' <Predicate = (!icmp_ln139)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i4 %select_ln142_1 to i2" [kernel.cpp:142]   --->   Operation 203 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln142_2_mid2_v = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln142_1, i32 2, i32 3)" [kernel.cpp:142]   --->   Operation 204 'partselect' 'zext_ln142_2_mid2_v' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i2 %zext_ln142_2_mid2_v to i5" [kernel.cpp:142]   --->   Operation 205 'zext' 'zext_ln142_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %zext_ln142_2_mid2_v, i2 0)" [kernel.cpp:142]   --->   Operation 206 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i4 %tmp_s to i7" [kernel.cpp:142]   --->   Operation 207 'zext' 'zext_ln142_2' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln142_3 = zext i4 %tmp_s to i5" [kernel.cpp:142]   --->   Operation 208 'zext' 'zext_ln142_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln142 = sub i5 %zext_ln142_3, %zext_ln142_1" [kernel.cpp:142]   --->   Operation 209 'sub' 'sub_ln142' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_15 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %zext_ln142_2_mid2_v, i4 0)" [kernel.cpp:146]   --->   Operation 210 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %tmp_15 to i7" [kernel.cpp:146]   --->   Operation 211 'zext' 'zext_ln203' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i7 %zext_ln203, %zext_ln142_2" [kernel.cpp:146]   --->   Operation 212 'sub' 'sub_ln203' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str19)" [kernel.cpp:140]   --->   Operation 213 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i4 %select_ln142 to i7" [kernel.cpp:146]   --->   Operation 214 'zext' 'zext_ln203_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln203 = add i7 %sub_ln203, %zext_ln203_1" [kernel.cpp:146]   --->   Operation 215 'add' 'add_ln203' <Predicate = (!icmp_ln139)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "%trunc_ln142_1 = trunc i4 %select_ln142 to i2" [kernel.cpp:142]   --->   Operation 216 'trunc' 'trunc_ln142_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_28 = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %select_ln142, i32 2, i32 3)" [kernel.cpp:142]   --->   Operation 217 'partselect' 'tmp_28' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln142_5 = zext i2 %tmp_28 to i5" [kernel.cpp:142]   --->   Operation 218 'zext' 'zext_ln142_5' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln142 = add i5 %sub_ln142, %zext_ln142_5" [kernel.cpp:142]   --->   Operation 219 'add' 'add_ln142' <Predicate = (!icmp_ln139)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i5 %add_ln142 to i64" [kernel.cpp:142]   --->   Operation 220 'sext' 'sext_ln142' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 221 [1/1] (0.00ns)   --->   "%v49_0_0_addr_1 = getelementptr [9 x float]* %v49_0_0, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 221 'getelementptr' 'v49_0_0_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "%v49_0_1_addr_1 = getelementptr [9 x float]* %v49_0_1, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 222 'getelementptr' 'v49_0_1_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.00ns)   --->   "%v49_0_2_addr_1 = getelementptr [9 x float]* %v49_0_2, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 223 'getelementptr' 'v49_0_2_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "%v49_0_3_addr_1 = getelementptr [9 x float]* %v49_0_3, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 224 'getelementptr' 'v49_0_3_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.00ns)   --->   "%v49_1_0_addr_1 = getelementptr [9 x float]* %v49_1_0, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 225 'getelementptr' 'v49_1_0_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "%v49_1_1_addr_1 = getelementptr [9 x float]* %v49_1_1, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 226 'getelementptr' 'v49_1_1_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "%v49_1_2_addr_1 = getelementptr [9 x float]* %v49_1_2, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 227 'getelementptr' 'v49_1_2_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "%v49_1_3_addr_1 = getelementptr [9 x float]* %v49_1_3, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 228 'getelementptr' 'v49_1_3_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 229 [1/1] (0.00ns)   --->   "%v49_2_0_addr_1 = getelementptr [9 x float]* %v49_2_0, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 229 'getelementptr' 'v49_2_0_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 230 [1/1] (0.00ns)   --->   "%v49_2_1_addr_1 = getelementptr [9 x float]* %v49_2_1, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 230 'getelementptr' 'v49_2_1_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 231 [1/1] (0.00ns)   --->   "%v49_2_2_addr_1 = getelementptr [9 x float]* %v49_2_2, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 231 'getelementptr' 'v49_2_2_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 232 [1/1] (0.00ns)   --->   "%v49_2_3_addr_1 = getelementptr [9 x float]* %v49_2_3, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 232 'getelementptr' 'v49_2_3_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 233 [1/1] (0.00ns)   --->   "%v49_3_0_addr_1 = getelementptr [9 x float]* %v49_3_0, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 233 'getelementptr' 'v49_3_0_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 234 [1/1] (0.00ns)   --->   "%v49_3_1_addr_1 = getelementptr [9 x float]* %v49_3_1, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 234 'getelementptr' 'v49_3_1_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 235 [1/1] (0.00ns)   --->   "%v49_3_2_addr_1 = getelementptr [9 x float]* %v49_3_2, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 235 'getelementptr' 'v49_3_2_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 236 [1/1] (0.00ns)   --->   "%v49_3_3_addr_1 = getelementptr [9 x float]* %v49_3_3, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 236 'getelementptr' 'v49_3_3_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 237 [2/2] (2.32ns)   --->   "%v49_0_0_load_1 = load float* %v49_0_0_addr_1, align 4" [kernel.cpp:142]   --->   Operation 237 'load' 'v49_0_0_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 238 [2/2] (2.32ns)   --->   "%v49_0_1_load_1 = load float* %v49_0_1_addr_1, align 4" [kernel.cpp:142]   --->   Operation 238 'load' 'v49_0_1_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 239 [2/2] (2.32ns)   --->   "%v49_0_2_load_1 = load float* %v49_0_2_addr_1, align 4" [kernel.cpp:142]   --->   Operation 239 'load' 'v49_0_2_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 240 [2/2] (2.32ns)   --->   "%v49_0_3_load_1 = load float* %v49_0_3_addr_1, align 4" [kernel.cpp:142]   --->   Operation 240 'load' 'v49_0_3_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 241 [2/2] (2.32ns)   --->   "%v49_1_0_load_1 = load float* %v49_1_0_addr_1, align 4" [kernel.cpp:142]   --->   Operation 241 'load' 'v49_1_0_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 242 [2/2] (2.32ns)   --->   "%v49_1_1_load_1 = load float* %v49_1_1_addr_1, align 4" [kernel.cpp:142]   --->   Operation 242 'load' 'v49_1_1_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 243 [2/2] (2.32ns)   --->   "%v49_1_2_load_1 = load float* %v49_1_2_addr_1, align 4" [kernel.cpp:142]   --->   Operation 243 'load' 'v49_1_2_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 244 [2/2] (2.32ns)   --->   "%v49_1_3_load_1 = load float* %v49_1_3_addr_1, align 4" [kernel.cpp:142]   --->   Operation 244 'load' 'v49_1_3_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 245 [2/2] (2.32ns)   --->   "%v49_2_0_load_1 = load float* %v49_2_0_addr_1, align 4" [kernel.cpp:142]   --->   Operation 245 'load' 'v49_2_0_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 246 [2/2] (2.32ns)   --->   "%v49_2_1_load_1 = load float* %v49_2_1_addr_1, align 4" [kernel.cpp:142]   --->   Operation 246 'load' 'v49_2_1_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 247 [2/2] (2.32ns)   --->   "%v49_2_2_load_1 = load float* %v49_2_2_addr_1, align 4" [kernel.cpp:142]   --->   Operation 247 'load' 'v49_2_2_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 248 [2/2] (2.32ns)   --->   "%v49_2_3_load_1 = load float* %v49_2_3_addr_1, align 4" [kernel.cpp:142]   --->   Operation 248 'load' 'v49_2_3_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 249 [2/2] (2.32ns)   --->   "%v49_3_0_load_1 = load float* %v49_3_0_addr_1, align 4" [kernel.cpp:142]   --->   Operation 249 'load' 'v49_3_0_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 250 [2/2] (2.32ns)   --->   "%v49_3_1_load_1 = load float* %v49_3_1_addr_1, align 4" [kernel.cpp:142]   --->   Operation 250 'load' 'v49_3_1_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 251 [2/2] (2.32ns)   --->   "%v49_3_2_load_1 = load float* %v49_3_2_addr_1, align 4" [kernel.cpp:142]   --->   Operation 251 'load' 'v49_3_2_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 252 [2/2] (2.32ns)   --->   "%v49_3_3_load_1 = load float* %v49_3_3_addr_1, align 4" [kernel.cpp:142]   --->   Operation 252 'load' 'v49_3_3_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_18 : Operation 253 [1/1] (0.00ns)   --->   "%empty_389 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str19, i32 %tmp_6)" [kernel.cpp:147]   --->   Operation 253 'specregionend' 'empty_389' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_18 : Operation 254 [1/1] (1.73ns)   --->   "%j3 = add i4 %select_ln142, 1" [kernel.cpp:140]   --->   Operation 254 'add' 'j3' <Predicate = (!icmp_ln139)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 255 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 255 'br' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 4.38>
ST_19 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i4 %select_ln142_1 to i64" [kernel.cpp:142]   --->   Operation 256 'zext' 'zext_ln142' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_19 : Operation 257 [1/1] (0.00ns)   --->   "%inp_sumRow_addr_1 = getelementptr [12 x float]* %inp_sumRow, i64 0, i64 %zext_ln142" [kernel.cpp:143]   --->   Operation 257 'getelementptr' 'inp_sumRow_addr_1' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_19 : Operation 258 [2/2] (2.32ns)   --->   "%inp_sumRow_load = load float* %inp_sumRow_addr_1, align 4" [kernel.cpp:142]   --->   Operation 258 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln142, i2 %trunc_ln142_1)" [kernel.cpp:142]   --->   Operation 259 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_19 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln142_4 = zext i4 %tmp_3 to i5" [kernel.cpp:142]   --->   Operation 260 'zext' 'zext_ln142_4' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_19 : Operation 261 [1/2] (2.32ns)   --->   "%v49_0_0_load_1 = load float* %v49_0_0_addr_1, align 4" [kernel.cpp:142]   --->   Operation 261 'load' 'v49_0_0_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 262 [1/2] (2.32ns)   --->   "%v49_0_1_load_1 = load float* %v49_0_1_addr_1, align 4" [kernel.cpp:142]   --->   Operation 262 'load' 'v49_0_1_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 263 [1/2] (2.32ns)   --->   "%v49_0_2_load_1 = load float* %v49_0_2_addr_1, align 4" [kernel.cpp:142]   --->   Operation 263 'load' 'v49_0_2_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 264 [1/2] (2.32ns)   --->   "%v49_0_3_load_1 = load float* %v49_0_3_addr_1, align 4" [kernel.cpp:142]   --->   Operation 264 'load' 'v49_0_3_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 265 [1/2] (2.32ns)   --->   "%v49_1_0_load_1 = load float* %v49_1_0_addr_1, align 4" [kernel.cpp:142]   --->   Operation 265 'load' 'v49_1_0_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 266 [1/2] (2.32ns)   --->   "%v49_1_1_load_1 = load float* %v49_1_1_addr_1, align 4" [kernel.cpp:142]   --->   Operation 266 'load' 'v49_1_1_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 267 [1/2] (2.32ns)   --->   "%v49_1_2_load_1 = load float* %v49_1_2_addr_1, align 4" [kernel.cpp:142]   --->   Operation 267 'load' 'v49_1_2_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 268 [1/2] (2.32ns)   --->   "%v49_1_3_load_1 = load float* %v49_1_3_addr_1, align 4" [kernel.cpp:142]   --->   Operation 268 'load' 'v49_1_3_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 269 [1/2] (2.32ns)   --->   "%v49_2_0_load_1 = load float* %v49_2_0_addr_1, align 4" [kernel.cpp:142]   --->   Operation 269 'load' 'v49_2_0_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 270 [1/2] (2.32ns)   --->   "%v49_2_1_load_1 = load float* %v49_2_1_addr_1, align 4" [kernel.cpp:142]   --->   Operation 270 'load' 'v49_2_1_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 271 [1/2] (2.32ns)   --->   "%v49_2_2_load_1 = load float* %v49_2_2_addr_1, align 4" [kernel.cpp:142]   --->   Operation 271 'load' 'v49_2_2_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 272 [1/2] (2.32ns)   --->   "%v49_2_3_load_1 = load float* %v49_2_3_addr_1, align 4" [kernel.cpp:142]   --->   Operation 272 'load' 'v49_2_3_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 273 [1/2] (2.32ns)   --->   "%v49_3_0_load_1 = load float* %v49_3_0_addr_1, align 4" [kernel.cpp:142]   --->   Operation 273 'load' 'v49_3_0_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 274 [1/2] (2.32ns)   --->   "%v49_3_1_load_1 = load float* %v49_3_1_addr_1, align 4" [kernel.cpp:142]   --->   Operation 274 'load' 'v49_3_1_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 275 [1/2] (2.32ns)   --->   "%v49_3_2_load_1 = load float* %v49_3_2_addr_1, align 4" [kernel.cpp:142]   --->   Operation 275 'load' 'v49_3_2_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 276 [1/2] (2.32ns)   --->   "%v49_3_3_load_1 = load float* %v49_3_3_addr_1, align 4" [kernel.cpp:142]   --->   Operation 276 'load' 'v49_3_3_load_1' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_19 : Operation 277 [1/1] (2.06ns)   --->   "%v62 = call float @_ssdm_op_Mux.ap_auto.16float.i5(float %v49_0_0_load_1, float %v49_0_1_load_1, float %v49_0_2_load_1, float %v49_0_3_load_1, float %v49_1_0_load_1, float %v49_1_1_load_1, float %v49_1_2_load_1, float %v49_1_3_load_1, float %v49_2_0_load_1, float %v49_2_1_load_1, float %v49_2_2_load_1, float %v49_2_3_load_1, float %v49_3_0_load_1, float %v49_3_1_load_1, float %v49_3_2_load_1, float %v49_3_3_load_1, i5 %zext_ln142_4)" [kernel.cpp:142]   --->   Operation 277 'mux' 'v62' <Predicate = (!icmp_ln139)> <Delay = 2.06> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 278 [1/1] (1.30ns)   --->   "switch i2 %trunc_ln142, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [kernel.cpp:146]   --->   Operation 278 'switch' <Predicate = (!icmp_ln139)> <Delay = 1.30>

State 20 <SV = 6> <Delay = 8.39>
ST_20 : Operation 279 [1/2] (2.32ns)   --->   "%inp_sumRow_load = load float* %inp_sumRow_addr_1, align 4" [kernel.cpp:142]   --->   Operation 279 'load' 'inp_sumRow_load' <Predicate = (!icmp_ln139)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_20 : Operation 280 [16/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 280 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 7> <Delay = 6.07>
ST_21 : Operation 281 [15/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 281 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 8> <Delay = 6.07>
ST_22 : Operation 282 [14/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 282 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 9> <Delay = 6.07>
ST_23 : Operation 283 [13/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 283 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 10> <Delay = 6.07>
ST_24 : Operation 284 [12/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 284 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 11> <Delay = 6.07>
ST_25 : Operation 285 [11/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 285 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 12> <Delay = 6.07>
ST_26 : Operation 286 [10/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 286 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 13> <Delay = 6.07>
ST_27 : Operation 287 [9/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 287 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 14> <Delay = 6.07>
ST_28 : Operation 288 [8/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 288 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 15> <Delay = 6.07>
ST_29 : Operation 289 [7/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 289 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 16> <Delay = 6.07>
ST_30 : Operation 290 [6/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 290 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 17> <Delay = 6.07>
ST_31 : Operation 291 [5/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 291 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 18> <Delay = 6.07>
ST_32 : Operation 292 [4/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 292 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 19> <Delay = 6.07>
ST_33 : Operation 293 [3/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 293 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 20> <Delay = 6.07>
ST_34 : Operation 294 [2/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 294 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 21> <Delay = 6.07>
ST_35 : Operation 295 [1/16] (6.07ns)   --->   "%v64 = fdiv float %v62, %inp_sumRow_load" [kernel.cpp:144]   --->   Operation 295 'fdiv' 'v64' <Predicate = (!icmp_ln139)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 22> <Delay = 4.43>
ST_36 : Operation 296 [2/2] (4.43ns)   --->   "%d_assign = fpext float %v64 to double" [kernel.cpp:145]   --->   Operation 296 'fpext' 'd_assign' <Predicate = (!icmp_ln139)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 37 <SV = 23> <Delay = 8.67>
ST_37 : Operation 297 [1/2] (4.43ns)   --->   "%d_assign = fpext float %v64 to double" [kernel.cpp:145]   --->   Operation 297 'fpext' 'd_assign' <Predicate = (!icmp_ln139)> <Delay = 4.43> <Core = "Float2Double">   --->   Core 114 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 298 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %d_assign to i64" [kernel.cpp:145]   --->   Operation 298 'bitcast' 'ireg_V' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_37 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln556 = trunc i64 %ireg_V to i63" [kernel.cpp:145]   --->   Operation 299 'trunc' 'trunc_ln556' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_37 : Operation 300 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [kernel.cpp:145]   --->   Operation 300 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_37 : Operation 301 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [kernel.cpp:145]   --->   Operation 301 'partselect' 'exp_tmp_V' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_37 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln461 = zext i11 %exp_tmp_V to i12" [kernel.cpp:145]   --->   Operation 302 'zext' 'zext_ln461' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_37 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg_V to i52" [kernel.cpp:145]   --->   Operation 303 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_37 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_7 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %trunc_ln565)" [kernel.cpp:145]   --->   Operation 304 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_37 : Operation 305 [1/1] (0.00ns)   --->   "%p_Result_67 = zext i53 %tmp_7 to i54" [kernel.cpp:145]   --->   Operation 305 'zext' 'p_Result_67' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_37 : Operation 306 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_67" [kernel.cpp:145]   --->   Operation 306 'sub' 'man_V_1' <Predicate = (!icmp_ln139)> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 307 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %p_Result_67" [kernel.cpp:145]   --->   Operation 307 'select' 'man_V_2' <Predicate = (!icmp_ln139)> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 308 [1/1] (2.78ns)   --->   "%icmp_ln571 = icmp eq i63 %trunc_ln556, 0" [kernel.cpp:145]   --->   Operation 308 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln139)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 309 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %zext_ln461" [kernel.cpp:145]   --->   Operation 309 'sub' 'F2' <Predicate = (!icmp_ln139)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 310 [1/1] (1.99ns)   --->   "%icmp_ln581 = icmp sgt i12 %F2, 16" [kernel.cpp:145]   --->   Operation 310 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln139)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 311 [1/1] (1.54ns)   --->   "%add_ln581 = add i12 -16, %F2" [kernel.cpp:145]   --->   Operation 311 'add' 'add_ln581' <Predicate = (!icmp_ln139)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 312 [1/1] (1.54ns)   --->   "%sub_ln581 = sub i12 16, %F2" [kernel.cpp:145]   --->   Operation 312 'sub' 'sub_ln581' <Predicate = (!icmp_ln139)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 313 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581" [kernel.cpp:145]   --->   Operation 313 'select' 'sh_amt' <Predicate = (!icmp_ln139)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 314 [1/1] (1.99ns)   --->   "%icmp_ln582 = icmp eq i12 %F2, 16" [kernel.cpp:145]   --->   Operation 314 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln139)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 315 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2 to i24" [kernel.cpp:145]   --->   Operation 315 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln139)> <Delay = 0.00>

State 38 <SV = 24> <Delay = 7.59>
ST_38 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt to i32" [kernel.cpp:145]   --->   Operation 316 'sext' 'sext_ln581' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_38 : Operation 317 [1/1] (1.99ns)   --->   "%icmp_ln585 = icmp ult i12 %sh_amt, 54" [kernel.cpp:145]   --->   Operation 317 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln139)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 318 [1/1] (1.99ns)   --->   "%icmp_ln603 = icmp ult i12 %sh_amt, 24" [kernel.cpp:145]   --->   Operation 318 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln139)> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%zext_ln586 = zext i32 %sext_ln581 to i54" [kernel.cpp:145]   --->   Operation 319 'zext' 'zext_ln586' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_38 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, %zext_ln586" [kernel.cpp:145]   --->   Operation 320 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586 to i24" [kernel.cpp:145]   --->   Operation 321 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_38 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%bitcast_ln696 = bitcast float %v64 to i32" [kernel.cpp:145]   --->   Operation 322 'bitcast' 'bitcast_ln696' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_38 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %bitcast_ln696, i32 31)" [kernel.cpp:145]   --->   Operation 323 'bitselect' 'tmp_30' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_38 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln588 = select i1 %tmp_30, i24 -1, i24 0" [kernel.cpp:145]   --->   Operation 324 'select' 'select_ln588' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln571 = xor i1 %icmp_ln571, true" [kernel.cpp:145]   --->   Operation 325 'xor' 'xor_ln571' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln582 = and i1 %icmp_ln582, %xor_ln571" [kernel.cpp:145]   --->   Operation 326 'and' 'and_ln582' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%select_ln582 = select i1 %and_ln582, i24 %trunc_ln583, i24 0" [kernel.cpp:145]   --->   Operation 327 'select' 'select_ln582' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 328 [1/1] (0.97ns)   --->   "%or_ln582 = or i1 %icmp_ln571, %icmp_ln582" [kernel.cpp:145]   --->   Operation 328 'or' 'or_ln582' <Predicate = (!icmp_ln139)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, true" [kernel.cpp:145]   --->   Operation 329 'xor' 'xor_ln582' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 330 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, %xor_ln582" [kernel.cpp:145]   --->   Operation 330 'and' 'and_ln581' <Predicate = (!icmp_ln139)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%xor_ln585 = xor i1 %icmp_ln585, true" [kernel.cpp:145]   --->   Operation 331 'xor' 'xor_ln585' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node select_ln585)   --->   "%and_ln585 = and i1 %and_ln581, %xor_ln585" [kernel.cpp:145]   --->   Operation 332 'and' 'and_ln585' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 333 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln585 = select i1 %and_ln585, i24 %select_ln588, i24 %select_ln582" [kernel.cpp:145]   --->   Operation 333 'select' 'select_ln585' <Predicate = (!icmp_ln139)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln585_1)   --->   "%and_ln585_1 = and i1 %and_ln581, %icmp_ln585" [kernel.cpp:145]   --->   Operation 334 'and' 'and_ln585_1' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 335 [1/1] (4.61ns) (out node of the LUT)   --->   "%select_ln585_1 = select i1 %and_ln585_1, i24 %trunc_ln586, i24 %select_ln585" [kernel.cpp:145]   --->   Operation 335 'select' 'select_ln585_1' <Predicate = (!icmp_ln139)> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%or_ln581 = or i1 %or_ln582, %icmp_ln581" [kernel.cpp:145]   --->   Operation 336 'or' 'or_ln581' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln603)   --->   "%xor_ln581 = xor i1 %or_ln581, true" [kernel.cpp:145]   --->   Operation 337 'xor' 'xor_ln581' <Predicate = (!icmp_ln139)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 338 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln603 = and i1 %icmp_ln603, %xor_ln581" [kernel.cpp:145]   --->   Operation 338 'and' 'and_ln603' <Predicate = (!icmp_ln139)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 25> <Delay = 6.52>
ST_39 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @l_update_i4_l_j3_str)"   --->   Operation 339 'specloopname' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_39 : Operation 340 [1/1] (0.00ns)   --->   "%empty_390 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 144, i64 144, i64 144)"   --->   Operation 340 'speclooptripcount' 'empty_390' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_39 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str19) nounwind" [kernel.cpp:140]   --->   Operation 341 'specloopname' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_39 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:141]   --->   Operation 342 'specpipeline' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_39 : Operation 343 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i7 %add_ln203 to i64" [kernel.cpp:146]   --->   Operation 343 'sext' 'sext_ln203' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_39 : Operation 344 [1/1] (0.00ns)   --->   "%v50_0_V_addr = getelementptr [36 x i24]* %v50_0_V, i64 0, i64 %sext_ln203" [kernel.cpp:146]   --->   Operation 344 'getelementptr' 'v50_0_V_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_39 : Operation 345 [1/1] (0.00ns)   --->   "%v50_1_V_addr = getelementptr [36 x i24]* %v50_1_V, i64 0, i64 %sext_ln203" [kernel.cpp:146]   --->   Operation 345 'getelementptr' 'v50_1_V_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_39 : Operation 346 [1/1] (0.00ns)   --->   "%v50_2_V_addr = getelementptr [36 x i24]* %v50_2_V, i64 0, i64 %sext_ln203" [kernel.cpp:146]   --->   Operation 346 'getelementptr' 'v50_2_V_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_39 : Operation 347 [1/1] (0.00ns)   --->   "%v50_3_V_addr = getelementptr [36 x i24]* %v50_3_V, i64 0, i64 %sext_ln203" [kernel.cpp:146]   --->   Operation 347 'getelementptr' 'v50_3_V_addr' <Predicate = (!icmp_ln139)> <Delay = 0.00>
ST_39 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node v65_V)   --->   "%sext_ln581cast = trunc i32 %sext_ln581 to i24" [kernel.cpp:145]   --->   Operation 348 'trunc' 'sext_ln581cast' <Predicate = (!icmp_ln139 & and_ln603)> <Delay = 0.00>
ST_39 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node v65_V)   --->   "%shl_ln604 = shl i24 %trunc_ln583, %sext_ln581cast" [kernel.cpp:145]   --->   Operation 349 'shl' 'shl_ln604' <Predicate = (!icmp_ln139 & and_ln603)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 350 [1/1] (4.20ns) (out node of the LUT)   --->   "%v65_V = select i1 %and_ln603, i24 %shl_ln604, i24 %select_ln585_1" [kernel.cpp:145]   --->   Operation 350 'select' 'v65_V' <Predicate = (!icmp_ln139)> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 351 [1/1] (2.32ns)   --->   "store i24 %v65_V, i24* %v50_2_V_addr, align 4" [kernel.cpp:146]   --->   Operation 351 'store' <Predicate = (trunc_ln142 == 2)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_39 : Operation 352 [1/1] (0.00ns)   --->   "br label %l_j3_end" [kernel.cpp:146]   --->   Operation 352 'br' <Predicate = (trunc_ln142 == 2)> <Delay = 0.00>
ST_39 : Operation 353 [1/1] (2.32ns)   --->   "store i24 %v65_V, i24* %v50_1_V_addr, align 4" [kernel.cpp:146]   --->   Operation 353 'store' <Predicate = (trunc_ln142 == 1)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_39 : Operation 354 [1/1] (0.00ns)   --->   "br label %l_j3_end" [kernel.cpp:146]   --->   Operation 354 'br' <Predicate = (trunc_ln142 == 1)> <Delay = 0.00>
ST_39 : Operation 355 [1/1] (2.32ns)   --->   "store i24 %v65_V, i24* %v50_0_V_addr, align 4" [kernel.cpp:146]   --->   Operation 355 'store' <Predicate = (trunc_ln142 == 0)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_39 : Operation 356 [1/1] (0.00ns)   --->   "br label %l_j3_end" [kernel.cpp:146]   --->   Operation 356 'br' <Predicate = (trunc_ln142 == 0)> <Delay = 0.00>
ST_39 : Operation 357 [1/1] (2.32ns)   --->   "store i24 %v65_V, i24* %v50_3_V_addr, align 4" [kernel.cpp:146]   --->   Operation 357 'store' <Predicate = (trunc_ln142 == 3)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_39 : Operation 358 [1/1] (0.00ns)   --->   "br label %l_j3_end" [kernel.cpp:146]   --->   Operation 358 'br' <Predicate = (trunc_ln142 == 3)> <Delay = 0.00>

State 40 <SV = 5> <Delay = 0.00>
ST_40 : Operation 359 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:149]   --->   Operation 359 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v52') with incoming values : ('v52', kernel.cpp:124) [24]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v52') with incoming values : ('v52', kernel.cpp:124) [24]  (0 ns)
	'getelementptr' operation ('inp_sumRow_addr', kernel.cpp:125) [31]  (0 ns)
	'store' operation ('store_ln125', kernel.cpp:125) of constant 0 on array 'inp_sumRow', kernel.cpp:123 [32]  (2.32 ns)

 <State 3>: 8.49ns
The critical path consists of the following:
	'phi' operation ('i3_0', kernel.cpp:130) with incoming values : ('select_ln130_1', kernel.cpp:130) [38]  (0 ns)
	'add' operation ('i3', kernel.cpp:127) [44]  (1.74 ns)
	'select' operation ('select_ln130_1', kernel.cpp:130) [49]  (1.02 ns)
	'sub' operation ('sub_ln130', kernel.cpp:130) [56]  (0 ns)
	'add' operation ('add_ln130', kernel.cpp:130) [63]  (3.4 ns)
	'getelementptr' operation ('v49_0_0_addr', kernel.cpp:130) [65]  (0 ns)
	'load' operation ('v49_0_0_load', kernel.cpp:130) on array 'v49_0_0' [83]  (2.32 ns)

 <State 4>: 13.1ns
The critical path consists of the following:
	'load' operation ('v49_0_0_load', kernel.cpp:130) on array 'v49_0_0' [83]  (2.32 ns)
	'mux' operation ('v55', kernel.cpp:130) [99]  (2.06 ns)
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131) [100]  (8.67 ns)

 <State 5>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131) [100]  (8.67 ns)

 <State 6>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131) [100]  (8.67 ns)

 <State 7>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131) [100]  (8.67 ns)

 <State 8>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131) [100]  (8.67 ns)

 <State 9>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131) [100]  (8.67 ns)

 <State 10>: 8.67ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131) [100]  (8.67 ns)

 <State 11>: 11ns
The critical path consists of the following:
	'fexp' operation ('v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131) [100]  (8.67 ns)
	'store' operation ('store_ln132', kernel.cpp:132) of variable 'v56', /opt/xilinx/Xilinx_Vivado_vitis_2019.2/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:217->kernel.cpp:131 on array 'v49_3_2' [153]  (2.32 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v59', kernel.cpp:135) [169]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v59', kernel.cpp:135) [169]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v59', kernel.cpp:135) [169]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v59', kernel.cpp:135) [169]  (7.26 ns)

 <State 16>: 9.58ns
The critical path consists of the following:
	'fadd' operation ('v59', kernel.cpp:135) [169]  (7.26 ns)
	'store' operation ('store_ln136', kernel.cpp:136) of variable 'v59', kernel.cpp:135 on array 'inp_sumRow', kernel.cpp:123 [170]  (2.32 ns)

 <State 17>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten14', kernel.cpp:139) with incoming values : ('add_ln139', kernel.cpp:139) [177]  (1.77 ns)

 <State 18>: 8.49ns
The critical path consists of the following:
	'phi' operation ('i4_0', kernel.cpp:142) with incoming values : ('select_ln142_1', kernel.cpp:142) [178]  (0 ns)
	'add' operation ('i4', kernel.cpp:139) [184]  (1.74 ns)
	'select' operation ('select_ln142_1', kernel.cpp:142) [189]  (1.02 ns)
	'sub' operation ('sub_ln142', kernel.cpp:142) [199]  (0 ns)
	'add' operation ('add_ln142', kernel.cpp:142) [216]  (3.4 ns)
	'getelementptr' operation ('v49_0_0_addr_1', kernel.cpp:142) [218]  (0 ns)
	'load' operation ('v49_0_0_load_1', kernel.cpp:142) on array 'v49_0_0' [236]  (2.32 ns)

 <State 19>: 4.39ns
The critical path consists of the following:
	'load' operation ('v49_0_0_load_1', kernel.cpp:142) on array 'v49_0_0' [236]  (2.32 ns)
	'mux' operation ('v62', kernel.cpp:142) [252]  (2.06 ns)

 <State 20>: 8.4ns
The critical path consists of the following:
	'load' operation ('inp_sumRow_load', kernel.cpp:142) on array 'inp_sumRow', kernel.cpp:123 [192]  (2.32 ns)
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 21>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 22>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 23>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 24>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 25>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v64', kernel.cpp:144) [253]  (6.08 ns)

 <State 36>: 4.44ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:145) [254]  (4.44 ns)

 <State 37>: 8.67ns
The critical path consists of the following:
	'fpext' operation ('d', kernel.cpp:145) [254]  (4.44 ns)
	'sub' operation ('F2', kernel.cpp:145) [266]  (1.55 ns)
	'icmp' operation ('icmp_ln581', kernel.cpp:145) [267]  (1.99 ns)
	'select' operation ('sh_amt', kernel.cpp:145) [270]  (0.697 ns)

 <State 38>: 7.6ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln585', kernel.cpp:145) [274]  (1.99 ns)
	'xor' operation ('xor_ln585', kernel.cpp:145) [290]  (0 ns)
	'and' operation ('and_ln585', kernel.cpp:145) [291]  (0 ns)
	'select' operation ('select_ln585', kernel.cpp:145) [292]  (0.993 ns)
	'select' operation ('select_ln585_1', kernel.cpp:145) [294]  (4.61 ns)

 <State 39>: 6.53ns
The critical path consists of the following:
	'shl' operation ('shl_ln604', kernel.cpp:145) [283]  (0 ns)
	'select' operation ('v65.V', kernel.cpp:145) [298]  (4.2 ns)
	'store' operation ('store_ln146', kernel.cpp:146) of variable 'v65.V', kernel.cpp:145 on array 'v50_2_V' [301]  (2.32 ns)

 <State 40>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
