{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1621956789523 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1621956789523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 23:33:09 2021 " "Processing started: Tue May 25 23:33:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1621956789523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1621956789523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mydisp -c mydisp " "Command: quartus_map --read_settings_files=on --write_settings_files=off mydisp -c mydisp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1621956789523 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1621956789889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mydisp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mydisp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mydisp " "Found entity 1: mydisp" {  } { { "mydisp.bdf" "" { Schematic "D:/Work-Ele/FPGA/myone/mydisp.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621956789920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621956789920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/my1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/my1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 my1Hz " "Found entity 1: my1Hz" {  } { { "output_files/my1Hz.v" "" { Text "D:/Work-Ele/FPGA/myone/output_files/my1Hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1621956789922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1621956789922 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mydisp " "Elaborating entity \"mydisp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1621956789939 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "q " "Converted elements in bus name \"q\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "q\[3..0\] q3..0 " "Converted element name(s) from \"q\[3..0\]\" to \"q3..0\"" {  } { { "mydisp.bdf" "" { Schematic "D:/Work-Ele/FPGA/myone/mydisp.bdf" { { 288 632 673 304 "q\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621956789972 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "q\[3\] q3 " "Converted element name(s) from \"q\[3\]\" to \"q3\"" {  } { { "mydisp.bdf" "" { Schematic "D:/Work-Ele/FPGA/myone/mydisp.bdf" { { 352 602 632 368 "q\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621956789972 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "q\[2\] q2 " "Converted element name(s) from \"q\[2\]\" to \"q2\"" {  } { { "mydisp.bdf" "" { Schematic "D:/Work-Ele/FPGA/myone/mydisp.bdf" { { 384 600 628 400 "q\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621956789972 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "q\[1\] q1 " "Converted element name(s) from \"q\[1\]\" to \"q1\"" {  } { { "mydisp.bdf" "" { Schematic "D:/Work-Ele/FPGA/myone/mydisp.bdf" { { 424 600 632 440 "q\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621956789972 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "q\[0\] q0 " "Converted element name(s) from \"q\[0\]\" to \"q0\"" {  } { { "mydisp.bdf" "" { Schematic "D:/Work-Ele/FPGA/myone/mydisp.bdf" { { 456 600 632 472 "q\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621956789972 ""}  } { { "mydisp.bdf" "" { Schematic "D:/Work-Ele/FPGA/myone/mydisp.bdf" { { 288 632 673 304 "q\[3..0\]" "" } { 352 602 632 368 "q\[3\]" "" } { 384 600 628 400 "q\[2\]" "" } { 424 600 632 440 "q\[1\]" "" } { 456 600 632 472 "q\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1621956789972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my1Hz my1Hz:inst111 " "Elaborating entity \"my1Hz\" for hierarchy \"my1Hz:inst111\"" {  } { { "mydisp.bdf" "inst111" { Schematic "D:/Work-Ele/FPGA/myone/mydisp.bdf" { { 256 488 632 336 "inst111" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1621956789974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 my1Hz.v(14) " "Verilog HDL assignment warning at my1Hz.v(14): truncated value with size 32 to match size of target (27)" {  } { { "output_files/my1Hz.v" "" { Text "D:/Work-Ele/FPGA/myone/output_files/my1Hz.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621956789975 "|mydisp|my1Hz:inst111"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 my1Hz.v(22) " "Verilog HDL assignment warning at my1Hz.v(22): truncated value with size 32 to match size of target (4)" {  } { { "output_files/my1Hz.v" "" { Text "D:/Work-Ele/FPGA/myone/output_files/my1Hz.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1621956789975 "|mydisp|my1Hz:inst111"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "smg_en0 VCC " "Pin \"smg_en0\" is stuck at VCC" {  } { { "mydisp.bdf" "" { Schematic "D:/Work-Ele/FPGA/myone/mydisp.bdf" { { 128 280 456 144 "smg_en0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621956790187 "|mydisp|smg_en0"} { "Warning" "WMLS_MLS_STUCK_PIN" "smg_en1 VCC " "Pin \"smg_en1\" is stuck at VCC" {  } { { "mydisp.bdf" "" { Schematic "D:/Work-Ele/FPGA/myone/mydisp.bdf" { { 160 280 456 176 "smg_en1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621956790187 "|mydisp|smg_en1"} { "Warning" "WMLS_MLS_STUCK_PIN" "smg_en2 VCC " "Pin \"smg_en2\" is stuck at VCC" {  } { { "mydisp.bdf" "" { Schematic "D:/Work-Ele/FPGA/myone/mydisp.bdf" { { 184 280 456 200 "smg_en2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621956790187 "|mydisp|smg_en2"} { "Warning" "WMLS_MLS_STUCK_PIN" "smg_en3 VCC " "Pin \"smg_en3\" is stuck at VCC" {  } { { "mydisp.bdf" "" { Schematic "D:/Work-Ele/FPGA/myone/mydisp.bdf" { { 200 280 456 216 "smg_en3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1621956790187 "|mydisp|smg_en3"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1621956790187 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1621956790301 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1621956790301 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "63 " "Implemented 63 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1621956790319 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1621956790319 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1621956790319 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1621956790319 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4584 " "Peak virtual memory: 4584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1621956790330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 25 23:33:10 2021 " "Processing ended: Tue May 25 23:33:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1621956790330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1621956790330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1621956790330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1621956790330 ""}
