INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Sandip Das' on host 'desktop-1l9hu31' (Windows NT_amd64 version 6.2) on Tue Mar 17 00:54:54 +0000 2020
INFO: [HLS 200-10] In directory 'E:/WorkingDir/eth_10g_axi_lb_FMC_GTH/sources/hls_sources/EthToGPONif'
INFO: [HLS 200-10] Opening project 'E:/WorkingDir/eth_10g_axi_lb_FMC_GTH/sINFO: [HLS 200-10] Unencrypted File
INFO: [HLS 200-10] Unencrypted File
olution 'E:/WorkingDir/eth_10g_axi_lb_FMC_GTH/sources/hls_sources/EthToGPONif/EthToGPONif/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xcvu095-ffva2104-2-e'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
WARNING: [COSIM 212-75] Fifo port 'dataOut_data_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
WARNING: [COSIM 212-75] Fifo port 'dataOut_keep_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
WARNING: [COSIM 212-75] Fifo port 'dataOut_strb_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
WARNING: [COSIM 212-75] Fifo port 'dataOut_user_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
WARNING: [COSIM 212-75] Fifo port 'dataOut_last_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
WARNING: [COSIM 212-75] Fifo port 'dataOut_id_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
WARNING: [COSIM 212-75] Fifo port 'dataOut_dest_V' has a default depth of 1. Insufficient depth may cause simulation mismatch or freeze. Please specify the depth in 'set_directive_interface' using the option '-depth'.
   Build using "C:/Xilinx/Vivado/2017.3/msys/bin/g++.exe"
   Compiling EthToGPONif.cpp_pre.cpp.tb.cpp
   Compiling EthToGPONif_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_EthToGPONif.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

E:\WorkingDir\eth_10g_axi_lb_FMC_GTH\sources\hls_sources\EthToGPONif\EthToGPONif\solution1\sim\verilog>call C:/Xilinx/Vivado/2017.3/bin/xelab xil_defaultlib.apatb_EthToGPONif_top -prj EthToGPONif.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib --initfile "C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s EthToGPONif -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_EthToGPONif_top -prj EthToGPONif.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib --initfile C:/Xilinx/Vivado/2017.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s EthToGPONif -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/WorkingDir/eth_10g_axi_lb_FMC_GTH/sources/hls_sources/EthToGPONif/EthToGPONif/solution1/sim/verilog/EthToGPONif.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_EthToGPONif_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/WorkingDir/eth_10g_axi_lb_FMC_GTH/sources/hls_sources/EthToGPONif/EthToGPONif/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/WorkingDir/eth_10g_axi_lb_FMC_GTH/sources/hls_sources/EthToGPONif/EthToGPONif/solution1/sim/verilog/AESL_axi_s_dataOut.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dataOut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/WorkingDir/eth_10g_axi_lb_FMC_GTH/sources/hls_sources/EthToGPONif/EthToGPONif/solution1/sim/verilog/EthToGPONif.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EthToGPONif
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.EthToGPONif
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_dataOut
Compiling module xil_defaultlib.apatb_EthToGPONif_top
Built simulation snapshot EthToGPONif

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source E:/WorkingDir/eth_10g_axi_lb_FMC_GTH/sources/hls_sources/EthToGPONif/EthToGPONif/solution1/sim/verilog/xsim.dir/EthToGPONif/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Mar 17 00:55:54 2020...

****** xsim v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/EthToGPONif/xsim_script.tcl
# xsim {EthToGPONif} -autoloadwcfg -tclbatch {EthToGPONif.tcl}
Vivado Simulator 2017.3
Time resolution is 1 ps
source EthToGPONif.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set dataOut_group [add_wave_group dataOut(axis) -into $coutputgroup]
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/dataOut_TDEST -into $dataOut_group -radix hex
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/dataOut_TID -into $dataOut_group -radix hex
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/dataOut_TLAST -into $dataOut_group -color #ffff00 -radix hex
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/dataOut_TUSER -into $dataOut_group -radix hex
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/dataOut_TSTRB -into $dataOut_group -radix hex
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/dataOut_TKEEP -into $dataOut_group -radix hex
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/dataOut_TREADY -into $dataOut_group -color #ffff00 -radix hex
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/dataOut_TVALID -into $dataOut_group -color #ffff00 -radix hex
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/dataOut_TDATA -into $dataOut_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set burst_period_group [add_wave_group burst_period(wire) -into $cinputgroup]
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/burst_period -into $burst_period_group -radix hex
## set burst_length_group [add_wave_group burst_length(wire) -into $cinputgroup]
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/burst_length -into $burst_length_group -radix hex
## set delimiter_group [add_wave_group delimiter(wire) -into $cinputgroup]
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/delimiter -into $delimiter_group -radix hex
## set preamble_group [add_wave_group preamble(wire) -into $cinputgroup]
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/preamble -into $preamble_group -radix hex
## set preamble_length_group [add_wave_group preamble_length(wire) -into $cinputgroup]
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/preamble_length -into $preamble_length_group -radix hex
## set enable_group [add_wave_group enable(wire) -into $cinputgroup]
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/enable -into $enable_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/ap_start -into $blocksiggroup
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/ap_done -into $blocksiggroup
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/ap_idle -into $blocksiggroup
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_EthToGPONif_top/AESL_inst_EthToGPONif/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_EthToGPONif_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_EthToGPONif_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_EthToGPONif_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_EthToGPONif_top/LENGTH_enable -into $tb_portdepth_group -radix hex
## add_wave /apatb_EthToGPONif_top/LENGTH_preamble_length -into $tb_portdepth_group -radix hex
## add_wave /apatb_EthToGPONif_top/LENGTH_preamble -into $tb_portdepth_group -radix hex
## add_wave /apatb_EthToGPONif_top/LENGTH_delimiter -into $tb_portdepth_group -radix hex
## add_wave /apatb_EthToGPONif_top/LENGTH_burst_length -into $tb_portdepth_group -radix hex
## add_wave /apatb_EthToGPONif_top/LENGTH_burst_period -into $tb_portdepth_group -radix hex
## add_wave /apatb_EthToGPONif_top/LENGTH_dataOut_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_EthToGPONif_top/LENGTH_dataOut_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_EthToGPONif_top/LENGTH_dataOut_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_EthToGPONif_top/LENGTH_dataOut_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_EthToGPONif_top/LENGTH_dataOut_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_EthToGPONif_top/LENGTH_dataOut_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_EthToGPONif_top/LENGTH_dataOut_dest_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_dataOut_group [add_wave_group dataOut(axis) -into $tbcoutputgroup]
## add_wave /apatb_EthToGPONif_top/dataOut_TDEST -into $tb_dataOut_group -radix hex
## add_wave /apatb_EthToGPONif_top/dataOut_TID -into $tb_dataOut_group -radix hex
## add_wave /apatb_EthToGPONif_top/dataOut_TLAST -into $tb_dataOut_group -color #ffff00 -radix hex
## add_wave /apatb_EthToGPONif_top/dataOut_TUSER -into $tb_dataOut_group -radix hex
## add_wave /apatb_EthToGPONif_top/dataOut_TSTRB -into $tb_dataOut_group -radix hex
## add_wave /apatb_EthToGPONif_top/dataOut_TKEEP -into $tb_dataOut_group -radix hex
## add_wave /apatb_EthToGPONif_top/dataOut_TREADY -into $tb_dataOut_group -color #ffff00 -radix hex
## add_wave /apatb_EthToGPONif_top/dataOut_TVALID -into $tb_dataOut_group -color #ffff00 -radix hex
## add_wave /apatb_EthToGPONif_top/dataOut_TDATA -into $tb_dataOut_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_burst_period_group [add_wave_group burst_period(wire) -into $tbcinputgroup]
## add_wave /apatb_EthToGPONif_top/burst_period -into $tb_burst_period_group -radix hex
## set tb_burst_length_group [add_wave_group burst_length(wire) -into $tbcinputgroup]
## add_wave /apatb_EthToGPONif_top/burst_length -into $tb_burst_length_group -radix hex
## set tb_delimiter_group [add_wave_group delimiter(wire) -into $tbcinputgroup]
## add_wave /apatb_EthToGPONif_top/delimiter -into $tb_delimiter_group -radix hex
## set tb_preamble_group [add_wave_group preamble(wire) -into $tbcinputgroup]
## add_wave /apatb_EthToGPONif_top/preamble -into $tb_preamble_group -radix hex
## set tb_preamble_length_group [add_wave_group preamble_length(wire) -into $tbcinputgroup]
## add_wave /apatb_EthToGPONif_top/preamble_length -into $tb_preamble_length_group -radix hex
## set tb_enable_group [add_wave_group enable(wire) -into $tbcinputgroup]
## add_wave /apatb_EthToGPONif_top/enable -into $tb_enable_group -radix hex
## save_wave_config EthToGPONif.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 30 [n/a] @ "125000"
// RTL Simulation : 1 / 30 [n/a] @ "145000"
// RTL Simulation : 2 / 30 [n/a] @ "155000"
// RTL Simulation : 3 / 30 [n/a] @ "165000"
// RTL Simulation : 4 / 30 [n/a] @ "175000"
// RTL Simulation : 5 / 30 [n/a] @ "185000"
// RTL Simulation : 6 / 30 [n/a] @ "195000"
// RTL Simulation : 7 / 30 [n/a] @ "205000"
// RTL Simulation : 8 / 30 [n/a] @ "215000"
// RTL Simulation : 9 / 30 [n/a] @ "225000"
// RTL Simulation : 10 / 30 [n/a] @ "235000"
// RTL Simulation : 11 / 30 [n/a] @ "245000"
// RTL Simulation : 12 / 30 [n/a] @ "255000"
// RTL Simulation : 13 / 30 [n/a] @ "265000"
// RTL Simulation : 14 / 30 [n/a] @ "275000"
// RTL Simulation : 15 / 30 [n/a] @ "285000"
// RTL Simulation : 16 / 30 [n/a] @ "295000"
// RTL Simulation : 17 / 30 [n/a] @ "305000"
// RTL Simulation : 18 / 30 [n/a] @ "315000"
// RTL Simulation : 19 / 30 [n/a] @ "325000"
// RTL Simulation : 20 / 30 [n/a] @ "335000"
// RTL Simulation : 21 / 30 [n/a] @ "345000"
// RTL Simulation : 22 / 30 [n/a] @ "355000"
// RTL Simulation : 23 / 30 [n/a] @ "365000"
// RTL Simulation : 24 / 30 [n/a] @ "375000"
// RTL Simulation : 25 / 30 [n/a] @ "385000"
// RTL Simulation : 26 / 30 [n/a] @ "395000"
// RTL Simulation : 27 / 30 [n/a] @ "405000"
// RTL Simulation : 28 / 30 [n/a] @ "415000"
// RTL Simulation : 29 / 30 [n/a] @ "425000"
// RTL Simulation : 30 / 30 [n/a] @ "435000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 475 ns : File "E:/WorkingDir/eth_10g_axi_lb_FMC_GTH/sources/hls_sources/EthToGPONif/EthToGPONif/solution1/sim/verilog/EthToGPONif.autotb.v" Line 635
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar 17 00:56:06 2020...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
