// Seed: 3406611423
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    output id_7,
    input logic id_8,
    output id_9,
    input id_10
    , id_13,
    output id_11,
    output id_12
);
  always @(posedge id_13 or 1) id_9 = 1;
endmodule
