// Seed: 1757966561
module module_0 (
    input wire  id_0,
    input tri0  id_1,
    input uwire id_2
);
  module_2 modCall_1 ();
  assign modCall_1.id_2  = 0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    output supply0 id_1,
    output tri1 id_2,
    input tri0 id_3,
    input wand id_4,
    output wire id_5
);
  initial id_0 <= 1'b0;
  bufif1 primCall (id_5, id_4, id_3);
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4
  );
  wire id_8;
endmodule
module module_2 ();
  assign id_1 = 1'h0;
  tri1 id_2;
  wire id_3;
  assign id_2 = 1;
endmodule
