{"vcs1":{"timestamp_begin":1737356369.210820831, "rt":0.23, "ut":0.10, "st":0.10}}
{"vcselab":{"timestamp_begin":1737356369.518505053, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1737356369.828608931, "rt":0.15, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737356368.965028933}
{"VCS_COMP_START_TIME": 1737356368.965028933}
{"VCS_COMP_END_TIME": 1737356370.045329535}
{"VCS_USER_OPTIONS": "-sverilog memory.sv mem_test.sv top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 263720}}
{"vcselab": {"peak_mem": 150296}}
