#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b54dfcff3d0 .scope module, "processor_verilog_tb" "processor_verilog_tb" 2 6;
 .timescale -9 -12;
v0x5b54dfd8c710_0 .var "clk", 0 0;
v0x5b54dfd8c7d0_0 .net "current_state", 2 0, L_0x5b54dfda0770;  1 drivers
v0x5b54dfd8c8c0_0 .net "data_output", 15 0, v0x5b54dfd8b8a0_0;  1 drivers
v0x5b54dfd8c9c0_0 .net "flags_bus_output", 3 0, L_0x5b54dfd8ce20;  1 drivers
v0x5b54dfd8ca90_0 .net "opcode_bus_output", 15 0, L_0x5b54dfd63e80;  1 drivers
v0x5b54dfd8cb30_0 .net "operand_bus_output", 15 0, L_0x5b54dfd60590;  1 drivers
v0x5b54dfd8cc00_0 .net "pc_output", 15 0, L_0x5b54dfd9f1a0;  1 drivers
v0x5b54dfd8cca0_0 .var "reset", 0 0;
E_0x5b54dfccb480 .event negedge, v0x5b54dfd4e740_0;
S_0x5b54dfd54f80 .scope module, "uut" "processor_verilog" 2 21, 3 12 0, S_0x5b54dfcff3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 16 "data_output";
    .port_info 3 /OUTPUT 3 "current_state_output";
    .port_info 4 /OUTPUT 16 "pc_output";
    .port_info 5 /OUTPUT 16 "opcode_bus_output";
    .port_info 6 /OUTPUT 16 "operand_bus_output";
    .port_info 7 /OUTPUT 4 "flags_bus_output";
P_0x5b54dfd62a00 .param/l "S1" 1 3 90, C4<001>;
P_0x5b54dfd62a40 .param/l "S2" 1 3 91, C4<010>;
P_0x5b54dfd62a80 .param/l "S3" 1 3 92, C4<011>;
P_0x5b54dfd62ac0 .param/l "START" 1 3 89, C4<000>;
L_0x5b54dfd63e80 .functor BUFZ 16, v0x5b54dfd8ad00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5b54dfd60590 .functor BUFZ 16, v0x5b54dfd8adc0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5b54dfd8ce20 .functor BUFZ 4, v0x5b54dfd015f0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5b54dfda0770 .functor BUFZ 3, v0x5b54dfd8b610_0, C4<000>, C4<000>, C4<000>;
v0x5b54dfd8b410_0 .var "alu_read_enable", 0 0;
v0x5b54dfd8b4d0_0 .var "alu_write_enable", 0 0;
v0x5b54dfd8b570_0 .net "clk", 0 0, v0x5b54dfd8c710_0;  1 drivers
v0x5b54dfd8b610_0 .var "current_state", 2 0;
v0x5b54dfd8b6b0_0 .net "current_state_output", 2 0, L_0x5b54dfda0770;  alias, 1 drivers
RS_0x7cdf046acc78 .resolv tri, v0x5b54dfd8ac60_0, L_0x5b54dfd8d690, L_0x5b54dfd9f0b0, L_0x5b54dfd9f8b0, L_0x5b54dfd9ff20, L_0x5b54dfda0630;
v0x5b54dfd8b7e0_0 .net8 "data_bus", 15 0, RS_0x7cdf046acc78;  6 drivers
v0x5b54dfd8b8a0_0 .var "data_output", 15 0;
v0x5b54dfd8b980_0 .net "flags_bus", 3 0, v0x5b54dfd015f0_0;  1 drivers
v0x5b54dfd8ba40_0 .net "flags_bus_output", 3 0, L_0x5b54dfd8ce20;  alias, 1 drivers
v0x5b54dfd8bb20_0 .var "next_state", 2 0;
v0x5b54dfd8bc00_0 .net "opcode_bus", 15 0, v0x5b54dfd8ad00_0;  1 drivers
v0x5b54dfd8bcc0_0 .net "opcode_bus_output", 15 0, L_0x5b54dfd63e80;  alias, 1 drivers
v0x5b54dfd8bda0_0 .net "operand_bus", 15 0, v0x5b54dfd8adc0_0;  1 drivers
v0x5b54dfd8bef0_0 .net "operand_bus_output", 15 0, L_0x5b54dfd60590;  alias, 1 drivers
v0x5b54dfd8bfd0_0 .var "pc_enable", 0 0;
v0x5b54dfd8c070_0 .net "pc_output", 15 0, L_0x5b54dfd9f1a0;  alias, 1 drivers
v0x5b54dfd8c110_0 .var "pc_read_enable", 0 0;
v0x5b54dfd8c2f0_0 .var "ram_read_enable", 0 0;
v0x5b54dfd8c3c0_0 .var "ram_write_enable", 0 0;
v0x5b54dfd8c490_0 .net "reset", 0 0, v0x5b54dfd8cca0_0;  1 drivers
v0x5b54dfd8c530_0 .var "rom_enable", 0 0;
v0x5b54dfd8c600_0 .var "rom_read_data_enable", 0 0;
E_0x5b54dfd04ee0 .event edge, v0x5b54dfd8b610_0, v0x5b54dfd83020_0, v0x5b54dfd865e0_0;
E_0x5b54dfceea10 .event edge, v0x5b54dfd8b610_0;
S_0x5b54dfcfed90 .scope module, "alu" "alu_register_verilog" 3 41, 4 8 0, S_0x5b54dfd54f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 16 "reg_write_data";
    .port_info 5 /OUTPUT 16 "reg_read_data";
    .port_info 6 /INPUT 1 "read_enable";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /OUTPUT 4 "alu_flags";
v0x5b54dfd857a0_0 .net *"_ivl_10", 0 0, L_0x5b54dfd8d380;  1 drivers
o0x7cdf046acb88 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5b54dfd85880_0 name=_ivl_14
v0x5b54dfd85960_0 .net *"_ivl_7", 3 0, L_0x5b54dfd8d2b0;  1 drivers
L_0x7cdf04663018 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd85a50_0 .net/2u *"_ivl_8", 3 0, L_0x7cdf04663018;  1 drivers
v0x5b54dfd85b30_0 .net "alu_addr_1", 3 0, L_0x5b54dfd8cf00;  1 drivers
v0x5b54dfd85bf0_0 .net "alu_addr_2", 3 0, L_0x5b54dfd8cfc0;  1 drivers
v0x5b54dfd85cc0_0 .net "alu_addr_3", 3 0, L_0x5b54dfd8d0b0;  1 drivers
v0x5b54dfd85d90_0 .net "alu_flags", 3 0, v0x5b54dfd015f0_0;  alias, 1 drivers
v0x5b54dfd85e60_0 .net "alu_result", 15 0, v0x5b54dfd54a40_0;  1 drivers
v0x5b54dfd85f30_0 .net "clk", 0 0, v0x5b54dfd8c710_0;  alias, 1 drivers
v0x5b54dfd85fd0_0 .net "final_write_data", 15 0, L_0x5b54dfd8d4c0;  1 drivers
v0x5b54dfd86070_0 .net "opcode", 15 0, v0x5b54dfd8ad00_0;  alias, 1 drivers
v0x5b54dfd86160_0 .net "operand", 15 0, v0x5b54dfd8adc0_0;  alias, 1 drivers
v0x5b54dfd86240_0 .net "read_enable", 0 0, v0x5b54dfd8b410_0;  1 drivers
v0x5b54dfd86300_0 .net "reg_a_data", 15 0, L_0x5b54dfd9dba0;  1 drivers
v0x5b54dfd86410_0 .net "reg_b_data", 15 0, L_0x5b54dfd9e1d0;  1 drivers
v0x5b54dfd86520_0 .net "reg_out_port", 15 0, L_0x5b54dfd9eae0;  1 drivers
v0x5b54dfd865e0_0 .net8 "reg_read_data", 15 0, RS_0x7cdf046acc78;  alias, 6 drivers
v0x5b54dfd866a0_0 .net8 "reg_write_data", 15 0, RS_0x7cdf046acc78;  alias, 6 drivers
v0x5b54dfd86760_0 .net "reset", 0 0, v0x5b54dfd8cca0_0;  alias, 1 drivers
v0x5b54dfd86850_0 .net "write_enable", 0 0, v0x5b54dfd8b4d0_0;  1 drivers
L_0x5b54dfd8cf00 .part v0x5b54dfd8adc0_0, 0, 4;
L_0x5b54dfd8cfc0 .part v0x5b54dfd8adc0_0, 8, 4;
L_0x5b54dfd8d0b0 .part v0x5b54dfd8ad00_0, 0, 4;
L_0x5b54dfd8d2b0 .part v0x5b54dfd8ad00_0, 12, 4;
L_0x5b54dfd8d380 .cmp/eq 4, L_0x5b54dfd8d2b0, L_0x7cdf04663018;
L_0x5b54dfd8d4c0 .functor MUXZ 16, RS_0x7cdf046acc78, v0x5b54dfd54a40_0, L_0x5b54dfd8d380, C4<>;
L_0x5b54dfd8d690 .functor MUXZ 16, o0x7cdf046acb88, L_0x5b54dfd9eae0, v0x5b54dfd8b410_0, C4<>;
S_0x5b54dfcff0b0 .scope module, "alu" "alu_verilog" 4 61, 5 9 0, S_0x5b54dfcfed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "a";
    .port_info 4 /INPUT 16 "b";
    .port_info 5 /OUTPUT 16 "c";
    .port_info 6 /OUTPUT 4 "flags";
v0x5b54dfd606b0_0 .net "a", 15 0, L_0x5b54dfd9dba0;  alias, 1 drivers
v0x5b54dfd5ebc0_0 .net "alu_op_operation", 3 0, L_0x5b54dfd9ecc0;  1 drivers
v0x5b54dfd5c9e0_0 .net "alu_op_select", 3 0, L_0x5b54dfd9ec20;  1 drivers
v0x5b54dfd5a7b0_0 .net "b", 15 0, L_0x5b54dfd9e1d0;  alias, 1 drivers
v0x5b54dfd54a40_0 .var "c", 15 0;
v0x5b54dfd4e740_0 .net "clk", 0 0, v0x5b54dfd8c710_0;  alias, 1 drivers
v0x5b54dfd015f0_0 .var "flags", 3 0;
v0x5b54dfd83020_0 .net "opcode", 15 0, v0x5b54dfd8ad00_0;  alias, 1 drivers
v0x5b54dfd83100_0 .var "operation_result", 16 0;
v0x5b54dfd831e0_0 .net "reset", 0 0, v0x5b54dfd8cca0_0;  alias, 1 drivers
E_0x5b54dfd6a610/0 .event edge, v0x5b54dfd831e0_0, v0x5b54dfd5c9e0_0, v0x5b54dfd5ebc0_0, v0x5b54dfd606b0_0;
E_0x5b54dfd6a610/1 .event edge, v0x5b54dfd5a7b0_0, v0x5b54dfd83100_0;
E_0x5b54dfd6a610 .event/or E_0x5b54dfd6a610/0, E_0x5b54dfd6a610/1;
L_0x5b54dfd9ec20 .part v0x5b54dfd8ad00_0, 12, 4;
L_0x5b54dfd9ecc0 .part v0x5b54dfd8ad00_0, 8, 4;
S_0x5b54dfd83380 .scope module, "register" "dual_read_register_verilog" 4 47, 6 17 0, S_0x5b54dfcfed90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 4 "addr_1";
    .port_info 4 /INPUT 4 "addr_2";
    .port_info 5 /INPUT 4 "addr_3";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /INPUT 1 "write_enable";
    .port_info 8 /OUTPUT 16 "read_data_1";
    .port_info 9 /OUTPUT 16 "read_data_2";
    .port_info 10 /OUTPUT 16 "read_data_reg";
L_0x5b54dfd9e550 .functor OR 1, L_0x5b54dfd9e410, L_0x5b54dfd9e660, C4<0>, C4<0>;
v0x5b54dfd83550_0 .net *"_ivl_1", 3 0, L_0x5b54dfd8d7d0;  1 drivers
L_0x7cdf046630a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd83650_0 .net *"_ivl_11", 1 0, L_0x7cdf046630a8;  1 drivers
L_0x7cdf046630f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd83730_0 .net/2u *"_ivl_12", 15 0, L_0x7cdf046630f0;  1 drivers
v0x5b54dfd837f0_0 .net *"_ivl_17", 3 0, L_0x5b54dfd9dd30;  1 drivers
L_0x7cdf04663138 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd838d0_0 .net/2u *"_ivl_18", 3 0, L_0x7cdf04663138;  1 drivers
L_0x7cdf04663060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd839b0_0 .net/2u *"_ivl_2", 3 0, L_0x7cdf04663060;  1 drivers
v0x5b54dfd83a90_0 .net *"_ivl_20", 0 0, L_0x5b54dfd9de60;  1 drivers
v0x5b54dfd83b50_0 .net *"_ivl_22", 15 0, L_0x5b54dfd9dfa0;  1 drivers
v0x5b54dfd83c30_0 .net *"_ivl_24", 5 0, L_0x5b54dfd9e090;  1 drivers
L_0x7cdf04663180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd83d10_0 .net *"_ivl_27", 1 0, L_0x7cdf04663180;  1 drivers
L_0x7cdf046631c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd83df0_0 .net/2u *"_ivl_28", 15 0, L_0x7cdf046631c8;  1 drivers
v0x5b54dfd83ed0_0 .net *"_ivl_33", 7 0, L_0x5b54dfd9e370;  1 drivers
L_0x7cdf04663210 .functor BUFT 1, C4<00100010>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd83fb0_0 .net/2u *"_ivl_34", 7 0, L_0x7cdf04663210;  1 drivers
v0x5b54dfd84090_0 .net *"_ivl_36", 0 0, L_0x5b54dfd9e410;  1 drivers
v0x5b54dfd84150_0 .net *"_ivl_39", 7 0, L_0x5b54dfd9e5c0;  1 drivers
v0x5b54dfd84230_0 .net *"_ivl_4", 0 0, L_0x5b54dfd8d870;  1 drivers
L_0x7cdf04663258 .functor BUFT 1, C4<10010001>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd842f0_0 .net/2u *"_ivl_40", 7 0, L_0x7cdf04663258;  1 drivers
v0x5b54dfd843d0_0 .net *"_ivl_42", 0 0, L_0x5b54dfd9e660;  1 drivers
v0x5b54dfd84490_0 .net *"_ivl_45", 0 0, L_0x5b54dfd9e550;  1 drivers
v0x5b54dfd84550_0 .net *"_ivl_46", 15 0, L_0x5b54dfd9e870;  1 drivers
v0x5b54dfd84630_0 .net *"_ivl_48", 5 0, L_0x5b54dfd9e910;  1 drivers
L_0x7cdf046632a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd84710_0 .net *"_ivl_51", 1 0, L_0x7cdf046632a0;  1 drivers
o0x7cdf046ac768 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5b54dfd847f0_0 name=_ivl_52
v0x5b54dfd848d0_0 .net *"_ivl_6", 15 0, L_0x5b54dfd8d9b0;  1 drivers
v0x5b54dfd849b0_0 .net *"_ivl_8", 5 0, L_0x5b54dfd8da50;  1 drivers
v0x5b54dfd84a90_0 .net "addr_1", 3 0, L_0x5b54dfd8cf00;  alias, 1 drivers
v0x5b54dfd84b70_0 .net "addr_2", 3 0, L_0x5b54dfd8cfc0;  alias, 1 drivers
v0x5b54dfd84c50_0 .net "addr_3", 3 0, L_0x5b54dfd8d0b0;  alias, 1 drivers
v0x5b54dfd84d30_0 .net "clk", 0 0, v0x5b54dfd8c710_0;  alias, 1 drivers
v0x5b54dfd84dd0_0 .var/i "i", 31 0;
v0x5b54dfd84e90_0 .net "opcode", 15 0, v0x5b54dfd8ad00_0;  alias, 1 drivers
v0x5b54dfd84f50_0 .net "read_data_1", 15 0, L_0x5b54dfd9dba0;  alias, 1 drivers
v0x5b54dfd84ff0_0 .net "read_data_2", 15 0, L_0x5b54dfd9e1d0;  alias, 1 drivers
v0x5b54dfd852a0_0 .net "read_data_reg", 15 0, L_0x5b54dfd9eae0;  alias, 1 drivers
v0x5b54dfd85360 .array "registers", 15 0, 15 0;
v0x5b54dfd85420_0 .net "reset", 0 0, v0x5b54dfd8cca0_0;  alias, 1 drivers
v0x5b54dfd854c0_0 .net "write_data", 15 0, L_0x5b54dfd8d4c0;  alias, 1 drivers
v0x5b54dfd85580_0 .net "write_enable", 0 0, v0x5b54dfd8b4d0_0;  alias, 1 drivers
E_0x5b54dfd68e80 .event posedge, v0x5b54dfd831e0_0, v0x5b54dfd4e740_0;
L_0x5b54dfd8d7d0 .part v0x5b54dfd8ad00_0, 12, 4;
L_0x5b54dfd8d870 .cmp/eq 4, L_0x5b54dfd8d7d0, L_0x7cdf04663060;
L_0x5b54dfd8d9b0 .array/port v0x5b54dfd85360, L_0x5b54dfd8da50;
L_0x5b54dfd8da50 .concat [ 4 2 0 0], L_0x5b54dfd8cf00, L_0x7cdf046630a8;
L_0x5b54dfd9dba0 .functor MUXZ 16, L_0x7cdf046630f0, L_0x5b54dfd8d9b0, L_0x5b54dfd8d870, C4<>;
L_0x5b54dfd9dd30 .part v0x5b54dfd8ad00_0, 12, 4;
L_0x5b54dfd9de60 .cmp/eq 4, L_0x5b54dfd9dd30, L_0x7cdf04663138;
L_0x5b54dfd9dfa0 .array/port v0x5b54dfd85360, L_0x5b54dfd9e090;
L_0x5b54dfd9e090 .concat [ 4 2 0 0], L_0x5b54dfd8cfc0, L_0x7cdf04663180;
L_0x5b54dfd9e1d0 .functor MUXZ 16, L_0x7cdf046631c8, L_0x5b54dfd9dfa0, L_0x5b54dfd9de60, C4<>;
L_0x5b54dfd9e370 .part v0x5b54dfd8ad00_0, 8, 8;
L_0x5b54dfd9e410 .cmp/eq 8, L_0x5b54dfd9e370, L_0x7cdf04663210;
L_0x5b54dfd9e5c0 .part v0x5b54dfd8ad00_0, 8, 8;
L_0x5b54dfd9e660 .cmp/eq 8, L_0x5b54dfd9e5c0, L_0x7cdf04663258;
L_0x5b54dfd9e870 .array/port v0x5b54dfd85360, L_0x5b54dfd9e910;
L_0x5b54dfd9e910 .concat [ 4 2 0 0], L_0x5b54dfd8d0b0, L_0x7cdf046632a0;
L_0x5b54dfd9eae0 .functor MUXZ 16, o0x7cdf046ac768, L_0x5b54dfd9e870, L_0x5b54dfd9e550, C4<>;
S_0x5b54dfd86a20 .scope module, "pc" "pc_verilog" 3 53, 7 10 0, S_0x5b54dfd54f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /INPUT 16 "opcode";
    .port_info 4 /INPUT 16 "operand";
    .port_info 5 /INPUT 16 "data";
    .port_info 6 /INPUT 4 "flags";
    .port_info 7 /INPUT 1 "read_enable";
    .port_info 8 /OUTPUT 16 "pc";
    .port_info 9 /OUTPUT 16 "pc_debug_output";
P_0x5b54dfd86bd0 .param/l "PC_JMP" 1 7 23, C4<0000>;
P_0x5b54dfd86c10 .param/l "PC_JMPC" 1 7 24, C4<0001>;
P_0x5b54dfd86c50 .param/l "PC_JMPC_REL" 1 7 27, C4<0100>;
P_0x5b54dfd86c90 .param/l "PC_JMPZ" 1 7 25, C4<0010>;
P_0x5b54dfd86cd0 .param/l "PC_JMPZ_REL" 1 7 28, C4<0101>;
P_0x5b54dfd86d10 .param/l "PC_JMP_REL" 1 7 26, C4<0011>;
L_0x5b54dfd9f1a0 .functor BUFZ 16, v0x5b54dfd87b90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
o0x7cdf046ace58 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5b54dfd87140_0 name=_ivl_4
v0x5b54dfd87240_0 .net "clk", 0 0, v0x5b54dfd8c710_0;  alias, 1 drivers
v0x5b54dfd87300_0 .net8 "data", 15 0, RS_0x7cdf046acc78;  alias, 6 drivers
v0x5b54dfd873f0_0 .net "flags", 3 0, v0x5b54dfd015f0_0;  alias, 1 drivers
v0x5b54dfd874e0_0 .var "jump_val", 15 0;
v0x5b54dfd87610_0 .net "opcode", 15 0, v0x5b54dfd8ad00_0;  alias, 1 drivers
v0x5b54dfd876d0_0 .net "operand", 15 0, v0x5b54dfd8adc0_0;  alias, 1 drivers
v0x5b54dfd87790_0 .net8 "pc", 15 0, RS_0x7cdf046acc78;  alias, 6 drivers
v0x5b54dfd87830_0 .net "pc_debug_output", 15 0, L_0x5b54dfd9f1a0;  alias, 1 drivers
v0x5b54dfd87910_0 .net "pc_enable", 0 0, v0x5b54dfd8bfd0_0;  1 drivers
v0x5b54dfd879d0_0 .net "pc_op_operation", 3 0, L_0x5b54dfd9f010;  1 drivers
v0x5b54dfd87ab0_0 .net "pc_op_select", 3 0, L_0x5b54dfd9ed60;  1 drivers
v0x5b54dfd87b90_0 .var "pc_register", 15 0;
v0x5b54dfd87c70_0 .net "read_enable", 0 0, v0x5b54dfd8c110_0;  1 drivers
v0x5b54dfd87d30_0 .net "reset", 0 0, v0x5b54dfd8cca0_0;  alias, 1 drivers
E_0x5b54dfd5f720 .event posedge, v0x5b54dfd4e740_0;
E_0x5b54dfd2f5a0 .event edge, v0x5b54dfd87ab0_0, v0x5b54dfd865e0_0, v0x5b54dfd86160_0;
L_0x5b54dfd9ed60 .part v0x5b54dfd8ad00_0, 12, 4;
L_0x5b54dfd9f010 .part v0x5b54dfd8ad00_0, 8, 4;
L_0x5b54dfd9f0b0 .functor MUXZ 16, o0x7cdf046ace58, v0x5b54dfd87b90_0, v0x5b54dfd8c110_0, C4<>;
S_0x5b54dfd87f70 .scope module, "ram" "ram_verilog" 3 66, 8 13 0, S_0x5b54dfd54f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "opcode";
    .port_info 3 /INPUT 16 "operand";
    .port_info 4 /INPUT 16 "write_data";
    .port_info 5 /INPUT 1 "read_enable";
    .port_info 6 /INPUT 1 "write_enable";
    .port_info 7 /OUTPUT 16 "read_data";
P_0x5b54dfd658e0 .param/l "RAM_READ" 1 8 24, C4<0010>;
P_0x5b54dfd65920 .param/l "RAM_WRITE" 1 8 23, C4<0001>;
L_0x5b54dfd9f580 .functor AND 1, v0x5b54dfd8c2f0_0, L_0x5b54dfd9f440, C4<1>, C4<1>;
L_0x5b54dfd9fc20 .functor AND 1, v0x5b54dfd8c2f0_0, L_0x5b54dfd9fae0, C4<1>, C4<1>;
L_0x5b54dfd9ffc0 .functor AND 1, v0x5b54dfd8c2f0_0, L_0x5b54dfda0170, C4<1>, C4<1>;
v0x5b54dfd88320_0 .net *"_ivl_11", 0 0, L_0x5b54dfd9f580;  1 drivers
v0x5b54dfd88400_0 .net *"_ivl_12", 15 0, L_0x5b54dfd9f690;  1 drivers
v0x5b54dfd884e0_0 .net *"_ivl_14", 9 0, L_0x5b54dfd9f730;  1 drivers
L_0x7cdf04663330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd885a0_0 .net *"_ivl_17", 1 0, L_0x7cdf04663330;  1 drivers
o0x7cdf046ad278 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5b54dfd88680_0 name=_ivl_18
v0x5b54dfd887b0_0 .net *"_ivl_23", 7 0, L_0x5b54dfd9f9f0;  1 drivers
L_0x7cdf04663378 .functor BUFT 1, C4<10010010>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd88890_0 .net/2u *"_ivl_24", 7 0, L_0x7cdf04663378;  1 drivers
v0x5b54dfd88970_0 .net *"_ivl_26", 0 0, L_0x5b54dfd9fae0;  1 drivers
v0x5b54dfd88a30_0 .net *"_ivl_29", 0 0, L_0x5b54dfd9fc20;  1 drivers
v0x5b54dfd88b80_0 .net *"_ivl_30", 15 0, L_0x5b54dfd9fce0;  1 drivers
v0x5b54dfd88c60_0 .net *"_ivl_32", 9 0, L_0x5b54dfd9fde0;  1 drivers
L_0x7cdf046633c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd88d40_0 .net *"_ivl_35", 1 0, L_0x7cdf046633c0;  1 drivers
o0x7cdf046ad3f8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5b54dfd88e20_0 name=_ivl_36
v0x5b54dfd88f00_0 .net *"_ivl_41", 3 0, L_0x5b54dfda00d0;  1 drivers
L_0x7cdf04663408 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd88fe0_0 .net/2u *"_ivl_42", 3 0, L_0x7cdf04663408;  1 drivers
v0x5b54dfd890c0_0 .net *"_ivl_44", 0 0, L_0x5b54dfda0170;  1 drivers
v0x5b54dfd89180_0 .net *"_ivl_47", 0 0, L_0x5b54dfd9ffc0;  1 drivers
v0x5b54dfd89350_0 .net *"_ivl_48", 15 0, L_0x5b54dfda03c0;  1 drivers
v0x5b54dfd89430_0 .net *"_ivl_5", 7 0, L_0x5b54dfd9f3a0;  1 drivers
v0x5b54dfd89510_0 .net *"_ivl_50", 9 0, L_0x5b54dfda0460;  1 drivers
L_0x7cdf04663450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd895f0_0 .net *"_ivl_53", 1 0, L_0x7cdf04663450;  1 drivers
o0x7cdf046ad5a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x5b54dfd896d0_0 name=_ivl_54
L_0x7cdf046632e8 .functor BUFT 1, C4<01000010>, C4<0>, C4<0>, C4<0>;
v0x5b54dfd897b0_0 .net/2u *"_ivl_6", 7 0, L_0x7cdf046632e8;  1 drivers
v0x5b54dfd89890_0 .net *"_ivl_8", 0 0, L_0x5b54dfd9f440;  1 drivers
v0x5b54dfd89950_0 .var "addr", 7 0;
v0x5b54dfd89a30_0 .net "clk", 0 0, v0x5b54dfd8c710_0;  alias, 1 drivers
v0x5b54dfd89ad0_0 .net "opcode", 15 0, v0x5b54dfd8ad00_0;  alias, 1 drivers
v0x5b54dfd89c20_0 .net "operand", 15 0, v0x5b54dfd8adc0_0;  alias, 1 drivers
v0x5b54dfd89ce0 .array "ram_array", 255 0, 15 0;
v0x5b54dfd89da0_0 .net "ram_op_operation", 3 0, L_0x5b54dfd9f300;  1 drivers
v0x5b54dfd89e80_0 .net "ram_op_select", 3 0, L_0x5b54dfd9f260;  1 drivers
v0x5b54dfd89f60_0 .net8 "read_data", 15 0, RS_0x7cdf046acc78;  alias, 6 drivers
v0x5b54dfd8a0b0_0 .net "read_enable", 0 0, v0x5b54dfd8c2f0_0;  1 drivers
v0x5b54dfd8a380_0 .net "reset", 0 0, v0x5b54dfd8cca0_0;  alias, 1 drivers
v0x5b54dfd8a4b0_0 .net8 "write_data", 15 0, RS_0x7cdf046acc78;  alias, 6 drivers
v0x5b54dfd8a570_0 .net "write_enable", 0 0, v0x5b54dfd8c3c0_0;  1 drivers
E_0x5b54dfd50d70 .event edge, v0x5b54dfd89e80_0, v0x5b54dfd83020_0, v0x5b54dfd86160_0;
L_0x5b54dfd9f260 .part v0x5b54dfd8ad00_0, 12, 4;
L_0x5b54dfd9f300 .part v0x5b54dfd8ad00_0, 8, 4;
L_0x5b54dfd9f3a0 .part v0x5b54dfd8ad00_0, 8, 8;
L_0x5b54dfd9f440 .cmp/eq 8, L_0x5b54dfd9f3a0, L_0x7cdf046632e8;
L_0x5b54dfd9f690 .array/port v0x5b54dfd89ce0, L_0x5b54dfd9f730;
L_0x5b54dfd9f730 .concat [ 8 2 0 0], v0x5b54dfd89950_0, L_0x7cdf04663330;
L_0x5b54dfd9f8b0 .functor MUXZ 16, o0x7cdf046ad278, L_0x5b54dfd9f690, L_0x5b54dfd9f580, C4<>;
L_0x5b54dfd9f9f0 .part v0x5b54dfd8ad00_0, 8, 8;
L_0x5b54dfd9fae0 .cmp/eq 8, L_0x5b54dfd9f9f0, L_0x7cdf04663378;
L_0x5b54dfd9fce0 .array/port v0x5b54dfd89ce0, L_0x5b54dfd9fde0;
L_0x5b54dfd9fde0 .concat [ 8 2 0 0], v0x5b54dfd89950_0, L_0x7cdf046633c0;
L_0x5b54dfd9ff20 .functor MUXZ 16, o0x7cdf046ad3f8, L_0x5b54dfd9fce0, L_0x5b54dfd9fc20, C4<>;
L_0x5b54dfda00d0 .part v0x5b54dfd8ad00_0, 12, 4;
L_0x5b54dfda0170 .cmp/eq 4, L_0x5b54dfda00d0, L_0x7cdf04663408;
L_0x5b54dfda03c0 .array/port v0x5b54dfd89ce0, L_0x5b54dfda0460;
L_0x5b54dfda0460 .concat [ 8 2 0 0], v0x5b54dfd89950_0, L_0x7cdf04663450;
L_0x5b54dfda0630 .functor MUXZ 16, o0x7cdf046ad5a8, L_0x5b54dfda03c0, L_0x5b54dfd9ffc0, C4<>;
S_0x5b54dfd8a730 .scope module, "rom" "rom_verilog" 3 77, 9 10 0, S_0x5b54dfd54f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addr";
    .port_info 1 /INPUT 1 "rom_enable";
    .port_info 2 /INPUT 1 "rom_read_data_enable";
    .port_info 3 /OUTPUT 16 "read_opcode";
    .port_info 4 /OUTPUT 16 "read_operand";
    .port_info 5 /OUTPUT 16 "read_data";
P_0x5b54dfd873a0 .param/l "ROM_DATA_READ" 1 9 18, C4<0001>;
v0x5b54dfd8aaa0_0 .net8 "addr", 15 0, RS_0x7cdf046acc78;  alias, 6 drivers
v0x5b54dfd8ab80_0 .var/i "i", 31 0;
v0x5b54dfd8ac60_0 .var "read_data", 15 0;
v0x5b54dfd8ad00_0 .var "read_opcode", 15 0;
v0x5b54dfd8adc0_0 .var "read_operand", 15 0;
v0x5b54dfd8ae80 .array "rom_array", 15 0, 31 0;
v0x5b54dfd8b1d0_0 .net "rom_enable", 0 0, v0x5b54dfd8c530_0;  1 drivers
v0x5b54dfd8b290_0 .net "rom_read_data_enable", 0 0, v0x5b54dfd8c600_0;  1 drivers
v0x5b54dfd8ae80_0 .array/port v0x5b54dfd8ae80, 0;
v0x5b54dfd8ae80_1 .array/port v0x5b54dfd8ae80, 1;
E_0x5b54dfd53ab0/0 .event edge, v0x5b54dfd8b1d0_0, v0x5b54dfd865e0_0, v0x5b54dfd8ae80_0, v0x5b54dfd8ae80_1;
v0x5b54dfd8ae80_2 .array/port v0x5b54dfd8ae80, 2;
v0x5b54dfd8ae80_3 .array/port v0x5b54dfd8ae80, 3;
v0x5b54dfd8ae80_4 .array/port v0x5b54dfd8ae80, 4;
v0x5b54dfd8ae80_5 .array/port v0x5b54dfd8ae80, 5;
E_0x5b54dfd53ab0/1 .event edge, v0x5b54dfd8ae80_2, v0x5b54dfd8ae80_3, v0x5b54dfd8ae80_4, v0x5b54dfd8ae80_5;
v0x5b54dfd8ae80_6 .array/port v0x5b54dfd8ae80, 6;
v0x5b54dfd8ae80_7 .array/port v0x5b54dfd8ae80, 7;
v0x5b54dfd8ae80_8 .array/port v0x5b54dfd8ae80, 8;
v0x5b54dfd8ae80_9 .array/port v0x5b54dfd8ae80, 9;
E_0x5b54dfd53ab0/2 .event edge, v0x5b54dfd8ae80_6, v0x5b54dfd8ae80_7, v0x5b54dfd8ae80_8, v0x5b54dfd8ae80_9;
v0x5b54dfd8ae80_10 .array/port v0x5b54dfd8ae80, 10;
v0x5b54dfd8ae80_11 .array/port v0x5b54dfd8ae80, 11;
v0x5b54dfd8ae80_12 .array/port v0x5b54dfd8ae80, 12;
v0x5b54dfd8ae80_13 .array/port v0x5b54dfd8ae80, 13;
E_0x5b54dfd53ab0/3 .event edge, v0x5b54dfd8ae80_10, v0x5b54dfd8ae80_11, v0x5b54dfd8ae80_12, v0x5b54dfd8ae80_13;
v0x5b54dfd8ae80_14 .array/port v0x5b54dfd8ae80, 14;
v0x5b54dfd8ae80_15 .array/port v0x5b54dfd8ae80, 15;
E_0x5b54dfd53ab0/4 .event edge, v0x5b54dfd8ae80_14, v0x5b54dfd8ae80_15, v0x5b54dfd8b290_0, v0x5b54dfd83020_0;
E_0x5b54dfd53ab0/5 .event edge, v0x5b54dfd86160_0;
E_0x5b54dfd53ab0 .event/or E_0x5b54dfd53ab0/0, E_0x5b54dfd53ab0/1, E_0x5b54dfd53ab0/2, E_0x5b54dfd53ab0/3, E_0x5b54dfd53ab0/4, E_0x5b54dfd53ab0/5;
    .scope S_0x5b54dfd83380;
T_0 ;
    %wait E_0x5b54dfd68e80;
    %load/vec4 v0x5b54dfd85420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b54dfd84dd0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x5b54dfd84dd0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5b54dfd84dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b54dfd85360, 0, 4;
    %load/vec4 v0x5b54dfd84dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b54dfd84dd0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5b54dfd85580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x5b54dfd84e90_0;
    %parti/s 4, 12, 5;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x5b54dfd854c0_0;
    %load/vec4 v0x5b54dfd84c50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b54dfd85360, 0, 4;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5b54dfd84e90_0;
    %parti/s 8, 8, 5;
    %cmpi/e 146, 0, 8;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x5b54dfd854c0_0;
    %load/vec4 v0x5b54dfd84c50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b54dfd85360, 0, 4;
T_0.8 ;
T_0.7 ;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5b54dfcff0b0;
T_1 ;
    %wait E_0x5b54dfd6a610;
    %load/vec4 v0x5b54dfd831e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5b54dfd54a40_0, 0, 16;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5b54dfd015f0_0, 0, 4;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5b54dfd83100_0, 0, 17;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5b54dfd5c9e0_0;
    %load/vec4 v0x5b54dfd5ebc0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x5b54dfd83100_0, 0, 17;
    %jmp T_1.12;
T_1.2 ;
    %load/vec4 v0x5b54dfd606b0_0;
    %pad/u 17;
    %load/vec4 v0x5b54dfd5a7b0_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x5b54dfd83100_0, 0, 17;
    %jmp T_1.12;
T_1.3 ;
    %load/vec4 v0x5b54dfd606b0_0;
    %pad/u 17;
    %load/vec4 v0x5b54dfd5a7b0_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x5b54dfd83100_0, 0, 17;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v0x5b54dfd606b0_0;
    %pad/u 17;
    %load/vec4 v0x5b54dfd5a7b0_0;
    %pad/u 17;
    %and;
    %store/vec4 v0x5b54dfd83100_0, 0, 17;
    %jmp T_1.12;
T_1.5 ;
    %load/vec4 v0x5b54dfd606b0_0;
    %pad/u 17;
    %load/vec4 v0x5b54dfd5a7b0_0;
    %pad/u 17;
    %or;
    %store/vec4 v0x5b54dfd83100_0, 0, 17;
    %jmp T_1.12;
T_1.6 ;
    %load/vec4 v0x5b54dfd606b0_0;
    %pad/u 17;
    %load/vec4 v0x5b54dfd5a7b0_0;
    %pad/u 17;
    %xor;
    %store/vec4 v0x5b54dfd83100_0, 0, 17;
    %jmp T_1.12;
T_1.7 ;
    %load/vec4 v0x5b54dfd606b0_0;
    %pad/u 17;
    %inv;
    %store/vec4 v0x5b54dfd83100_0, 0, 17;
    %jmp T_1.12;
T_1.8 ;
    %load/vec4 v0x5b54dfd606b0_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5b54dfd83100_0, 0, 17;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0x5b54dfd606b0_0;
    %pad/u 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x5b54dfd83100_0, 0, 17;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0x5b54dfd606b0_0;
    %pad/u 17;
    %load/vec4 v0x5b54dfd5a7b0_0;
    %pad/u 17;
    %mul;
    %store/vec4 v0x5b54dfd83100_0, 0, 17;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
    %load/vec4 v0x5b54dfd83100_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5b54dfd54a40_0, 0, 16;
    %load/vec4 v0x5b54dfd5c9e0_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_1.13, 4;
    %load/vec4 v0x5b54dfd83100_0;
    %parti/s 16, 0, 2;
    %cmpi/e 0, 0, 16;
    %flag_mov 8, 4;
    %jmp/0 T_1.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.16, 8;
T_1.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.16, 8;
 ; End of false expr.
    %blend;
T_1.16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b54dfd015f0_0, 4, 1;
    %load/vec4 v0x5b54dfd83100_0;
    %parti/s 1, 16, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5b54dfd015f0_0, 4, 1;
T_1.13 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5b54dfd86a20;
T_2 ;
    %wait E_0x5b54dfd2f5a0;
    %load/vec4 v0x5b54dfd87ab0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5b54dfd87300_0;
    %store/vec4 v0x5b54dfd874e0_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5b54dfd876d0_0;
    %store/vec4 v0x5b54dfd874e0_0, 0, 16;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5b54dfd86a20;
T_3 ;
    %wait E_0x5b54dfd5f720;
    %load/vec4 v0x5b54dfd87d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5b54dfd87b90_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5b54dfd87910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5b54dfd87ab0_0;
    %cmpi/e 7, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5b54dfd87ab0_0;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x5b54dfd879d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %load/vec4 v0x5b54dfd87b90_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5b54dfd87b90_0, 0;
    %jmp T_3.13;
T_3.6 ;
    %load/vec4 v0x5b54dfd874e0_0;
    %assign/vec4 v0x5b54dfd87b90_0, 0;
    %jmp T_3.13;
T_3.7 ;
    %load/vec4 v0x5b54dfd873f0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x5b54dfd874e0_0;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v0x5b54dfd87b90_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %assign/vec4 v0x5b54dfd87b90_0, 0;
    %jmp T_3.13;
T_3.8 ;
    %load/vec4 v0x5b54dfd873f0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.16, 8;
    %load/vec4 v0x5b54dfd874e0_0;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %load/vec4 v0x5b54dfd87b90_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %assign/vec4 v0x5b54dfd87b90_0, 0;
    %jmp T_3.13;
T_3.9 ;
    %load/vec4 v0x5b54dfd87b90_0;
    %load/vec4 v0x5b54dfd874e0_0;
    %add;
    %assign/vec4 v0x5b54dfd87b90_0, 0;
    %jmp T_3.13;
T_3.10 ;
    %load/vec4 v0x5b54dfd873f0_0;
    %parti/s 1, 1, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.18, 8;
    %load/vec4 v0x5b54dfd87b90_0;
    %load/vec4 v0x5b54dfd874e0_0;
    %add;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %load/vec4 v0x5b54dfd87b90_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %assign/vec4 v0x5b54dfd87b90_0, 0;
    %jmp T_3.13;
T_3.11 ;
    %load/vec4 v0x5b54dfd873f0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_3.20, 8;
    %load/vec4 v0x5b54dfd87b90_0;
    %load/vec4 v0x5b54dfd874e0_0;
    %add;
    %jmp/1 T_3.21, 8;
T_3.20 ; End of true expr.
    %load/vec4 v0x5b54dfd87b90_0;
    %addi 1, 0, 16;
    %jmp/0 T_3.21, 8;
 ; End of false expr.
    %blend;
T_3.21;
    %assign/vec4 v0x5b54dfd87b90_0, 0;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5b54dfd87b90_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5b54dfd87b90_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5b54dfd87f70;
T_4 ;
    %wait E_0x5b54dfd50d70;
    %load/vec4 v0x5b54dfd89e80_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5b54dfd89ad0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5b54dfd89950_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5b54dfd89c20_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5b54dfd89950_0, 0, 8;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5b54dfd87f70;
T_5 ;
    %wait E_0x5b54dfd5f720;
    %load/vec4 v0x5b54dfd8a570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5b54dfd89e80_0;
    %load/vec4 v0x5b54dfd89da0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 145, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x5b54dfd89c20_0;
    %load/vec4 v0x5b54dfd89950_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b54dfd89ce0, 0, 4;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x5b54dfd8a4b0_0;
    %load/vec4 v0x5b54dfd89950_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b54dfd89ce0, 0, 4;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x5b54dfd8a4b0_0;
    %load/vec4 v0x5b54dfd89950_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5b54dfd89ce0, 0, 4;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5b54dfd8a730;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5b54dfd8ab80_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5b54dfd8ab80_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5b54dfd8ab80_0;
    %store/vec4a v0x5b54dfd8ae80, 4, 0;
    %load/vec4 v0x5b54dfd8ab80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5b54dfd8ab80_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %vpi_call 9 31 "$readmemh", "program.mem", v0x5b54dfd8ae80 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5b54dfd8a730;
T_7 ;
    %wait E_0x5b54dfd53ab0;
    %load/vec4 v0x5b54dfd8b1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %ix/getv 4, v0x5b54dfd8aaa0_0;
    %load/vec4a v0x5b54dfd8ae80, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5b54dfd8ad00_0, 0, 16;
    %ix/getv 4, v0x5b54dfd8aaa0_0;
    %load/vec4a v0x5b54dfd8ae80, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5b54dfd8adc0_0, 0, 16;
T_7.0 ;
    %load/vec4 v0x5b54dfd8b290_0;
    %load/vec4 v0x5b54dfd8ad00_0;
    %parti/s 8, 8, 5;
    %pushi/vec4 49, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %ix/getv 4, v0x5b54dfd8adc0_0;
    %load/vec4a v0x5b54dfd8ae80, 4;
    %pad/u 16;
    %store/vec4 v0x5b54dfd8ac60_0, 0, 16;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x5b54dfd8ac60_0, 0, 16;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5b54dfd54f80;
T_8 ;
    %wait E_0x5b54dfd68e80;
    %load/vec4 v0x5b54dfd8c490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5b54dfd8b610_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5b54dfd8bb20_0;
    %assign/vec4 v0x5b54dfd8b610_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5b54dfd54f80;
T_9 ;
    %wait E_0x5b54dfceea10;
    %load/vec4 v0x5b54dfd8b610_0;
    %store/vec4 v0x5b54dfd8bb20_0, 0, 3;
    %load/vec4 v0x5b54dfd8b610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b54dfd8bb20_0, 0, 3;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5b54dfd8bb20_0, 0, 3;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5b54dfd8bb20_0, 0, 3;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5b54dfd8bb20_0, 0, 3;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5b54dfd8bb20_0, 0, 3;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5b54dfd54f80;
T_10 ;
    %wait E_0x5b54dfd04ee0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b54dfd8c110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b54dfd8bfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b54dfd8b410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b54dfd8c2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b54dfd8c530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b54dfd8c600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b54dfd8c3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b54dfd8b4d0_0, 0, 1;
    %load/vec4 v0x5b54dfd8b610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8c110_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8c530_0, 0, 1;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x5b54dfd8bc00_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_10.5, 4;
    %vpi_call 3 146 "$display", "Halt instruction detected. Ending simulation." {0 0 0};
    %vpi_call 3 147 "$finish" {0 0 0};
T_10.5 ;
    %load/vec4 v0x5b54dfd8bc00_0;
    %parti/s 8, 8, 5;
    %cmpi/e 34, 0, 8;
    %jmp/0xz  T_10.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8b410_0, 0, 1;
    %load/vec4 v0x5b54dfd8b7e0_0;
    %store/vec4 v0x5b54dfd8b8a0_0, 0, 16;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x5b54dfd8bc00_0;
    %parti/s 8, 8, 5;
    %cmpi/e 66, 0, 8;
    %jmp/0xz  T_10.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8c2f0_0, 0, 1;
    %load/vec4 v0x5b54dfd8b7e0_0;
    %store/vec4 v0x5b54dfd8b8a0_0, 0, 16;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x5b54dfd8bc00_0;
    %parti/s 8, 8, 5;
    %cmpi/e 65, 0, 8;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8c3c0_0, 0, 1;
    %jmp T_10.12;
T_10.11 ;
    %load/vec4 v0x5b54dfd8bc00_0;
    %parti/s 8, 8, 5;
    %cmpi/e 49, 0, 8;
    %jmp/0xz  T_10.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8c600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8c3c0_0, 0, 1;
    %jmp T_10.14;
T_10.13 ;
    %load/vec4 v0x5b54dfd8bc00_0;
    %parti/s 8, 8, 5;
    %cmpi/e 146, 0, 8;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8c2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8b4d0_0, 0, 1;
    %jmp T_10.16;
T_10.15 ;
    %load/vec4 v0x5b54dfd8bc00_0;
    %parti/s 8, 8, 5;
    %cmpi/e 145, 0, 8;
    %jmp/0xz  T_10.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8c3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8b410_0, 0, 1;
T_10.17 ;
T_10.16 ;
T_10.14 ;
T_10.12 ;
T_10.10 ;
T_10.8 ;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x5b54dfd8bc00_0;
    %parti/s 4, 12, 5;
    %pad/u 8;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_10.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8b4d0_0, 0, 1;
T_10.19 ;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x5b54dfd8bc00_0;
    %parti/s 4, 12, 5;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_10.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8c2f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8bfd0_0, 0, 1;
    %jmp T_10.22;
T_10.21 ;
    %load/vec4 v0x5b54dfd8bc00_0;
    %parti/s 4, 12, 5;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_10.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8bfd0_0, 0, 1;
    %jmp T_10.24;
T_10.23 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8bfd0_0, 0, 1;
T_10.24 ;
T_10.22 ;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5b54dfcff3d0;
T_11 ;
    %delay 5000, 0;
    %load/vec4 v0x5b54dfd8c710_0;
    %inv;
    %store/vec4 v0x5b54dfd8c710_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5b54dfcff3d0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b54dfd8c710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b54dfd8cca0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b54dfd8cca0_0, 0, 1;
    %wait E_0x5b54dfccb480;
    %delay 3000000, 0;
    %vpi_call 2 47 "$display", "Simulation finished." {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_0x5b54dfcff3d0;
T_13 ;
    %vpi_call 2 54 "$monitor", "Time=%t | Output=%d", $time, v0x5b54dfd8c8c0_0 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "processor_verilog_tb.v";
    "processor_verilog.v";
    "alu_register_verilog.v";
    "alu_verilog.v";
    "dual_read_register_verilog.v";
    "pc_verilog.v";
    "ram_verilog.v";
    "rom_verilog.v";
