INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'vga_pll_zedboard'...
WARNING:sim - A core named 'vga_pll_zedboard' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'vga_pll_zedboard'...
Delivering associated files for 'vga_pll_zedboard'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for VHDL
   synthesis
Delivering EJava files for 'vga_pll_zedboard'...
Delivered 3 files into directory D:/Documents/Grad School/EC 551 - Advanced
Digital Design/moved_right_FB/ov7670_fr/ipcore_dir/tmp/_cg/vga_pll_zedboard
Delivered 1 file into directory D:/Documents/Grad School/EC 551 - Advanced
Digital Design/moved_right_FB/ov7670_fr/ipcore_dir/tmp/_cg/vga_pll_zedboard
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '7z020.nph' in environment
D:\Xilinx\14.7\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'vga_pll_zedboard'...
Generating ISE project...
XCO file found: vga_pll_zedboard.xco
XMDF file found: vga_pll_zedboard_xmdf.tcl
Adding D:/Documents/Grad School/EC 551 - Advanced Digital
Design/moved_right_FB/ov7670_fr/ipcore_dir/tmp/_cg/vga_pll_zedboard.asy -view
all -origin_type imported
Adding D:/Documents/Grad School/EC 551 - Advanced Digital
Design/moved_right_FB/ov7670_fr/ipcore_dir/tmp/_cg/vga_pll_zedboard.ucf -view
all -origin_type created
Adding D:/Documents/Grad School/EC 551 - Advanced Digital
Design/moved_right_FB/ov7670_fr/ipcore_dir/tmp/_cg/vga_pll_zedboard.vhd -view
all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file "D:/Documents/Grad School/EC 551 -
   Advanced Digital
   Design/moved_right_FB/ov7670_fr/ipcore_dir/tmp/_cg/vga_pll_zedboard.vhd" into
   library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/Documents/Grad School/EC 551 - Advanced Digital
Design/moved_right_FB/ov7670_fr/ipcore_dir/tmp/_cg/vga_pll_zedboard.vho -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/vga_pll_zedboard"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'vga_pll_zedboard'.
