{"vcs1":{"timestamp_begin":1747551822.475424999, "rt":9.36, "ut":9.41, "st":0.67}}
{"vcselab":{"timestamp_begin":1747551831.919164909, "rt":0.40, "ut":0.27, "st":0.13}}
{"link":{"timestamp_begin":1747551832.381421746, "rt":0.46, "ut":0.18, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747551821.873657813}
{"VCS_COMP_START_TIME": 1747551821.873657813}
{"VCS_COMP_END_TIME": 1747551832.988199048}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486712}}
{"vcselab": {"peak_mem": 183884}}
