// Seed: 3573775192
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input wire id_2,
    input wire id_3,
    input wand id_4,
    input tri id_5,
    input supply1 id_6,
    input wor id_7,
    output supply1 id_8,
    input tri id_9,
    input tri1 id_10,
    input supply1 id_11,
    output wand id_12,
    input tri id_13,
    input tri0 id_14,
    input uwire id_15,
    input wor id_16,
    input tri1 id_17,
    input supply1 id_18
);
endmodule
module module_1 (
    output tri  id_0
    , id_4,
    input  wand id_1,
    input  wire id_2
);
  id_5(
      .id_0(1 == id_2), .id_1(id_0)
  );
  supply1 id_6 = id_4;
  module_0(
      id_0,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_2
  );
  assign id_6 = {1'b0, ~id_4, 1};
  assign id_0 = 1;
  wire id_7;
  integer id_8;
  assign id_8 = 1;
endmodule
