// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Giraffe_ADC")
  (DATE "11/19/2022 08:55:19")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5129:5129:5129) (4839:4839:4839))
        (IOPATH i o (2419:2419:2419) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3768:3768:3768) (3747:3747:3747))
        (IOPATH i o (2419:2419:2419) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3691:3691:3691) (3674:3674:3674))
        (IOPATH i o (2479:2479:2479) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_out\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3652:3652:3652) (3572:3572:3572))
        (IOPATH i o (2489:2489:2489) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4719:4719:4719) (4483:4483:4483))
        (IOPATH i o (2469:2469:2469) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3611:3611:3611) (3704:3704:3704))
        (IOPATH i o (2409:2409:2409) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3436:3436:3436) (3484:3484:3484))
        (IOPATH i o (2409:2409:2409) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3531:3531:3531) (3539:3539:3539))
        (IOPATH i o (2409:2409:2409) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3041:3041:3041) (3080:3080:3080))
        (IOPATH i o (2409:2409:2409) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5726:5726:5726) (5480:5480:5480))
        (IOPATH i o (2419:2419:2419) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4452:4452:4452) (4213:4213:4213))
        (IOPATH i o (2439:2439:2439) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3266:3266:3266) (3353:3353:3353))
        (IOPATH i o (2429:2429:2429) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4178:4178:4178) (3954:3954:3954))
        (IOPATH i o (2399:2399:2399) (2429:2429:2429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5194:5194:5194) (4916:4916:4916))
        (IOPATH i o (2941:2941:2941) (3250:3250:3250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3560:3560:3560) (3462:3462:3462))
        (IOPATH i o (2409:2409:2409) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2320:2320:2320) (2294:2294:2294))
        (IOPATH i o (2419:2419:2419) (2449:2449:2449))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4104:4104:4104) (4034:4034:4034))
        (IOPATH i o (2439:2439:2439) (2469:2469:2469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3882:3882:3882) (3687:3687:3687))
        (IOPATH i o (2409:2409:2409) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2527:2527:2527) (2474:2474:2474))
        (IOPATH i o (2429:2429:2429) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2629:2629:2629) (2635:2635:2635))
        (IOPATH i o (2931:2931:2931) (3240:3240:3240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4078:4078:4078) (3845:3845:3845))
        (IOPATH i o (2399:2399:2399) (2429:2429:2429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_cnt_send\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3742:3742:3742) (3595:3595:3595))
        (IOPATH i o (2409:2409:2409) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_state\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2303:2303:2303) (2162:2162:2162))
        (IOPATH i o (2449:2449:2449) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_state\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3636:3636:3636) (3499:3499:3499))
        (IOPATH i o (2479:2479:2479) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LED_state\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3749:3749:3749) (3535:3535:3535))
        (IOPATH i o (2449:2449:2449) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE tx2M\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2599:2599:2599) (2518:2518:2518))
        (IOPATH i o (3240:3240:3240) (2931:2931:2931))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE rstn_adc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2584:2584:2584) (2743:2743:2743))
        (IOPATH i o (2519:2519:2519) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE clk_adc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1706:1706:1706) (1674:1674:1674))
        (IOPATH i o (2449:2449:2449) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE calib_ena_adc\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3482:3482:3482) (3606:3606:3606))
        (IOPATH i o (2499:2499:2499) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE adc_ena\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2422:2422:2422) (2360:2360:2360))
        (IOPATH i o (2469:2469:2469) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1635:1635:1635) (1627:1627:1627))
        (IOPATH i o (2479:2479:2479) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1334:1334:1334) (1331:1331:1331))
        (IOPATH i o (2489:2489:2489) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2605:2605:2605) (2386:2386:2386))
        (IOPATH i o (2489:2489:2489) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2618:2618:2618) (2394:2394:2394))
        (IOPATH i o (2479:2479:2479) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2303:2303:2303) (2187:2187:2187))
        (IOPATH i o (2429:2429:2429) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1365:1365:1365) (1266:1266:1266))
        (IOPATH i o (2459:2459:2459) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2415:2415:2415) (2205:2205:2205))
        (IOPATH i o (2429:2429:2429) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1064:1064:1064) (990:990:990))
        (IOPATH i o (2469:2469:2469) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE NOWA_adc\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2600:2600:2600) (2378:2378:2378))
        (IOPATH i o (2479:2479:2479) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE cap_rstn\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3044:3044:3044) (3260:3260:3260))
        (IOPATH i o (2519:2519:2519) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE nrst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk_50M\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE u_my_PLL\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (5845:5845:5845) (5845:5845:5845))
        (PORT inclk[0] (1964:1964:1964) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE u_my_PLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1977:1977:1977) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (347:347:347))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (908:908:908))
        (PORT datab (1094:1094:1094) (1042:1042:1042))
        (PORT datac (1121:1121:1121) (1047:1047:1047))
        (PORT datad (1342:1342:1342) (1234:1234:1234))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_reset\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1947:1947:1947) (1902:1902:1902))
        (PORT datab (1009:1009:1009) (976:976:976))
        (PORT datac (1612:1612:1612) (1568:1568:1568))
        (PORT datad (966:966:966) (934:934:934))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[9\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[10\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk_50M\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5233:5233:5233) (4997:4997:4997))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.RESET\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1599:1599:1599) (1507:1507:1507))
        (PORT datad (4408:4408:4408) (4604:4604:4604))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.RESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5233:5233:5233) (4997:4997:4997))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.RESET\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (804:804:804))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (1247:1247:1247) (1185:1185:1185))
        (PORT datad (411:411:411) (441:441:441))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_reset\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (890:890:890) (805:805:805))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (194:194:194) (227:227:227))
        (PORT datad (4405:4405:4405) (4600:4600:4600))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[11\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[12\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[13\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[14\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[15\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[16\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[17\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[18\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[19\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[20\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[21\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[22\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[23\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[24\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[25\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[26\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[27\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[28\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[29\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[30\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (702:702:702) (700:700:700))
        (PORT datab (729:729:729) (704:704:704))
        (PORT datac (859:859:859) (818:818:818))
        (PORT datad (1087:1087:1087) (1013:1013:1013))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (693:693:693))
        (PORT datab (708:708:708) (694:694:694))
        (PORT datac (895:895:895) (847:847:847))
        (PORT datad (1120:1120:1120) (1048:1048:1048))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (771:771:771))
        (PORT datab (853:853:853) (818:818:818))
        (PORT datac (917:917:917) (897:897:897))
        (PORT datad (1046:1046:1046) (1041:1041:1041))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1025:1025:1025) (984:984:984))
        (PORT datab (962:962:962) (942:942:942))
        (PORT datac (974:974:974) (942:942:942))
        (PORT datad (1160:1160:1160) (1093:1093:1093))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (561:561:561))
        (PORT datab (598:598:598) (542:542:542))
        (PORT datac (591:591:591) (541:541:541))
        (PORT datad (607:607:607) (548:548:548))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[31\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5349:5349:5349) (5159:5159:5159))
        (PORT ena (1043:1043:1043) (991:991:991))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1383:1383:1383) (1352:1352:1352))
        (PORT datab (1287:1287:1287) (1266:1266:1266))
        (PORT datac (1618:1618:1618) (1561:1561:1561))
        (PORT datad (1574:1574:1574) (1526:1526:1526))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2015:2015:2015) (1960:1960:1960))
        (PORT datab (855:855:855) (781:781:781))
        (PORT datac (2173:2173:2173) (2108:2108:2108))
        (PORT datad (563:563:563) (520:520:520))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[0\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (264:264:264))
        (PORT datab (241:241:241) (267:267:267))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5233:5233:5233) (4997:4997:4997))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (742:742:742))
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[3\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[4\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[5\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (926:926:926) (907:907:907))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1396:1396:1396) (1281:1281:1281))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (1093:1093:1093) (1041:1041:1041))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_reset\[8\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (833:833:833))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_reset\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1940:1940:1940) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4462:4462:4462) (4215:4215:4215))
        (PORT ena (1341:1341:1341) (1285:1285:1285))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (983:983:983))
        (PORT datab (1011:1011:1011) (971:971:971))
        (PORT datac (942:942:942) (900:900:900))
        (PORT datad (989:989:989) (951:951:951))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1945:1945:1945) (1900:1900:1900))
        (PORT datab (1647:1647:1647) (1595:1595:1595))
        (PORT datac (973:973:973) (943:943:943))
        (PORT datad (823:823:823) (737:737:737))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SAMPLE\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (440:440:440) (477:477:477))
        (PORT datac (1972:1972:1972) (1924:1924:1924))
        (PORT datad (1994:1994:1994) (1949:1949:1949))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SAMPLE\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (854:854:854) (780:780:780))
        (PORT datab (855:855:855) (781:781:781))
        (PORT datac (831:831:831) (754:754:754))
        (PORT datad (1169:1169:1169) (1083:1083:1083))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[16\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[17\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[18\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[19\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[20\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[21\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[22\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[23\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[24\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[25\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[26\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[27\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[28\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1329:1329:1329))
        (PORT datab (1615:1615:1615) (1547:1547:1547))
        (PORT datac (1594:1594:1594) (1563:1563:1563))
        (PORT datad (1528:1528:1528) (1467:1467:1467))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (302:302:302) (371:371:371))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[0\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (1285:1285:1285) (1195:1195:1195))
        (PORT datad (222:222:222) (257:257:257))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (487:487:487))
        (PORT datab (492:492:492) (505:505:505))
        (PORT datac (456:456:456) (475:475:475))
        (PORT datad (420:420:420) (442:442:442))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (700:700:700))
        (PORT datab (450:450:450) (480:480:480))
        (PORT datac (652:652:652) (641:641:641))
        (PORT datad (445:445:445) (464:464:464))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4330:4330:4330))
        (PORT ena (1910:1910:1910) (1808:1808:1808))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (727:727:727) (719:719:719))
        (PORT datab (494:494:494) (505:505:505))
        (PORT datac (458:458:458) (477:477:477))
        (PORT datad (427:427:427) (450:450:450))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (457:457:457) (479:479:479))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (503:503:503))
        (PORT datab (310:310:310) (384:384:384))
        (PORT datac (277:277:277) (352:352:352))
        (PORT datad (281:281:281) (347:347:347))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (810:810:810))
        (PORT datab (792:792:792) (794:794:794))
        (PORT datac (206:206:206) (234:234:234))
        (PORT datad (354:354:354) (341:341:341))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (787:787:787))
        (PORT datac (780:780:780) (803:803:803))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adc_ack\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adc_ack_sub\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (702:702:702) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ack_unit)
    (DELAY
      (ABSOLUTE
        (PORT datac (4482:4482:4482) (4761:4761:4761))
        (PORT datad (4041:4041:4041) (4296:4296:4296))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ack_unit_delay)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4618:4618:4618) (4358:4358:4358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[0\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (879:879:879))
        (PORT datab (669:669:669) (645:645:645))
        (PORT datac (401:401:401) (426:426:426))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (298:298:298))
        (PORT datab (1285:1285:1285) (1195:1195:1195))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4618:4618:4618) (4358:4358:4358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (494:494:494))
        (PORT datab (743:743:743) (770:770:770))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (379:379:379))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (311:311:311) (383:383:383))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (384:384:384))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (310:310:310) (382:382:382))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (379:379:379))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (372:372:372))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_received\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_received\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1962:1962:1962) (1975:1975:1975))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4270:4270:4270))
        (PORT ena (1899:1899:1899) (1795:1795:1795))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (967:967:967))
        (PORT datab (757:757:757) (781:781:781))
        (PORT datac (852:852:852) (902:902:902))
        (PORT datad (848:848:848) (898:898:898))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1177:1177:1177))
        (PORT datab (1399:1399:1399) (1380:1380:1380))
        (PORT datac (1352:1352:1352) (1333:1333:1333))
        (PORT datad (1823:1823:1823) (1756:1756:1756))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1388:1388:1388))
        (PORT datab (1431:1431:1431) (1412:1412:1412))
        (PORT datac (1012:1012:1012) (984:984:984))
        (PORT datad (991:991:991) (963:963:963))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[29\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[30\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[31\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (994:994:994))
        (PORT datab (492:492:492) (504:504:504))
        (PORT datad (422:422:422) (445:445:445))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (766:766:766) (751:751:751))
        (PORT datab (692:692:692) (699:699:699))
        (PORT datac (929:929:929) (891:891:891))
        (PORT datad (1266:1266:1266) (1240:1240:1240))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (855:855:855) (787:787:787))
        (PORT datad (873:873:873) (810:810:810))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1732:1732:1732) (1694:1694:1694))
        (PORT datab (1679:1679:1679) (1611:1611:1611))
        (PORT datac (1327:1327:1327) (1306:1306:1306))
        (PORT datad (1244:1244:1244) (1227:1227:1227))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1783:1783:1783) (1711:1711:1711))
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (963:963:963))
        (PORT datab (1729:1729:1729) (1682:1682:1682))
        (PORT datac (1293:1293:1293) (1267:1267:1267))
        (PORT datad (1581:1581:1581) (1535:1535:1535))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (890:890:890))
        (PORT datab (717:717:717) (705:705:705))
        (PORT datac (910:910:910) (873:873:873))
        (PORT datad (1291:1291:1291) (1258:1258:1258))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1066:1066:1066))
        (PORT datab (1033:1033:1033) (1014:1014:1014))
        (PORT datac (938:938:938) (918:918:918))
        (PORT datad (1083:1083:1083) (1075:1075:1075))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1024:1024:1024))
        (PORT datab (980:980:980) (977:977:977))
        (PORT datac (985:985:985) (959:959:959))
        (PORT datad (974:974:974) (973:973:973))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (1049:1049:1049) (1052:1052:1052))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1242:1242:1242) (1178:1178:1178))
        (PORT datad (947:947:947) (903:903:903))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1326:1326:1326))
        (PORT datab (1287:1287:1287) (1250:1250:1250))
        (PORT datac (419:419:419) (449:449:449))
        (PORT datad (1490:1490:1490) (1426:1426:1426))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (487:487:487))
        (PORT datab (1310:1310:1310) (1255:1255:1255))
        (PORT datac (1364:1364:1364) (1345:1345:1345))
        (PORT datad (1458:1458:1458) (1385:1385:1385))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (261:261:261))
        (PORT datab (226:226:226) (257:257:257))
        (PORT datac (1196:1196:1196) (1121:1121:1121))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1160:1160:1160))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.SAMPLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1965:1965:1965))
        (PORT asdata (1703:1703:1703) (1552:1552:1552))
        (PORT clrn (5233:5233:5233) (4997:4997:4997))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE comb\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3965:3965:3965) (4141:4141:4141))
        (PORT datab (606:606:606) (556:556:556))
        (PORT datac (559:559:559) (529:529:529))
        (PORT datad (260:260:260) (325:325:325))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (761:761:761))
        (PORT datac (1156:1156:1156) (1069:1069:1069))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4261:4261:4261))
        (PORT ena (1051:1051:1051) (1006:1006:1006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (351:351:351))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4261:4261:4261))
        (PORT ena (1051:1051:1051) (1006:1006:1006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4261:4261:4261))
        (PORT ena (1051:1051:1051) (1006:1006:1006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (349:349:349))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4261:4261:4261))
        (PORT ena (1051:1051:1051) (1006:1006:1006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (PORT datab (270:270:270) (343:343:343))
        (PORT datac (240:240:240) (315:315:315))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4261:4261:4261))
        (PORT ena (1051:1051:1051) (1006:1006:1006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4261:4261:4261))
        (PORT ena (1051:1051:1051) (1006:1006:1006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4261:4261:4261))
        (PORT ena (1051:1051:1051) (1006:1006:1006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena_period\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (212:212:212) (239:239:239))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena_period\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4261:4261:4261))
        (PORT ena (1051:1051:1051) (1006:1006:1006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (PORT datab (269:269:269) (342:342:342))
        (PORT datac (419:419:419) (448:448:448))
        (PORT datad (240:240:240) (307:307:307))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[31\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (292:292:292))
        (PORT datab (1037:1037:1037) (924:924:924))
        (PORT datac (1155:1155:1155) (1068:1068:1068))
        (PORT datad (211:211:211) (238:238:238))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[0\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datad (901:901:901) (843:843:843))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4557:4557:4557) (4297:4297:4297))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[3\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[4\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[5\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (305:305:305) (379:379:379))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[6\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[8\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[9\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[10\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[11\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (948:948:948) (905:905:905))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[12\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (915:915:915) (886:886:886))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[13\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (1336:1336:1336) (1295:1295:1295))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[14\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (715:715:715) (702:702:702))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE cnt_ena\[15\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5187:5187:5187) (4954:4954:4954))
        (PORT ena (1733:1733:1733) (1612:1612:1612))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cnt_ena\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5193:5193:5193) (4968:4968:4968))
        (PORT ena (1476:1476:1476) (1368:1368:1368))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE always1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1214:1214:1214) (1159:1159:1159))
        (PORT datab (228:228:228) (259:259:259))
        (PORT datac (856:856:856) (788:788:788))
        (PORT datad (198:198:198) (222:222:222))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (807:807:807))
        (PORT datab (1399:1399:1399) (1380:1380:1380))
        (PORT datac (1352:1352:1352) (1334:1334:1334))
        (PORT datad (1823:1823:1823) (1756:1756:1756))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1368:1368:1368) (1340:1340:1340))
        (PORT datab (1273:1273:1273) (1207:1207:1207))
        (PORT datac (1688:1688:1688) (1657:1657:1657))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1413:1413:1413) (1386:1386:1386))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1387:1387:1387) (1376:1376:1376))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_ena\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (760:760:760))
        (PORT datab (1194:1194:1194) (1098:1098:1098))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_ena)
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4501:4501:4501) (4261:4261:4261))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (294:294:294))
        (PORT datab (1292:1292:1292) (1203:1203:1203))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_received)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4618:4618:4618) (4358:4358:4358))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (786:786:786))
        (PORT datab (280:280:280) (349:349:349))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (350:350:350))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (350:350:350))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (361:361:361))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (362:362:362))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (360:360:360))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (357:357:357))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4566:4566:4566) (4313:4313:4313))
        (PORT ena (1600:1600:1600) (1521:1521:1521))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4628:4628:4628) (4367:4367:4367))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (658:658:658) (650:650:650))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT asdata (1004:1004:1004) (957:957:957))
        (PORT clrn (4615:4615:4615) (4353:4353:4353))
        (PORT ena (1326:1326:1326) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (495:495:495))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT asdata (990:990:990) (947:947:947))
        (PORT clrn (4615:4615:4615) (4353:4353:4353))
        (PORT ena (1326:1326:1326) (1266:1266:1266))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4628:4628:4628) (4367:4367:4367))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4628:4628:4628) (4367:4367:4367))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4628:4628:4628) (4367:4367:4367))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4628:4628:4628) (4367:4367:4367))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4628:4628:4628) (4367:4367:4367))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (765:765:765) (776:776:776))
        (PORT datab (1015:1015:1015) (1008:1008:1008))
        (PORT datac (702:702:702) (709:709:709))
        (PORT datad (727:727:727) (736:736:736))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4628:4628:4628) (4367:4367:4367))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4628:4628:4628) (4367:4367:4367))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4628:4628:4628) (4367:4367:4367))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4628:4628:4628) (4367:4367:4367))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4628:4628:4628) (4367:4367:4367))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4628:4628:4628) (4367:4367:4367))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4628:4628:4628) (4367:4367:4367))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add0\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4628:4628:4628) (4367:4367:4367))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (682:682:682))
        (PORT datab (702:702:702) (682:682:682))
        (PORT datac (633:633:633) (623:623:623))
        (PORT datad (658:658:658) (645:645:645))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (772:772:772))
        (PORT datab (759:759:759) (755:755:755))
        (PORT datac (710:710:710) (711:711:711))
        (PORT datad (700:700:700) (706:706:706))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (837:837:837))
        (PORT datab (885:885:885) (792:792:792))
        (PORT datac (673:673:673) (680:680:680))
        (PORT datad (656:656:656) (615:615:615))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.SEND)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4615:4615:4615) (4353:4353:4353))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SEND\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (233:233:233) (270:270:270))
        (PORT datab (280:280:280) (356:356:356))
        (PORT datac (191:191:191) (223:223:223))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.SEND\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1047:1047:1047))
        (PORT datab (1649:1649:1649) (1595:1595:1595))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (3769:3769:3769) (3990:3990:3990))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (652:652:652))
        (PORT datab (453:453:453) (484:484:484))
        (PORT datac (460:460:460) (483:483:483))
        (PORT datad (677:677:677) (656:656:656))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (934:934:934))
        (PORT datab (773:773:773) (796:796:796))
        (PORT datac (704:704:704) (713:713:713))
        (PORT datad (956:956:956) (921:921:921))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (808:808:808))
        (PORT datab (763:763:763) (781:781:781))
        (PORT datac (946:946:946) (887:887:887))
        (PORT datad (641:641:641) (599:599:599))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LessThan0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (273:273:273))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (637:637:637) (624:624:624))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (504:504:504))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (393:393:393) (374:374:374))
        (PORT datad (247:247:247) (283:283:283))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\[31\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (221:221:221) (254:254:254))
        (PORT datad (394:394:394) (392:392:392))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4877:4877:4877) (4638:4638:4638))
        (PORT ena (1580:1580:1580) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4574:4574:4574) (4319:4319:4319))
        (PORT ena (1619:1619:1619) (1552:1552:1552))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4574:4574:4574) (4319:4319:4319))
        (PORT ena (1619:1619:1619) (1552:1552:1552))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (504:504:504))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (321:321:321))
        (PORT datad (358:358:358) (341:341:341))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4877:4877:4877) (4638:4638:4638))
        (PORT ena (1580:1580:1580) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (457:457:457) (483:483:483))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (392:392:392) (373:373:373))
        (PORT datad (248:248:248) (284:284:284))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4877:4877:4877) (4638:4638:4638))
        (PORT ena (1580:1580:1580) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4574:4574:4574) (4319:4319:4319))
        (PORT ena (1619:1619:1619) (1552:1552:1552))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (484:484:484) (496:496:496))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (392:392:392) (373:373:373))
        (PORT datad (249:249:249) (285:285:285))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4877:4877:4877) (4638:4638:4638))
        (PORT ena (1580:1580:1580) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4574:4574:4574) (4319:4319:4319))
        (PORT ena (1619:1619:1619) (1552:1552:1552))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4574:4574:4574) (4319:4319:4319))
        (PORT ena (1619:1619:1619) (1552:1552:1552))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4574:4574:4574) (4319:4319:4319))
        (PORT ena (1619:1619:1619) (1552:1552:1552))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (460:460:460))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (353:353:353) (343:343:343))
        (PORT datad (248:248:248) (284:284:284))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4877:4877:4877) (4638:4638:4638))
        (PORT ena (1580:1580:1580) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (722:722:722))
        (PORT datab (290:290:290) (363:363:363))
        (PORT datac (461:461:461) (483:483:483))
        (PORT datad (454:454:454) (476:476:476))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (514:514:514) (531:531:531))
        (PORT datab (294:294:294) (368:368:368))
        (PORT datac (430:430:430) (463:463:463))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4574:4574:4574) (4319:4319:4319))
        (PORT ena (1619:1619:1619) (1552:1552:1552))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (479:479:479))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_clk\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (322:322:322))
        (PORT datad (629:629:629) (589:589:589))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4877:4877:4877) (4638:4638:4638))
        (PORT ena (1580:1580:1580) (1502:1502:1502))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4574:4574:4574) (4319:4319:4319))
        (PORT ena (1619:1619:1619) (1552:1552:1552))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4574:4574:4574) (4319:4319:4319))
        (PORT ena (1619:1619:1619) (1552:1552:1552))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1950:1950:1950) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4574:4574:4574) (4319:4319:4319))
        (PORT ena (1619:1619:1619) (1552:1552:1552))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (715:715:715))
        (PORT datab (282:282:282) (352:352:352))
        (PORT datac (457:457:457) (478:478:478))
        (PORT datad (447:447:447) (467:467:467))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (PORT datab (492:492:492) (505:505:505))
        (PORT datad (423:423:423) (446:446:446))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (972:972:972))
        (PORT datab (772:772:772) (770:770:770))
        (PORT datac (729:729:729) (748:748:748))
        (PORT datad (724:724:724) (731:731:731))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (755:755:755))
        (PORT datab (777:777:777) (777:777:777))
        (PORT datac (740:740:740) (747:747:747))
        (PORT datad (751:751:751) (756:756:756))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (802:802:802) (803:803:803))
        (PORT datab (994:994:994) (954:954:954))
        (PORT datac (977:977:977) (958:958:958))
        (PORT datad (709:709:709) (717:717:717))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Add1\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_clk\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1946:1946:1946) (1962:1962:1962))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4537:4537:4537) (4294:4294:4294))
        (PORT ena (1621:1621:1621) (1550:1550:1550))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (758:758:758))
        (PORT datab (740:740:740) (759:759:759))
        (PORT datac (969:969:969) (938:938:938))
        (PORT datad (715:715:715) (724:724:724))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (632:632:632) (599:599:599))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (701:701:701) (695:695:695))
        (PORT datad (208:208:208) (227:227:227))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (436:436:436))
        (PORT datac (222:222:222) (256:256:256))
        (PORT datad (942:942:942) (892:892:892))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_cnt_send\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4807:4807:4807) (4580:4580:4580))
        (PORT ena (1398:1398:1398) (1360:1360:1360))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (677:677:677) (672:672:672))
        (PORT datab (291:291:291) (364:364:364))
        (PORT datac (257:257:257) (332:332:332))
        (PORT datad (261:261:261) (327:327:327))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (769:769:769))
        (PORT datab (723:723:723) (728:728:728))
        (PORT datac (701:701:701) (713:713:713))
        (PORT datad (742:742:742) (747:747:747))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (805:805:805))
        (PORT datab (761:761:761) (779:779:779))
        (PORT datad (650:650:650) (650:650:650))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1183:1183:1183))
        (PORT datab (989:989:989) (931:931:931))
        (PORT datac (945:945:945) (887:887:887))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE Equal3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (807:807:807) (809:809:809))
        (PORT datab (760:760:760) (761:761:761))
        (PORT datac (1003:1003:1003) (982:982:982))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.HOLD\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (264:264:264))
        (PORT datad (3767:3767:3767) (3987:3987:3987))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE cs\.HOLD)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4615:4615:4615) (4353:4353:4353))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ns\.HOLD\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (261:261:261))
        (PORT datab (277:277:277) (353:353:353))
        (PORT datac (202:202:202) (239:239:239))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_uart\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (263:263:263))
        (PORT datab (3818:3818:3818) (4030:4030:4030))
        (PORT datac (220:220:220) (253:253:253))
        (PORT datad (393:393:393) (391:391:391))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE leds_uart\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (636:636:636) (575:575:575))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_uart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4615:4615:4615) (4353:4353:4353))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE leds_reset)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT asdata (579:579:579) (604:604:604))
        (PORT clrn (5233:5233:5233) (4997:4997:4997))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LED_state\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (1004:1004:1004) (999:999:999))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE LED_state\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (243:243:243) (322:322:322))
        (PORT datad (260:260:260) (325:325:325))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[0\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (1038:1038:1038))
        (PORT datad (383:383:383) (374:374:374))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5525:5525:5525) (5284:5284:5284))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1044:1044:1044))
        (PORT datab (408:408:408) (404:404:404))
        (PORT datad (293:293:293) (368:368:368))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5525:5525:5525) (5284:5284:5284))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (413:413:413))
        (PORT datab (317:317:317) (404:404:404))
        (PORT datac (267:267:267) (355:355:355))
        (PORT datad (288:288:288) (363:363:363))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1041:1041:1041))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (381:381:381) (372:372:372))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5525:5525:5525) (5284:5284:5284))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (321:321:321) (412:412:412))
        (PORT datab (316:316:316) (403:403:403))
        (PORT datac (266:266:266) (353:353:353))
        (PORT datad (287:287:287) (361:361:361))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (255:255:255))
        (PORT datad (194:194:194) (217:217:217))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.STOP)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5525:5525:5525) (5284:5284:5284))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5525:5525:5525) (5284:5284:5284))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wreq_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (430:430:430))
        (PORT datab (633:633:633) (572:572:572))
        (PORT datad (945:945:945) (896:896:896))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wreq_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4615:4615:4615) (4353:4353:4353))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (355:355:355))
        (PORT datab (229:229:229) (258:258:258))
        (PORT datad (1726:1726:1726) (1625:1625:1625))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1156:1156:1156) (1141:1141:1141))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (351:351:351))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1156:1156:1156) (1141:1141:1141))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1155:1155:1155) (1141:1141:1141))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[3\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1155:1155:1155) (1141:1141:1141))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[4\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1155:1155:1155) (1140:1140:1140))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[5\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1155:1155:1155) (1140:1140:1140))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[6\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1155:1155:1155) (1140:1140:1140))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1154:1154:1154) (1140:1140:1140))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1154:1154:1154) (1139:1139:1139))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[9\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1154:1154:1154) (1139:1139:1139))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[10\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1153:1153:1153) (1139:1139:1139))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[11\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1153:1153:1153) (1138:1138:1138))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[12\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1153:1153:1153) (1138:1138:1138))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[13\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1153:1153:1153) (1138:1138:1138))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[14\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1153:1153:1153) (1138:1138:1138))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[15\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1946:1946:1946))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1152:1152:1152) (1138:1138:1138))
        (PORT clrn (5267:5267:5267) (4996:4996:4996))
        (PORT sclr (1413:1413:1413) (1514:1514:1514))
        (PORT sload (1005:1005:1005) (1045:1045:1045))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[16\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1121:1121:1121) (1109:1109:1109))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[17\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1121:1121:1121) (1108:1108:1108))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[18\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1120:1120:1120) (1108:1108:1108))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[19\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1120:1120:1120) (1107:1107:1107))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[20\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1119:1119:1119) (1107:1107:1107))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[21\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1119:1119:1119) (1106:1106:1106))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[22\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1118:1118:1118) (1106:1106:1106))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[23\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1118:1118:1118) (1105:1105:1105))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[24\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1117:1117:1117) (1104:1104:1104))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[25\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1116:1116:1116) (1103:1103:1103))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[26\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1116:1116:1116) (1103:1103:1103))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[27\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1115:1115:1115) (1102:1102:1102))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[28\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1115:1115:1115) (1102:1102:1102))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (659:659:659))
        (PORT datab (496:496:496) (509:509:509))
        (PORT datac (421:421:421) (453:453:453))
        (PORT datad (448:448:448) (469:469:469))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[29\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1114:1114:1114) (1101:1101:1101))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[30\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1114:1114:1114) (1101:1101:1101))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_clk\[31\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_clk\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1918:1918:1918) (1930:1930:1930))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1113:1113:1113) (1100:1100:1100))
        (PORT clrn (5257:5257:5257) (5003:5003:5003))
        (PORT sclr (1498:1498:1498) (1586:1586:1586))
        (PORT sload (1341:1341:1341) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (991:991:991) (974:974:974))
        (PORT datac (941:941:941) (921:921:921))
        (PORT datad (953:953:953) (916:916:916))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (931:931:931))
        (PORT datab (759:759:759) (774:774:774))
        (PORT datac (1294:1294:1294) (1245:1245:1245))
        (PORT datad (949:949:949) (905:905:905))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (661:661:661) (652:652:652))
        (PORT datab (493:493:493) (506:506:506))
        (PORT datac (418:418:418) (450:450:450))
        (PORT datad (447:447:447) (466:466:466))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (972:972:972))
        (PORT datab (967:967:967) (951:951:951))
        (PORT datac (732:732:732) (738:738:738))
        (PORT datad (727:727:727) (733:733:733))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (682:682:682))
        (PORT datab (454:454:454) (485:485:485))
        (PORT datac (457:457:457) (479:479:479))
        (PORT datad (448:448:448) (468:468:468))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (385:385:385))
        (PORT datac (194:194:194) (225:225:225))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (517:517:517))
        (PORT datab (690:690:690) (670:670:670))
        (PORT datac (679:679:679) (658:658:658))
        (PORT datad (427:427:427) (450:450:450))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (501:501:501) (515:515:515))
        (PORT datac (669:669:669) (659:659:659))
        (PORT datad (659:659:659) (649:649:649))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (462:462:462) (484:484:484))
        (PORT datad (429:429:429) (453:453:453))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (317:317:317) (404:404:404))
        (PORT datac (288:288:288) (378:378:378))
        (PORT datad (288:288:288) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|cnt_bit\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1044:1044:1044))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datad (378:378:378) (369:369:369))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cnt_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5525:5525:5525) (5284:5284:5284))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (313:313:313) (400:400:400))
        (PORT datac (284:284:284) (372:372:372))
        (PORT datad (288:288:288) (363:363:363))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (481:481:481) (492:492:492))
        (PORT datac (1433:1433:1433) (1346:1346:1346))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (236:236:236) (274:274:274))
        (PORT datab (300:300:300) (386:386:386))
        (PORT datad (382:382:382) (360:360:360))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.START)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5525:5525:5525) (5284:5284:5284))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (235:235:235) (273:273:273))
        (PORT datab (300:300:300) (385:385:385))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|cs\.DATA)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5525:5525:5525) (5284:5284:5284))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector3\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (264:264:264) (333:333:333))
        (PORT datac (266:266:266) (353:353:353))
        (PORT datad (204:204:204) (232:232:232))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector40\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (276:276:276) (355:355:355))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datad (1727:1727:1727) (1625:1625:1625))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1222:1222:1222))
        (PORT datac (919:919:919) (896:896:896))
        (PORT datad (960:960:960) (945:945:945))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (696:696:696))
        (PORT datab (503:503:503) (517:517:517))
        (PORT datac (461:461:461) (484:484:484))
        (PORT datad (663:663:663) (654:654:654))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (311:311:311) (401:401:401))
        (PORT datab (308:308:308) (393:393:393))
        (PORT datac (266:266:266) (353:353:353))
        (PORT datad (292:292:292) (367:367:367))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (266:266:266))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (669:669:669) (633:633:633))
        (PORT datad (429:429:429) (453:453:453))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|always3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (227:227:227) (256:256:256))
        (PORT datac (196:196:196) (227:227:227))
        (PORT datad (364:364:364) (352:352:352))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector43\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1394:1394:1394) (1280:1280:1280))
        (PORT datad (877:877:877) (821:821:821))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector45\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (398:398:398))
        (PORT datab (423:423:423) (402:402:402))
        (PORT datac (900:900:900) (837:837:837))
        (PORT datad (352:352:352) (341:341:341))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~5feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4166:4166:4166) (4454:4454:4454))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1580:1580:1580) (1526:1526:1526))
        (PORT datab (1600:1600:1600) (1518:1518:1518))
        (PORT datac (1617:1617:1617) (1563:1563:1563))
        (PORT datad (1501:1501:1501) (1437:1437:1437))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1047:1047:1047))
        (PORT datab (1439:1439:1439) (1429:1429:1429))
        (PORT datac (987:987:987) (962:962:962))
        (PORT datad (1152:1152:1152) (1073:1073:1073))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1652:1652:1652) (1613:1613:1613))
        (PORT datab (3705:3705:3705) (3907:3907:3907))
        (PORT datac (1033:1033:1033) (1017:1017:1017))
        (PORT datad (220:220:220) (255:255:255))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (273:273:273))
        (PORT datab (595:595:595) (562:562:562))
        (PORT datac (1130:1130:1130) (1047:1047:1047))
        (PORT datad (260:260:260) (324:324:324))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (255:255:255))
        (PORT datab (242:242:242) (269:269:269))
        (PORT datac (701:701:701) (723:723:723))
        (PORT datad (674:674:674) (641:641:641))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~5)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1075:1075:1075) (1062:1062:1062))
        (PORT datac (1232:1232:1232) (1192:1192:1192))
        (PORT datad (1291:1291:1291) (1241:1241:1241))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1963:1963:1963))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (916:916:916) (853:853:853))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1706:1706:1706) (1653:1653:1653))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (267:267:267) (337:337:337))
        (PORT datac (917:917:917) (853:853:853))
        (PORT datad (1004:1004:1004) (973:973:973))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3319w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (782:782:782) (809:809:809))
        (PORT datad (1188:1188:1188) (1113:1113:1113))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3319w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (992:992:992))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (858:858:858) (917:917:917))
        (PORT datad (871:871:871) (910:910:910))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_cnt_send\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (263:263:263) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4486:4486:4486) (4759:4759:4759))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4867:4867:4867) (4615:4615:4615))
        (PORT d[1] (4171:4171:4171) (4189:4189:4189))
        (PORT d[2] (4597:4597:4597) (4634:4634:4634))
        (PORT d[3] (4084:4084:4084) (4082:4082:4082))
        (PORT d[4] (3359:3359:3359) (3426:3426:3426))
        (PORT d[5] (7291:7291:7291) (7158:7158:7158))
        (PORT d[6] (8282:8282:8282) (8269:8269:8269))
        (PORT d[7] (3431:3431:3431) (3544:3544:3544))
        (PORT d[8] (6991:6991:6991) (6803:6803:6803))
        (PORT d[9] (6050:6050:6050) (5998:5998:5998))
        (PORT d[10] (2856:2856:2856) (2897:2897:2897))
        (PORT d[11] (3757:3757:3757) (3887:3887:3887))
        (PORT d[12] (5790:5790:5790) (5771:5771:5771))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3341:3341:3341))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5465:5465:5465) (5260:5260:5260))
        (PORT d[1] (4498:4498:4498) (4397:4397:4397))
        (PORT d[2] (3028:3028:3028) (2983:2983:2983))
        (PORT d[3] (3855:3855:3855) (3859:3859:3859))
        (PORT d[4] (4256:4256:4256) (4195:4195:4195))
        (PORT d[5] (3591:3591:3591) (3545:3545:3545))
        (PORT d[6] (3673:3673:3673) (3724:3724:3724))
        (PORT d[7] (4864:4864:4864) (5013:5013:5013))
        (PORT d[8] (5305:5305:5305) (5228:5228:5228))
        (PORT d[9] (3529:3529:3529) (3529:3529:3529))
        (PORT d[10] (4959:4959:4959) (4752:4752:4752))
        (PORT d[11] (3388:3388:3388) (3357:3357:3357))
        (PORT d[12] (4003:4003:4003) (3953:3953:3953))
        (PORT clk (2237:2237:2237) (2264:2264:2264))
        (PORT stall (3379:3379:3379) (3346:3346:3346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3329w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1650:1650:1650) (1602:1602:1602))
        (PORT datab (864:864:864) (879:879:879))
        (PORT datac (919:919:919) (870:870:870))
        (PORT datad (1294:1294:1294) (1261:1261:1261))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3329w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (980:980:980))
        (PORT datab (926:926:926) (976:976:976))
        (PORT datac (1123:1123:1123) (1140:1140:1140))
        (PORT datad (244:244:244) (276:276:276))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4579:4579:4579) (4883:4883:4883))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4827:4827:4827) (4658:4658:4658))
        (PORT d[1] (4721:4721:4721) (4816:4816:4816))
        (PORT d[2] (6521:6521:6521) (6411:6411:6411))
        (PORT d[3] (2991:2991:2991) (2981:2981:2981))
        (PORT d[4] (4308:4308:4308) (4356:4356:4356))
        (PORT d[5] (5501:5501:5501) (5296:5296:5296))
        (PORT d[6] (3081:3081:3081) (3076:3076:3076))
        (PORT d[7] (3460:3460:3460) (3573:3573:3573))
        (PORT d[8] (5694:5694:5694) (5486:5486:5486))
        (PORT d[9] (5246:5246:5246) (5160:5160:5160))
        (PORT d[10] (2657:2657:2657) (2733:2733:2733))
        (PORT d[11] (3020:3020:3020) (3117:3117:3117))
        (PORT d[12] (3195:3195:3195) (3085:3085:3085))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2319:2319:2319) (2230:2230:2230))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3244:3244:3244))
        (PORT d[1] (5505:5505:5505) (5372:5372:5372))
        (PORT d[2] (3706:3706:3706) (3653:3653:3653))
        (PORT d[3] (4463:4463:4463) (4450:4450:4450))
        (PORT d[4] (3632:3632:3632) (3587:3587:3587))
        (PORT d[5] (4238:4238:4238) (4023:4023:4023))
        (PORT d[6] (2555:2555:2555) (2583:2583:2583))
        (PORT d[7] (3896:3896:3896) (3958:3958:3958))
        (PORT d[8] (2902:2902:2902) (2818:2818:2818))
        (PORT d[9] (3638:3638:3638) (3534:3534:3534))
        (PORT d[10] (3369:3369:3369) (3189:3189:3189))
        (PORT d[11] (2729:2729:2729) (2575:2575:2575))
        (PORT d[12] (4577:4577:4577) (4589:4589:4589))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (PORT stall (2380:2380:2380) (2425:2425:2425))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (719:719:719) (701:701:701))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1706:1706:1706) (1653:1653:1653))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (268:268:268) (342:342:342))
        (PORT datac (719:719:719) (701:701:701))
        (PORT datad (1007:1007:1007) (976:976:976))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (894:894:894) (841:841:841))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1706:1706:1706) (1653:1653:1653))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (269:269:269) (344:344:344))
        (PORT datab (923:923:923) (877:877:877))
        (PORT datad (1010:1010:1010) (980:980:980))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2490:2490:2490) (2398:2398:2398))
        (PORT datab (1665:1665:1665) (1575:1575:1575))
        (PORT datac (1695:1695:1695) (1687:1687:1687))
        (PORT datad (1668:1668:1668) (1652:1652:1652))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (688:688:688) (666:666:666))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1706:1706:1706) (1653:1653:1653))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (735:735:735) (704:704:704))
        (PORT datac (232:232:232) (304:304:304))
        (PORT datad (1009:1009:1009) (979:979:979))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1961:1961:1961) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3349w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (978:978:978))
        (PORT datab (925:925:925) (975:975:975))
        (PORT datac (1121:1121:1121) (1136:1136:1136))
        (PORT datad (245:245:245) (277:277:277))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5629:5629:5629) (5950:5950:5950))
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5093:5093:5093) (4850:4850:4850))
        (PORT d[1] (3481:3481:3481) (3616:3616:3616))
        (PORT d[2] (4455:4455:4455) (4474:4474:4474))
        (PORT d[3] (3690:3690:3690) (3688:3688:3688))
        (PORT d[4] (3588:3588:3588) (3627:3627:3627))
        (PORT d[5] (4355:4355:4355) (4178:4178:4178))
        (PORT d[6] (5952:5952:5952) (5817:5817:5817))
        (PORT d[7] (3058:3058:3058) (3153:3153:3153))
        (PORT d[8] (7500:7500:7500) (7382:7382:7382))
        (PORT d[9] (7579:7579:7579) (7091:7091:7091))
        (PORT d[10] (4706:4706:4706) (4533:4533:4533))
        (PORT d[11] (2841:2841:2841) (2880:2880:2880))
        (PORT d[12] (5157:5157:5157) (5108:5108:5108))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2587:2587:2587) (2483:2483:2483))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2765:2765:2765) (2754:2754:2754))
        (PORT d[1] (4090:4090:4090) (3929:3929:3929))
        (PORT d[2] (4603:4603:4603) (4358:4358:4358))
        (PORT d[3] (3996:3996:3996) (4072:4072:4072))
        (PORT d[4] (3954:3954:3954) (3912:3912:3912))
        (PORT d[5] (5774:5774:5774) (5526:5526:5526))
        (PORT d[6] (3742:3742:3742) (3835:3835:3835))
        (PORT d[7] (2954:2954:2954) (2887:2887:2887))
        (PORT d[8] (3552:3552:3552) (3573:3573:3573))
        (PORT d[9] (4109:4109:4109) (3910:3910:3910))
        (PORT d[10] (3660:3660:3660) (3738:3738:3738))
        (PORT d[11] (4375:4375:4375) (4156:4156:4156))
        (PORT d[12] (3368:3368:3368) (3328:3328:3328))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (PORT stall (3468:3468:3468) (3476:3476:3476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3339w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1010:1010:1010) (1011:1011:1011))
        (PORT datad (672:672:672) (639:639:639))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3339w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (964:964:964))
        (PORT datab (741:741:741) (760:760:760))
        (PORT datac (206:206:206) (243:243:243))
        (PORT datad (1395:1395:1395) (1397:1397:1397))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4486:4486:4486) (4757:4757:4757))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (4549:4549:4549))
        (PORT d[1] (3557:3557:3557) (3627:3627:3627))
        (PORT d[2] (3930:3930:3930) (4001:4001:4001))
        (PORT d[3] (3724:3724:3724) (3726:3726:3726))
        (PORT d[4] (3385:3385:3385) (3463:3463:3463))
        (PORT d[5] (7357:7357:7357) (7231:7231:7231))
        (PORT d[6] (8750:8750:8750) (8686:8686:8686))
        (PORT d[7] (3655:3655:3655) (3752:3752:3752))
        (PORT d[8] (6712:6712:6712) (6543:6543:6543))
        (PORT d[9] (5989:5989:5989) (5924:5924:5924))
        (PORT d[10] (2613:2613:2613) (2672:2672:2672))
        (PORT d[11] (4050:4050:4050) (4159:4159:4159))
        (PORT d[12] (6099:6099:6099) (6067:6067:6067))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2681:2681:2681) (2613:2613:2613))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3701:3701:3701) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4819:4819:4819) (4644:4644:4644))
        (PORT d[1] (4466:4466:4466) (4365:4365:4365))
        (PORT d[2] (3027:3027:3027) (2989:2989:2989))
        (PORT d[3] (3494:3494:3494) (3500:3500:3500))
        (PORT d[4] (3962:3962:3962) (3912:3912:3912))
        (PORT d[5] (3291:3291:3291) (3257:3257:3257))
        (PORT d[6] (3318:3318:3318) (3377:3377:3377))
        (PORT d[7] (4855:4855:4855) (5004:5004:5004))
        (PORT d[8] (5280:5280:5280) (5211:5211:5211))
        (PORT d[9] (3856:3856:3856) (3845:3845:3845))
        (PORT d[10] (4645:4645:4645) (4449:4449:4449))
        (PORT d[11] (3405:3405:3405) (3374:3374:3374))
        (PORT d[12] (3672:3672:3672) (3629:3629:3629))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (PORT stall (3609:3609:3609) (3590:3590:3590))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2043:2043:2043) (2010:2010:2010))
        (PORT datab (2172:2172:2172) (2064:2064:2064))
        (PORT datac (1695:1695:1695) (1687:1687:1687))
        (PORT datad (1668:1668:1668) (1652:1652:1652))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~320)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1572:1572:1572) (1510:1510:1510))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1602:1602:1602) (1538:1538:1538))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|addr_store_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1972:1972:1972))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1322:1322:1322) (1265:1265:1265))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[5\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1056:1056:1056) (1032:1032:1032))
        (PORT datac (1266:1266:1266) (1201:1201:1201))
        (PORT datad (704:704:704) (692:692:692))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0\|auto_generated\|address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3433w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (964:964:964))
        (PORT datab (739:739:739) (759:759:759))
        (PORT datac (206:206:206) (243:243:243))
        (PORT datad (1396:1396:1396) (1398:1398:1398))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5821:5821:5821) (6198:6198:6198))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7565:7565:7565) (7216:7216:7216))
        (PORT d[1] (6138:6138:6138) (6188:6188:6188))
        (PORT d[2] (3537:3537:3537) (3556:3556:3556))
        (PORT d[3] (5420:5420:5420) (5396:5396:5396))
        (PORT d[4] (3518:3518:3518) (3543:3543:3543))
        (PORT d[5] (7347:7347:7347) (7149:7149:7149))
        (PORT d[6] (6824:6824:6824) (6755:6755:6755))
        (PORT d[7] (2934:2934:2934) (2964:2964:2964))
        (PORT d[8] (10096:10096:10096) (9891:9891:9891))
        (PORT d[9] (10574:10574:10574) (9956:9956:9956))
        (PORT d[10] (6142:6142:6142) (6020:6020:6020))
        (PORT d[11] (2280:2280:2280) (2320:2320:2320))
        (PORT d[12] (7581:7581:7581) (7467:7467:7467))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2351:2351:2351) (2276:2276:2276))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3680:3680:3680) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2352:2352:2352))
        (PORT d[1] (4045:4045:4045) (3887:3887:3887))
        (PORT d[2] (7472:7472:7472) (7131:7131:7131))
        (PORT d[3] (2422:2422:2422) (2424:2424:2424))
        (PORT d[4] (4338:4338:4338) (4272:4272:4272))
        (PORT d[5] (3259:3259:3259) (3196:3196:3196))
        (PORT d[6] (4452:4452:4452) (4548:4548:4548))
        (PORT d[7] (2874:2874:2874) (2916:2916:2916))
        (PORT d[8] (2908:2908:2908) (2911:2911:2911))
        (PORT d[9] (3081:3081:3081) (3076:3076:3076))
        (PORT d[10] (5695:5695:5695) (5707:5707:5707))
        (PORT d[11] (2684:2684:2684) (2628:2628:2628))
        (PORT d[12] (3296:3296:3296) (3330:3330:3330))
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (PORT stall (2379:2379:2379) (2426:2426:2426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3413w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1011:1011:1011) (1011:1011:1011))
        (PORT datad (672:672:672) (638:638:638))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3413w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (787:787:787))
        (PORT datab (1014:1014:1014) (985:985:985))
        (PORT datac (700:700:700) (722:722:722))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4612:4612:4612) (4913:4913:4913))
        (PORT clk (2226:2226:2226) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5153:5153:5153) (4977:4977:4977))
        (PORT d[1] (5416:5416:5416) (5496:5496:5496))
        (PORT d[2] (6587:6587:6587) (6471:6471:6471))
        (PORT d[3] (2601:2601:2601) (2561:2561:2561))
        (PORT d[4] (4998:4998:4998) (5030:5030:5030))
        (PORT d[5] (2243:2243:2243) (2175:2175:2175))
        (PORT d[6] (9352:9352:9352) (9340:9340:9340))
        (PORT d[7] (3381:3381:3381) (3496:3496:3496))
        (PORT d[8] (5706:5706:5706) (5504:5504:5504))
        (PORT d[9] (5747:5747:5747) (5517:5517:5517))
        (PORT d[10] (3260:3260:3260) (3296:3296:3296))
        (PORT d[11] (3269:3269:3269) (3345:3345:3345))
        (PORT d[12] (5418:5418:5418) (5375:5375:5375))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2157:2157:2157))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2618:2618:2618))
        (PORT d[1] (3837:3837:3837) (3609:3609:3609))
        (PORT d[2] (4015:4015:4015) (3953:3953:3953))
        (PORT d[3] (3431:3431:3431) (3417:3417:3417))
        (PORT d[4] (3926:3926:3926) (3868:3868:3868))
        (PORT d[5] (2686:2686:2686) (2508:2508:2508))
        (PORT d[6] (2656:2656:2656) (2720:2720:2720))
        (PORT d[7] (4062:4062:4062) (4162:4162:4162))
        (PORT d[8] (3282:3282:3282) (3198:3198:3198))
        (PORT d[9] (2994:2994:2994) (2907:2907:2907))
        (PORT d[10] (3060:3060:3060) (3135:3135:3135))
        (PORT d[11] (2438:2438:2438) (2291:2291:2291))
        (PORT d[12] (3211:3211:3211) (3225:3225:3225))
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (PORT stall (2640:2640:2640) (2707:2707:2707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2328:2328:2328) (2312:2312:2312))
        (PORT datab (1408:1408:1408) (1415:1415:1415))
        (PORT datac (1384:1384:1384) (1397:1397:1397))
        (PORT datad (1857:1857:1857) (1761:1761:1761))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3443w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (892:892:892) (945:945:945))
        (PORT datab (898:898:898) (941:941:941))
        (PORT datac (867:867:867) (927:927:927))
        (PORT datad (395:395:395) (376:376:376))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3841:3841:3841) (4113:4113:4113))
        (PORT clk (2267:2267:2267) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3841:3841:3841) (3707:3707:3707))
        (PORT d[1] (3942:3942:3942) (4032:4032:4032))
        (PORT d[2] (4748:4748:4748) (4720:4720:4720))
        (PORT d[3] (3239:3239:3239) (3220:3220:3220))
        (PORT d[4] (4138:4138:4138) (4145:4145:4145))
        (PORT d[5] (3774:3774:3774) (3630:3630:3630))
        (PORT d[6] (8922:8922:8922) (8910:8910:8910))
        (PORT d[7] (4266:4266:4266) (4336:4336:4336))
        (PORT d[8] (7426:7426:7426) (7243:7243:7243))
        (PORT d[9] (4085:4085:4085) (3918:3918:3918))
        (PORT d[10] (2896:2896:2896) (2941:2941:2941))
        (PORT d[11] (4775:4775:4775) (4888:4888:4888))
        (PORT d[12] (4148:4148:4148) (3995:3995:3995))
        (PORT clk (2264:2264:2264) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2800:2800:2800))
        (PORT clk (2264:2264:2264) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4774:4774:4774) (4563:4563:4563))
        (PORT d[1] (4567:4567:4567) (4464:4464:4464))
        (PORT d[2] (2721:2721:2721) (2699:2699:2699))
        (PORT d[3] (3525:3525:3525) (3545:3545:3545))
        (PORT d[4] (4018:4018:4018) (3971:3971:3971))
        (PORT d[5] (3564:3564:3564) (3361:3361:3361))
        (PORT d[6] (2658:2658:2658) (2710:2710:2710))
        (PORT d[7] (3675:3675:3675) (3757:3757:3757))
        (PORT d[8] (3781:3781:3781) (3644:3644:3644))
        (PORT d[9] (4678:4678:4678) (4645:4645:4645))
        (PORT d[10] (3833:3833:3833) (3610:3610:3610))
        (PORT d[11] (3788:3788:3788) (3599:3599:3599))
        (PORT d[12] (3539:3539:3539) (3571:3571:3571))
        (PORT clk (2266:2266:2266) (2293:2293:2293))
        (PORT stall (2513:2513:2513) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3423w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (977:977:977))
        (PORT datab (924:924:924) (974:974:974))
        (PORT datac (1119:1119:1119) (1135:1135:1135))
        (PORT datad (246:246:246) (278:278:278))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4597:4597:4597) (4905:4905:4905))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6563:6563:6563) (6219:6219:6219))
        (PORT d[1] (4832:4832:4832) (4863:4863:4863))
        (PORT d[2] (3831:3831:3831) (3844:3844:3844))
        (PORT d[3] (3120:3120:3120) (3149:3149:3149))
        (PORT d[4] (3742:3742:3742) (3762:3762:3762))
        (PORT d[5] (6186:6186:6186) (5967:5967:5967))
        (PORT d[6] (5941:5941:5941) (5719:5719:5719))
        (PORT d[7] (4121:4121:4121) (4221:4221:4221))
        (PORT d[8] (6069:6069:6069) (5754:5754:5754))
        (PORT d[9] (4923:4923:4923) (4666:4666:4666))
        (PORT d[10] (4926:4926:4926) (4821:4821:4821))
        (PORT d[11] (4310:4310:4310) (4278:4278:4278))
        (PORT d[12] (5538:5538:5538) (5485:5485:5485))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2599:2599:2599))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2269:2269:2269))
        (PORT d[1] (4826:4826:4826) (4724:4724:4724))
        (PORT d[2] (5615:5615:5615) (5385:5385:5385))
        (PORT d[3] (5082:5082:5082) (5174:5174:5174))
        (PORT d[4] (5326:5326:5326) (5081:5081:5081))
        (PORT d[5] (4049:4049:4049) (4020:4020:4020))
        (PORT d[6] (3348:3348:3348) (3399:3399:3399))
        (PORT d[7] (4014:4014:4014) (3940:3940:3940))
        (PORT d[8] (2526:2526:2526) (2551:2551:2551))
        (PORT d[9] (3308:3308:3308) (3257:3257:3257))
        (PORT d[10] (2180:2180:2180) (2202:2202:2202))
        (PORT d[11] (5970:5970:5970) (5606:5606:5606))
        (PORT d[12] (3361:3361:3361) (3339:3339:3339))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (PORT stall (3728:3728:3728) (3695:3695:3695))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2773:2773:2773) (2639:2639:2639))
        (PORT datab (1407:1407:1407) (1415:1415:1415))
        (PORT datac (1388:1388:1388) (1403:1403:1403))
        (PORT datad (2666:2666:2666) (2586:2586:2586))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3289w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (889:889:889) (942:942:942))
        (PORT datab (896:896:896) (939:939:939))
        (PORT datac (864:864:864) (924:924:924))
        (PORT datad (396:396:396) (377:377:377))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5377:5377:5377) (5732:5732:5732))
        (PORT clk (2245:2245:2245) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6728:6728:6728) (6420:6420:6420))
        (PORT d[1] (2978:2978:2978) (3051:3051:3051))
        (PORT d[2] (3156:3156:3156) (3191:3191:3191))
        (PORT d[3] (3274:3274:3274) (3239:3239:3239))
        (PORT d[4] (2653:2653:2653) (2702:2702:2702))
        (PORT d[5] (5996:5996:5996) (5774:5774:5774))
        (PORT d[6] (6393:6393:6393) (6110:6110:6110))
        (PORT d[7] (5092:5092:5092) (5133:5133:5133))
        (PORT d[8] (7499:7499:7499) (7367:7367:7367))
        (PORT d[9] (9742:9742:9742) (9161:9161:9161))
        (PORT d[10] (6130:6130:6130) (5935:5935:5935))
        (PORT d[11] (4558:4558:4558) (4553:4553:4553))
        (PORT d[12] (7127:7127:7127) (7017:7017:7017))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2299:2299:2299) (2224:2224:2224))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4418:4418:4418) (4354:4354:4354))
        (PORT d[1] (3364:3364:3364) (3190:3190:3190))
        (PORT d[2] (4350:4350:4350) (4126:4126:4126))
        (PORT d[3] (2001:2001:2001) (1972:1972:1972))
        (PORT d[4] (2894:2894:2894) (2743:2743:2743))
        (PORT d[5] (2429:2429:2429) (2291:2291:2291))
        (PORT d[6] (3021:3021:3021) (3102:3102:3102))
        (PORT d[7] (2577:2577:2577) (2485:2485:2485))
        (PORT d[8] (2845:2845:2845) (2861:2861:2861))
        (PORT d[9] (2432:2432:2432) (2286:2286:2286))
        (PORT d[10] (3325:3325:3325) (3402:3402:3402))
        (PORT d[11] (3783:3783:3783) (3601:3601:3601))
        (PORT d[12] (3566:3566:3566) (3582:3582:3582))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (PORT stall (2356:2356:2356) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3309w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (981:981:981))
        (PORT datab (926:926:926) (977:977:977))
        (PORT datac (1125:1125:1125) (1142:1142:1142))
        (PORT datad (243:243:243) (275:275:275))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5438:5438:5438) (5794:5794:5794))
        (PORT clk (2268:2268:2268) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7430:7430:7430) (7118:7118:7118))
        (PORT d[1] (2611:2611:2611) (2687:2687:2687))
        (PORT d[2] (4171:4171:4171) (4173:4173:4173))
        (PORT d[3] (2295:2295:2295) (2253:2253:2253))
        (PORT d[4] (3563:3563:3563) (3580:3580:3580))
        (PORT d[5] (2484:2484:2484) (2387:2387:2387))
        (PORT d[6] (1369:1369:1369) (1342:1342:1342))
        (PORT d[7] (2904:2904:2904) (2940:2940:2940))
        (PORT d[8] (1381:1381:1381) (1358:1358:1358))
        (PORT d[9] (3254:3254:3254) (3159:3159:3159))
        (PORT d[10] (1948:1948:1948) (1891:1891:1891))
        (PORT d[11] (2776:2776:2776) (2760:2760:2760))
        (PORT d[12] (1889:1889:1889) (1840:1840:1840))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1586:1586:1586) (1467:1467:1467))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (4984:4984:4984))
        (PORT d[1] (2160:2160:2160) (2030:2030:2030))
        (PORT d[2] (2448:2448:2448) (2292:2292:2292))
        (PORT d[3] (2569:2569:2569) (2497:2497:2497))
        (PORT d[4] (2199:2199:2199) (2070:2070:2070))
        (PORT d[5] (1793:1793:1793) (1679:1679:1679))
        (PORT d[6] (1765:1765:1765) (1646:1646:1646))
        (PORT d[7] (1885:1885:1885) (1791:1791:1791))
        (PORT d[8] (3226:3226:3226) (3227:3227:3227))
        (PORT d[9] (3072:3072:3072) (2894:2894:2894))
        (PORT d[10] (3074:3074:3074) (3181:3181:3181))
        (PORT d[11] (4402:4402:4402) (4193:4193:4193))
        (PORT d[12] (3941:3941:3941) (3950:3950:3950))
        (PORT clk (2267:2267:2267) (2299:2299:2299))
        (PORT stall (2381:2381:2381) (2439:2439:2439))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1744:1744:1744) (1647:1647:1647))
        (PORT datab (1406:1406:1406) (1414:1414:1414))
        (PORT datac (1392:1392:1392) (1408:1408:1408))
        (PORT datad (835:835:835) (747:747:747))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (741:741:741) (751:751:751))
        (PORT datad (701:701:701) (709:709:709))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3651w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1020:1020:1020))
        (PORT datab (1092:1092:1092) (1096:1096:1096))
        (PORT datac (1619:1619:1619) (1578:1578:1578))
        (PORT datad (994:994:994) (980:980:980))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3651w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (293:293:293))
        (PORT datab (777:777:777) (801:801:801))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1245:1245:1245) (1164:1164:1164))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1307:1307:1307))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6051:6051:6051) (6417:6417:6417))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7897:7897:7897) (7402:7402:7402))
        (PORT d[1] (4876:4876:4876) (5016:5016:5016))
        (PORT d[2] (4205:4205:4205) (4219:4219:4219))
        (PORT d[3] (4457:4457:4457) (4482:4482:4482))
        (PORT d[4] (4866:4866:4866) (4914:4914:4914))
        (PORT d[5] (6348:6348:6348) (6207:6207:6207))
        (PORT d[6] (6286:6286:6286) (6147:6147:6147))
        (PORT d[7] (3999:3999:3999) (4062:4062:4062))
        (PORT d[8] (8178:8178:8178) (8047:8047:8047))
        (PORT d[9] (10339:10339:10339) (9621:9621:9621))
        (PORT d[10] (6518:6518:6518) (6408:6408:6408))
        (PORT d[11] (4313:4313:4313) (4349:4349:4349))
        (PORT d[12] (6174:6174:6174) (6111:6111:6111))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (2931:2931:2931))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2971:2971:2971) (3008:3008:3008))
        (PORT d[1] (4864:4864:4864) (4749:4749:4749))
        (PORT d[2] (7162:7162:7162) (6681:6681:6681))
        (PORT d[3] (2558:2558:2558) (2609:2609:2609))
        (PORT d[4] (3937:3937:3937) (3879:3879:3879))
        (PORT d[5] (5472:5472:5472) (5242:5242:5242))
        (PORT d[6] (5422:5422:5422) (5232:5232:5232))
        (PORT d[7] (3604:3604:3604) (3648:3648:3648))
        (PORT d[8] (3323:3323:3323) (3363:3363:3363))
        (PORT d[9] (4152:4152:4152) (4121:4121:4121))
        (PORT d[10] (3646:3646:3646) (3734:3734:3734))
        (PORT d[11] (4083:4083:4083) (4042:4042:4042))
        (PORT d[12] (3574:3574:3574) (3609:3609:3609))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (PORT stall (3879:3879:3879) (3900:3900:3900))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3299w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (961:961:961))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (860:860:860) (920:920:920))
        (PORT datad (896:896:896) (946:946:946))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5348:5348:5348) (5707:5707:5707))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2860:2860:2860) (2770:2770:2770))
        (PORT d[1] (3312:3312:3312) (3385:3385:3385))
        (PORT d[2] (3590:3590:3590) (3540:3540:3540))
        (PORT d[3] (2703:2703:2703) (2682:2682:2682))
        (PORT d[4] (2884:2884:2884) (2915:2915:2915))
        (PORT d[5] (4797:4797:4797) (4621:4621:4621))
        (PORT d[6] (2008:2008:2008) (1967:1967:1967))
        (PORT d[7] (2003:2003:2003) (1960:1960:1960))
        (PORT d[8] (4363:4363:4363) (4150:4150:4150))
        (PORT d[9] (9176:9176:9176) (8691:8691:8691))
        (PORT d[10] (2112:2112:2112) (2080:2080:2080))
        (PORT d[11] (2109:2109:2109) (2091:2091:2091))
        (PORT d[12] (2111:2111:2111) (2084:2084:2084))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1886:1886:1886) (1758:1758:1758))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1733:1733:1733) (1686:1686:1686))
        (PORT d[1] (6107:6107:6107) (5921:5921:5921))
        (PORT d[2] (2499:2499:2499) (2358:2358:2358))
        (PORT d[3] (2227:2227:2227) (2264:2264:2264))
        (PORT d[4] (2034:2034:2034) (1977:1977:1977))
        (PORT d[5] (3579:3579:3579) (3528:3528:3528))
        (PORT d[6] (3062:3062:3062) (2881:2881:2881))
        (PORT d[7] (3045:3045:3045) (2998:2998:2998))
        (PORT d[8] (2097:2097:2097) (2075:2075:2075))
        (PORT d[9] (3008:3008:3008) (2809:2809:2809))
        (PORT d[10] (2490:2490:2490) (2504:2504:2504))
        (PORT d[11] (2441:2441:2441) (2305:2305:2305))
        (PORT d[12] (2139:2139:2139) (2014:2014:2014))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (PORT stall (2799:2799:2799) (2822:2822:2822))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1443:1443:1443) (1450:1450:1450))
        (PORT datab (1406:1406:1406) (1413:1413:1413))
        (PORT datac (2479:2479:2479) (2494:2494:2494))
        (PORT datad (1574:1574:1574) (1481:1481:1481))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3393w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (929:929:929) (994:994:994))
        (PORT datab (233:233:233) (267:267:267))
        (PORT datac (859:859:859) (919:919:919))
        (PORT datad (872:872:872) (911:911:911))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4566:4566:4566) (4861:4861:4861))
        (PORT clk (2213:2213:2213) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5582:5582:5582) (5331:5331:5331))
        (PORT d[1] (4503:4503:4503) (4513:4513:4513))
        (PORT d[2] (4927:4927:4927) (4966:4966:4966))
        (PORT d[3] (4723:4723:4723) (4703:4703:4703))
        (PORT d[4] (3748:3748:3748) (3826:3826:3826))
        (PORT d[5] (7113:7113:7113) (7007:7007:7007))
        (PORT d[6] (8275:8275:8275) (8261:8261:8261))
        (PORT d[7] (3041:3041:3041) (3143:3143:3143))
        (PORT d[8] (3144:3144:3144) (3137:3137:3137))
        (PORT d[9] (6696:6696:6696) (6630:6630:6630))
        (PORT d[10] (3487:3487:3487) (3503:3503:3503))
        (PORT d[11] (4094:4094:4094) (4211:4211:4211))
        (PORT d[12] (6440:6440:6440) (6403:6403:6403))
        (PORT clk (2210:2210:2210) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2433:2433:2433))
        (PORT clk (2210:2210:2210) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5772:5772:5772) (5554:5554:5554))
        (PORT d[1] (4020:4020:4020) (3859:3859:3859))
        (PORT d[2] (3687:3687:3687) (3622:3622:3622))
        (PORT d[3] (4556:4556:4556) (4547:4547:4547))
        (PORT d[4] (4629:4629:4629) (4555:4555:4555))
        (PORT d[5] (3582:3582:3582) (3533:3533:3533))
        (PORT d[6] (4267:4267:4267) (4287:4287:4287))
        (PORT d[7] (5141:5141:5141) (5278:5278:5278))
        (PORT d[8] (4529:4529:4529) (4387:4387:4387))
        (PORT d[9] (3161:3161:3161) (3161:3161:3161))
        (PORT d[10] (5570:5570:5570) (5337:5337:5337))
        (PORT d[11] (4124:4124:4124) (3862:3862:3862))
        (PORT d[12] (4654:4654:4654) (4575:4575:4575))
        (PORT clk (2212:2212:2212) (2243:2243:2243))
        (PORT stall (2889:2889:2889) (2886:2886:2886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3372w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (793:793:793))
        (PORT datab (1021:1021:1021) (993:993:993))
        (PORT datac (709:709:709) (732:732:732))
        (PORT datad (208:208:208) (235:235:235))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4947:4947:4947) (5271:5271:5271))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6552:6552:6552) (6294:6294:6294))
        (PORT d[1] (3929:3929:3929) (3972:3972:3972))
        (PORT d[2] (4283:4283:4283) (4341:4341:4341))
        (PORT d[3] (4733:4733:4733) (4714:4714:4714))
        (PORT d[4] (4414:4414:4414) (4500:4500:4500))
        (PORT d[5] (8393:8393:8393) (8277:8277:8277))
        (PORT d[6] (8645:8645:8645) (8594:8594:8594))
        (PORT d[7] (3790:3790:3790) (3900:3900:3900))
        (PORT d[8] (7516:7516:7516) (7352:7352:7352))
        (PORT d[9] (6986:6986:6986) (6930:6930:6930))
        (PORT d[10] (3702:3702:3702) (3781:3781:3781))
        (PORT d[11] (4499:4499:4499) (4511:4511:4511))
        (PORT d[12] (6384:6384:6384) (6309:6309:6309))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2726:2726:2726))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3669:3669:3669) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6220:6220:6220) (6033:6033:6033))
        (PORT d[1] (5659:5659:5659) (5451:5451:5451))
        (PORT d[2] (4190:4190:4190) (4162:4162:4162))
        (PORT d[3] (3717:3717:3717) (3682:3682:3682))
        (PORT d[4] (3205:3205:3205) (3125:3125:3125))
        (PORT d[5] (3237:3237:3237) (3167:3167:3167))
        (PORT d[6] (4978:4978:4978) (5006:5006:5006))
        (PORT d[7] (4379:4379:4379) (4469:4469:4469))
        (PORT d[8] (3762:3762:3762) (3865:3865:3865))
        (PORT d[9] (3532:3532:3532) (3441:3441:3441))
        (PORT d[10] (5925:5925:5925) (5701:5701:5701))
        (PORT d[11] (7047:7047:7047) (6856:6856:6856))
        (PORT d[12] (3122:3122:3122) (3123:3123:3123))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (PORT stall (2570:2570:2570) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2249:2249:2249) (2163:2163:2163))
        (PORT datab (1717:1717:1717) (1692:1692:1692))
        (PORT datac (1696:1696:1696) (1688:1688:1688))
        (PORT datad (2162:2162:2162) (2168:2168:2168))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3403w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (980:980:980))
        (PORT datab (926:926:926) (976:976:976))
        (PORT datac (1124:1124:1124) (1140:1140:1140))
        (PORT datad (244:244:244) (276:276:276))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4598:4598:4598) (4902:4902:4902))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4178:4178:4178) (4032:4032:4032))
        (PORT d[1] (4667:4667:4667) (4757:4757:4757))
        (PORT d[2] (5393:5393:5393) (5343:5343:5343))
        (PORT d[3] (2681:2681:2681) (2682:2682:2682))
        (PORT d[4] (3579:3579:3579) (3637:3637:3637))
        (PORT d[5] (5144:5144:5144) (4949:4949:4949))
        (PORT d[6] (8338:8338:8338) (8356:8356:8356))
        (PORT d[7] (4650:4650:4650) (4728:4728:4728))
        (PORT d[8] (2863:2863:2863) (2869:2869:2869))
        (PORT d[9] (4784:4784:4784) (4596:4596:4596))
        (PORT d[10] (3007:3007:3007) (3061:3061:3061))
        (PORT d[11] (4527:4527:4527) (4666:4666:4666))
        (PORT d[12] (5420:5420:5420) (5363:5363:5363))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2617:2617:2617))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3600:3600:3600))
        (PORT d[1] (4829:4829:4829) (4716:4716:4716))
        (PORT d[2] (3091:3091:3091) (3053:3053:3053))
        (PORT d[3] (3799:3799:3799) (3818:3818:3818))
        (PORT d[4] (3986:3986:3986) (3955:3955:3955))
        (PORT d[5] (3602:3602:3602) (3403:3403:3403))
        (PORT d[6] (2901:2901:2901) (2928:2928:2928))
        (PORT d[7] (3687:3687:3687) (3785:3785:3785))
        (PORT d[8] (4192:4192:4192) (4062:4062:4062))
        (PORT d[9] (4040:4040:4040) (4035:4035:4035))
        (PORT d[10] (3658:3658:3658) (3458:3458:3458))
        (PORT d[11] (4248:4248:4248) (4016:4016:4016))
        (PORT d[12] (4279:4279:4279) (4302:4302:4302))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (PORT stall (3154:3154:3154) (3188:3188:3188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3383w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (982:982:982))
        (PORT datab (926:926:926) (977:977:977))
        (PORT datac (1126:1126:1126) (1142:1142:1142))
        (PORT datad (243:243:243) (275:275:275))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (4386:4386:4386))
        (PORT clk (2270:2270:2270) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7866:7866:7866) (7675:7675:7675))
        (PORT d[1] (5537:5537:5537) (5658:5658:5658))
        (PORT d[2] (5860:5860:5860) (5836:5836:5836))
        (PORT d[3] (5628:5628:5628) (5681:5681:5681))
        (PORT d[4] (4884:4884:4884) (4864:4864:4864))
        (PORT d[5] (7315:7315:7315) (7185:7185:7185))
        (PORT d[6] (7411:7411:7411) (7261:7261:7261))
        (PORT d[7] (3801:3801:3801) (3944:3944:3944))
        (PORT d[8] (8099:8099:8099) (7788:7788:7788))
        (PORT d[9] (6230:6230:6230) (6094:6094:6094))
        (PORT d[10] (4039:4039:4039) (4128:4128:4128))
        (PORT d[11] (5761:5761:5761) (5722:5722:5722))
        (PORT d[12] (7207:7207:7207) (7026:7026:7026))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2059:2059:2059))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3725:3725:3725) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5359:5359:5359) (5248:5248:5248))
        (PORT d[1] (5513:5513:5513) (5380:5380:5380))
        (PORT d[2] (5475:5475:5475) (5395:5395:5395))
        (PORT d[3] (3386:3386:3386) (3462:3462:3462))
        (PORT d[4] (4821:4821:4821) (4840:4840:4840))
        (PORT d[5] (6806:6806:6806) (6666:6666:6666))
        (PORT d[6] (3107:3107:3107) (3077:3077:3077))
        (PORT d[7] (3866:3866:3866) (3895:3895:3895))
        (PORT d[8] (3271:3271:3271) (3343:3343:3343))
        (PORT d[9] (4606:4606:4606) (4560:4560:4560))
        (PORT d[10] (2195:2195:2195) (2202:2202:2202))
        (PORT d[11] (6904:6904:6904) (6627:6627:6627))
        (PORT d[12] (3906:3906:3906) (3828:3828:3828))
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (PORT stall (3556:3556:3556) (3583:3583:3583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1943:1943:1943) (1852:1852:1852))
        (PORT datab (1984:1984:1984) (1939:1939:1939))
        (PORT datac (1696:1696:1696) (1689:1689:1689))
        (PORT datad (1670:1670:1670) (1654:1654:1654))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1510:1510:1510))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1602:1602:1602) (1538:1538:1538))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~293)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1041:1041:1041) (1014:1014:1014))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (1474:1474:1474) (1379:1379:1379))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1296:1296:1296) (1268:1268:1268))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1012:1012:1012))
        (PORT datab (1440:1440:1440) (1343:1343:1343))
        (PORT datac (1010:1010:1010) (996:996:996))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3712w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (963:963:963))
        (PORT datab (738:738:738) (758:758:758))
        (PORT datac (206:206:206) (242:242:242))
        (PORT datad (1396:1396:1396) (1398:1398:1398))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5637:5637:5637) (5966:5966:5966))
        (PORT clk (2270:2270:2270) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4078:4078:4078) (3931:3931:3931))
        (PORT d[1] (4093:4093:4093) (4190:4190:4190))
        (PORT d[2] (4446:4446:4446) (4459:4459:4459))
        (PORT d[3] (3860:3860:3860) (3925:3925:3925))
        (PORT d[4] (3525:3525:3525) (3568:3568:3568))
        (PORT d[5] (3577:3577:3577) (3469:3469:3469))
        (PORT d[6] (4698:4698:4698) (4522:4522:4522))
        (PORT d[7] (3096:3096:3096) (3194:3194:3194))
        (PORT d[8] (6174:6174:6174) (5911:5911:5911))
        (PORT d[9] (7508:7508:7508) (7068:7068:7068))
        (PORT d[10] (3683:3683:3683) (3588:3588:3588))
        (PORT d[11] (2501:2501:2501) (2521:2521:2521))
        (PORT d[12] (4308:4308:4308) (4250:4250:4250))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2162:2162:2162))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3725:3725:3725) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2557:2557:2557))
        (PORT d[1] (4954:4954:4954) (4782:4782:4782))
        (PORT d[2] (4055:4055:4055) (3839:3839:3839))
        (PORT d[3] (2923:2923:2923) (2944:2944:2944))
        (PORT d[4] (3686:3686:3686) (3565:3565:3565))
        (PORT d[5] (4728:4728:4728) (4718:4718:4718))
        (PORT d[6] (3423:3423:3423) (3495:3495:3495))
        (PORT d[7] (3504:3504:3504) (3380:3380:3380))
        (PORT d[8] (3248:3248:3248) (3287:3287:3287))
        (PORT d[9] (4308:4308:4308) (4075:4075:4075))
        (PORT d[10] (3215:3215:3215) (3249:3249:3249))
        (PORT d[11] (4798:4798:4798) (4513:4513:4513))
        (PORT d[12] (3630:3630:3630) (3609:3609:3609))
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (PORT stall (3854:3854:3854) (3877:3877:3877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a308.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3702w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1124:1124:1124) (1109:1109:1109))
        (PORT datab (812:812:812) (837:837:837))
        (PORT datac (1232:1232:1232) (1162:1162:1162))
        (PORT datad (987:987:987) (968:968:968))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3722w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (986:986:986))
        (PORT datab (266:266:266) (319:319:319))
        (PORT datac (852:852:852) (909:909:909))
        (PORT datad (867:867:867) (905:905:905))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3974:3974:3974) (4197:4197:4197))
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10952:10952:10952) (10254:10254:10254))
        (PORT d[1] (4507:4507:4507) (4636:4636:4636))
        (PORT d[2] (5184:5184:5184) (5181:5181:5181))
        (PORT d[3] (6679:6679:6679) (6640:6640:6640))
        (PORT d[4] (4909:4909:4909) (4948:4948:4948))
        (PORT d[5] (6967:6967:6967) (6822:6822:6822))
        (PORT d[6] (8371:8371:8371) (8064:8064:8064))
        (PORT d[7] (6706:6706:6706) (6738:6738:6738))
        (PORT d[8] (9082:9082:9082) (8747:8747:8747))
        (PORT d[9] (10030:10030:10030) (9401:9401:9401))
        (PORT d[10] (7128:7128:7128) (6938:6938:6938))
        (PORT d[11] (5446:5446:5446) (5408:5408:5408))
        (PORT d[12] (7756:7756:7756) (7632:7632:7632))
        (PORT clk (2257:2257:2257) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2282:2282:2282))
        (PORT clk (2257:2257:2257) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4587:4587:4587) (4579:4579:4579))
        (PORT d[1] (7098:7098:7098) (6923:6923:6923))
        (PORT d[2] (8296:8296:8296) (8015:8015:8015))
        (PORT d[3] (3716:3716:3716) (3801:3801:3801))
        (PORT d[4] (7263:7263:7263) (6990:6990:6990))
        (PORT d[5] (8125:8125:8125) (7864:7864:7864))
        (PORT d[6] (4576:4576:4576) (4559:4559:4559))
        (PORT d[7] (3220:3220:3220) (3217:3217:3217))
        (PORT d[8] (3861:3861:3861) (3841:3841:3841))
        (PORT d[9] (4674:4674:4674) (4596:4596:4596))
        (PORT d[10] (3710:3710:3710) (3770:3770:3770))
        (PORT d[11] (6947:6947:6947) (6612:6612:6612))
        (PORT d[12] (5411:5411:5411) (5369:5369:5369))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT stall (3622:3622:3622) (3600:3600:3600))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a316.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~310)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1438:1438:1438))
        (PORT datab (2323:2323:2323) (2221:2221:2221))
        (PORT datac (1371:1371:1371) (1381:1381:1381))
        (PORT datad (2127:2127:2127) (2096:2096:2096))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3692w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (784:784:784) (811:811:811))
        (PORT datad (1186:1186:1186) (1111:1111:1111))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3692w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (924:924:924) (988:988:988))
        (PORT datab (1452:1452:1452) (1436:1436:1436))
        (PORT datac (214:214:214) (245:245:245))
        (PORT datad (868:868:868) (907:907:907))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5072:5072:5072) (5422:5422:5422))
        (PORT clk (2245:2245:2245) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5439:5439:5439) (5188:5188:5188))
        (PORT d[1] (3488:3488:3488) (3617:3617:3617))
        (PORT d[2] (4594:4594:4594) (4651:4651:4651))
        (PORT d[3] (3392:3392:3392) (3407:3407:3407))
        (PORT d[4] (3897:3897:3897) (3938:3938:3938))
        (PORT d[5] (5046:5046:5046) (4854:4854:4854))
        (PORT d[6] (4801:4801:4801) (4579:4579:4579))
        (PORT d[7] (3749:3749:3749) (3826:3826:3826))
        (PORT d[8] (7881:7881:7881) (7756:7756:7756))
        (PORT d[9] (7648:7648:7648) (7183:7183:7183))
        (PORT d[10] (4773:4773:4773) (4610:4610:4610))
        (PORT d[11] (3564:3564:3564) (3597:3597:3597))
        (PORT d[12] (5855:5855:5855) (5784:5784:5784))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2330:2330:2330))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3119:3119:3119))
        (PORT d[1] (4034:4034:4034) (3870:3870:3870))
        (PORT d[2] (4987:4987:4987) (4735:4735:4735))
        (PORT d[3] (2404:2404:2404) (2388:2388:2388))
        (PORT d[4] (3974:3974:3974) (3915:3915:3915))
        (PORT d[5] (3593:3593:3593) (3523:3523:3523))
        (PORT d[6] (3594:3594:3594) (3389:3389:3389))
        (PORT d[7] (3275:3275:3275) (3198:3198:3198))
        (PORT d[8] (2806:2806:2806) (2798:2798:2798))
        (PORT d[9] (3934:3934:3934) (3719:3719:3719))
        (PORT d[10] (3984:3984:3984) (4053:4053:4053))
        (PORT d[11] (3684:3684:3684) (3495:3495:3495))
        (PORT d[12] (3659:3659:3659) (3604:3604:3604))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (PORT stall (3588:3588:3588) (3577:3577:3577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a292.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3702w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (899:899:899) (952:952:952))
        (PORT datab (264:264:264) (316:316:316))
        (PORT datac (850:850:850) (906:906:906))
        (PORT datad (886:886:886) (935:935:935))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4506:4506:4506) (4788:4788:4788))
        (PORT clk (2195:2195:2195) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9373:9373:9373) (8740:8740:8740))
        (PORT d[1] (4434:4434:4434) (4550:4550:4550))
        (PORT d[2] (3876:3876:3876) (3911:3911:3911))
        (PORT d[3] (5412:5412:5412) (5400:5400:5400))
        (PORT d[4] (3858:3858:3858) (3923:3923:3923))
        (PORT d[5] (6632:6632:6632) (6462:6462:6462))
        (PORT d[6] (7054:7054:7054) (6788:6788:6788))
        (PORT d[7] (5409:5409:5409) (5480:5480:5480))
        (PORT d[8] (8785:8785:8785) (8635:8635:8635))
        (PORT d[9] (8510:8510:8510) (7968:7968:7968))
        (PORT d[10] (5887:5887:5887) (5755:5755:5755))
        (PORT d[11] (3842:3842:3842) (3873:3873:3873))
        (PORT d[12] (6757:6757:6757) (6656:6656:6656))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (2812:2812:2812))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3650:3650:3650) (3679:3679:3679))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3246:3246:3246) (3282:3282:3282))
        (PORT d[1] (5802:5802:5802) (5665:5665:5665))
        (PORT d[2] (7306:7306:7306) (7053:7053:7053))
        (PORT d[3] (3620:3620:3620) (3668:3668:3668))
        (PORT d[4] (6268:6268:6268) (6014:6014:6014))
        (PORT d[5] (6812:6812:6812) (6600:6600:6600))
        (PORT d[6] (3125:3125:3125) (3112:3112:3112))
        (PORT d[7] (2547:2547:2547) (2568:2568:2568))
        (PORT d[8] (2527:2527:2527) (2553:2553:2553))
        (PORT d[9] (3619:3619:3619) (3569:3569:3569))
        (PORT d[10] (2990:2990:2990) (3061:3061:3061))
        (PORT d[11] (7179:7179:7179) (6791:6791:6791))
        (PORT d[12] (5085:5085:5085) (5046:5046:5046))
        (PORT clk (2194:2194:2194) (2222:2222:2222))
        (PORT stall (3744:3744:3744) (3700:3700:3700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a300.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~309)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1993:1993:1993) (1869:1869:1869))
        (PORT datab (1406:1406:1406) (1414:1414:1414))
        (PORT datac (1394:1394:1394) (1410:1410:1410))
        (PORT datad (2815:2815:2815) (2795:2795:2795))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1607:1607:1607))
        (PORT datac (1714:1714:1714) (1695:1695:1695))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~311)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (1012:1012:1012))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (391:391:391) (387:387:387))
        (PORT datad (1170:1170:1170) (1085:1085:1085))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3795w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (928:928:928) (993:993:993))
        (PORT datab (272:272:272) (325:325:325))
        (PORT datac (859:859:859) (918:918:918))
        (PORT datad (871:871:871) (910:910:910))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4930:4930:4930) (5266:5266:5266))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4694:4694:4694) (4524:4524:4524))
        (PORT d[1] (3415:3415:3415) (3535:3535:3535))
        (PORT d[2] (5132:5132:5132) (5128:5128:5128))
        (PORT d[3] (4488:4488:4488) (4533:4533:4533))
        (PORT d[4] (4213:4213:4213) (4245:4245:4245))
        (PORT d[5] (2994:2994:2994) (2910:2910:2910))
        (PORT d[6] (5622:5622:5622) (5439:5439:5439))
        (PORT d[7] (4073:4073:4073) (4139:4139:4139))
        (PORT d[8] (7144:7144:7144) (6843:6843:6843))
        (PORT d[9] (8173:8173:8173) (7724:7724:7724))
        (PORT d[10] (4866:4866:4866) (4719:4719:4719))
        (PORT d[11] (2822:2822:2822) (2828:2828:2828))
        (PORT d[12] (3469:3469:3469) (3412:3412:3412))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2049:2049:2049))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2355:2355:2355) (2319:2319:2319))
        (PORT d[1] (4744:4744:4744) (4581:4581:4581))
        (PORT d[2] (3491:3491:3491) (3303:3303:3303))
        (PORT d[3] (2956:2956:2956) (3008:3008:3008))
        (PORT d[4] (3041:3041:3041) (2945:2945:2945))
        (PORT d[5] (4081:4081:4081) (4101:4101:4101))
        (PORT d[6] (4078:4078:4078) (4134:4134:4134))
        (PORT d[7] (2747:2747:2747) (2732:2732:2732))
        (PORT d[8] (2807:2807:2807) (2787:2787:2787))
        (PORT d[9] (3632:3632:3632) (3433:3433:3433))
        (PORT d[10] (3181:3181:3181) (3213:3213:3213))
        (PORT d[11] (3390:3390:3390) (3200:3200:3200))
        (PORT d[12] (3700:3700:3700) (3672:3672:3672))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
        (PORT stall (3260:3260:3260) (3252:3252:3252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a364.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3815w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (921:921:921) (984:984:984))
        (PORT datab (265:265:265) (317:317:317))
        (PORT datac (850:850:850) (907:907:907))
        (PORT datad (866:866:866) (904:904:904))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (4154:4154:4154))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10944:10944:10944) (10245:10245:10245))
        (PORT d[1] (4489:4489:4489) (4629:4629:4629))
        (PORT d[2] (4913:4913:4913) (4923:4923:4923))
        (PORT d[3] (6384:6384:6384) (6353:6353:6353))
        (PORT d[4] (4548:4548:4548) (4607:4607:4607))
        (PORT d[5] (7017:7017:7017) (6872:6872:6872))
        (PORT d[6] (8330:8330:8330) (8021:8021:8021))
        (PORT d[7] (6405:6405:6405) (6447:6447:6447))
        (PORT d[8] (9763:9763:9763) (9586:9586:9586))
        (PORT d[9] (9452:9452:9452) (8872:8872:8872))
        (PORT d[10] (4442:4442:4442) (4580:4580:4580))
        (PORT d[11] (4794:4794:4794) (4793:4793:4793))
        (PORT d[12] (7698:7698:7698) (7565:7565:7565))
        (PORT clk (2251:2251:2251) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3074:3074:3074) (3040:3040:3040))
        (PORT clk (2251:2251:2251) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4588:4588:4588) (4590:4590:4590))
        (PORT d[1] (6786:6786:6786) (6629:6629:6629))
        (PORT d[2] (8289:8289:8289) (8006:8006:8006))
        (PORT d[3] (3602:3602:3602) (3631:3631:3631))
        (PORT d[4] (6969:6969:6969) (6708:6708:6708))
        (PORT d[5] (7836:7836:7836) (7590:7590:7590))
        (PORT d[6] (4328:4328:4328) (4322:4322:4322))
        (PORT d[7] (3212:3212:3212) (3208:3208:3208))
        (PORT d[8] (3544:3544:3544) (3543:3543:3543))
        (PORT d[9] (4333:4333:4333) (4272:4272:4272))
        (PORT d[10] (3645:3645:3645) (3707:3707:3707))
        (PORT d[11] (8168:8168:8168) (7739:7739:7739))
        (PORT d[12] (5371:5371:5371) (5331:5331:5331))
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (PORT stall (3963:3963:3963) (3965:3965:3965))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a380.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~306)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1445:1445:1445) (1453:1453:1453))
        (PORT datab (1406:1406:1406) (1413:1413:1413))
        (PORT datac (2489:2489:2489) (2354:2354:2354))
        (PORT datad (2750:2750:2750) (2626:2626:2626))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3651w\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1311:1311:1311) (1309:1309:1309))
        (PORT datad (199:199:199) (221:221:221))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4111:4111:4111) (4353:4353:4353))
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5328:5328:5328) (5206:5206:5206))
        (PORT d[1] (4555:4555:4555) (4710:4710:4710))
        (PORT d[2] (4623:4623:4623) (4700:4700:4700))
        (PORT d[3] (3952:3952:3952) (4041:4041:4041))
        (PORT d[4] (4188:4188:4188) (4178:4178:4178))
        (PORT d[5] (5780:5780:5780) (5494:5494:5494))
        (PORT d[6] (9701:9701:9701) (9748:9748:9748))
        (PORT d[7] (4438:4438:4438) (4568:4568:4568))
        (PORT d[8] (5593:5593:5593) (5351:5351:5351))
        (PORT d[9] (4558:4558:4558) (4439:4439:4439))
        (PORT d[10] (2958:2958:2958) (3014:3014:3014))
        (PORT d[11] (4064:4064:4064) (4175:4175:4175))
        (PORT d[12] (4720:4720:4720) (4638:4638:4638))
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (2864:2864:2864))
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4695:4695:4695) (4586:4586:4586))
        (PORT d[1] (5131:5131:5131) (4997:4997:4997))
        (PORT d[2] (3645:3645:3645) (3576:3576:3576))
        (PORT d[3] (4472:4472:4472) (4625:4625:4625))
        (PORT d[4] (4730:4730:4730) (4720:4720:4720))
        (PORT d[5] (5616:5616:5616) (5293:5293:5293))
        (PORT d[6] (3377:3377:3377) (3332:3332:3332))
        (PORT d[7] (4293:4293:4293) (4345:4345:4345))
        (PORT d[8] (5542:5542:5542) (5282:5282:5282))
        (PORT d[9] (5027:5027:5027) (4988:4988:4988))
        (PORT d[10] (2665:2665:2665) (2625:2625:2625))
        (PORT d[11] (4500:4500:4500) (4360:4360:4360))
        (PORT d[12] (3051:3051:3051) (3033:3033:3033))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT stall (2921:2921:2921) (2928:2928:2928))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a260.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3672w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (986:986:986))
        (PORT datab (1451:1451:1451) (1435:1435:1435))
        (PORT datac (215:215:215) (246:246:246))
        (PORT datad (867:867:867) (906:906:906))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4127:4127:4127) (4392:4392:4392))
        (PORT clk (2268:2268:2268) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7287:7287:7287) (7113:7113:7113))
        (PORT d[1] (5544:5544:5544) (5666:5666:5666))
        (PORT d[2] (6216:6216:6216) (6195:6195:6195))
        (PORT d[3] (5303:5303:5303) (5366:5366:5366))
        (PORT d[4] (4852:4852:4852) (4833:4833:4833))
        (PORT d[5] (7349:7349:7349) (7216:7216:7216))
        (PORT d[6] (6687:6687:6687) (6550:6550:6550))
        (PORT d[7] (3814:3814:3814) (3955:3955:3955))
        (PORT d[8] (6587:6587:6587) (6376:6376:6376))
        (PORT d[9] (6229:6229:6229) (6093:6093:6093))
        (PORT d[10] (4085:4085:4085) (4174:4174:4174))
        (PORT d[11] (5980:5980:5980) (6046:6046:6046))
        (PORT d[12] (7161:7161:7161) (6980:6980:6980))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2843:2843:2843) (2726:2726:2726))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5378:5378:5378) (5275:5275:5275))
        (PORT d[1] (5547:5547:5547) (5403:5403:5403))
        (PORT d[2] (5442:5442:5442) (5363:5363:5363))
        (PORT d[3] (3376:3376:3376) (3463:3463:3463))
        (PORT d[4] (6109:6109:6109) (6091:6091:6091))
        (PORT d[5] (6803:6803:6803) (6643:6643:6643))
        (PORT d[6] (3161:3161:3161) (3141:3141:3141))
        (PORT d[7] (3865:3865:3865) (3894:3894:3894))
        (PORT d[8] (3576:3576:3576) (3622:3622:3622))
        (PORT d[9] (4269:4269:4269) (4235:4235:4235))
        (PORT d[10] (2196:2196:2196) (2203:2203:2203))
        (PORT d[11] (6896:6896:6896) (6619:6619:6619))
        (PORT d[12] (3592:3592:3592) (3527:3527:3527))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
        (PORT stall (3289:3289:3289) (3294:3294:3294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a276.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~304)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1435:1435:1435) (1418:1418:1418))
        (PORT datab (2287:2287:2287) (2240:2240:2240))
        (PORT datac (1477:1477:1477) (1491:1491:1491))
        (PORT datad (1893:1893:1893) (1830:1830:1830))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3682w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (954:954:954))
        (PORT datab (266:266:266) (318:318:318))
        (PORT datac (851:851:851) (908:908:908))
        (PORT datad (888:888:888) (937:937:937))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4899:4899:4899) (5183:5183:5183))
        (PORT clk (2226:2226:2226) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5230:5230:5230) (4986:4986:4986))
        (PORT d[1] (4494:4494:4494) (4503:4503:4503))
        (PORT d[2] (4601:4601:4601) (4650:4650:4650))
        (PORT d[3] (4739:4739:4739) (4711:4711:4711))
        (PORT d[4] (3715:3715:3715) (3793:3793:3793))
        (PORT d[5] (7141:7141:7141) (7043:7043:7043))
        (PORT d[6] (8267:8267:8267) (8252:8252:8252))
        (PORT d[7] (3774:3774:3774) (3854:3854:3854))
        (PORT d[8] (7087:7087:7087) (6902:6902:6902))
        (PORT d[9] (6367:6367:6367) (6308:6308:6308))
        (PORT d[10] (2909:2909:2909) (2953:2953:2953))
        (PORT d[11] (4119:4119:4119) (4233:4233:4233))
        (PORT d[12] (5066:5066:5066) (5031:5031:5031))
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2970:2970:2970) (2866:2866:2866))
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5505:5505:5505) (5315:5315:5315))
        (PORT d[1] (4849:4849:4849) (4731:4731:4731))
        (PORT d[2] (3346:3346:3346) (3293:3293:3293))
        (PORT d[3] (4508:4508:4508) (4498:4498:4498))
        (PORT d[4] (4622:4622:4622) (4546:4546:4546))
        (PORT d[5] (3941:3941:3941) (3877:3877:3877))
        (PORT d[6] (3950:3950:3950) (3984:3984:3984))
        (PORT d[7] (4830:4830:4830) (4983:4983:4983))
        (PORT d[8] (4547:4547:4547) (4409:4409:4409))
        (PORT d[9] (3189:3189:3189) (3198:3198:3198))
        (PORT d[10] (5550:5550:5550) (5316:5316:5316))
        (PORT d[11] (6299:6299:6299) (6076:6076:6076))
        (PORT d[12] (3292:3292:3292) (3267:3267:3267))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (PORT stall (2806:2806:2806) (2833:2833:2833))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a284.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3662w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (982:982:982))
        (PORT datab (263:263:263) (315:315:315))
        (PORT datac (849:849:849) (905:905:905))
        (PORT datad (864:864:864) (903:903:903))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5017:5017:5017) (5344:5344:5344))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2341:2341:2341) (2298:2298:2298))
        (PORT d[1] (4432:4432:4432) (4545:4545:4545))
        (PORT d[2] (4799:4799:4799) (4921:4921:4921))
        (PORT d[3] (3890:3890:3890) (3928:3928:3928))
        (PORT d[4] (3863:3863:3863) (3880:3880:3880))
        (PORT d[5] (2896:2896:2896) (2785:2785:2785))
        (PORT d[6] (2670:2670:2670) (2641:2641:2641))
        (PORT d[7] (5374:5374:5374) (5479:5479:5479))
        (PORT d[8] (4045:4045:4045) (3856:3856:3856))
        (PORT d[9] (5194:5194:5194) (5060:5060:5060))
        (PORT d[10] (2941:2941:2941) (2968:2968:2968))
        (PORT d[11] (4843:4843:4843) (4972:4972:4972))
        (PORT d[12] (2975:2975:2975) (2883:2883:2883))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2450:2450:2450))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5115:5115:5115) (5051:5051:5051))
        (PORT d[1] (4394:4394:4394) (4246:4246:4246))
        (PORT d[2] (3646:3646:3646) (3584:3584:3584))
        (PORT d[3] (4389:4389:4389) (4437:4437:4437))
        (PORT d[4] (4374:4374:4374) (4338:4338:4338))
        (PORT d[5] (3027:3027:3027) (2850:2850:2850))
        (PORT d[6] (2226:2226:2226) (2262:2262:2262))
        (PORT d[7] (4096:4096:4096) (4106:4106:4106))
        (PORT d[8] (3157:3157:3157) (3003:3003:3003))
        (PORT d[9] (3294:3294:3294) (3233:3233:3233))
        (PORT d[10] (2904:2904:2904) (2936:2936:2936))
        (PORT d[11] (2600:2600:2600) (2499:2499:2499))
        (PORT d[12] (3803:3803:3803) (3816:3816:3816))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT stall (2658:2658:2658) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a268.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~303)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1538:1538:1538) (1544:1544:1544))
        (PORT datab (1388:1388:1388) (1389:1389:1389))
        (PORT datac (2258:2258:2258) (2186:2186:2186))
        (PORT datad (1956:1956:1956) (1858:1858:1858))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3744w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (792:792:792))
        (PORT datab (1020:1020:1020) (991:991:991))
        (PORT datac (708:708:708) (731:731:731))
        (PORT datad (208:208:208) (235:235:235))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5676:5676:5676) (6005:6005:6005))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6613:6613:6613) (6334:6334:6334))
        (PORT d[1] (2725:2725:2725) (2717:2717:2717))
        (PORT d[2] (2886:2886:2886) (2925:2925:2925))
        (PORT d[3] (3862:3862:3862) (3916:3916:3916))
        (PORT d[4] (5159:5159:5159) (5218:5218:5218))
        (PORT d[5] (8444:8444:8444) (8306:8306:8306))
        (PORT d[6] (8434:8434:8434) (8336:8336:8336))
        (PORT d[7] (3254:3254:3254) (3300:3300:3300))
        (PORT d[8] (2494:2494:2494) (2509:2509:2509))
        (PORT d[9] (5765:5765:5765) (5729:5729:5729))
        (PORT d[10] (4466:4466:4466) (4449:4449:4449))
        (PORT d[11] (3580:3580:3580) (3644:3644:3644))
        (PORT d[12] (7378:7378:7378) (7300:7300:7300))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2614:2614:2614) (2526:2526:2526))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6833:6833:6833) (6603:6603:6603))
        (PORT d[1] (4070:4070:4070) (3922:3922:3922))
        (PORT d[2] (4696:4696:4696) (4600:4600:4600))
        (PORT d[3] (2542:2542:2542) (2583:2583:2583))
        (PORT d[4] (2798:2798:2798) (2680:2680:2680))
        (PORT d[5] (4889:4889:4889) (4797:4797:4797))
        (PORT d[6] (2733:2733:2733) (2807:2807:2807))
        (PORT d[7] (3250:3250:3250) (3313:3313:3313))
        (PORT d[8] (3622:3622:3622) (3523:3523:3523))
        (PORT d[9] (2085:2085:2085) (2034:2034:2034))
        (PORT d[10] (3027:3027:3027) (3101:3101:3101))
        (PORT d[11] (4359:4359:4359) (4067:4067:4067))
        (PORT d[12] (3318:3318:3318) (3244:3244:3244))
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (PORT stall (2477:2477:2477) (2488:2488:2488))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a324.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3765w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1046:1046:1046))
        (PORT datab (1440:1440:1440) (1431:1431:1431))
        (PORT datac (984:984:984) (959:959:959))
        (PORT datad (997:997:997) (947:947:947))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4443:4443:4443) (4708:4708:4708))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6341:6341:6341) (6200:6200:6200))
        (PORT d[1] (5883:5883:5883) (6020:6020:6020))
        (PORT d[2] (5954:5954:5954) (6003:6003:6003))
        (PORT d[3] (4581:4581:4581) (4662:4662:4662))
        (PORT d[4] (3919:3919:3919) (3937:3937:3937))
        (PORT d[5] (10060:10060:10060) (9797:9797:9797))
        (PORT d[6] (11024:11024:11024) (11013:11013:11013))
        (PORT d[7] (5159:5159:5159) (5282:5282:5282))
        (PORT d[8] (6904:6904:6904) (6646:6646:6646))
        (PORT d[9] (7059:7059:7059) (6841:6841:6841))
        (PORT d[10] (3718:3718:3718) (3817:3817:3817))
        (PORT d[11] (5343:5343:5343) (5430:5430:5430))
        (PORT d[12] (6208:6208:6208) (6061:6061:6061))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2992:2992:2992) (2920:2920:2920))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3680:3680:3680) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4739:4739:4739) (4662:4662:4662))
        (PORT d[1] (4519:4519:4519) (4400:4400:4400))
        (PORT d[2] (4477:4477:4477) (4424:4424:4424))
        (PORT d[3] (4383:4383:4383) (4434:4434:4434))
        (PORT d[4] (4455:4455:4455) (4441:4441:4441))
        (PORT d[5] (6048:6048:6048) (5896:5896:5896))
        (PORT d[6] (2519:2519:2519) (2524:2524:2524))
        (PORT d[7] (4240:4240:4240) (4287:4287:4287))
        (PORT d[8] (4641:4641:4641) (4688:4688:4688))
        (PORT d[9] (6063:6063:6063) (6022:6022:6022))
        (PORT d[10] (2510:2510:2510) (2521:2521:2521))
        (PORT d[11] (5893:5893:5893) (5649:5649:5649))
        (PORT d[12] (5001:5001:5001) (5068:5068:5068))
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (PORT stall (2922:2922:2922) (2922:2922:2922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a340.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~301)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2032:2032:2032) (1973:1973:1973))
        (PORT datab (1391:1391:1391) (1392:1392:1392))
        (PORT datac (1480:1480:1480) (1494:1494:1494))
        (PORT datad (2390:2390:2390) (2366:2366:2366))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3775w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (958:958:958))
        (PORT datab (270:270:270) (323:323:323))
        (PORT datac (856:856:856) (915:915:915))
        (PORT datad (892:892:892) (942:942:942))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (4029:4029:4029))
        (PORT clk (2289:2289:2289) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3677:3677:3677) (3561:3561:3561))
        (PORT d[1] (4038:4038:4038) (4131:4131:4131))
        (PORT d[2] (4752:4752:4752) (4871:4871:4871))
        (PORT d[3] (3532:3532:3532) (3560:3560:3560))
        (PORT d[4] (3243:3243:3243) (3283:3283:3283))
        (PORT d[5] (3865:3865:3865) (3721:3721:3721))
        (PORT d[6] (9042:9042:9042) (9069:9069:9069))
        (PORT d[7] (4636:4636:4636) (4718:4718:4718))
        (PORT d[8] (4558:4558:4558) (4323:4323:4323))
        (PORT d[9] (4515:4515:4515) (4392:4392:4392))
        (PORT d[10] (2119:2119:2119) (2143:2143:2143))
        (PORT d[11] (4507:4507:4507) (4627:4627:4627))
        (PORT d[12] (4587:4587:4587) (4480:4480:4480))
        (PORT clk (2286:2286:2286) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2466:2466:2466) (2329:2329:2329))
        (PORT clk (2286:2286:2286) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3744:3744:3744) (3773:3773:3773))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4412:4412:4412) (4369:4369:4369))
        (PORT d[1] (4826:4826:4826) (4711:4711:4711))
        (PORT d[2] (2249:2249:2249) (2179:2179:2179))
        (PORT d[3] (3283:3283:3283) (3349:3349:3349))
        (PORT d[4] (4401:4401:4401) (4364:4364:4364))
        (PORT d[5] (3643:3643:3643) (3437:3437:3437))
        (PORT d[6] (2913:2913:2913) (2945:2945:2945))
        (PORT d[7] (3523:3523:3523) (3547:3547:3547))
        (PORT d[8] (3485:3485:3485) (3321:3321:3321))
        (PORT d[9] (3610:3610:3610) (3573:3573:3573))
        (PORT d[10] (4519:4519:4519) (4295:4295:4295))
        (PORT d[11] (3529:3529:3529) (3371:3371:3371))
        (PORT d[12] (3897:3897:3897) (3948:3948:3948))
        (PORT clk (2288:2288:2288) (2316:2316:2316))
        (PORT stall (2367:2367:2367) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a348.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3755w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (927:927:927) (991:991:991))
        (PORT datab (270:270:270) (323:323:323))
        (PORT datac (857:857:857) (916:916:916))
        (PORT datad (870:870:870) (909:909:909))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (4056:4056:4056))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5681:5681:5681) (5543:5543:5543))
        (PORT d[1] (4894:4894:4894) (5040:5040:5040))
        (PORT d[2] (5277:5277:5277) (5326:5326:5326))
        (PORT d[3] (4194:4194:4194) (4253:4253:4253))
        (PORT d[4] (4818:4818:4818) (4785:4785:4785))
        (PORT d[5] (6111:6111:6111) (5815:5815:5815))
        (PORT d[6] (6376:6376:6376) (6246:6246:6246))
        (PORT d[7] (4112:4112:4112) (4239:4239:4239))
        (PORT d[8] (5984:5984:5984) (5741:5741:5741))
        (PORT d[9] (3715:3715:3715) (3566:3566:3566))
        (PORT d[10] (3350:3350:3350) (3404:3404:3404))
        (PORT d[11] (4698:4698:4698) (4775:4775:4775))
        (PORT d[12] (4684:4684:4684) (4596:4596:4596))
        (PORT clk (2195:2195:2195) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2744:2744:2744) (2693:2693:2693))
        (PORT clk (2195:2195:2195) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3653:3653:3653) (3681:3681:3681))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5006:5006:5006) (4886:4886:4886))
        (PORT d[1] (5759:5759:5759) (5599:5599:5599))
        (PORT d[2] (4018:4018:4018) (3934:3934:3934))
        (PORT d[3] (4791:4791:4791) (4931:4931:4931))
        (PORT d[4] (5069:5069:5069) (5048:5048:5048))
        (PORT d[5] (6254:6254:6254) (5905:5905:5905))
        (PORT d[6] (3765:3765:3765) (3711:3711:3711))
        (PORT d[7] (4608:4608:4608) (4649:4649:4649))
        (PORT d[8] (4141:4141:4141) (4016:4016:4016))
        (PORT d[9] (4597:4597:4597) (4520:4520:4520))
        (PORT d[10] (2725:2725:2725) (2686:2686:2686))
        (PORT d[11] (4455:4455:4455) (4319:4319:4319))
        (PORT d[12] (3569:3569:3569) (3603:3603:3603))
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (PORT stall (2525:2525:2525) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a332.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~300)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1534:1534:1534))
        (PORT datab (1391:1391:1391) (1392:1392:1392))
        (PORT datac (1998:1998:1998) (1962:1962:1962))
        (PORT datad (1736:1736:1736) (1713:1713:1713))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~302)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1316:1316:1316))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1375:1375:1375) (1349:1349:1349))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~305)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (1552:1552:1552) (1470:1470:1470))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3785w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (787:787:787) (787:787:787))
        (PORT datab (1015:1015:1015) (985:985:985))
        (PORT datac (701:701:701) (723:723:723))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5659:5659:5659) (5989:5989:5989))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6578:6578:6578) (6300:6300:6300))
        (PORT d[1] (2411:2411:2411) (2406:2406:2406))
        (PORT d[2] (2900:2900:2900) (2939:2939:2939))
        (PORT d[3] (5694:5694:5694) (5636:5636:5636))
        (PORT d[4] (4821:4821:4821) (4887:4887:4887))
        (PORT d[5] (8109:8109:8109) (7979:7979:7979))
        (PORT d[6] (8458:8458:8458) (8358:8358:8358))
        (PORT d[7] (3563:3563:3563) (3591:3591:3591))
        (PORT d[8] (2508:2508:2508) (2520:2520:2520))
        (PORT d[9] (7645:7645:7645) (7537:7537:7537))
        (PORT d[10] (4388:4388:4388) (4360:4360:4360))
        (PORT d[11] (3291:3291:3291) (3369:3369:3369))
        (PORT d[12] (5365:5365:5365) (5297:5297:5297))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2671:2671:2671) (2570:2570:2570))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6832:6832:6832) (6600:6600:6600))
        (PORT d[1] (4037:4037:4037) (3890:3890:3890))
        (PORT d[2] (4380:4380:4380) (4295:4295:4295))
        (PORT d[3] (2864:2864:2864) (2888:2888:2888))
        (PORT d[4] (2825:2825:2825) (2722:2722:2722))
        (PORT d[5] (4544:4544:4544) (4466:4466:4466))
        (PORT d[6] (2706:2706:2706) (2769:2769:2769))
        (PORT d[7] (4801:4801:4801) (4927:4927:4927))
        (PORT d[8] (3625:3625:3625) (3527:3527:3527))
        (PORT d[9] (4170:4170:4170) (4137:4137:4137))
        (PORT d[10] (3006:3006:3006) (3078:3078:3078))
        (PORT d[11] (3837:3837:3837) (3590:3590:3590))
        (PORT d[12] (3596:3596:3596) (3536:3536:3536))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT stall (2495:2495:2495) (2507:2507:2507))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a356.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3805w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (967:967:967))
        (PORT datab (745:745:745) (766:766:766))
        (PORT datac (206:206:206) (243:243:243))
        (PORT datad (1390:1390:1390) (1392:1392:1392))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5769:5769:5769) (6126:6126:6126))
        (PORT clk (2184:2184:2184) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6898:6898:6898) (6562:6562:6562))
        (PORT d[1] (5119:5119:5119) (5213:5213:5213))
        (PORT d[2] (2886:2886:2886) (2929:2929:2929))
        (PORT d[3] (4757:4757:4757) (4749:4749:4749))
        (PORT d[4] (4853:4853:4853) (4877:4877:4877))
        (PORT d[5] (6330:6330:6330) (6163:6163:6163))
        (PORT d[6] (6330:6330:6330) (6172:6172:6172))
        (PORT d[7] (2672:2672:2672) (2717:2717:2717))
        (PORT d[8] (3278:3278:3278) (3323:3323:3323))
        (PORT d[9] (9545:9545:9545) (8966:8966:8966))
        (PORT d[10] (6139:6139:6139) (6017:6017:6017))
        (PORT d[11] (3317:3317:3317) (3275:3275:3275))
        (PORT d[12] (6862:6862:6862) (6766:6766:6766))
        (PORT clk (2181:2181:2181) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3180:3180:3180) (3044:3044:3044))
        (PORT clk (2181:2181:2181) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2213:2213:2213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3639:3639:3639) (3668:3668:3668))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3761:3761:3761) (3721:3721:3721))
        (PORT d[1] (5132:5132:5132) (4965:4965:4965))
        (PORT d[2] (6476:6476:6476) (6166:6166:6166))
        (PORT d[3] (3721:3721:3721) (3774:3774:3774))
        (PORT d[4] (3634:3634:3634) (3583:3583:3583))
        (PORT d[5] (3693:3693:3693) (3679:3679:3679))
        (PORT d[6] (5694:5694:5694) (5478:5478:5478))
        (PORT d[7] (2813:2813:2813) (2820:2820:2820))
        (PORT d[8] (2505:2505:2505) (2518:2518:2518))
        (PORT d[9] (4018:4018:4018) (3973:3973:3973))
        (PORT d[10] (4714:4714:4714) (4761:4761:4761))
        (PORT d[11] (2974:2974:2974) (2904:2904:2904))
        (PORT d[12] (3570:3570:3570) (3587:3587:3587))
        (PORT clk (2183:2183:2183) (2211:2211:2211))
        (PORT stall (2443:2443:2443) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a372.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~307)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3047:3047:3047) (2791:2791:2791))
        (PORT datab (1406:1406:1406) (1413:1413:1413))
        (PORT datac (1396:1396:1396) (1413:1413:1413))
        (PORT datad (2679:2679:2679) (2520:2520:2520))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~308)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1349:1349:1349) (1313:1313:1313))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1534:1534:1534) (1466:1466:1466))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~312)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1011:1011:1011) (998:998:998))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3837w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (965:965:965))
        (PORT datab (817:817:817) (838:838:838))
        (PORT datac (850:850:850) (900:900:900))
        (PORT datad (847:847:847) (897:897:897))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3837w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (793:793:793))
        (PORT datab (760:760:760) (785:785:785))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (932:932:932) (880:880:880))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5038:5038:5038) (5382:5382:5382))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5771:5771:5771) (5510:5510:5510))
        (PORT d[1] (4205:4205:4205) (4318:4318:4318))
        (PORT d[2] (4993:4993:4993) (5045:5045:5045))
        (PORT d[3] (3459:3459:3459) (3495:3495:3495))
        (PORT d[4] (4243:4243:4243) (4276:4276:4276))
        (PORT d[5] (5053:5053:5053) (4867:4867:4867))
        (PORT d[6] (5159:5159:5159) (4923:4923:4923))
        (PORT d[7] (4066:4066:4066) (4137:4137:4137))
        (PORT d[8] (7176:7176:7176) (7046:7046:7046))
        (PORT d[9] (9330:9330:9330) (8752:8752:8752))
        (PORT d[10] (5078:5078:5078) (4898:4898:4898))
        (PORT d[11] (3549:3549:3549) (3571:3571:3571))
        (PORT d[12] (6163:6163:6163) (6091:6091:6091))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2598:2598:2598))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3361:3361:3361))
        (PORT d[1] (3737:3737:3737) (3587:3587:3587))
        (PORT d[2] (5349:5349:5349) (5104:5104:5104))
        (PORT d[3] (2330:2330:2330) (2308:2308:2308))
        (PORT d[4] (4600:4600:4600) (4525:4525:4525))
        (PORT d[5] (3375:3375:3375) (3355:3355:3355))
        (PORT d[6] (3145:3145:3145) (3242:3242:3242))
        (PORT d[7] (2478:2478:2478) (2500:2500:2500))
        (PORT d[8] (2554:2554:2554) (2555:2555:2555))
        (PORT d[9] (3310:3310:3310) (3257:3257:3257))
        (PORT d[10] (3007:3007:3007) (3089:3089:3089))
        (PORT d[11] (3983:3983:3983) (3788:3788:3788))
        (PORT d[12] (3019:3019:3019) (2982:2982:2982))
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (PORT stall (3116:3116:3116) (3163:3163:3163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a388.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1449:1449:1449))
        (PORT datab (1037:1037:1037) (1010:1010:1010))
        (PORT datac (1369:1369:1369) (1380:1380:1380))
        (PORT datad (1881:1881:1881) (1813:1813:1813))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3516w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1646:1646:1646) (1587:1587:1587))
        (PORT datab (1135:1135:1135) (1118:1118:1118))
        (PORT datac (780:780:780) (803:803:803))
        (PORT datad (935:935:935) (884:884:884))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3629w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (969:969:969))
        (PORT datab (897:897:897) (940:940:940))
        (PORT datac (852:852:852) (903:903:903))
        (PORT datad (234:234:234) (270:270:270))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4877:4877:4877) (5157:5157:5157))
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7216:7216:7216) (6854:6854:6854))
        (PORT d[1] (5510:5510:5510) (5525:5525:5525))
        (PORT d[2] (3882:3882:3882) (3910:3910:3910))
        (PORT d[3] (3775:3775:3775) (3787:3787:3787))
        (PORT d[4] (4658:4658:4658) (4633:4633:4633))
        (PORT d[5] (6305:6305:6305) (6112:6112:6112))
        (PORT d[6] (5622:5622:5622) (5451:5451:5451))
        (PORT d[7] (4772:4772:4772) (4850:4850:4850))
        (PORT d[8] (6667:6667:6667) (6324:6324:6324))
        (PORT d[9] (4649:4649:4649) (4390:4390:4390))
        (PORT d[10] (5308:5308:5308) (5196:5196:5196))
        (PORT d[11] (3533:3533:3533) (3550:3550:3550))
        (PORT d[12] (6255:6255:6255) (6187:6187:6187))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2568:2568:2568) (2463:2463:2463))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3684:3684:3684))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (2916:2916:2916))
        (PORT d[1] (6427:6427:6427) (6237:6237:6237))
        (PORT d[2] (5646:5646:5646) (5416:5416:5416))
        (PORT d[3] (5808:5808:5808) (5881:5881:5881))
        (PORT d[4] (5694:5694:5694) (5434:5434:5434))
        (PORT d[5] (4720:4720:4720) (4669:4669:4669))
        (PORT d[6] (2688:2688:2688) (2757:2757:2757))
        (PORT d[7] (2189:2189:2189) (2198:2198:2198))
        (PORT d[8] (2181:2181:2181) (2200:2200:2200))
        (PORT d[9] (3308:3308:3308) (3251:3251:3251))
        (PORT d[10] (2163:2163:2163) (2184:2184:2184))
        (PORT d[11] (6619:6619:6619) (6224:6224:6224))
        (PORT d[12] (3963:3963:3963) (3908:3908:3908))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (PORT stall (3425:3425:3425) (3379:3379:3379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3609w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (968:968:968))
        (PORT datab (897:897:897) (940:940:940))
        (PORT datac (852:852:852) (902:902:902))
        (PORT datad (235:235:235) (271:271:271))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6079:6079:6079) (6419:6419:6419))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7224:7224:7224) (6880:6880:6880))
        (PORT d[1] (5745:5745:5745) (5802:5802:5802))
        (PORT d[2] (2836:2836:2836) (2881:2881:2881))
        (PORT d[3] (4771:4771:4771) (4771:4771:4771))
        (PORT d[4] (5189:5189:5189) (5199:5199:5199))
        (PORT d[5] (6362:6362:6362) (6199:6199:6199))
        (PORT d[6] (6636:6636:6636) (6463:6463:6463))
        (PORT d[7] (2327:2327:2327) (2380:2380:2380))
        (PORT d[8] (3225:3225:3225) (3271:3271:3271))
        (PORT d[9] (9856:9856:9856) (9264:9264:9264))
        (PORT d[10] (6491:6491:6491) (6352:6352:6352))
        (PORT d[11] (5443:5443:5443) (5377:5377:5377))
        (PORT d[12] (6895:6895:6895) (6799:6799:6799))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (2817:2817:2817))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3661:3661:3661) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (4034:4034:4034))
        (PORT d[1] (5487:5487:5487) (5326:5326:5326))
        (PORT d[2] (6800:6800:6800) (6479:6479:6479))
        (PORT d[3] (4056:4056:4056) (4099:4099:4099))
        (PORT d[4] (3631:3631:3631) (3582:3582:3582))
        (PORT d[5] (4038:4038:4038) (4017:4017:4017))
        (PORT d[6] (6021:6021:6021) (5793:5793:5793))
        (PORT d[7] (3090:3090:3090) (3081:3081:3081))
        (PORT d[8] (2573:2573:2573) (2588:2588:2588))
        (PORT d[9] (4366:4366:4366) (4302:4302:4302))
        (PORT d[10] (4797:4797:4797) (4845:4845:4845))
        (PORT d[11] (2926:2926:2926) (2833:2833:2833))
        (PORT d[12] (3276:3276:3276) (3305:3305:3305))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT stall (2741:2741:2741) (2775:2775:2775))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1505:1505:1505))
        (PORT datab (1443:1443:1443) (1451:1451:1451))
        (PORT datac (2077:2077:2077) (1949:1949:1949))
        (PORT datad (2502:2502:2502) (2378:2378:2378))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3506w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1651:1651:1651) (1603:1603:1603))
        (PORT datab (866:866:866) (882:882:882))
        (PORT datac (921:921:921) (872:872:872))
        (PORT datad (1296:1296:1296) (1264:1264:1264))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3599w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (976:976:976))
        (PORT datab (274:274:274) (324:324:324))
        (PORT datac (1118:1118:1118) (1134:1134:1134))
        (PORT datad (875:875:875) (931:931:931))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5737:5737:5737) (6085:6085:6085))
        (PORT clk (2190:2190:2190) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6882:6882:6882) (6545:6545:6545))
        (PORT d[1] (5476:5476:5476) (5558:5558:5558))
        (PORT d[2] (3875:3875:3875) (3896:3896:3896))
        (PORT d[3] (4442:4442:4442) (4449:4449:4449))
        (PORT d[4] (4852:4852:4852) (4876:4876:4876))
        (PORT d[5] (5991:5991:5991) (5838:5838:5838))
        (PORT d[6] (6338:6338:6338) (6176:6176:6176))
        (PORT d[7] (4306:4306:4306) (4338:4338:4338))
        (PORT d[8] (3283:3283:3283) (3330:3330:3330))
        (PORT d[9] (9597:9597:9597) (9014:9014:9014))
        (PORT d[10] (5829:5829:5829) (5718:5718:5718))
        (PORT d[11] (5098:5098:5098) (5039:5039:5039))
        (PORT d[12] (6532:6532:6532) (6444:6444:6444))
        (PORT clk (2187:2187:2187) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2512:2512:2512))
        (PORT clk (2187:2187:2187) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3645:3645:3645) (3676:3676:3676))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3720:3720:3720))
        (PORT d[1] (4798:4798:4798) (4663:4663:4663))
        (PORT d[2] (6475:6475:6475) (6165:6165:6165))
        (PORT d[3] (3681:3681:3681) (3734:3734:3734))
        (PORT d[4] (3498:3498:3498) (3421:3421:3421))
        (PORT d[5] (3654:3654:3654) (3639:3639:3639))
        (PORT d[6] (5687:5687:5687) (5469:5469:5469))
        (PORT d[7] (2851:2851:2851) (2856:2856:2856))
        (PORT d[8] (2263:2263:2263) (2284:2284:2284))
        (PORT d[9] (4043:4043:4043) (3997:3997:3997))
        (PORT d[10] (4455:4455:4455) (4511:4511:4511))
        (PORT d[11] (3020:3020:3020) (2948:2948:2948))
        (PORT d[12] (3584:3584:3584) (3602:3602:3602))
        (PORT clk (2189:2189:2189) (2219:2219:2219))
        (PORT stall (2711:2711:2711) (2758:2758:2758))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3619w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (983:983:983))
        (PORT datab (927:927:927) (978:978:978))
        (PORT datac (1127:1127:1127) (1144:1144:1144))
        (PORT datad (230:230:230) (271:271:271))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5657:5657:5657) (5988:5988:5988))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4371:4371:4371) (4200:4200:4200))
        (PORT d[1] (3768:3768:3768) (3888:3888:3888))
        (PORT d[2] (4800:4800:4800) (4803:4803:4803))
        (PORT d[3] (4183:4183:4183) (4236:4236:4236))
        (PORT d[4] (3848:3848:3848) (3888:3888:3888))
        (PORT d[5] (3535:3535:3535) (3414:3414:3414))
        (PORT d[6] (4957:4957:4957) (4788:4788:4788))
        (PORT d[7] (3439:3439:3439) (3533:3533:3533))
        (PORT d[8] (6257:6257:6257) (5996:5996:5996))
        (PORT d[9] (6580:6580:6580) (6201:6201:6201))
        (PORT d[10] (3348:3348:3348) (3265:3265:3265))
        (PORT d[11] (2507:2507:2507) (2525:2525:2525))
        (PORT d[12] (3934:3934:3934) (3893:3893:3893))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2168:2168:2168))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2098:2098:2098) (2059:2059:2059))
        (PORT d[1] (4145:4145:4145) (4012:4012:4012))
        (PORT d[2] (4346:4346:4346) (4119:4119:4119))
        (PORT d[3] (2629:2629:2629) (2684:2684:2684))
        (PORT d[4] (3368:3368:3368) (3261:3261:3261))
        (PORT d[5] (4400:4400:4400) (4419:4419:4419))
        (PORT d[6] (3716:3716:3716) (3787:3787:3787))
        (PORT d[7] (3552:3552:3552) (3427:3427:3427))
        (PORT d[8] (3115:3115:3115) (3075:3075:3075))
        (PORT d[9] (3939:3939:3939) (3721:3721:3721))
        (PORT d[10] (3554:3554:3554) (3579:3579:3579))
        (PORT d[11] (4250:4250:4250) (4029:4029:4029))
        (PORT d[12] (3416:3416:3416) (3403:3403:3403))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (PORT stall (3471:3471:3471) (3512:3512:3512))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1504:1504:1504))
        (PORT datab (1440:1440:1440) (1448:1448:1448))
        (PORT datac (2188:2188:2188) (2092:2092:2092))
        (PORT datad (2462:2462:2462) (2329:2329:2329))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3496w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (971:971:971))
        (PORT datab (898:898:898) (941:941:941))
        (PORT datac (854:854:854) (905:905:905))
        (PORT datad (230:230:230) (265:265:265))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5989:5989:5989) (6308:6308:6308))
        (PORT clk (2276:2276:2276) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3228:3228:3228) (3122:3122:3122))
        (PORT d[1] (3621:3621:3621) (3682:3682:3682))
        (PORT d[2] (3905:3905:3905) (3843:3843:3843))
        (PORT d[3] (2634:2634:2634) (2600:2600:2600))
        (PORT d[4] (3534:3534:3534) (3540:3540:3540))
        (PORT d[5] (2002:2002:2002) (1956:1956:1956))
        (PORT d[6] (1943:1943:1943) (1864:1864:1864))
        (PORT d[7] (3109:3109:3109) (3074:3074:3074))
        (PORT d[8] (2116:2116:2116) (2076:2076:2076))
        (PORT d[9] (1937:1937:1937) (1876:1876:1876))
        (PORT d[10] (2060:2060:2060) (2006:2006:2006))
        (PORT d[11] (2076:2076:2076) (2028:2028:2028))
        (PORT d[12] (1715:1715:1715) (1681:1681:1681))
        (PORT clk (2273:2273:2273) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1555:1555:1555) (1443:1443:1443))
        (PORT clk (2273:2273:2273) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1690:1690:1690) (1642:1642:1642))
        (PORT d[1] (1434:1434:1434) (1390:1390:1390))
        (PORT d[2] (3110:3110:3110) (2945:2945:2945))
        (PORT d[3] (2882:2882:2882) (2888:2888:2888))
        (PORT d[4] (1353:1353:1353) (1308:1308:1308))
        (PORT d[5] (3988:3988:3988) (3950:3950:3950))
        (PORT d[6] (2270:2270:2270) (2316:2316:2316))
        (PORT d[7] (3378:3378:3378) (3324:3324:3324))
        (PORT d[8] (2447:2447:2447) (2413:2413:2413))
        (PORT d[9] (1653:1653:1653) (1584:1584:1584))
        (PORT d[10] (3104:3104:3104) (3089:3089:3089))
        (PORT d[11] (3108:3108:3108) (2947:2947:2947))
        (PORT d[12] (1642:1642:1642) (1577:1577:1577))
        (PORT clk (2275:2275:2275) (2302:2302:2302))
        (PORT stall (1887:1887:1887) (2011:2011:2011))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3476w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (966:966:966))
        (PORT datab (896:896:896) (938:938:938))
        (PORT datac (850:850:850) (900:900:900))
        (PORT datad (241:241:241) (277:277:277))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (4063:4063:4063))
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6017:6017:6017) (5872:5872:5872))
        (PORT d[1] (5245:5245:5245) (5386:5386:5386))
        (PORT d[2] (4236:4236:4236) (4284:4284:4284))
        (PORT d[3] (4180:4180:4180) (4257:4257:4257))
        (PORT d[4] (4865:4865:4865) (4831:4831:4831))
        (PORT d[5] (6454:6454:6454) (6151:6151:6151))
        (PORT d[6] (6057:6057:6057) (5945:5945:5945))
        (PORT d[7] (4470:4470:4470) (4580:4580:4580))
        (PORT d[8] (6274:6274:6274) (6025:6025:6025))
        (PORT d[9] (4003:4003:4003) (3837:3837:3837))
        (PORT d[10] (3958:3958:3958) (3985:3985:3985))
        (PORT d[11] (5027:5027:5027) (5096:5096:5096))
        (PORT d[12] (5021:5021:5021) (4924:4924:4924))
        (PORT clk (2220:2220:2220) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (1962:1962:1962))
        (PORT clk (2220:2220:2220) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (2906:2906:2906))
        (PORT d[1] (4772:4772:4772) (4629:4629:4629))
        (PORT d[2] (4321:4321:4321) (4242:4242:4242))
        (PORT d[3] (5099:5099:5099) (5222:5222:5222))
        (PORT d[4] (5391:5391:5391) (5354:5354:5354))
        (PORT d[5] (5732:5732:5732) (5585:5585:5585))
        (PORT d[6] (1852:1852:1852) (1865:1865:1865))
        (PORT d[7] (3514:3514:3514) (3549:3549:3549))
        (PORT d[8] (4191:4191:4191) (4224:4224:4224))
        (PORT d[9] (4295:4295:4295) (4225:4225:4225))
        (PORT d[10] (2391:2391:2391) (2358:2358:2358))
        (PORT d[11] (4799:4799:4799) (4648:4648:4648))
        (PORT d[12] (3006:3006:3006) (2964:2964:2964))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (PORT stall (2526:2526:2526) (2541:2541:2541))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1504:1504:1504))
        (PORT datab (1442:1442:1442) (1449:1449:1449))
        (PORT datac (660:660:660) (619:619:619))
        (PORT datad (2757:2757:2757) (2709:2709:2709))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3465w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (977:977:977))
        (PORT datab (924:924:924) (974:974:974))
        (PORT datac (1119:1119:1119) (1135:1135:1135))
        (PORT datad (241:241:241) (283:283:283))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6399:6399:6399) (6750:6750:6750))
        (PORT clk (2216:2216:2216) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7976:7976:7976) (7489:7489:7489))
        (PORT d[1] (5497:5497:5497) (5615:5615:5615))
        (PORT d[2] (4489:4489:4489) (4489:4489:4489))
        (PORT d[3] (4452:4452:4452) (4479:4479:4479))
        (PORT d[4] (3931:3931:3931) (3969:3969:3969))
        (PORT d[5] (6556:6556:6556) (6381:6381:6381))
        (PORT d[6] (6391:6391:6391) (6270:6270:6270))
        (PORT d[7] (4325:4325:4325) (4373:4373:4373))
        (PORT d[8] (7865:7865:7865) (7741:7741:7741))
        (PORT d[9] (10732:10732:10732) (10007:10007:10007))
        (PORT d[10] (6215:6215:6215) (6127:6127:6127))
        (PORT d[11] (4607:4607:4607) (4632:4632:4632))
        (PORT d[12] (5613:5613:5613) (5606:5606:5606))
        (PORT clk (2213:2213:2213) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (2969:2969:2969))
        (PORT clk (2213:2213:2213) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3671:3671:3671) (3703:3703:3703))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3300:3300:3300) (3327:3327:3327))
        (PORT d[1] (5186:5186:5186) (5059:5059:5059))
        (PORT d[2] (8062:8062:8062) (7539:7539:7539))
        (PORT d[3] (2903:2903:2903) (2942:2942:2942))
        (PORT d[4] (4293:4293:4293) (4218:4218:4218))
        (PORT d[5] (3572:3572:3572) (3523:3523:3523))
        (PORT d[6] (5184:5184:5184) (5060:5060:5060))
        (PORT d[7] (2937:2937:2937) (2993:2993:2993))
        (PORT d[8] (3163:3163:3163) (3174:3174:3174))
        (PORT d[9] (5179:5179:5179) (5021:5021:5021))
        (PORT d[10] (4359:4359:4359) (4424:4424:4424))
        (PORT d[11] (3771:3771:3771) (3738:3738:3738))
        (PORT d[12] (3543:3543:3543) (3580:3580:3580))
        (PORT clk (2215:2215:2215) (2246:2246:2246))
        (PORT stall (2985:2985:2985) (2966:2966:2966))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3486w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (900:900:900) (975:975:975))
        (PORT datab (924:924:924) (974:974:974))
        (PORT datac (1117:1117:1117) (1133:1133:1133))
        (PORT datad (244:244:244) (286:286:286))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5310:5310:5310) (5659:5659:5659))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4328:4328:4328) (4168:4168:4168))
        (PORT d[1] (3816:3816:3816) (3924:3924:3924))
        (PORT d[2] (4505:4505:4505) (4518:4518:4518))
        (PORT d[3] (3818:3818:3818) (3885:3885:3885))
        (PORT d[4] (3534:3534:3534) (3586:3586:3586))
        (PORT d[5] (3237:3237:3237) (3149:3149:3149))
        (PORT d[6] (4315:4315:4315) (4127:4127:4127))
        (PORT d[7] (3628:3628:3628) (3677:3677:3677))
        (PORT d[8] (6500:6500:6500) (6218:6218:6218))
        (PORT d[9] (7517:7517:7517) (7077:7077:7077))
        (PORT d[10] (4230:4230:4230) (4105:4105:4105))
        (PORT d[11] (2477:2477:2477) (2493:2493:2493))
        (PORT d[12] (3906:3906:3906) (3859:3859:3859))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1958:1958:1958) (1896:1896:1896))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1773:1773:1773) (1755:1755:1755))
        (PORT d[1] (4401:4401:4401) (4256:4256:4256))
        (PORT d[2] (4365:4365:4365) (4137:4137:4137))
        (PORT d[3] (2615:2615:2615) (2668:2668:2668))
        (PORT d[4] (3643:3643:3643) (3524:3524:3524))
        (PORT d[5] (4733:4733:4733) (4740:4740:4740))
        (PORT d[6] (3709:3709:3709) (3754:3754:3754))
        (PORT d[7] (3584:3584:3584) (3458:3458:3458))
        (PORT d[8] (3081:3081:3081) (3043:3043:3043))
        (PORT d[9] (4286:4286:4286) (4052:4052:4052))
        (PORT d[10] (2912:2912:2912) (2961:2961:2961))
        (PORT d[11] (4814:4814:4814) (4531:4531:4531))
        (PORT d[12] (3395:3395:3395) (3384:3384:3384))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (PORT stall (2902:2902:2902) (2897:2897:2897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1506:1506:1506))
        (PORT datab (2176:2176:2176) (2184:2184:2184))
        (PORT datac (1408:1408:1408) (1419:1419:1419))
        (PORT datad (2789:2789:2789) (2684:2684:2684))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3569w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (965:965:965))
        (PORT datab (895:895:895) (938:938:938))
        (PORT datac (849:849:849) (899:899:899))
        (PORT datad (242:242:242) (279:279:279))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4223:4223:4223) (4501:4501:4501))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8191:8191:8191) (7795:7795:7795))
        (PORT d[1] (3615:3615:3615) (3658:3658:3658))
        (PORT d[2] (3822:3822:3822) (3822:3822:3822))
        (PORT d[3] (4753:4753:4753) (4736:4736:4736))
        (PORT d[4] (2446:2446:2446) (2426:2426:2426))
        (PORT d[5] (7863:7863:7863) (7581:7581:7581))
        (PORT d[6] (6641:6641:6641) (6445:6445:6445))
        (PORT d[7] (3820:3820:3820) (3959:3959:3959))
        (PORT d[8] (3420:3420:3420) (3248:3248:3248))
        (PORT d[9] (2799:2799:2799) (2702:2702:2702))
        (PORT d[10] (6715:6715:6715) (6582:6582:6582))
        (PORT d[11] (3597:3597:3597) (3641:3641:3641))
        (PORT d[12] (7239:7239:7239) (7143:7143:7143))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (1963:1963:1963))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3887:3887:3887) (3869:3869:3869))
        (PORT d[1] (4360:4360:4360) (4218:4218:4218))
        (PORT d[2] (7034:7034:7034) (6767:6767:6767))
        (PORT d[3] (2991:2991:2991) (3040:3040:3040))
        (PORT d[4] (2660:2660:2660) (2507:2507:2507))
        (PORT d[5] (3949:3949:3949) (3888:3888:3888))
        (PORT d[6] (3944:3944:3944) (3973:3973:3973))
        (PORT d[7] (2833:2833:2833) (2813:2813:2813))
        (PORT d[8] (2879:2879:2879) (2889:2889:2889))
        (PORT d[9] (2856:2856:2856) (2776:2776:2776))
        (PORT d[10] (2495:2495:2495) (2482:2482:2482))
        (PORT d[11] (6919:6919:6919) (6536:6536:6536))
        (PORT d[12] (2756:2756:2756) (2610:2610:2610))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (PORT stall (3032:3032:3032) (3005:3005:3005))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3589w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (965:965:965))
        (PORT datab (895:895:895) (938:938:938))
        (PORT datac (849:849:849) (899:899:899))
        (PORT datad (242:242:242) (278:278:278))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3992:3992:3992) (4226:4226:4226))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8300:8300:8300) (8096:8096:8096))
        (PORT d[1] (4841:4841:4841) (4975:4975:4975))
        (PORT d[2] (5229:5229:5229) (5227:5227:5227))
        (PORT d[3] (6679:6679:6679) (6628:6628:6628))
        (PORT d[4] (4877:4877:4877) (4910:4910:4910))
        (PORT d[5] (6992:6992:6992) (6852:6852:6852))
        (PORT d[6] (8693:8693:8693) (8370:8370:8370))
        (PORT d[7] (7053:7053:7053) (7071:7071:7071))
        (PORT d[8] (10109:10109:10109) (9911:9911:9911))
        (PORT d[9] (6895:6895:6895) (6738:6738:6738))
        (PORT d[10] (4193:4193:4193) (4323:4323:4323))
        (PORT d[11] (5419:5419:5419) (5393:5393:5393))
        (PORT d[12] (8080:8080:8080) (7941:7941:7941))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2225:2225:2225))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5248:5248:5248) (5226:5226:5226))
        (PORT d[1] (7086:7086:7086) (6913:6913:6913))
        (PORT d[2] (8644:8644:8644) (8350:8350:8350))
        (PORT d[3] (3387:3387:3387) (3481:3481:3481))
        (PORT d[4] (7287:7287:7287) (7017:7017:7017))
        (PORT d[5] (6170:6170:6170) (6055:6055:6055))
        (PORT d[6] (2190:2190:2190) (2193:2193:2193))
        (PORT d[7] (3563:3563:3563) (3551:3551:3551))
        (PORT d[8] (3275:3275:3275) (3315:3315:3315))
        (PORT d[9] (4662:4662:4662) (4587:4587:4587))
        (PORT d[10] (3998:3998:3998) (4043:4043:4043))
        (PORT d[11] (6967:6967:6967) (6634:6634:6634))
        (PORT d[12] (5726:5726:5726) (5667:5667:5667))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (PORT stall (3335:3335:3335) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (1684:1684:1684))
        (PORT datab (1442:1442:1442) (1449:1449:1449))
        (PORT datac (1949:1949:1949) (1886:1886:1886))
        (PORT datad (1457:1457:1457) (1459:1459:1459))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3579w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (978:978:978))
        (PORT datab (270:270:270) (319:319:319))
        (PORT datac (1121:1121:1121) (1137:1137:1137))
        (PORT datad (876:876:876) (932:932:932))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6136:6136:6136) (6490:6490:6490))
        (PORT clk (2247:2247:2247) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7908:7908:7908) (7551:7551:7551))
        (PORT d[1] (2645:2645:2645) (2720:2720:2720))
        (PORT d[2] (3862:3862:3862) (3872:3872:3872))
        (PORT d[3] (6020:6020:6020) (5974:5974:5974))
        (PORT d[4] (3551:3551:3551) (3598:3598:3598))
        (PORT d[5] (7685:7685:7685) (7480:7480:7480))
        (PORT d[6] (7490:7490:7490) (7397:7397:7397))
        (PORT d[7] (2311:2311:2311) (2364:2364:2364))
        (PORT d[8] (10469:10469:10469) (10254:10254:10254))
        (PORT d[9] (10894:10894:10894) (10268:10268:10268))
        (PORT d[10] (7130:7130:7130) (6974:6974:6974))
        (PORT d[11] (2260:2260:2260) (2307:2307:2307))
        (PORT d[12] (7919:7919:7919) (7802:7802:7802))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2220:2220:2220))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2023:2023:2023))
        (PORT d[1] (4380:4380:4380) (4213:4213:4213))
        (PORT d[2] (7843:7843:7843) (7500:7500:7500))
        (PORT d[3] (2750:2750:2750) (2730:2730:2730))
        (PORT d[4] (2813:2813:2813) (2693:2693:2693))
        (PORT d[5] (3614:3614:3614) (3551:3551:3551))
        (PORT d[6] (4124:4124:4124) (4238:4238:4238))
        (PORT d[7] (2882:2882:2882) (2927:2927:2927))
        (PORT d[8] (3242:3242:3242) (3236:3236:3236))
        (PORT d[9] (3451:3451:3451) (3430:3430:3430))
        (PORT d[10] (4006:4006:4006) (4101:4101:4101))
        (PORT d[11] (2703:2703:2703) (2620:2620:2620))
        (PORT d[12] (3614:3614:3614) (3634:3634:3634))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT stall (2354:2354:2354) (2419:2419:2419))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3558w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (983:983:983))
        (PORT datab (263:263:263) (311:311:311))
        (PORT datac (1127:1127:1127) (1144:1144:1144))
        (PORT datad (878:878:878) (935:935:935))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5306:5306:5306) (5653:5653:5653))
        (PORT clk (2254:2254:2254) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2607:2607:2607) (2521:2521:2521))
        (PORT d[1] (3003:3003:3003) (3086:3086:3086))
        (PORT d[2] (3251:3251:3251) (3211:3211:3211))
        (PORT d[3] (2355:2355:2355) (2343:2343:2343))
        (PORT d[4] (2617:2617:2617) (2663:2663:2663))
        (PORT d[5] (4479:4479:4479) (4319:4319:4319))
        (PORT d[6] (4348:4348:4348) (4177:4177:4177))
        (PORT d[7] (2439:2439:2439) (2427:2427:2427))
        (PORT d[8] (3083:3083:3083) (2931:2931:2931))
        (PORT d[9] (9430:9430:9430) (8945:8945:8945))
        (PORT d[10] (2085:2085:2085) (2059:2059:2059))
        (PORT d[11] (2127:2127:2127) (2110:2110:2110))
        (PORT d[12] (2477:2477:2477) (2441:2441:2441))
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2127:2127:2127) (1979:1979:1979))
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1660:1660:1660))
        (PORT d[1] (5797:5797:5797) (5626:5626:5626))
        (PORT d[2] (2802:2802:2802) (2639:2639:2639))
        (PORT d[3] (2244:2244:2244) (2279:2279:2279))
        (PORT d[4] (2082:2082:2082) (2019:2019:2019))
        (PORT d[5] (3301:3301:3301) (3259:3259:3259))
        (PORT d[6] (2226:2226:2226) (2258:2258:2258))
        (PORT d[7] (2715:2715:2715) (2688:2688:2688))
        (PORT d[8] (2116:2116:2116) (2086:2086:2086))
        (PORT d[9] (2489:2489:2489) (2338:2338:2338))
        (PORT d[10] (2189:2189:2189) (2221:2221:2221))
        (PORT d[11] (3680:3680:3680) (3478:3478:3478))
        (PORT d[12] (3811:3811:3811) (3814:3814:3814))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
        (PORT stall (3158:3158:3158) (3189:3189:3189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1505:1505:1505))
        (PORT datab (1443:1443:1443) (1450:1450:1450))
        (PORT datac (1849:1849:1849) (1772:1772:1772))
        (PORT datad (1279:1279:1279) (1210:1210:1210))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1675:1675:1675) (1608:1608:1608))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1715:1715:1715) (1695:1695:1695))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (1615:1615:1615) (1536:1536:1536))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2240:2240:2240) (2158:2158:2158))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3516w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (903:903:903) (967:967:967))
        (PORT datab (897:897:897) (939:939:939))
        (PORT datac (851:851:851) (901:901:901))
        (PORT datad (237:237:237) (273:273:273))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5673:5673:5673) (6008:6008:6008))
        (PORT clk (2268:2268:2268) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2893:2893:2893) (2796:2796:2796))
        (PORT d[1] (3334:3334:3334) (3410:3410:3410))
        (PORT d[2] (3593:3593:3593) (3546:3546:3546))
        (PORT d[3] (3003:3003:3003) (2954:2954:2954))
        (PORT d[4] (2939:2939:2939) (2971:2971:2971))
        (PORT d[5] (2354:2354:2354) (2293:2293:2293))
        (PORT d[6] (2033:2033:2033) (1989:1989:1989))
        (PORT d[7] (2785:2785:2785) (2766:2766:2766))
        (PORT d[8] (4029:4029:4029) (3828:3828:3828))
        (PORT d[9] (9469:9469:9469) (8991:8991:8991))
        (PORT d[10] (1796:1796:1796) (1774:1774:1774))
        (PORT d[11] (2099:2099:2099) (2085:2085:2085))
        (PORT d[12] (2133:2133:2133) (2105:2105:2105))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1798:1798:1798))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1396:1396:1396) (1352:1352:1352))
        (PORT d[1] (6128:6128:6128) (5943:5943:5943))
        (PORT d[2] (2785:2785:2785) (2624:2624:2624))
        (PORT d[3] (2570:2570:2570) (2593:2593:2593))
        (PORT d[4] (1778:1778:1778) (1722:1722:1722))
        (PORT d[5] (3376:3376:3376) (3356:3356:3356))
        (PORT d[6] (2600:2600:2600) (2627:2627:2627))
        (PORT d[7] (3064:3064:3064) (3026:3026:3026))
        (PORT d[8] (2121:2121:2121) (2102:2102:2102))
        (PORT d[9] (1968:1968:1968) (1881:1881:1881))
        (PORT d[10] (2790:2790:2790) (2788:2788:2788))
        (PORT d[11] (2784:2784:2784) (2640:2640:2640))
        (PORT d[12] (2008:2008:2008) (1931:1931:1931))
        (PORT clk (2267:2267:2267) (2299:2299:2299))
        (PORT stall (3491:3491:3491) (3537:3537:3537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3506w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (901:901:901) (977:977:977))
        (PORT datab (271:271:271) (320:320:320))
        (PORT datac (1120:1120:1120) (1136:1136:1136))
        (PORT datad (876:876:876) (932:932:932))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4987:4987:4987) (5329:5329:5329))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5006:5006:5006) (4824:4824:4824))
        (PORT d[1] (3458:3458:3458) (3587:3587:3587))
        (PORT d[2] (5140:5140:5140) (5136:5136:5136))
        (PORT d[3] (4488:4488:4488) (4534:4534:4534))
        (PORT d[4] (4239:4239:4239) (4272:4272:4272))
        (PORT d[5] (2912:2912:2912) (2829:2829:2829))
        (PORT d[6] (5610:5610:5610) (5422:5422:5422))
        (PORT d[7] (4086:4086:4086) (4151:4151:4151))
        (PORT d[8] (6860:6860:6860) (6581:6581:6581))
        (PORT d[9] (8142:8142:8142) (7692:7692:7692))
        (PORT d[10] (5165:5165:5165) (4999:4999:4999))
        (PORT d[11] (2480:2480:2480) (2500:2500:2500))
        (PORT d[12] (3177:3177:3177) (3130:3130:3130))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2500:2500:2500))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2077:2077:2077) (2043:2043:2043))
        (PORT d[1] (4766:4766:4766) (4615:4615:4615))
        (PORT d[2] (3428:3428:3428) (3250:3250:3250))
        (PORT d[3] (2930:2930:2930) (2969:2969:2969))
        (PORT d[4] (3018:3018:3018) (2921:2921:2921))
        (PORT d[5] (4119:4119:4119) (4135:4135:4135))
        (PORT d[6] (3427:3427:3427) (3530:3530:3530))
        (PORT d[7] (2770:2770:2770) (2754:2754:2754))
        (PORT d[8] (2840:2840:2840) (2818:2818:2818))
        (PORT d[9] (3345:3345:3345) (3169:3169:3169))
        (PORT d[10] (2902:2902:2902) (2946:2946:2946))
        (PORT d[11] (3706:3706:3706) (3507:3507:3507))
        (PORT d[12] (3707:3707:3707) (3679:3679:3679))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT stall (3792:3792:3792) (3831:3831:3831))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1488:1488:1488) (1504:1504:1504))
        (PORT datab (1091:1091:1091) (1031:1031:1031))
        (PORT datac (1403:1403:1403) (1414:1414:1414))
        (PORT datad (2156:2156:2156) (2035:2035:2035))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3536w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (967:967:967))
        (PORT datab (896:896:896) (939:939:939))
        (PORT datac (851:851:851) (901:901:901))
        (PORT datad (238:238:238) (274:274:274))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6373:6373:6373) (6723:6723:6723))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7997:7997:7997) (7501:7501:7501))
        (PORT d[1] (5545:5545:5545) (5658:5658:5658))
        (PORT d[2] (4456:4456:4456) (4456:4456:4456))
        (PORT d[3] (4133:4133:4133) (4170:4170:4170))
        (PORT d[4] (5198:5198:5198) (5233:5233:5233))
        (PORT d[5] (6621:6621:6621) (6439:6439:6439))
        (PORT d[6] (6145:6145:6145) (6042:6042:6042))
        (PORT d[7] (4021:4021:4021) (4086:4086:4086))
        (PORT d[8] (7871:7871:7871) (7710:7710:7710))
        (PORT d[9] (10707:10707:10707) (9982:9982:9982))
        (PORT d[10] (6207:6207:6207) (6118:6118:6118))
        (PORT d[11] (4619:4619:4619) (4647:4647:4647))
        (PORT d[12] (6553:6553:6553) (6476:6476:6476))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2968:2968:2968) (2896:2896:2896))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3299:3299:3299) (3324:3324:3324))
        (PORT d[1] (4878:4878:4878) (4768:4768:4768))
        (PORT d[2] (7501:7501:7501) (7013:7013:7013))
        (PORT d[3] (2915:2915:2915) (2954:2954:2954))
        (PORT d[4] (3957:3957:3957) (3900:3900:3900))
        (PORT d[5] (3266:3266:3266) (3235:3235:3235))
        (PORT d[6] (5423:5423:5423) (5262:5262:5262))
        (PORT d[7] (3518:3518:3518) (3516:3516:3516))
        (PORT d[8] (2661:2661:2661) (2710:2710:2710))
        (PORT d[9] (3492:3492:3492) (3504:3504:3504))
        (PORT d[10] (3983:3983:3983) (4067:4067:4067))
        (PORT d[11] (3706:3706:3706) (3675:3675:3675))
        (PORT d[12] (3582:3582:3582) (3618:3618:3618))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (PORT stall (3839:3839:3839) (3866:3866:3866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|decode2\|w_anode3526w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (979:979:979))
        (PORT datab (925:925:925) (975:975:975))
        (PORT datac (1122:1122:1122) (1138:1138:1138))
        (PORT datad (238:238:238) (279:279:279))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5770:5770:5770) (6129:6129:6129))
        (PORT clk (2239:2239:2239) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5839:5839:5839) (5527:5527:5527))
        (PORT d[1] (4177:4177:4177) (4313:4313:4313))
        (PORT d[2] (3564:3564:3564) (3597:3597:3597))
        (PORT d[3] (3132:3132:3132) (3177:3177:3177))
        (PORT d[4] (4182:4182:4182) (4221:4221:4221))
        (PORT d[5] (6048:6048:6048) (5757:5757:5757))
        (PORT d[6] (6506:6506:6506) (6325:6325:6325))
        (PORT d[7] (3633:3633:3633) (3673:3673:3673))
        (PORT d[8] (8081:8081:8081) (7925:7925:7925))
        (PORT d[9] (9015:9015:9015) (8451:8451:8451))
        (PORT d[10] (5256:5256:5256) (5015:5015:5015))
        (PORT d[11] (4096:4096:4096) (4068:4068:4068))
        (PORT d[12] (5535:5535:5535) (5466:5466:5466))
        (PORT clk (2236:2236:2236) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (2855:2855:2855))
        (PORT clk (2236:2236:2236) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2748:2748:2748))
        (PORT d[1] (4132:4132:4132) (4016:4016:4016))
        (PORT d[2] (5421:5421:5421) (5127:5127:5127))
        (PORT d[3] (2982:2982:2982) (3051:3051:3051))
        (PORT d[4] (4240:4240:4240) (4154:4154:4154))
        (PORT d[5] (5957:5957:5957) (5636:5636:5636))
        (PORT d[6] (4735:4735:4735) (4552:4552:4552))
        (PORT d[7] (3420:3420:3420) (3416:3416:3416))
        (PORT d[8] (2573:2573:2573) (2603:2603:2603))
        (PORT d[9] (4483:4483:4483) (4310:4310:4310))
        (PORT d[10] (3732:3732:3732) (3799:3799:3799))
        (PORT d[11] (5042:5042:5042) (4977:4977:4977))
        (PORT d[12] (3326:3326:3326) (3284:3284:3284))
        (PORT clk (2238:2238:2238) (2271:2271:2271))
        (PORT stall (2531:2531:2531) (2549:2549:2549))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2480:2480:2480) (2463:2463:2463))
        (PORT datab (1445:1445:1445) (1453:1453:1453))
        (PORT datac (2342:2342:2342) (2325:2325:2325))
        (PORT datad (1458:1458:1458) (1461:1461:1461))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (213:213:213) (232:232:232))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (1011:1011:1011))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (881:881:881) (813:813:813))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4807:4807:4807) (4580:4580:4580))
        (PORT ena (1398:1398:1398) (1360:1360:1360))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (794:794:794))
        (PORT datab (1197:1197:1197) (1120:1120:1120))
        (PORT datad (1064:1064:1064) (1080:1080:1080))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[43\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4165:4165:4165) (4453:4453:4453))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[43\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[37\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1280:1280:1280) (1268:1268:1268))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[37\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[38\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT asdata (1799:1799:1799) (1702:1702:1702))
        (PORT clrn (4618:4618:4618) (4358:4358:4358))
        (PORT ena (1641:1641:1641) (1568:1568:1568))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (265:265:265) (335:335:335))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[35\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT asdata (1407:1407:1407) (1388:1388:1388))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[36\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (930:930:930) (862:862:862))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[36\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4618:4618:4618) (4358:4358:4358))
        (PORT ena (1641:1641:1641) (1568:1568:1568))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[34\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT asdata (1249:1249:1249) (1180:1180:1180))
        (PORT clrn (4618:4618:4618) (4358:4358:4358))
        (PORT ena (1641:1641:1641) (1568:1568:1568))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[33\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1958:1958:1958) (1971:1971:1971))
        (PORT asdata (1432:1432:1432) (1436:1436:1436))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (425:425:425) (456:456:456))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[20\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1159:1159:1159) (1065:1065:1065))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4331:4331:4331))
        (PORT ena (1589:1589:1589) (1515:1515:1515))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[19\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (977:977:977) (962:962:962))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT asdata (1025:1025:1025) (998:998:998))
        (PORT clrn (4580:4580:4580) (4331:4331:4331))
        (PORT ena (1589:1589:1589) (1515:1515:1515))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5561:5561:5561) (5337:5337:5337))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1892:1892:1892))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (2053:2053:2053) (2075:2075:2075))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[29\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1296:1296:1296) (1265:1265:1265))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[32\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1190:1190:1190) (1111:1111:1111))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[32\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4331:4331:4331))
        (PORT ena (1589:1589:1589) (1515:1515:1515))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT asdata (1606:1606:1606) (1527:1527:1527))
        (PORT clrn (4580:4580:4580) (4331:4331:4331))
        (PORT ena (1589:1589:1589) (1515:1515:1515))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT asdata (1365:1365:1365) (1349:1349:1349))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (233:233:233) (294:294:294))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[28\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (657:657:657) (632:632:632))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4331:4331:4331))
        (PORT ena (1589:1589:1589) (1515:1515:1515))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT asdata (1982:1982:1982) (1924:1924:1924))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT asdata (1071:1071:1071) (1046:1046:1046))
        (PORT clrn (4580:4580:4580) (4331:4331:4331))
        (PORT ena (1589:1589:1589) (1515:1515:1515))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[27\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1863:1863:1863) (1786:1786:1786))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[21\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1275:1275:1275) (1231:1231:1231))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[24\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (689:689:689) (664:664:664))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4580:4580:4580) (4331:4331:4331))
        (PORT ena (1589:1589:1589) (1515:1515:1515))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT asdata (1036:1036:1036) (1005:1005:1005))
        (PORT clrn (4580:4580:4580) (4331:4331:4331))
        (PORT ena (1589:1589:1589) (1515:1515:1515))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[23\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1605:1605:1605) (1550:1550:1550))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1957:1957:1957) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (341:341:341))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (367:367:367) (392:392:392))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (189:189:189) (218:218:218))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[12\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1595:1595:1595) (1491:1491:1491))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4855:4855:4855) (4627:4627:4627))
        (PORT ena (1697:1697:1697) (1634:1634:1634))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1974:1974:1974))
        (PORT asdata (2339:2339:2339) (2286:2286:2286))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1974:1974:1974))
        (PORT asdata (1920:1920:1920) (1846:1846:1846))
        (PORT clrn (4855:4855:4855) (4627:4627:4627))
        (PORT ena (1697:1697:1697) (1634:1634:1634))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (990:990:990) (971:971:971))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (460:460:460))
        (PORT datab (263:263:263) (332:332:332))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4807:4807:4807) (4580:4580:4580))
        (PORT ena (1398:1398:1398) (1360:1360:1360))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1272:1272:1272) (1233:1233:1233))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT asdata (1358:1358:1358) (1319:1319:1319))
        (PORT clrn (4807:4807:4807) (4580:4580:4580))
        (PORT ena (1398:1398:1398) (1360:1360:1360))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1009:1009:1009) (1006:1006:1006))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1959:1959:1959) (1973:1973:1973))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1974:1974:1974))
        (PORT asdata (1436:1436:1436) (1435:1435:1435))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1355:1355:1355) (1308:1308:1308))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4855:4855:4855) (4627:4627:4627))
        (PORT ena (1697:1697:1697) (1634:1634:1634))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1974:1974:1974))
        (PORT asdata (2006:2006:2006) (1965:1965:1965))
        (PORT clrn (4855:4855:4855) (4627:4627:4627))
        (PORT ena (1697:1697:1697) (1634:1634:1634))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1974:1974:1974))
        (PORT asdata (1379:1379:1379) (1364:1364:1364))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (337:337:337))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1280:1280:1280) (1216:1216:1216))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4855:4855:4855) (4627:4627:4627))
        (PORT ena (1697:1697:1697) (1634:1634:1634))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1326:1326:1326) (1305:1305:1305))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1974:1974:1974))
        (PORT asdata (1527:1527:1527) (1425:1425:1425))
        (PORT clrn (4855:4855:4855) (4627:4627:4627))
        (PORT ena (1697:1697:1697) (1634:1634:1634))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (956:956:956) (936:936:936))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1960:1960:1960) (1974:1974:1974))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (265:265:265) (334:334:334))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (369:369:369) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (432:432:432) (404:404:404))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (672:672:672) (642:642:642))
        (PORT datab (676:676:676) (652:652:652))
        (PORT datac (381:381:381) (360:360:360))
        (PORT datad (990:990:990) (943:943:943))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (515:515:515) (531:531:531))
        (PORT datab (294:294:294) (368:368:368))
        (PORT datac (431:431:431) (463:463:463))
        (PORT datad (261:261:261) (326:326:326))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (724:724:724))
        (PORT datab (291:291:291) (364:364:364))
        (PORT datac (462:462:462) (484:484:484))
        (PORT datad (454:454:454) (477:477:477))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (702:702:702) (696:696:696))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (699:699:699))
        (PORT datab (740:740:740) (701:701:701))
        (PORT datac (677:677:677) (640:640:640))
        (PORT datad (694:694:694) (672:672:672))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1118:1118:1118) (1122:1122:1122))
        (PORT clrn (4581:4581:4581) (4332:4332:4332))
        (PORT sload (836:836:836) (907:907:907))
        (PORT ena (1303:1303:1303) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector44\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (348:348:348))
        (PORT datab (963:963:963) (916:916:916))
        (PORT datad (647:647:647) (636:636:636))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4384:4384:4384) (4562:4562:4562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~8)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT asdata (5480:5480:5480) (5747:5747:5747))
        (PORT ena (1342:1342:1342) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4942:4942:4942) (5249:5249:5249))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1416:1416:1416))
        (PORT d[1] (3724:3724:3724) (3835:3835:3835))
        (PORT d[2] (4007:4007:4007) (4112:4112:4112))
        (PORT d[3] (2015:2015:2015) (1966:1966:1966))
        (PORT d[4] (1517:1517:1517) (1513:1513:1513))
        (PORT d[5] (2643:2643:2643) (2556:2556:2556))
        (PORT d[6] (1994:1994:1994) (1963:1963:1963))
        (PORT d[7] (2589:2589:2589) (2492:2492:2492))
        (PORT d[8] (3766:3766:3766) (3598:3598:3598))
        (PORT d[9] (2924:2924:2924) (2824:2824:2824))
        (PORT d[10] (3916:3916:3916) (3920:3920:3920))
        (PORT d[11] (4381:4381:4381) (4444:4444:4444))
        (PORT d[12] (3586:3586:3586) (3464:3464:3464))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2235:2235:2235) (2129:2129:2129))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3643:3643:3643) (3540:3540:3540))
        (PORT d[1] (4361:4361:4361) (4178:4178:4178))
        (PORT d[2] (3196:3196:3196) (3061:3061:3061))
        (PORT d[3] (2017:2017:2017) (1937:1937:1937))
        (PORT d[4] (4661:4661:4661) (4577:4577:4577))
        (PORT d[5] (2498:2498:2498) (2363:2363:2363))
        (PORT d[6] (1660:1660:1660) (1588:1588:1588))
        (PORT d[7] (1463:1463:1463) (1425:1425:1425))
        (PORT d[8] (2007:2007:2007) (1934:1934:1934))
        (PORT d[9] (3287:3287:3287) (3228:3228:3228))
        (PORT d[10] (2907:2907:2907) (2935:2935:2935))
        (PORT d[11] (1986:1986:1986) (1904:1904:1904))
        (PORT d[12] (1682:1682:1682) (1622:1622:1622))
        (PORT clk (2275:2275:2275) (2301:2301:2301))
        (PORT stall (1635:1635:1635) (1719:1719:1719))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (5157:5157:5157))
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2618:2618:2618))
        (PORT d[1] (4117:4117:4117) (4247:4247:4247))
        (PORT d[2] (4467:4467:4467) (4600:4600:4600))
        (PORT d[3] (3878:3878:3878) (3909:3909:3909))
        (PORT d[4] (3867:3867:3867) (3863:3863:3863))
        (PORT d[5] (4213:4213:4213) (4069:4069:4069))
        (PORT d[6] (2710:2710:2710) (2681:2681:2681))
        (PORT d[7] (5032:5032:5032) (5144:5144:5144))
        (PORT d[8] (3742:3742:3742) (3565:3565:3565))
        (PORT d[9] (4877:4877:4877) (4756:4756:4756))
        (PORT d[10] (2538:2538:2538) (2571:2571:2571))
        (PORT d[11] (3716:3716:3716) (3786:3786:3786))
        (PORT d[12] (3270:3270:3270) (3164:3164:3164))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2598:2598:2598))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4787:4787:4787) (4734:4734:4734))
        (PORT d[1] (4122:4122:4122) (3985:3985:3985))
        (PORT d[2] (2227:2227:2227) (2144:2144:2144))
        (PORT d[3] (4626:4626:4626) (4657:4657:4657))
        (PORT d[4] (4051:4051:4051) (4032:4032:4032))
        (PORT d[5] (4021:4021:4021) (3809:3809:3809))
        (PORT d[6] (2618:2618:2618) (2674:2674:2674))
        (PORT d[7] (3806:3806:3806) (3830:3830:3830))
        (PORT d[8] (3133:3133:3133) (2975:2975:2975))
        (PORT d[9] (3638:3638:3638) (3609:3609:3609))
        (PORT d[10] (2920:2920:2920) (2945:2945:2945))
        (PORT d[11] (2652:2652:2652) (2549:2549:2549))
        (PORT d[12] (4898:4898:4898) (4925:4925:4925))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT stall (2636:2636:2636) (2720:2720:2720))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~208)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1813:1813:1813) (1790:1790:1790))
        (PORT datab (832:832:832) (852:852:852))
        (PORT datac (1308:1308:1308) (1234:1234:1234))
        (PORT datad (1976:1976:1976) (1911:1911:1911))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5635:5635:5635) (5941:5941:5941))
        (PORT clk (2210:2210:2210) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (4851:4851:4851))
        (PORT d[1] (3808:3808:3808) (3917:3917:3917))
        (PORT d[2] (5467:5467:5467) (5449:5449:5449))
        (PORT d[3] (4836:4836:4836) (4875:4875:4875))
        (PORT d[4] (4553:4553:4553) (4572:4572:4572))
        (PORT d[5] (2656:2656:2656) (2586:2586:2586))
        (PORT d[6] (3708:3708:3708) (3563:3563:3563))
        (PORT d[7] (2387:2387:2387) (2368:2368:2368))
        (PORT d[8] (7203:7203:7203) (6918:6918:6918))
        (PORT d[9] (8540:8540:8540) (8081:8081:8081))
        (PORT d[10] (2749:2749:2749) (2690:2690:2690))
        (PORT d[11] (2497:2497:2497) (2519:2519:2519))
        (PORT d[12] (3126:3126:3126) (3077:3077:3077))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2465:2465:2465))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3665:3665:3665) (3694:3694:3694))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2396:2396:2396) (2362:2362:2362))
        (PORT d[1] (5143:5143:5143) (4989:4989:4989))
        (PORT d[2] (3731:3731:3731) (3533:3533:3533))
        (PORT d[3] (3269:3269:3269) (3304:3304:3304))
        (PORT d[4] (2723:2723:2723) (2636:2636:2636))
        (PORT d[5] (4165:4165:4165) (4184:4184:4184))
        (PORT d[6] (3757:3757:3757) (3855:3855:3855))
        (PORT d[7] (2401:2401:2401) (2392:2392:2392))
        (PORT d[8] (2362:2362:2362) (2318:2318:2318))
        (PORT d[9] (3688:3688:3688) (3473:3473:3473))
        (PORT d[10] (2898:2898:2898) (2952:2952:2952))
        (PORT d[11] (3088:3088:3088) (2917:2917:2917))
        (PORT d[12] (4048:4048:4048) (4010:4010:4010))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
        (PORT stall (2967:2967:2967) (2947:2947:2947))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5357:5357:5357) (5687:5687:5687))
        (PORT clk (2193:2193:2193) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7242:7242:7242) (6879:6879:6879))
        (PORT d[1] (5491:5491:5491) (5508:5508:5508))
        (PORT d[2] (3909:3909:3909) (3937:3937:3937))
        (PORT d[3] (3775:3775:3775) (3788:3788:3788))
        (PORT d[4] (4389:4389:4389) (4387:4387:4387))
        (PORT d[5] (6628:6628:6628) (6425:6425:6425))
        (PORT d[6] (5634:5634:5634) (5465:5465:5465))
        (PORT d[7] (4773:4773:4773) (4851:4851:4851))
        (PORT d[8] (6701:6701:6701) (6354:6354:6354))
        (PORT d[9] (4308:4308:4308) (4075:4075:4075))
        (PORT d[10] (5675:5675:5675) (5563:5563:5563))
        (PORT d[11] (3544:3544:3544) (3574:3574:3574))
        (PORT d[12] (6263:6263:6263) (6195:6195:6195))
        (PORT clk (2190:2190:2190) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2651:2651:2651) (2578:2578:2578))
        (PORT clk (2190:2190:2190) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3648:3648:3648) (3676:3676:3676))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2893:2893:2893))
        (PORT d[1] (5474:5474:5474) (5339:5339:5339))
        (PORT d[2] (5966:5966:5966) (5724:5724:5724))
        (PORT d[3] (5772:5772:5772) (5847:5847:5847))
        (PORT d[4] (5981:5981:5981) (5713:5713:5713))
        (PORT d[5] (4703:4703:4703) (4655:4655:4655))
        (PORT d[6] (2943:2943:2943) (3001:3001:3001))
        (PORT d[7] (2188:2188:2188) (2197:2197:2197))
        (PORT d[8] (2167:2167:2167) (2170:2170:2170))
        (PORT d[9] (3275:3275:3275) (3219:3219:3219))
        (PORT d[10] (2826:2826:2826) (2840:2840:2840))
        (PORT d[11] (5976:5976:5976) (5621:5621:5621))
        (PORT d[12] (4067:4067:4067) (4044:4044:4044))
        (PORT clk (2192:2192:2192) (2219:2219:2219))
        (PORT stall (3364:3364:3364) (3330:3330:3330))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1804:1804:1804) (1778:1778:1778))
        (PORT datab (2228:2228:2228) (2122:2122:2122))
        (PORT datac (793:793:793) (824:824:824))
        (PORT datad (3045:3045:3045) (2864:2864:2864))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3626:3626:3626))
        (PORT clk (2273:2273:2273) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4704:4704:4704) (4623:4623:4623))
        (PORT d[1] (4552:4552:4552) (4710:4710:4710))
        (PORT d[2] (4666:4666:4666) (4770:4770:4770))
        (PORT d[3] (3964:3964:3964) (4035:4035:4035))
        (PORT d[4] (3188:3188:3188) (3201:3201:3201))
        (PORT d[5] (7942:7942:7942) (7814:7814:7814))
        (PORT d[6] (9436:9436:9436) (9484:9484:9484))
        (PORT d[7] (4782:4782:4782) (4932:4932:4932))
        (PORT d[8] (6477:6477:6477) (6204:6204:6204))
        (PORT d[9] (5120:5120:5120) (4988:4988:4988))
        (PORT d[10] (2629:2629:2629) (2706:2706:2706))
        (PORT d[11] (4130:4130:4130) (4272:4272:4272))
        (PORT d[12] (4415:4415:4415) (4364:4364:4364))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (2987:2987:2987))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (3991:3991:3991))
        (PORT d[1] (5132:5132:5132) (5014:5014:5014))
        (PORT d[2] (3046:3046:3046) (3017:3017:3017))
        (PORT d[3] (4087:4087:4087) (4207:4207:4207))
        (PORT d[4] (5108:5108:5108) (5111:5111:5111))
        (PORT d[5] (5821:5821:5821) (5715:5715:5715))
        (PORT d[6] (3585:3585:3585) (3578:3578:3578))
        (PORT d[7] (3909:3909:3909) (3960:3960:3960))
        (PORT d[8] (4723:4723:4723) (4548:4548:4548))
        (PORT d[9] (4359:4359:4359) (4347:4347:4347))
        (PORT d[10] (2542:2542:2542) (2596:2596:2596))
        (PORT d[11] (5885:5885:5885) (5658:5658:5658))
        (PORT d[12] (4517:4517:4517) (4537:4537:4537))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (PORT stall (3220:3220:3220) (3226:3226:3226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6606:6606:6606) (7014:7014:7014))
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9625:9625:9625) (9073:9073:9073))
        (PORT d[1] (6533:6533:6533) (6625:6625:6625))
        (PORT d[2] (3442:3442:3442) (3434:3434:3434))
        (PORT d[3] (5790:5790:5790) (5781:5781:5781))
        (PORT d[4] (4267:4267:4267) (4306:4306:4306))
        (PORT d[5] (7972:7972:7972) (7771:7771:7771))
        (PORT d[6] (8044:8044:8044) (7859:7859:7859))
        (PORT d[7] (3975:3975:3975) (4002:4002:4002))
        (PORT d[8] (8863:8863:8863) (8716:8716:8716))
        (PORT d[9] (12521:12521:12521) (11698:11698:11698))
        (PORT d[10] (6168:6168:6168) (6197:6197:6197))
        (PORT d[11] (5924:5924:5924) (5895:5895:5895))
        (PORT d[12] (7808:7808:7808) (7690:7690:7690))
        (PORT clk (2257:2257:2257) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2666:2666:2666) (2599:2599:2599))
        (PORT clk (2257:2257:2257) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4908:4908:4908) (4880:4880:4880))
        (PORT d[1] (6485:6485:6485) (6311:6311:6311))
        (PORT d[2] (9308:9308:9308) (8740:8740:8740))
        (PORT d[3] (3237:3237:3237) (3243:3243:3243))
        (PORT d[4] (3867:3867:3867) (3773:3773:3773))
        (PORT d[5] (4121:4121:4121) (4033:4033:4033))
        (PORT d[6] (5701:5701:5701) (5765:5765:5765))
        (PORT d[7] (3608:3608:3608) (3652:3652:3652))
        (PORT d[8] (2984:2984:2984) (3056:3056:3056))
        (PORT d[9] (3453:3453:3453) (3434:3434:3434))
        (PORT d[10] (4072:4072:4072) (4172:4172:4172))
        (PORT d[11] (3024:3024:3024) (2954:2954:2954))
        (PORT d[12] (3146:3146:3146) (3147:3147:3147))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT stall (2791:2791:2791) (2830:2830:2830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1806:1806:1806) (1780:1780:1780))
        (PORT datab (834:834:834) (854:854:854))
        (PORT datac (2664:2664:2664) (2645:2645:2645))
        (PORT datad (2397:2397:2397) (2384:2384:2384))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4254:4254:4254) (4559:4559:4559))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5666:5666:5666) (5529:5529:5529))
        (PORT d[1] (5170:5170:5170) (5296:5296:5296))
        (PORT d[2] (4966:4966:4966) (5039:5039:5039))
        (PORT d[3] (4182:4182:4182) (4244:4244:4244))
        (PORT d[4] (4857:4857:4857) (4823:4823:4823))
        (PORT d[5] (6445:6445:6445) (6142:6142:6142))
        (PORT d[6] (6679:6679:6679) (6529:6529:6529))
        (PORT d[7] (5139:5139:5139) (5244:5244:5244))
        (PORT d[8] (5954:5954:5954) (5698:5698:5698))
        (PORT d[9] (3450:3450:3450) (3318:3318:3318))
        (PORT d[10] (3336:3336:3336) (3389:3389:3389))
        (PORT d[11] (4969:4969:4969) (5035:5035:5035))
        (PORT d[12] (5013:5013:5013) (4916:4916:4916))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3027:3027:3027) (2995:2995:2995))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3661:3661:3661) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5038:5038:5038) (4918:4918:4918))
        (PORT d[1] (5784:5784:5784) (5623:5623:5623))
        (PORT d[2] (4014:4014:4014) (3926:3926:3926))
        (PORT d[3] (3767:3767:3767) (3883:3883:3883))
        (PORT d[4] (5372:5372:5372) (5334:5334:5334))
        (PORT d[5] (5067:5067:5067) (4925:4925:4925))
        (PORT d[6] (3733:3733:3733) (3681:3681:3681))
        (PORT d[7] (4647:4647:4647) (4687:4687:4687))
        (PORT d[8] (4023:4023:4023) (4085:4085:4085))
        (PORT d[9] (4578:4578:4578) (4498:4498:4498))
        (PORT d[10] (2726:2726:2726) (2687:2687:2687))
        (PORT d[11] (5216:5216:5216) (4963:4963:4963))
        (PORT d[12] (2690:2690:2690) (2664:2664:2664))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT stall (2527:2527:2527) (2553:2553:2553))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4532:4532:4532) (4826:4826:4826))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5652:5652:5652) (5512:5512:5512))
        (PORT d[1] (4893:4893:4893) (5040:5040:5040))
        (PORT d[2] (3991:3991:3991) (4084:4084:4084))
        (PORT d[3] (3903:3903:3903) (3986:3986:3986))
        (PORT d[4] (4532:4532:4532) (4511:4511:4511))
        (PORT d[5] (6111:6111:6111) (5814:5814:5814))
        (PORT d[6] (6377:6377:6377) (6247:6247:6247))
        (PORT d[7] (4525:4525:4525) (4675:4675:4675))
        (PORT d[8] (5914:5914:5914) (5660:5660:5660))
        (PORT d[9] (3760:3760:3760) (3607:3607:3607))
        (PORT d[10] (3630:3630:3630) (3673:3673:3673))
        (PORT d[11] (4730:4730:4730) (4806:4806:4806))
        (PORT d[12] (4702:4702:4702) (4620:4620:4620))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2258:2258:2258))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3661:3661:3661) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5255:5255:5255) (5114:5114:5114))
        (PORT d[1] (5777:5777:5777) (5617:5617:5617))
        (PORT d[2] (4001:4001:4001) (3926:3926:3926))
        (PORT d[3] (4022:4022:4022) (4149:4149:4149))
        (PORT d[4] (5068:5068:5068) (5047:5047:5047))
        (PORT d[5] (5949:5949:5949) (5615:5615:5615))
        (PORT d[6] (3370:3370:3370) (3319:3319:3319))
        (PORT d[7] (4626:4626:4626) (4666:4666:4666))
        (PORT d[8] (4181:4181:4181) (4053:4053:4053))
        (PORT d[9] (4631:4631:4631) (4550:4550:4550))
        (PORT d[10] (2719:2719:2719) (2679:2679:2679))
        (PORT d[11] (4709:4709:4709) (4548:4548:4548))
        (PORT d[12] (3585:3585:3585) (3620:3620:3620))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT stall (2513:2513:2513) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1169:1169:1169) (1193:1193:1193))
        (PORT datab (1742:1742:1742) (1734:1734:1734))
        (PORT datac (2094:2094:2094) (2066:2066:2066))
        (PORT datad (1149:1149:1149) (1173:1173:1173))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4941:4941:4941) (5246:5246:5246))
        (PORT clk (2278:2278:2278) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3505:3505:3505) (3397:3397:3397))
        (PORT d[1] (1650:1650:1650) (1605:1605:1605))
        (PORT d[2] (1029:1029:1029) (1024:1024:1024))
        (PORT d[3] (2656:2656:2656) (2627:2627:2627))
        (PORT d[4] (1221:1221:1221) (1219:1219:1219))
        (PORT d[5] (2629:2629:2629) (2556:2556:2556))
        (PORT d[6] (1692:1692:1692) (1664:1664:1664))
        (PORT d[7] (2028:2028:2028) (1988:1988:1988))
        (PORT d[8] (2065:2065:2065) (2025:2025:2025))
        (PORT d[9] (2262:2262:2262) (2197:2197:2197))
        (PORT d[10] (1184:1184:1184) (1191:1191:1191))
        (PORT d[11] (1465:1465:1465) (1430:1430:1430))
        (PORT d[12] (1445:1445:1445) (1426:1426:1426))
        (PORT clk (2275:2275:2275) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1374:1374:1374) (1293:1293:1293))
        (PORT clk (2275:2275:2275) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (785:785:785) (773:773:773))
        (PORT d[1] (1124:1124:1124) (1093:1093:1093))
        (PORT d[2] (3117:3117:3117) (2943:2943:2943))
        (PORT d[3] (2863:2863:2863) (2870:2870:2870))
        (PORT d[4] (1425:1425:1425) (1379:1379:1379))
        (PORT d[5] (3981:3981:3981) (3938:3938:3938))
        (PORT d[6] (1175:1175:1175) (1164:1164:1164))
        (PORT d[7] (1092:1092:1092) (1061:1061:1061))
        (PORT d[8] (1390:1390:1390) (1352:1352:1352))
        (PORT d[9] (1326:1326:1326) (1264:1264:1264))
        (PORT d[10] (3124:3124:3124) (3110:3110:3110))
        (PORT d[11] (3115:3115:3115) (2954:2954:2954))
        (PORT d[12] (1656:1656:1656) (1587:1587:1587))
        (PORT clk (2277:2277:2277) (2308:2308:2308))
        (PORT stall (1871:1871:1871) (1995:1995:1995))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5600:5600:5600) (5921:5921:5921))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4348:4348:4348) (4187:4187:4187))
        (PORT d[1] (3811:3811:3811) (3932:3932:3932))
        (PORT d[2] (3580:3580:3580) (3650:3650:3650))
        (PORT d[3] (4081:4081:4081) (4127:4127:4127))
        (PORT d[4] (3213:3213:3213) (3272:3272:3272))
        (PORT d[5] (4121:4121:4121) (3979:3979:3979))
        (PORT d[6] (4075:4075:4075) (3925:3925:3925))
        (PORT d[7] (3635:3635:3635) (3674:3674:3674))
        (PORT d[8] (5492:5492:5492) (5247:5247:5247))
        (PORT d[9] (6591:6591:6591) (6206:6206:6206))
        (PORT d[10] (4223:4223:4223) (4090:4090:4090))
        (PORT d[11] (2507:2507:2507) (2524:2524:2524))
        (PORT d[12] (4532:4532:4532) (4460:4460:4460))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2211:2211:2211))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2308:2308:2308) (2260:2260:2260))
        (PORT d[1] (4935:4935:4935) (4763:4763:4763))
        (PORT d[2] (4312:4312:4312) (4078:4078:4078))
        (PORT d[3] (2943:2943:2943) (2983:2983:2983))
        (PORT d[4] (3999:3999:3999) (3866:3866:3866))
        (PORT d[5] (4741:4741:4741) (4744:4744:4744))
        (PORT d[6] (3056:3056:3056) (3134:3134:3134))
        (PORT d[7] (2569:2569:2569) (2516:2516:2516))
        (PORT d[8] (2405:2405:2405) (2391:2391:2391))
        (PORT d[9] (4595:4595:4595) (4350:4350:4350))
        (PORT d[10] (2899:2899:2899) (2946:2946:2946))
        (PORT d[11] (4829:4829:4829) (4549:4549:4549))
        (PORT d[12] (3361:3361:3361) (3364:3364:3364))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT stall (3544:3544:3544) (3550:3550:3550))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1223:1223:1223))
        (PORT datab (730:730:730) (679:679:679))
        (PORT datac (1129:1129:1129) (1151:1151:1151))
        (PORT datad (1731:1731:1731) (1719:1719:1719))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1465:1465:1465))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1047:1047:1047) (1040:1040:1040))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4934:4934:4934) (5240:5240:5240))
        (PORT clk (2291:2291:2291) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3451:3451:3451))
        (PORT d[1] (1045:1045:1045) (1038:1038:1038))
        (PORT d[2] (1652:1652:1652) (1615:1615:1615))
        (PORT d[3] (757:757:757) (752:752:752))
        (PORT d[4] (873:873:873) (877:877:877))
        (PORT d[5] (2355:2355:2355) (2306:2306:2306))
        (PORT d[6] (1695:1695:1695) (1670:1670:1670))
        (PORT d[7] (805:805:805) (821:821:821))
        (PORT d[8] (810:810:810) (824:824:824))
        (PORT d[9] (1984:1984:1984) (1934:1934:1934))
        (PORT d[10] (1126:1126:1126) (1127:1127:1127))
        (PORT d[11] (1084:1084:1084) (1080:1080:1080))
        (PORT d[12] (816:816:816) (831:831:831))
        (PORT clk (2288:2288:2288) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1429:1429:1429) (1289:1289:1289))
        (PORT clk (2288:2288:2288) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3776:3776:3776))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (787:787:787) (770:770:770))
        (PORT d[1] (1058:1058:1058) (1025:1025:1025))
        (PORT d[2] (1822:1822:1822) (1687:1687:1687))
        (PORT d[3] (1307:1307:1307) (1249:1249:1249))
        (PORT d[4] (1084:1084:1084) (1050:1050:1050))
        (PORT d[5] (3156:3156:3156) (2995:2995:2995))
        (PORT d[6] (1142:1142:1142) (1125:1125:1125))
        (PORT d[7] (1064:1064:1064) (1030:1030:1030))
        (PORT d[8] (1055:1055:1055) (1023:1023:1023))
        (PORT d[9] (2740:2740:2740) (2571:2571:2571))
        (PORT d[10] (2879:2879:2879) (2915:2915:2915))
        (PORT d[11] (1407:1407:1407) (1354:1354:1354))
        (PORT d[12] (2101:2101:2101) (2030:2030:2030))
        (PORT clk (2290:2290:2290) (2319:2319:2319))
        (PORT stall (1317:1317:1317) (1390:1390:1390))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4554:4554:4554) (4839:4839:4839))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2855:2855:2855))
        (PORT d[1] (4434:4434:4434) (4553:4553:4553))
        (PORT d[2] (5392:5392:5392) (5494:5494:5494))
        (PORT d[3] (4225:4225:4225) (4257:4257:4257))
        (PORT d[4] (3891:3891:3891) (3896:3896:3896))
        (PORT d[5] (4582:4582:4582) (4424:4424:4424))
        (PORT d[6] (2646:2646:2646) (2592:2592:2592))
        (PORT d[7] (5981:5981:5981) (6061:6061:6061))
        (PORT d[8] (3427:3427:3427) (3268:3268:3268))
        (PORT d[9] (2561:2561:2561) (2467:2467:2467))
        (PORT d[10] (3297:3297:3297) (3315:3315:3315))
        (PORT d[11] (3691:3691:3691) (3768:3768:3768))
        (PORT d[12] (5012:5012:5012) (4936:4936:4936))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2358:2358:2358))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5430:5430:5430) (5348:5348:5348))
        (PORT d[1] (4686:4686:4686) (4524:4524:4524))
        (PORT d[2] (2193:2193:2193) (2103:2103:2103))
        (PORT d[3] (4182:4182:4182) (4317:4317:4317))
        (PORT d[4] (3984:3984:3984) (3920:3920:3920))
        (PORT d[5] (3083:3083:3083) (2909:2909:2909))
        (PORT d[6] (2453:2453:2453) (2466:2466:2466))
        (PORT d[7] (4418:4418:4418) (4420:4420:4420))
        (PORT d[8] (3493:3493:3493) (3332:3332:3332))
        (PORT d[9] (3238:3238:3238) (3179:3179:3179))
        (PORT d[10] (2806:2806:2806) (2647:2647:2647))
        (PORT d[11] (2647:2647:2647) (2549:2549:2549))
        (PORT d[12] (3575:3575:3575) (3605:3605:3605))
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (PORT stall (2308:2308:2308) (2379:2379:2379))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1807:1807:1807) (1781:1781:1781))
        (PORT datab (834:834:834) (854:854:854))
        (PORT datac (653:653:653) (611:611:611))
        (PORT datad (2008:2008:2008) (1943:1943:1943))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1634:1634:1634) (1581:1581:1581))
        (PORT datac (742:742:742) (714:714:714))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (404:404:404))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1316:1316:1316) (1312:1312:1312))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5073:5073:5073) (5427:5427:5427))
        (PORT clk (2282:2282:2282) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7690:7690:7690) (7350:7350:7350))
        (PORT d[1] (3222:3222:3222) (3255:3255:3255))
        (PORT d[2] (2112:2112:2112) (2116:2116:2116))
        (PORT d[3] (2877:2877:2877) (2802:2802:2802))
        (PORT d[4] (3897:3897:3897) (3907:3907:3907))
        (PORT d[5] (3837:3837:3837) (3696:3696:3696))
        (PORT d[6] (1367:1367:1367) (1339:1339:1339))
        (PORT d[7] (3291:3291:3291) (3321:3321:3321))
        (PORT d[8] (1677:1677:1677) (1633:1633:1633))
        (PORT d[9] (2941:2941:2941) (2865:2865:2865))
        (PORT d[10] (1969:1969:1969) (1914:1914:1914))
        (PORT d[11] (3134:3134:3134) (3105:3105:3105))
        (PORT d[12] (1304:1304:1304) (1283:1283:1283))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1462:1462:1462) (1332:1332:1332))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3768:3768:3768))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1611:1611:1611) (1574:1574:1574))
        (PORT d[1] (1877:1877:1877) (1750:1750:1750))
        (PORT d[2] (2476:2476:2476) (2321:2321:2321))
        (PORT d[3] (1409:1409:1409) (1384:1384:1384))
        (PORT d[4] (1843:1843:1843) (1723:1723:1723))
        (PORT d[5] (1521:1521:1521) (1419:1419:1419))
        (PORT d[6] (2649:2649:2649) (2712:2712:2712))
        (PORT d[7] (1515:1515:1515) (1429:1429:1429))
        (PORT d[8] (3511:3511:3511) (3502:3502:3502))
        (PORT d[9] (2668:2668:2668) (2593:2593:2593))
        (PORT d[10] (3443:3443:3443) (3530:3530:3530))
        (PORT d[11] (1572:1572:1572) (1477:1477:1477))
        (PORT d[12] (2265:2265:2265) (2191:2191:2191))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (PORT stall (1999:1999:1999) (2068:2068:2068))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4929:4929:4929) (5237:5237:5237))
        (PORT clk (2289:2289:2289) (2318:2318:2318))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (784:784:784) (794:794:794))
        (PORT d[1] (1359:1359:1359) (1330:1330:1330))
        (PORT d[2] (1076:1076:1076) (1075:1075:1075))
        (PORT d[3] (1292:1292:1292) (1256:1256:1256))
        (PORT d[4] (1209:1209:1209) (1212:1212:1212))
        (PORT d[5] (3247:3247:3247) (3133:3133:3133))
        (PORT d[6] (2318:2318:2318) (2255:2255:2255))
        (PORT d[7] (1186:1186:1186) (1186:1186:1186))
        (PORT d[8] (2821:2821:2821) (2690:2690:2690))
        (PORT d[9] (1371:1371:1371) (1355:1355:1355))
        (PORT d[10] (4266:4266:4266) (4253:4253:4253))
        (PORT d[11] (1423:1423:1423) (1391:1391:1391))
        (PORT d[12] (1420:1420:1420) (1386:1386:1386))
        (PORT clk (2286:2286:2286) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1833:1833:1833) (1704:1704:1704))
        (PORT clk (2286:2286:2286) (2314:2314:2314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3744:3744:3744) (3773:3773:3773))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (808:808:808) (792:792:792))
        (PORT d[1] (1087:1087:1087) (1047:1047:1047))
        (PORT d[2] (1802:1802:1802) (1667:1667:1667))
        (PORT d[3] (1326:1326:1326) (1265:1265:1265))
        (PORT d[4] (1319:1319:1319) (1269:1269:1269))
        (PORT d[5] (2819:2819:2819) (2672:2672:2672))
        (PORT d[6] (1100:1100:1100) (1076:1076:1076))
        (PORT d[7] (1125:1125:1125) (1096:1096:1096))
        (PORT d[8] (1327:1327:1327) (1279:1279:1279))
        (PORT d[9] (1344:1344:1344) (1266:1266:1266))
        (PORT d[10] (2574:2574:2574) (2626:2626:2626))
        (PORT d[11] (1658:1658:1658) (1598:1598:1598))
        (PORT d[12] (1744:1744:1744) (1686:1686:1686))
        (PORT clk (2288:2288:2288) (2316:2316:2316))
        (PORT stall (1626:1626:1626) (1710:1710:1710))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2288:2288:2288) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2317:2317:2317))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (1791:1791:1791))
        (PORT datab (1649:1649:1649) (1495:1495:1495))
        (PORT datac (791:791:791) (822:822:822))
        (PORT datad (949:949:949) (892:892:892))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6356:6356:6356) (6676:6676:6676))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (3337:3337:3337))
        (PORT d[1] (4398:4398:4398) (4455:4455:4455))
        (PORT d[2] (4180:4180:4180) (4175:4175:4175))
        (PORT d[3] (5420:5420:5420) (5380:5380:5380))
        (PORT d[4] (3045:3045:3045) (3003:3003:3003))
        (PORT d[5] (8817:8817:8817) (8507:8507:8507))
        (PORT d[6] (6705:6705:6705) (6535:6535:6535))
        (PORT d[7] (3466:3466:3466) (3585:3585:3585))
        (PORT d[8] (4066:4066:4066) (3873:3873:3873))
        (PORT d[9] (1777:1777:1777) (1701:1701:1701))
        (PORT d[10] (4926:4926:4926) (4923:4923:4923))
        (PORT d[11] (4308:4308:4308) (4350:4350:4350))
        (PORT d[12] (1900:1900:1900) (1789:1789:1789))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2219:2219:2219) (2107:2107:2107))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4373:4373:4373) (4262:4262:4262))
        (PORT d[1] (4742:4742:4742) (4580:4580:4580))
        (PORT d[2] (5696:5696:5696) (5565:5565:5565))
        (PORT d[3] (4090:4090:4090) (4204:4204:4204))
        (PORT d[4] (3637:3637:3637) (3432:3432:3432))
        (PORT d[5] (4897:4897:4897) (4805:4805:4805))
        (PORT d[6] (2833:2833:2833) (2834:2834:2834))
        (PORT d[7] (3513:3513:3513) (3480:3480:3480))
        (PORT d[8] (2614:2614:2614) (2646:2646:2646))
        (PORT d[9] (3015:3015:3015) (2843:2843:2843))
        (PORT d[10] (1738:1738:1738) (1711:1711:1711))
        (PORT d[11] (3790:3790:3790) (3528:3528:3528))
        (PORT d[12] (2079:2079:2079) (1949:1949:1949))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT stall (3673:3673:3673) (3669:3669:3669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4473:4473:4473) (4766:4766:4766))
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9959:9959:9959) (9292:9292:9292))
        (PORT d[1] (4759:4759:4759) (4863:4863:4863))
        (PORT d[2] (3887:3887:3887) (3925:3925:3925))
        (PORT d[3] (5748:5748:5748) (5731:5731:5731))
        (PORT d[4] (3885:3885:3885) (3960:3960:3960))
        (PORT d[5] (6581:6581:6581) (6417:6417:6417))
        (PORT d[6] (7371:7371:7371) (7097:7097:7097))
        (PORT d[7] (5729:5729:5729) (5783:5783:5783))
        (PORT d[8] (9121:9121:9121) (8964:8964:8964))
        (PORT d[9] (8823:8823:8823) (8269:8269:8269))
        (PORT d[10] (6192:6192:6192) (6047:6047:6047))
        (PORT d[11] (4158:4158:4158) (4178:4178:4178))
        (PORT d[12] (6780:6780:6780) (6681:6681:6681))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2380:2380:2380) (2336:2336:2336))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3572:3572:3572) (3596:3596:3596))
        (PORT d[1] (6091:6091:6091) (5946:5946:5946))
        (PORT d[2] (7313:7313:7313) (7061:7061:7061))
        (PORT d[3] (3271:3271:3271) (3314:3314:3314))
        (PORT d[4] (6493:6493:6493) (6220:6220:6220))
        (PORT d[5] (6855:6855:6855) (6640:6640:6640))
        (PORT d[6] (3259:3259:3259) (3276:3276:3276))
        (PORT d[7] (2482:2482:2482) (2493:2493:2493))
        (PORT d[8] (2854:2854:2854) (2877:2877:2877))
        (PORT d[9] (3549:3549:3549) (3490:3490:3490))
        (PORT d[10] (2980:2980:2980) (3049:3049:3049))
        (PORT d[11] (7508:7508:7508) (7106:7106:7106))
        (PORT d[12] (4425:4425:4425) (4415:4415:4415))
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (PORT stall (3818:3818:3818) (3751:3751:3751))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1808:1808:1808) (1783:1783:1783))
        (PORT datab (1431:1431:1431) (1309:1309:1309))
        (PORT datac (792:792:792) (824:824:824))
        (PORT datad (2795:2795:2795) (2776:2776:2776))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1096:1096:1096) (1068:1068:1068))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5276:5276:5276) (5609:5609:5609))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6238:6238:6238) (5906:5906:5906))
        (PORT d[1] (4512:4512:4512) (4560:4560:4560))
        (PORT d[2] (3865:3865:3865) (3883:3883:3883))
        (PORT d[3] (4688:4688:4688) (4700:4700:4700))
        (PORT d[4] (3391:3391:3391) (3420:3420:3420))
        (PORT d[5] (5653:5653:5653) (5480:5480:5480))
        (PORT d[6] (5525:5525:5525) (5322:5322:5322))
        (PORT d[7] (3769:3769:3769) (3873:3873:3873))
        (PORT d[8] (5738:5738:5738) (5430:5430:5430))
        (PORT d[9] (5501:5501:5501) (5211:5211:5211))
        (PORT d[10] (4636:4636:4636) (4540:4540:4540))
        (PORT d[11] (4306:4306:4306) (4275:4275:4275))
        (PORT d[12] (5190:5190:5190) (5143:5143:5143))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2797:2797:2797) (2752:2752:2752))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2115:2115:2115))
        (PORT d[1] (5423:5423:5423) (5281:5281:5281))
        (PORT d[2] (5923:5923:5923) (5693:5693:5693))
        (PORT d[3] (4765:4765:4765) (4865:4865:4865))
        (PORT d[4] (5003:5003:5003) (4763:4763:4763))
        (PORT d[5] (5801:5801:5801) (5593:5593:5593))
        (PORT d[6] (3374:3374:3374) (3435:3435:3435))
        (PORT d[7] (3691:3691:3691) (3627:3627:3627))
        (PORT d[8] (2905:2905:2905) (2929:2929:2929))
        (PORT d[9] (3672:3672:3672) (3602:3602:3602))
        (PORT d[10] (2160:2160:2160) (2196:2196:2196))
        (PORT d[11] (5639:5639:5639) (5282:5282:5282))
        (PORT d[12] (3448:3448:3448) (3455:3455:3455))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT stall (4007:4007:4007) (3988:3988:3988))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a295.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4180:4180:4180) (4461:4461:4461))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7920:7920:7920) (7730:7730:7730))
        (PORT d[1] (5224:5224:5224) (5358:5358:5358))
        (PORT d[2] (5516:5516:5516) (5507:5507:5507))
        (PORT d[3] (7034:7034:7034) (6981:6981:6981))
        (PORT d[4] (5212:5212:5212) (5177:5177:5177))
        (PORT d[5] (7021:7021:7021) (6880:6880:6880))
        (PORT d[6] (8977:8977:8977) (8643:8643:8643))
        (PORT d[7] (7086:7086:7086) (7106:7106:7106))
        (PORT d[8] (8808:8808:8808) (8482:8482:8482))
        (PORT d[9] (6551:6551:6551) (6402:6402:6402))
        (PORT d[10] (4071:4071:4071) (4193:4193:4193))
        (PORT d[11] (5447:5447:5447) (5423:5423:5423))
        (PORT d[12] (7483:7483:7483) (7285:7285:7285))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2663:2663:2663) (2601:2601:2601))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5251:5251:5251) (5229:5229:5229))
        (PORT d[1] (5804:5804:5804) (5650:5650:5650))
        (PORT d[2] (5798:5798:5798) (5703:5703:5703))
        (PORT d[3] (3659:3659:3659) (3723:3723:3723))
        (PORT d[4] (7617:7617:7617) (7333:7333:7333))
        (PORT d[5] (6485:6485:6485) (6359:6359:6359))
        (PORT d[6] (2505:2505:2505) (2507:2507:2507))
        (PORT d[7] (3929:3929:3929) (3920:3920:3920))
        (PORT d[8] (3335:3335:3335) (3379:3379:3379))
        (PORT d[9] (4646:4646:4646) (4632:4632:4632))
        (PORT d[10] (2144:2144:2144) (2155:2155:2155))
        (PORT d[11] (7058:7058:7058) (6722:6722:6722))
        (PORT d[12] (4231:4231:4231) (4140:4140:4140))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
        (PORT stall (3342:3342:3342) (3331:3331:3331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a303.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~235)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1809:1809:1809) (1785:1785:1785))
        (PORT datab (833:833:833) (853:853:853))
        (PORT datac (2831:2831:2831) (2756:2756:2756))
        (PORT datad (2415:2415:2415) (2253:2253:2253))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4611:4611:4611) (4931:4931:4931))
        (PORT clk (2285:2285:2285) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1124:1124:1124) (1122:1122:1122))
        (PORT d[1] (1332:1332:1332) (1303:1303:1303))
        (PORT d[2] (1042:1042:1042) (1036:1036:1036))
        (PORT d[3] (1338:1338:1338) (1304:1304:1304))
        (PORT d[4] (1185:1185:1185) (1187:1187:1187))
        (PORT d[5] (2978:2978:2978) (2882:2882:2882))
        (PORT d[6] (2305:2305:2305) (2258:2258:2258))
        (PORT d[7] (2034:2034:2034) (1983:1983:1983))
        (PORT d[8] (2853:2853:2853) (2719:2719:2719))
        (PORT d[9] (1750:1750:1750) (1731:1731:1731))
        (PORT d[10] (1816:1816:1816) (1825:1825:1825))
        (PORT d[11] (2015:2015:2015) (1946:1946:1946))
        (PORT d[12] (1420:1420:1420) (1387:1387:1387))
        (PORT clk (2282:2282:2282) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1525:1525:1525) (1379:1379:1379))
        (PORT clk (2282:2282:2282) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2317:2317:2317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3740:3740:3740) (3772:3772:3772))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2286:2286:2286) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3960:3960:3960) (3844:3844:3844))
        (PORT d[1] (1069:1069:1069) (1030:1030:1030))
        (PORT d[2] (1499:1499:1499) (1383:1383:1383))
        (PORT d[3] (1683:1683:1683) (1612:1612:1612))
        (PORT d[4] (1093:1093:1093) (1056:1056:1056))
        (PORT d[5] (2841:2841:2841) (2696:2696:2696))
        (PORT d[6] (1109:1109:1109) (1085:1085:1085))
        (PORT d[7] (1132:1132:1132) (1104:1104:1104))
        (PORT d[8] (2074:2074:2074) (2006:2006:2006))
        (PORT d[9] (1292:1292:1292) (1218:1218:1218))
        (PORT d[10] (2574:2574:2574) (2625:2625:2625))
        (PORT d[11] (2307:2307:2307) (2206:2206:2206))
        (PORT d[12] (1704:1704:1704) (1646:1646:1646))
        (PORT clk (2284:2284:2284) (2315:2315:2315))
        (PORT stall (1971:1971:1971) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a311.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2285:2285:2285) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5496:5496:5496) (5750:5750:5750))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4998:4998:4998) (4879:4879:4879))
        (PORT d[1] (4163:4163:4163) (4321:4321:4321))
        (PORT d[2] (4650:4650:4650) (4722:4722:4722))
        (PORT d[3] (3877:3877:3877) (3925:3925:3925))
        (PORT d[4] (3848:3848:3848) (3848:3848:3848))
        (PORT d[5] (5488:5488:5488) (5214:5214:5214))
        (PORT d[6] (9393:9393:9393) (9455:9455:9455))
        (PORT d[7] (4777:4777:4777) (4904:4904:4904))
        (PORT d[8] (5557:5557:5557) (5309:5309:5309))
        (PORT d[9] (4809:4809:4809) (4681:4681:4681))
        (PORT d[10] (2380:2380:2380) (2466:2466:2466))
        (PORT d[11] (3716:3716:3716) (3842:3842:3842))
        (PORT d[12] (4340:4340:4340) (4266:4266:4266))
        (PORT clk (2255:2255:2255) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2388:2388:2388))
        (PORT clk (2255:2255:2255) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4048:4048:4048) (3964:3964:3964))
        (PORT d[1] (4765:4765:4765) (4642:4642:4642))
        (PORT d[2] (3002:3002:3002) (2951:2951:2951))
        (PORT d[3] (4472:4472:4472) (4622:4622:4622))
        (PORT d[4] (5376:5376:5376) (5332:5332:5332))
        (PORT d[5] (5592:5592:5592) (5242:5242:5242))
        (PORT d[6] (3052:3052:3052) (3006:3006:3006))
        (PORT d[7] (4210:4210:4210) (4279:4279:4279))
        (PORT d[8] (5203:5203:5203) (4959:4959:4959))
        (PORT d[9] (4628:4628:4628) (4596:4596:4596))
        (PORT d[10] (5271:5271:5271) (5042:5042:5042))
        (PORT d[11] (5292:5292:5292) (4969:4969:4969))
        (PORT d[12] (3294:3294:3294) (3247:3247:3247))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT stall (2903:2903:2903) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a319.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~236)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1811:1811:1811) (1788:1788:1788))
        (PORT datab (832:832:832) (853:853:853))
        (PORT datac (1013:1013:1013) (961:961:961))
        (PORT datad (2658:2658:2658) (2624:2624:2624))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~237)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (377:377:377))
        (PORT datab (1134:1134:1134) (1098:1098:1098))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1052:1052:1052) (1054:1054:1054))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6050:6050:6050) (6381:6381:6381))
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3250:3250:3250) (3086:3086:3086))
        (PORT d[1] (4033:4033:4033) (4094:4094:4094))
        (PORT d[2] (4472:4472:4472) (4457:4457:4457))
        (PORT d[3] (5408:5408:5408) (5368:5368:5368))
        (PORT d[4] (2745:2745:2745) (2714:2714:2714))
        (PORT d[5] (8532:8532:8532) (8233:8233:8233))
        (PORT d[6] (6631:6631:6631) (6470:6470:6470))
        (PORT d[7] (4091:4091:4091) (4215:4215:4215))
        (PORT d[8] (3299:3299:3299) (3122:3122:3122))
        (PORT d[9] (2143:2143:2143) (2058:2058:2058))
        (PORT d[10] (5258:5258:5258) (5244:5244:5244))
        (PORT d[11] (3978:3978:3978) (4026:4026:4026))
        (PORT d[12] (2243:2243:2243) (2128:2128:2128))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1934:1934:1934) (1747:1747:1747))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4559:4559:4559) (4516:4516:4516))
        (PORT d[1] (4422:4422:4422) (4274:4274:4274))
        (PORT d[2] (7391:7391:7391) (7124:7124:7124))
        (PORT d[3] (3836:3836:3836) (3832:3832:3832))
        (PORT d[4] (3666:3666:3666) (3468:3468:3468))
        (PORT d[5] (4618:4618:4618) (4542:4542:4542))
        (PORT d[6] (1792:1792:1792) (1774:1774:1774))
        (PORT d[7] (3501:3501:3501) (3467:3467:3467))
        (PORT d[8] (2601:2601:2601) (2632:2632:2632))
        (PORT d[9] (3240:3240:3240) (3147:3147:3147))
        (PORT d[10] (1705:1705:1705) (1677:1677:1677))
        (PORT d[11] (3818:3818:3818) (3561:3561:3561))
        (PORT d[12] (2140:2140:2140) (2016:2016:2016))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (PORT stall (3663:3663:3663) (3660:3660:3660))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a383.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6234:6234:6234) (6607:6607:6607))
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8322:8322:8322) (7815:7815:7815))
        (PORT d[1] (5828:5828:5828) (5938:5938:5938))
        (PORT d[2] (4789:4789:4789) (4776:4776:4776))
        (PORT d[3] (4474:4474:4474) (4503:4503:4503))
        (PORT d[4] (3586:3586:3586) (3626:3626:3626))
        (PORT d[5] (7320:7320:7320) (7136:7136:7136))
        (PORT d[6] (6463:6463:6463) (6358:6358:6358))
        (PORT d[7] (2720:2720:2720) (2794:2794:2794))
        (PORT d[8] (7566:7566:7566) (7424:7424:7424))
        (PORT d[9] (11294:11294:11294) (10515:10515:10515))
        (PORT d[10] (6542:6542:6542) (6445:6445:6445))
        (PORT d[11] (4948:4948:4948) (4956:4956:4956))
        (PORT d[12] (6849:6849:6849) (6760:6760:6760))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2894:2894:2894) (2815:2815:2815))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3662:3662:3662) (3691:3691:3691))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3653:3653:3653))
        (PORT d[1] (5508:5508:5508) (5369:5369:5369))
        (PORT d[2] (7815:7815:7815) (7311:7311:7311))
        (PORT d[3] (2552:2552:2552) (2571:2571:2571))
        (PORT d[4] (3252:3252:3252) (3171:3171:3171))
        (PORT d[5] (3860:3860:3860) (3798:3798:3798))
        (PORT d[6] (5789:5789:5789) (5629:5629:5629))
        (PORT d[7] (2960:2960:2960) (3017:3017:3017))
        (PORT d[8] (3011:3011:3011) (3073:3073:3073))
        (PORT d[9] (5530:5530:5530) (5364:5364:5364))
        (PORT d[10] (4344:4344:4344) (4408:4408:4408))
        (PORT d[11] (3294:3294:3294) (3220:3220:3220))
        (PORT d[12] (3534:3534:3534) (3567:3567:3567))
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (PORT stall (3259:3259:3259) (3254:3254:3254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a367.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~232)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1378:1378:1378))
        (PORT datab (2060:2060:2060) (2013:2013:2013))
        (PORT datac (1314:1314:1314) (1281:1281:1281))
        (PORT datad (2361:2361:2361) (2337:2337:2337))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6271:6271:6271) (6686:6686:6686))
        (PORT clk (2258:2258:2258) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8914:8914:8914) (8380:8380:8380))
        (PORT d[1] (6541:6541:6541) (6638:6638:6638))
        (PORT d[2] (3177:3177:3177) (3183:3183:3183))
        (PORT d[3] (5487:5487:5487) (5486:5486:5486))
        (PORT d[4] (3922:3922:3922) (3967:3967:3967))
        (PORT d[5] (7611:7611:7611) (7420:7420:7420))
        (PORT d[6] (7485:7485:7485) (7345:7345:7345))
        (PORT d[7] (3723:3723:3723) (3760:3760:3760))
        (PORT d[8] (8526:8526:8526) (8384:8384:8384))
        (PORT d[9] (12536:12536:12536) (11710:11710:11710))
        (PORT d[10] (7483:7483:7483) (7350:7350:7350))
        (PORT d[11] (5581:5581:5581) (5561:5561:5561))
        (PORT d[12] (7478:7478:7478) (7371:7371:7371))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (2908:2908:2908))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4573:4573:4573) (4555:4555:4555))
        (PORT d[1] (6156:6156:6156) (5996:5996:5996))
        (PORT d[2] (8993:8993:8993) (8443:8443:8443))
        (PORT d[3] (2902:2902:2902) (2918:2918:2918))
        (PORT d[4] (3552:3552:3552) (3467:3467:3467))
        (PORT d[5] (3202:3202:3202) (3127:3127:3127))
        (PORT d[6] (5559:5559:5559) (5438:5438:5438))
        (PORT d[7] (3646:3646:3646) (3701:3701:3701))
        (PORT d[8] (3028:3028:3028) (3092:3092:3092))
        (PORT d[9] (3093:3093:3093) (3080:3080:3080))
        (PORT d[10] (5252:5252:5252) (5276:5276:5276))
        (PORT d[11] (3072:3072:3072) (3031:3031:3031))
        (PORT d[12] (3201:3201:3201) (3221:3221:3221))
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (PORT stall (2863:2863:2863) (2907:2907:2907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a375.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4901:4901:4901) (5209:5209:5209))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7847:7847:7847) (7307:7307:7307))
        (PORT d[1] (3811:3811:3811) (3937:3937:3937))
        (PORT d[2] (3589:3589:3589) (3659:3659:3659))
        (PORT d[3] (4021:4021:4021) (4038:4038:4038))
        (PORT d[4] (3476:3476:3476) (3522:3522:3522))
        (PORT d[5] (6186:6186:6186) (5975:5975:5975))
        (PORT d[6] (5500:5500:5500) (5311:5311:5311))
        (PORT d[7] (4069:4069:4069) (4180:4180:4180))
        (PORT d[8] (7791:7791:7791) (7675:7675:7675))
        (PORT d[9] (6493:6493:6493) (6066:6066:6066))
        (PORT d[10] (4944:4944:4944) (4838:4838:4838))
        (PORT d[11] (3854:3854:3854) (3884:3884:3884))
        (PORT d[12] (5521:5521:5521) (5468:5468:5468))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3290:3290:3290) (3222:3222:3222))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2691:2691:2691))
        (PORT d[1] (5163:5163:5163) (5052:5052:5052))
        (PORT d[2] (5993:5993:5993) (5771:5771:5771))
        (PORT d[3] (3300:3300:3300) (3368:3368:3368))
        (PORT d[4] (6556:6556:6556) (6293:6293:6293))
        (PORT d[5] (5901:5901:5901) (5707:5707:5707))
        (PORT d[6] (2948:2948:2948) (2980:2980:2980))
        (PORT d[7] (2823:2823:2823) (2842:2842:2842))
        (PORT d[8] (2912:2912:2912) (2957:2957:2957))
        (PORT d[9] (4032:4032:4032) (3902:3902:3902))
        (PORT d[10] (2615:2615:2615) (2663:2663:2663))
        (PORT d[11] (6933:6933:6933) (6573:6573:6573))
        (PORT d[12] (3790:3790:3790) (3810:3810:3810))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (PORT stall (4165:4165:4165) (4091:4091:4091))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a359.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~233)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1381:1381:1381))
        (PORT datab (2055:2055:2055) (2008:2008:2008))
        (PORT datac (3430:3430:3430) (3268:3268:3268))
        (PORT datad (3090:3090:3090) (3099:3099:3099))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5838:5838:5838) (6234:6234:6234))
        (PORT clk (2241:2241:2241) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7909:7909:7909) (7549:7549:7549))
        (PORT d[1] (2641:2641:2641) (2719:2719:2719))
        (PORT d[2] (3525:3525:3525) (3552:3552:3552))
        (PORT d[3] (5427:5427:5427) (5411:5411:5411))
        (PORT d[4] (3582:3582:3582) (3605:3605:3605))
        (PORT d[5] (7028:7028:7028) (6846:6846:6846))
        (PORT d[6] (7571:7571:7571) (7345:7345:7345))
        (PORT d[7] (2295:2295:2295) (2346:2346:2346))
        (PORT d[8] (10104:10104:10104) (9900:9900:9900))
        (PORT d[9] (10875:10875:10875) (10247:10247:10247))
        (PORT d[10] (7144:7144:7144) (6985:6985:6985))
        (PORT d[11] (6106:6106:6106) (6009:6009:6009))
        (PORT d[12] (7851:7851:7851) (7722:7722:7722))
        (PORT clk (2238:2238:2238) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (1989:1989:1989))
        (PORT clk (2238:2238:2238) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2380:2380:2380))
        (PORT d[1] (4097:4097:4097) (3947:3947:3947))
        (PORT d[2] (7481:7481:7481) (7140:7140:7140))
        (PORT d[3] (2742:2742:2742) (2723:2723:2723))
        (PORT d[4] (4299:4299:4299) (4227:4227:4227))
        (PORT d[5] (3864:3864:3864) (3782:3782:3782))
        (PORT d[6] (3887:3887:3887) (4020:4020:4020))
        (PORT d[7] (2908:2908:2908) (2944:2944:2944))
        (PORT d[8] (3227:3227:3227) (3219:3219:3219))
        (PORT d[9] (3120:3120:3120) (3117:3117:3117))
        (PORT d[10] (3955:3955:3955) (4056:4056:4056))
        (PORT d[11] (2985:2985:2985) (2885:2885:2885))
        (PORT d[12] (3642:3642:3642) (3669:3669:3669))
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (PORT stall (2083:2083:2083) (2128:2128:2128))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a287.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4569:4569:4569) (4865:4865:4865))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2618:2618:2618))
        (PORT d[1] (4132:4132:4132) (4260:4260:4260))
        (PORT d[2] (5089:5089:5089) (5207:5207:5207))
        (PORT d[3] (4234:4234:4234) (4264:4264:4264))
        (PORT d[4] (3896:3896:3896) (3913:3913:3913))
        (PORT d[5] (4613:4613:4613) (4454:4454:4454))
        (PORT d[6] (2653:2653:2653) (2625:2625:2625))
        (PORT d[7] (5678:5678:5678) (5772:5772:5772))
        (PORT d[8] (3401:3401:3401) (3245:3245:3245))
        (PORT d[9] (5175:5175:5175) (5033:5033:5033))
        (PORT d[10] (2927:2927:2927) (2956:2956:2956))
        (PORT d[11] (3324:3324:3324) (3400:3400:3400))
        (PORT d[12] (5313:5313:5313) (5224:5224:5224))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2290:2290:2290) (2213:2213:2213))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5424:5424:5424) (5341:5341:5341))
        (PORT d[1] (4698:4698:4698) (4536:4536:4536))
        (PORT d[2] (2500:2500:2500) (2384:2384:2384))
        (PORT d[3] (4137:4137:4137) (4274:4274:4274))
        (PORT d[4] (3992:3992:3992) (3930:3930:3930))
        (PORT d[5] (3107:3107:3107) (2932:2932:2932))
        (PORT d[6] (2934:2934:2934) (2951:2951:2951))
        (PORT d[7] (3514:3514:3514) (3552:3552:3552))
        (PORT d[8] (3492:3492:3492) (3331:3331:3331))
        (PORT d[9] (3243:3243:3243) (3184:3184:3184))
        (PORT d[10] (3396:3396:3396) (3220:3220:3220))
        (PORT d[11] (2303:2303:2303) (2209:2209:2209))
        (PORT d[12] (5224:5224:5224) (5239:5239:5239))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (PORT stall (2297:2297:2297) (2367:2367:2367))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a271.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~229)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1383:1383:1383))
        (PORT datab (1737:1737:1737) (1701:1701:1701))
        (PORT datac (2489:2489:2489) (2350:2350:2350))
        (PORT datad (2004:2004:2004) (1968:1968:1968))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5442:5442:5442) (5812:5812:5812))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6612:6612:6612) (6336:6336:6336))
        (PORT d[1] (3333:3333:3333) (3283:3283:3283))
        (PORT d[2] (2841:2841:2841) (2878:2878:2878))
        (PORT d[3] (3854:3854:3854) (3909:3909:3909))
        (PORT d[4] (4781:4781:4781) (4837:4837:4837))
        (PORT d[5] (8444:8444:8444) (8303:8303:8303))
        (PORT d[6] (8433:8433:8433) (8335:8335:8335))
        (PORT d[7] (2983:2983:2983) (3046:3046:3046))
        (PORT d[8] (2856:2856:2856) (2887:2887:2887))
        (PORT d[9] (7679:7679:7679) (7568:7568:7568))
        (PORT d[10] (4458:4458:4458) (4440:4440:4440))
        (PORT d[11] (3303:3303:3303) (3380:3380:3380))
        (PORT d[12] (7653:7653:7653) (7558:7558:7558))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2542:2542:2542) (2438:2438:2438))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3714:3714:3714))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6846:6846:6846) (6613:6613:6613))
        (PORT d[1] (4065:4065:4065) (3917:3917:3917))
        (PORT d[2] (4356:4356:4356) (4272:4272:4272))
        (PORT d[3] (2867:2867:2867) (2892:2892:2892))
        (PORT d[4] (2799:2799:2799) (2696:2696:2696))
        (PORT d[5] (4577:4577:4577) (4498:4498:4498))
        (PORT d[6] (3002:3002:3002) (3041:3041:3041))
        (PORT d[7] (3285:3285:3285) (3346:3346:3346))
        (PORT d[8] (3589:3589:3589) (3491:3491:3491))
        (PORT d[9] (2411:2411:2411) (2346:2346:2346))
        (PORT d[10] (3006:3006:3006) (3079:3079:3079))
        (PORT d[11] (4378:4378:4378) (4085:4085:4085))
        (PORT d[12] (3330:3330:3330) (3257:3257:3257))
        (PORT clk (2230:2230:2230) (2257:2257:2257))
        (PORT stall (2519:2519:2519) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a351.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4877:4877:4877) (5150:5150:5150))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5305:5305:5305) (5168:5168:5168))
        (PORT d[1] (4522:4522:4522) (4676:4676:4676))
        (PORT d[2] (3971:3971:3971) (4079:4079:4079))
        (PORT d[3] (3896:3896:3896) (3971:3971:3971))
        (PORT d[4] (4188:4188:4188) (4179:4179:4179))
        (PORT d[5] (5773:5773:5773) (5486:5486:5486))
        (PORT d[6] (9731:9731:9731) (9784:9784:9784))
        (PORT d[7] (5148:5148:5148) (5258:5258:5258))
        (PORT d[8] (5551:5551:5551) (5310:5310:5310))
        (PORT d[9] (4071:4071:4071) (3903:3903:3903))
        (PORT d[10] (2702:2702:2702) (2774:2774:2774))
        (PORT d[11] (4362:4362:4362) (4445:4445:4445))
        (PORT d[12] (4752:4752:4752) (4668:4668:4668))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2435:2435:2435) (2400:2400:2400))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4368:4368:4368) (4272:4272:4272))
        (PORT d[1] (5105:5105:5105) (4972:4972:4972))
        (PORT d[2] (3337:3337:3337) (3270:3270:3270))
        (PORT d[3] (4788:4788:4788) (4918:4918:4918))
        (PORT d[4] (4747:4747:4747) (4734:4734:4734))
        (PORT d[5] (5647:5647:5647) (5324:5324:5324))
        (PORT d[6] (3077:3077:3077) (3047:3047:3047))
        (PORT d[7] (3959:3959:3959) (4020:4020:4020))
        (PORT d[8] (3989:3989:3989) (4080:4080:4080))
        (PORT d[9] (4938:4938:4938) (4890:4890:4890))
        (PORT d[10] (5589:5589:5589) (5353:5353:5353))
        (PORT d[11] (5611:5611:5611) (5272:5272:5272))
        (PORT d[12] (4273:4273:4273) (4284:4284:4284))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (PORT stall (2945:2945:2945) (2952:2952:2952))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a335.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~226)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1407:1407:1407) (1392:1392:1392))
        (PORT datab (2257:2257:2257) (2172:2172:2172))
        (PORT datac (1334:1334:1334) (1331:1331:1331))
        (PORT datad (1972:1972:1972) (1946:1946:1946))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5373:5373:5373) (5709:5709:5709))
        (PORT clk (2269:2269:2269) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7704:7704:7704) (7375:7375:7375))
        (PORT d[1] (2950:2950:2950) (3013:3013:3013))
        (PORT d[2] (4179:4179:4179) (4181:4181:4181))
        (PORT d[3] (2298:2298:2298) (2262:2262:2262))
        (PORT d[4] (3572:3572:3572) (3590:3590:3590))
        (PORT d[5] (2786:2786:2786) (2676:2676:2676))
        (PORT d[6] (1359:1359:1359) (1331:1331:1331))
        (PORT d[7] (3252:3252:3252) (3283:3283:3283))
        (PORT d[8] (1632:1632:1632) (1589:1589:1589))
        (PORT d[9] (2923:2923:2923) (2845:2845:2845))
        (PORT d[10] (1972:1972:1972) (1915:1915:1915))
        (PORT d[11] (3083:3083:3083) (3059:3059:3059))
        (PORT d[12] (1936:1936:1936) (1887:1887:1887))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1951:1951:1951) (1866:1866:1866))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4529:4529:4529))
        (PORT d[1] (2157:2157:2157) (2014:2014:2014))
        (PORT d[2] (2447:2447:2447) (2291:2291:2291))
        (PORT d[3] (2887:2887:2887) (2800:2800:2800))
        (PORT d[4] (2126:2126:2126) (1991:1991:1991))
        (PORT d[5] (1502:1502:1502) (1401:1401:1401))
        (PORT d[6] (3712:3712:3712) (3771:3771:3771))
        (PORT d[7] (1865:1865:1865) (1770:1770:1770))
        (PORT d[8] (3460:3460:3460) (3446:3446:3446))
        (PORT d[9] (3397:3397:3397) (3210:3210:3210))
        (PORT d[10] (3070:3070:3070) (3166:3166:3166))
        (PORT d[11] (1558:1558:1558) (1465:1465:1465))
        (PORT d[12] (2306:2306:2306) (2232:2232:2232))
        (PORT clk (2268:2268:2268) (2299:2299:2299))
        (PORT stall (2262:2262:2262) (2349:2349:2349))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a327.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6704:6704:6704) (7010:7010:7010))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4421:4421:4421) (4195:4195:4195))
        (PORT d[1] (6267:6267:6267) (6382:6382:6382))
        (PORT d[2] (4552:4552:4552) (4547:4547:4547))
        (PORT d[3] (5431:5431:5431) (5434:5434:5434))
        (PORT d[4] (3079:3079:3079) (3036:3036:3036))
        (PORT d[5] (8863:8863:8863) (8552:8552:8552))
        (PORT d[6] (5209:5209:5209) (5110:5110:5110))
        (PORT d[7] (3416:3416:3416) (3538:3538:3538))
        (PORT d[8] (3647:3647:3647) (3462:3462:3462))
        (PORT d[9] (2135:2135:2135) (2044:2044:2044))
        (PORT d[10] (4645:4645:4645) (4656:4656:4656))
        (PORT d[11] (4303:4303:4303) (4335:4335:4335))
        (PORT d[12] (2418:2418:2418) (2280:2280:2280))
        (PORT clk (2270:2270:2270) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2017:2017:2017) (1824:1824:1824))
        (PORT clk (2270:2270:2270) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4364:4364:4364) (4252:4252:4252))
        (PORT d[1] (5798:5798:5798) (5617:5617:5617))
        (PORT d[2] (5356:5356:5356) (5252:5252:5252))
        (PORT d[3] (4084:4084:4084) (4197:4197:4197))
        (PORT d[4] (3968:3968:3968) (3749:3749:3749))
        (PORT d[5] (4949:4949:4949) (4856:4856:4856))
        (PORT d[6] (2811:2811:2811) (2781:2781:2781))
        (PORT d[7] (3830:3830:3830) (3783:3783:3783))
        (PORT d[8] (2934:2934:2934) (2950:2950:2950))
        (PORT d[9] (2980:2980:2980) (2804:2804:2804))
        (PORT d[10] (2018:2018:2018) (1974:1974:1974))
        (PORT d[11] (4102:4102:4102) (3823:3823:3823))
        (PORT d[12] (2116:2116:2116) (1982:1982:1982))
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (PORT stall (3244:3244:3244) (3255:3255:3255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a343.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~227)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1386:1386:1386))
        (PORT datab (956:956:956) (882:882:882))
        (PORT datac (1336:1336:1336) (1333:1333:1333))
        (PORT datad (1901:1901:1901) (1833:1833:1833))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1284:1284:1284) (1253:1253:1253))
        (PORT datad (1279:1279:1279) (1251:1251:1251))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4470:4470:4470))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7925:7925:7925) (7732:7732:7732))
        (PORT d[1] (5208:5208:5208) (5341:5341:5341))
        (PORT d[2] (5567:5567:5567) (5557:5557:5557))
        (PORT d[3] (5653:5653:5653) (5708:5708:5708))
        (PORT d[4] (5156:5156:5156) (5122:5122:5122))
        (PORT d[5] (7304:7304:7304) (7152:7152:7152))
        (PORT d[6] (7374:7374:7374) (7228:7228:7228))
        (PORT d[7] (3814:3814:3814) (3955:3955:3955))
        (PORT d[8] (8734:8734:8734) (8411:8411:8411))
        (PORT d[9] (7468:7468:7468) (7265:7265:7265))
        (PORT d[10] (4082:4082:4082) (4203:4203:4203))
        (PORT d[11] (6046:6046:6046) (5976:5976:5976))
        (PORT d[12] (8371:8371:8371) (8203:8203:8203))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2619:2619:2619))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5689:5689:5689) (5566:5566:5566))
        (PORT d[1] (5823:5823:5823) (5668:5668:5668))
        (PORT d[2] (5767:5767:5767) (5673:5673:5673))
        (PORT d[3] (3265:3265:3265) (3331:3331:3331))
        (PORT d[4] (5145:5145:5145) (5148:5148:5148))
        (PORT d[5] (5847:5847:5847) (5748:5748:5748))
        (PORT d[6] (2827:2827:2827) (2816:2816:2816))
        (PORT d[7] (4221:4221:4221) (4202:4202:4202))
        (PORT d[8] (3620:3620:3620) (3653:3653:3653))
        (PORT d[9] (4711:4711:4711) (4696:4696:4696))
        (PORT d[10] (1806:1806:1806) (1835:1835:1835))
        (PORT d[11] (6498:6498:6498) (6247:6247:6247))
        (PORT d[12] (3929:3929:3929) (3853:3853:3853))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
        (PORT stall (3366:3366:3366) (3357:3357:3357))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a263.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5329:5329:5329) (5653:5653:5653))
        (PORT clk (2227:2227:2227) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4996:4996:4996) (4817:4817:4817))
        (PORT d[1] (3447:3447:3447) (3579:3579:3579))
        (PORT d[2] (5191:5191:5191) (5187:5187:5187))
        (PORT d[3] (4837:4837:4837) (4874:4874:4874))
        (PORT d[4] (4556:4556:4556) (4572:4572:4572))
        (PORT d[5] (2629:2629:2629) (2566:2566:2566))
        (PORT d[6] (5611:5611:5611) (5422:5422:5422))
        (PORT d[7] (4091:4091:4091) (4157:4157:4157))
        (PORT d[8] (6901:6901:6901) (6626:6626:6626))
        (PORT d[9] (8533:8533:8533) (8073:8073:8073))
        (PORT d[10] (5169:5169:5169) (5008:5008:5008))
        (PORT d[11] (2818:2818:2818) (2825:2825:2825))
        (PORT d[12] (3208:3208:3208) (3163:3163:3163))
        (PORT clk (2224:2224:2224) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2503:2503:2503) (2364:2364:2364))
        (PORT clk (2224:2224:2224) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2100:2100:2100) (2078:2078:2078))
        (PORT d[1] (5109:5109:5109) (4955:4955:4955))
        (PORT d[2] (3750:3750:3750) (3550:3550:3550))
        (PORT d[3] (3288:3288:3288) (3321:3321:3321))
        (PORT d[4] (3044:3044:3044) (2945:2945:2945))
        (PORT d[5] (4084:4084:4084) (4103:4103:4103))
        (PORT d[6] (3748:3748:3748) (3845:3845:3845))
        (PORT d[7] (2722:2722:2722) (2704:2704:2704))
        (PORT d[8] (2090:2090:2090) (2055:2055:2055))
        (PORT d[9] (3383:3383:3383) (3186:3186:3186))
        (PORT d[10] (2891:2891:2891) (2935:2935:2935))
        (PORT d[11] (3707:3707:3707) (3508:3508:3508))
        (PORT d[12] (3733:3733:3733) (3704:3704:3704))
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (PORT stall (3792:3792:3792) (3832:3832:3832))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a279.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~230)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1377:1377:1377))
        (PORT datab (2060:2060:2060) (2014:2014:2014))
        (PORT datac (2589:2589:2589) (2521:2521:2521))
        (PORT datad (1850:1850:1850) (1759:1759:1759))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~231)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1028:1028:1028))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (950:950:950) (895:895:895))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~234)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1009:1009:1009) (1001:1001:1001))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6054:6054:6054) (6378:6378:6378))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7315:7315:7315) (7023:7023:7023))
        (PORT d[1] (3348:3348:3348) (3414:3414:3414))
        (PORT d[2] (3191:3191:3191) (3216:3216:3216))
        (PORT d[3] (4823:4823:4823) (4843:4843:4843))
        (PORT d[4] (5451:5451:5451) (5483:5483:5483))
        (PORT d[5] (8744:8744:8744) (8588:8588:8588))
        (PORT d[6] (9422:9422:9422) (9294:9294:9294))
        (PORT d[7] (2657:2657:2657) (2725:2725:2725))
        (PORT d[8] (7824:7824:7824) (7669:7669:7669))
        (PORT d[9] (6399:6399:6399) (6344:6344:6344))
        (PORT d[10] (5105:5105:5105) (5064:5064:5064))
        (PORT d[11] (2278:2278:2278) (2324:2324:2324))
        (PORT d[12] (8043:8043:8043) (7933:7933:7933))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2249:2249:2249) (2150:2150:2150))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1697:1697:1697) (1665:1665:1665))
        (PORT d[1] (2640:2640:2640) (2427:2427:2427))
        (PORT d[2] (5056:5056:5056) (4952:4952:4952))
        (PORT d[3] (3169:3169:3169) (3179:3179:3179))
        (PORT d[4] (2475:2475:2475) (2362:2362:2362))
        (PORT d[5] (3259:3259:3259) (3078:3078:3078))
        (PORT d[6] (3279:3279:3279) (3310:3310:3310))
        (PORT d[7] (3264:3264:3264) (3329:3329:3329))
        (PORT d[8] (3296:3296:3296) (3344:3344:3344))
        (PORT d[9] (2031:2031:2031) (1983:1983:1983))
        (PORT d[10] (3554:3554:3554) (3588:3588:3588))
        (PORT d[11] (2947:2947:2947) (2837:2837:2837))
        (PORT d[12] (2658:2658:2658) (2614:2614:2614))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
        (PORT stall (1894:1894:1894) (1990:1990:1990))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5452:5452:5452) (5822:5822:5822))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6396:6396:6396) (6098:6098:6098))
        (PORT d[1] (4859:4859:4859) (4945:4945:4945))
        (PORT d[2] (2843:2843:2843) (2885:2885:2885))
        (PORT d[3] (4091:4091:4091) (4096:4096:4096))
        (PORT d[4] (2573:2573:2573) (2615:2615:2615))
        (PORT d[5] (5708:5708:5708) (5492:5492:5492))
        (PORT d[6] (6383:6383:6383) (6096:6096:6096))
        (PORT d[7] (4749:4749:4749) (4800:4800:4800))
        (PORT d[8] (7533:7533:7533) (7400:7400:7400))
        (PORT d[9] (9116:9116:9116) (8562:8562:8562))
        (PORT d[10] (5796:5796:5796) (5606:5606:5606))
        (PORT d[11] (4288:4288:4288) (4294:4294:4294))
        (PORT d[12] (3211:3211:3211) (3122:3122:3122))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2300:2300:2300) (2191:2191:2191))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4072:4072:4072) (4018:4018:4018))
        (PORT d[1] (3721:3721:3721) (3533:3533:3533))
        (PORT d[2] (3704:3704:3704) (3501:3501:3501))
        (PORT d[3] (2341:2341:2341) (2332:2332:2332))
        (PORT d[4] (3899:3899:3899) (3828:3828:3828))
        (PORT d[5] (2997:2997:2997) (2951:2951:2951))
        (PORT d[6] (3846:3846:3846) (3969:3969:3969))
        (PORT d[7] (3129:3129:3129) (3118:3118:3118))
        (PORT d[8] (3109:3109:3109) (3068:3068:3068))
        (PORT d[9] (3321:3321:3321) (3131:3131:3131))
        (PORT d[10] (2994:2994:2994) (3085:3085:3085))
        (PORT d[11] (3434:3434:3434) (3257:3257:3257))
        (PORT d[12] (3252:3252:3252) (3278:3278:3278))
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (PORT stall (3112:3112:3112) (3156:3156:3156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1908:1908:1908) (1851:1851:1851))
        (PORT datab (1400:1400:1400) (1398:1398:1398))
        (PORT datac (1295:1295:1295) (1237:1237:1237))
        (PORT datad (1588:1588:1588) (1547:1547:1547))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5836:5836:5836) (6223:6223:6223))
        (PORT clk (2190:2190:2190) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6881:6881:6881) (6547:6547:6547))
        (PORT d[1] (5132:5132:5132) (5226:5226:5226))
        (PORT d[2] (2854:2854:2854) (2897:2897:2897))
        (PORT d[3] (4764:4764:4764) (4757:4757:4757))
        (PORT d[4] (5193:5193:5193) (5202:5202:5202))
        (PORT d[5] (6681:6681:6681) (6504:6504:6504))
        (PORT d[6] (6647:6647:6647) (6479:6479:6479))
        (PORT d[7] (2671:2671:2671) (2716:2716:2716))
        (PORT d[8] (9063:9063:9063) (8879:8879:8879))
        (PORT d[9] (9572:9572:9572) (8991:8991:8991))
        (PORT d[10] (6185:6185:6185) (6064:6064:6064))
        (PORT d[11] (5120:5120:5120) (5064:5064:5064))
        (PORT d[12] (6861:6861:6861) (6765:6765:6765))
        (PORT clk (2187:2187:2187) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2877:2877:2877) (2885:2885:2885))
        (PORT clk (2187:2187:2187) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3645:3645:3645) (3676:3676:3676))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (3719:3719:3719))
        (PORT d[1] (5160:5160:5160) (5003:5003:5003))
        (PORT d[2] (6456:6456:6456) (6144:6144:6144))
        (PORT d[3] (3963:3963:3963) (3975:3975:3975))
        (PORT d[4] (3648:3648:3648) (3598:3598:3598))
        (PORT d[5] (3662:3662:3662) (3648:3648:3648))
        (PORT d[6] (5727:5727:5727) (5510:5510:5510))
        (PORT d[7] (2496:2496:2496) (2517:2517:2517))
        (PORT d[8] (2223:2223:2223) (2249:2249:2249))
        (PORT d[9] (4019:4019:4019) (3974:3974:3974))
        (PORT d[10] (3917:3917:3917) (3986:3986:3986))
        (PORT d[11] (3366:3366:3366) (3303:3303:3303))
        (PORT d[12] (3317:3317:3317) (3348:3348:3348))
        (PORT clk (2189:2189:2189) (2219:2219:2219))
        (PORT stall (2722:2722:2722) (2756:2756:2756))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6147:6147:6147) (6512:6512:6512))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7592:7592:7592) (7243:7243:7243))
        (PORT d[1] (2642:2642:2642) (2717:2717:2717))
        (PORT d[2] (3565:3565:3565) (3588:3588:3588))
        (PORT d[3] (5420:5420:5420) (5397:5397:5397))
        (PORT d[4] (3518:3518:3518) (3544:3544:3544))
        (PORT d[5] (6995:6995:6995) (6813:6813:6813))
        (PORT d[6] (7296:7296:7296) (7100:7100:7100))
        (PORT d[7] (2254:2254:2254) (2305:2305:2305))
        (PORT d[8] (10058:10058:10058) (9843:9843:9843))
        (PORT d[9] (10555:10555:10555) (9940:9940:9940))
        (PORT d[10] (6807:6807:6807) (6667:6667:6667))
        (PORT d[11] (5793:5793:5793) (5716:5716:5716))
        (PORT d[12] (7550:7550:7550) (7436:7436:7436))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2528:2528:2528))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3683:3683:3683) (3714:3714:3714))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2368:2368:2368))
        (PORT d[1] (4083:4083:4083) (3921:3921:3921))
        (PORT d[2] (7480:7480:7480) (7139:7139:7139))
        (PORT d[3] (2753:2753:2753) (2732:2732:2732))
        (PORT d[4] (4299:4299:4299) (4227:4227:4227))
        (PORT d[5] (3556:3556:3556) (3486:3486:3486))
        (PORT d[6] (4158:4158:4158) (4274:4274:4274))
        (PORT d[7] (2877:2877:2877) (2922:2922:2922))
        (PORT d[8] (3187:3187:3187) (3180:3180:3180))
        (PORT d[9] (3394:3394:3394) (3370:3370:3370))
        (PORT d[10] (4004:4004:4004) (4100:4100:4100))
        (PORT d[11] (2990:2990:2990) (2891:2891:2891))
        (PORT d[12] (3602:3602:3602) (3629:3629:3629))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
        (PORT stall (2311:2311:2311) (2382:2382:2382))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2038:2038:2038) (2008:2008:2008))
        (PORT datab (1401:1401:1401) (1399:1399:1399))
        (PORT datac (1849:1849:1849) (1770:1770:1770))
        (PORT datad (1582:1582:1582) (1541:1541:1541))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6948:6948:6948) (7343:7343:7343))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6493:6493:6493) (6262:6262:6262))
        (PORT d[1] (7197:7197:7197) (7264:7264:7264))
        (PORT d[2] (2844:2844:2844) (2864:2864:2864))
        (PORT d[3] (6113:6113:6113) (6089:6089:6089))
        (PORT d[4] (4563:4563:4563) (4582:4582:4582))
        (PORT d[5] (8296:8296:8296) (8083:8083:8083))
        (PORT d[6] (7443:7443:7443) (7347:7347:7347))
        (PORT d[7] (4318:4318:4318) (4334:4334:4334))
        (PORT d[8] (3797:3797:3797) (3785:3785:3785))
        (PORT d[9] (9147:9147:9147) (8981:8981:8981))
        (PORT d[10] (5744:5744:5744) (5774:5774:5774))
        (PORT d[11] (6308:6308:6308) (6304:6304:6304))
        (PORT d[12] (8135:8135:8135) (8004:8004:8004))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2368:2368:2368) (2283:2283:2283))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1928:1928:1928))
        (PORT d[1] (4515:4515:4515) (4409:4409:4409))
        (PORT d[2] (5898:5898:5898) (5830:5830:5830))
        (PORT d[3] (2098:2098:2098) (2089:2089:2089))
        (PORT d[4] (4197:4197:4197) (4087:4087:4087))
        (PORT d[5] (3549:3549:3549) (3464:3464:3464))
        (PORT d[6] (6226:6226:6226) (6244:6244:6244))
        (PORT d[7] (4340:4340:4340) (4376:4376:4376))
        (PORT d[8] (3370:3370:3370) (3427:3427:3427))
        (PORT d[9] (4109:4109:4109) (4072:4072:4072))
        (PORT d[10] (4417:4417:4417) (4509:4509:4509))
        (PORT d[11] (2971:2971:2971) (2903:2903:2903))
        (PORT d[12] (3163:3163:3163) (3175:3175:3175))
        (PORT clk (2280:2280:2280) (2309:2309:2309))
        (PORT stall (2193:2193:2193) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4849:4849:4849) (5130:5130:5130))
        (PORT clk (2229:2229:2229) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5354:5354:5354) (5230:5230:5230))
        (PORT d[1] (4556:4556:4556) (4713:4713:4713))
        (PORT d[2] (4325:4325:4325) (4424:4424:4424))
        (PORT d[3] (3951:3951:3951) (4040:4040:4040))
        (PORT d[4] (4482:4482:4482) (4461:4461:4461))
        (PORT d[5] (6135:6135:6135) (5838:5838:5838))
        (PORT d[6] (10029:10029:10029) (10064:10064:10064))
        (PORT d[7] (4798:4798:4798) (4915:4915:4915))
        (PORT d[8] (5602:5602:5602) (5362:5362:5362))
        (PORT d[9] (3742:3742:3742) (3599:3599:3599))
        (PORT d[10] (3003:3003:3003) (3054:3054:3054))
        (PORT d[11] (4371:4371:4371) (4459:4459:4459))
        (PORT d[12] (4368:4368:4368) (4294:4294:4294))
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2456:2456:2456) (2409:2409:2409))
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3684:3684:3684) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (4616:4616:4616))
        (PORT d[1] (5452:5452:5452) (5305:5305:5305))
        (PORT d[2] (3687:3687:3687) (3607:3607:3607))
        (PORT d[3] (4479:4479:4479) (4632:4632:4632))
        (PORT d[4] (4731:4731:4731) (4720:4720:4720))
        (PORT d[5] (5951:5951:5951) (5615:5615:5615))
        (PORT d[6] (3434:3434:3434) (3386:3386:3386))
        (PORT d[7] (3878:3878:3878) (3939:3939:3939))
        (PORT d[8] (5542:5542:5542) (5283:5283:5283))
        (PORT d[9] (5028:5028:5028) (4989:4989:4989))
        (PORT d[10] (2659:2659:2659) (2619:2619:2619))
        (PORT d[11] (4493:4493:4493) (4353:4353:4353))
        (PORT d[12] (3916:3916:3916) (3945:3945:3945))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
        (PORT stall (2534:2534:2534) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2048:2048:2048) (2009:2009:2009))
        (PORT datab (1614:1614:1614) (1579:1579:1579))
        (PORT datac (1360:1360:1360) (1369:1369:1369))
        (PORT datad (2108:2108:2108) (2110:2110:2110))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1655:1655:1655) (1584:1584:1584))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1570:1570:1570) (1523:1523:1523))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5891:5891:5891) (6290:6290:6290))
        (PORT clk (2229:2229:2229) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7969:7969:7969) (7482:7482:7482))
        (PORT d[1] (4886:4886:4886) (5029:5029:5029))
        (PORT d[2] (4441:4441:4441) (4440:4440:4440))
        (PORT d[3] (4812:4812:4812) (4814:4814:4814))
        (PORT d[4] (5172:5172:5172) (5206:5206:5206))
        (PORT d[5] (6539:6539:6539) (6364:6364:6364))
        (PORT d[6] (6130:6130:6130) (6026:6026:6026))
        (PORT d[7] (4021:4021:4021) (4085:4085:4085))
        (PORT d[8] (7886:7886:7886) (7764:7764:7764))
        (PORT d[9] (10698:10698:10698) (9973:9973:9973))
        (PORT d[10] (6193:6193:6193) (6103:6103:6103))
        (PORT d[11] (4644:4644:4644) (4670:4670:4670))
        (PORT d[12] (6515:6515:6515) (6438:6438:6438))
        (PORT clk (2226:2226:2226) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2899:2899:2899) (2892:2892:2892))
        (PORT clk (2226:2226:2226) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3684:3684:3684) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3291:3291:3291) (3316:3316:3316))
        (PORT d[1] (4877:4877:4877) (4769:4769:4769))
        (PORT d[2] (7723:7723:7723) (7217:7217:7217))
        (PORT d[3] (2856:2856:2856) (2868:2868:2868))
        (PORT d[4] (3946:3946:3946) (3888:3888:3888))
        (PORT d[5] (5832:5832:5832) (5584:5584:5584))
        (PORT d[6] (5415:5415:5415) (5260:5260:5260))
        (PORT d[7] (3498:3498:3498) (3499:3499:3499))
        (PORT d[8] (2673:2673:2673) (2724:2724:2724))
        (PORT d[9] (5173:5173:5173) (5014:5014:5014))
        (PORT d[10] (4618:4618:4618) (4672:4672:4672))
        (PORT d[11] (4066:4066:4066) (4026:4026:4026))
        (PORT d[12] (3564:3564:3564) (3602:3602:3602))
        (PORT clk (2228:2228:2228) (2254:2254:2254))
        (PORT stall (3886:3886:3886) (3907:3907:3907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5351:5351:5351) (5701:5701:5701))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8179:8179:8179) (7770:7770:7770))
        (PORT d[1] (3582:3582:3582) (3624:3624:3624))
        (PORT d[2] (3534:3534:3534) (3553:3553:3553))
        (PORT d[3] (4707:4707:4707) (4689:4689:4689))
        (PORT d[4] (2529:2529:2529) (2521:2521:2521))
        (PORT d[5] (7822:7822:7822) (7540:7540:7540))
        (PORT d[6] (6641:6641:6641) (6434:6434:6434))
        (PORT d[7] (3825:3825:3825) (3971:3971:3971))
        (PORT d[8] (3074:3074:3074) (2914:2914:2914))
        (PORT d[9] (3126:3126:3126) (3019:3019:3019))
        (PORT d[10] (6714:6714:6714) (6580:6580:6580))
        (PORT d[11] (3579:3579:3579) (3618:3618:3618))
        (PORT d[12] (6902:6902:6902) (6812:6812:6812))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2338:2338:2338) (2266:2266:2266))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3701:3701:3701) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (3885:3885:3885))
        (PORT d[1] (4675:4675:4675) (4503:4503:4503))
        (PORT d[2] (6698:6698:6698) (6449:6449:6449))
        (PORT d[3] (2631:2631:2631) (2689:2689:2689))
        (PORT d[4] (2993:2993:2993) (2811:2811:2811))
        (PORT d[5] (5370:5370:5370) (5296:5296:5296))
        (PORT d[6] (3683:3683:3683) (3730:3730:3730))
        (PORT d[7] (2488:2488:2488) (2484:2484:2484))
        (PORT d[8] (2870:2870:2870) (2879:2879:2879))
        (PORT d[9] (2926:2926:2926) (2843:2843:2843))
        (PORT d[10] (2137:2137:2137) (2132:2132:2132))
        (PORT d[11] (6901:6901:6901) (6517:6517:6517))
        (PORT d[12] (4726:4726:4726) (4679:4679:4679))
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (PORT stall (3040:3040:3040) (3016:3016:3016))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2506:2506:2506) (2488:2488:2488))
        (PORT datab (1400:1400:1400) (1397:1397:1397))
        (PORT datac (2298:2298:2298) (2219:2219:2219))
        (PORT datad (1589:1589:1589) (1549:1549:1549))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1294:1294:1294) (1239:1239:1239))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6277:6277:6277) (6685:6685:6685))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8959:8959:8959) (8435:8435:8435))
        (PORT d[1] (6200:6200:6200) (6302:6302:6302))
        (PORT d[2] (3519:3519:3519) (3519:3519:3519))
        (PORT d[3] (5463:5463:5463) (5453:5453:5453))
        (PORT d[4] (3901:3901:3901) (3939:3939:3939))
        (PORT d[5] (7616:7616:7616) (7424:7424:7424))
        (PORT d[6] (7129:7129:7129) (7005:7005:7005))
        (PORT d[7] (3387:3387:3387) (3449:3449:3449))
        (PORT d[8] (8536:8536:8536) (8398:8398:8398))
        (PORT d[9] (12211:12211:12211) (11403:11403:11403))
        (PORT d[10] (7168:7168:7168) (7048:7048:7048))
        (PORT d[11] (5604:5604:5604) (5591:5591:5591))
        (PORT d[12] (7672:7672:7672) (7520:7520:7520))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2405:2405:2405))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4262:4262:4262) (4257:4257:4257))
        (PORT d[1] (5838:5838:5838) (5691:5691:5691))
        (PORT d[2] (8683:8683:8683) (8146:8146:8146))
        (PORT d[3] (2545:2545:2545) (2564:2564:2564))
        (PORT d[4] (3531:3531:3531) (3440:3440:3440))
        (PORT d[5] (4163:4163:4163) (4079:4079:4079))
        (PORT d[6] (5760:5760:5760) (5589:5589:5589))
        (PORT d[7] (3271:3271:3271) (3337:3337:3337))
        (PORT d[8] (2981:2981:2981) (3047:3047:3047))
        (PORT d[9] (6114:6114:6114) (5918:5918:5918))
        (PORT d[10] (5236:5236:5236) (5257:5257:5257))
        (PORT d[11] (3694:3694:3694) (3630:3630:3630))
        (PORT d[12] (3206:3206:3206) (3224:3224:3224))
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (PORT stall (2785:2785:2785) (2813:2813:2813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5338:5338:5338) (5668:5668:5668))
        (PORT clk (2276:2276:2276) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1906:1906:1906) (1844:1844:1844))
        (PORT d[1] (2703:2703:2703) (2690:2690:2690))
        (PORT d[2] (2482:2482:2482) (2483:2483:2483))
        (PORT d[3] (3523:3523:3523) (3441:3441:3441))
        (PORT d[4] (4245:4245:4245) (4247:4247:4247))
        (PORT d[5] (3533:3533:3533) (3401:3401:3401))
        (PORT d[6] (1335:1335:1335) (1304:1304:1304))
        (PORT d[7] (3914:3914:3914) (3930:3930:3930))
        (PORT d[8] (2073:2073:2073) (2060:2060:2060))
        (PORT d[9] (2574:2574:2574) (2499:2499:2499))
        (PORT d[10] (2377:2377:2377) (2314:2314:2314))
        (PORT d[11] (3978:3978:3978) (4037:4037:4037))
        (PORT d[12] (1641:1641:1641) (1587:1587:1587))
        (PORT clk (2273:2273:2273) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1921:1921:1921) (1832:1832:1832))
        (PORT clk (2273:2273:2273) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (3914:3914:3914))
        (PORT d[1] (1878:1878:1878) (1751:1751:1751))
        (PORT d[2] (2148:2148:2148) (2010:2010:2010))
        (PORT d[3] (1704:1704:1704) (1661:1661:1661))
        (PORT d[4] (1818:1818:1818) (1694:1694:1694))
        (PORT d[5] (2068:2068:2068) (1934:1934:1934))
        (PORT d[6] (2630:2630:2630) (2697:2697:2697))
        (PORT d[7] (1492:1492:1492) (1382:1382:1382))
        (PORT d[8] (2167:2167:2167) (2028:2028:2028))
        (PORT d[9] (2284:2284:2284) (2217:2217:2217))
        (PORT d[10] (2697:2697:2697) (2784:2784:2784))
        (PORT d[11] (1610:1610:1610) (1520:1520:1520))
        (PORT d[12] (2272:2272:2272) (2197:2197:2197))
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (PORT stall (2384:2384:2384) (2431:2431:2431))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2579:2579:2579) (2476:2476:2476))
        (PORT datab (1210:1210:1210) (1136:1136:1136))
        (PORT datac (1359:1359:1359) (1369:1369:1369))
        (PORT datad (1585:1585:1585) (1544:1544:1544))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5175:5175:5175) (5441:5441:5441))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5027:5027:5027) (4914:4914:4914))
        (PORT d[1] (4197:4197:4197) (4355:4355:4355))
        (PORT d[2] (4046:4046:4046) (4158:4158:4158))
        (PORT d[3] (4191:4191:4191) (4240:4240:4240))
        (PORT d[4] (4140:4140:4140) (4128:4128:4128))
        (PORT d[5] (5470:5470:5470) (5198:5198:5198))
        (PORT d[6] (9724:9724:9724) (9777:9777:9777))
        (PORT d[7] (4797:4797:4797) (4924:4924:4924))
        (PORT d[8] (6101:6101:6101) (5774:5774:5774))
        (PORT d[9] (4299:4299:4299) (4194:4194:4194))
        (PORT d[10] (2928:2928:2928) (2983:2983:2983))
        (PORT d[11] (4110:4110:4110) (4221:4221:4221))
        (PORT d[12] (4381:4381:4381) (4306:4306:4306))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2906:2906:2906) (2811:2811:2811))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4411:4411:4411) (4317:4317:4317))
        (PORT d[1] (5108:5108:5108) (4972:4972:4972))
        (PORT d[2] (3343:3343:3343) (3288:3288:3288))
        (PORT d[3] (4741:4741:4741) (4869:4869:4869))
        (PORT d[4] (4419:4419:4419) (4417:4417:4417))
        (PORT d[5] (5593:5593:5593) (5269:5269:5269))
        (PORT d[6] (3052:3052:3052) (3019:3019:3019))
        (PORT d[7] (4221:4221:4221) (4281:4281:4281))
        (PORT d[8] (5219:5219:5219) (4972:4972:4972))
        (PORT d[9] (4708:4708:4708) (4676:4676:4676))
        (PORT d[10] (5549:5549:5549) (5313:5313:5313))
        (PORT d[11] (3830:3830:3830) (3686:3686:3686))
        (PORT d[12] (4257:4257:4257) (4274:4274:4274))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (PORT stall (2898:2898:2898) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5406:5406:5406) (5783:5783:5783))
        (PORT clk (2259:2259:2259) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7063:7063:7063) (6745:6745:6745))
        (PORT d[1] (2642:2642:2642) (2728:2728:2728))
        (PORT d[2] (3495:3495:3495) (3517:3517:3517))
        (PORT d[3] (2662:2662:2662) (2639:2639:2639))
        (PORT d[4] (2980:2980:2980) (3021:3021:3021))
        (PORT d[5] (6312:6312:6312) (6077:6077:6077))
        (PORT d[6] (6756:6756:6756) (6463:6463:6463))
        (PORT d[7] (2553:2553:2553) (2579:2579:2579))
        (PORT d[8] (7827:7827:7827) (7680:7680:7680))
        (PORT d[9] (6482:6482:6482) (6489:6489:6489))
        (PORT d[10] (6449:6449:6449) (6241:6241:6241))
        (PORT d[11] (2088:2088:2088) (2076:2076:2076))
        (PORT d[12] (2342:2342:2342) (2300:2300:2300))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2282:2282:2282) (2206:2206:2206))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4738:4738:4738) (4662:4662:4662))
        (PORT d[1] (3711:3711:3711) (3529:3529:3529))
        (PORT d[2] (4426:4426:4426) (4208:4208:4208))
        (PORT d[3] (1983:1983:1983) (1953:1953:1953))
        (PORT d[4] (2530:2530:2530) (2390:2390:2390))
        (PORT d[5] (2119:2119:2119) (1998:1998:1998))
        (PORT d[6] (3057:3057:3057) (3139:3139:3139))
        (PORT d[7] (2194:2194:2194) (2114:2114:2114))
        (PORT d[8] (2872:2872:2872) (2888:2888:2888))
        (PORT d[9] (2735:2735:2735) (2569:2569:2569))
        (PORT d[10] (3077:3077:3077) (3182:3182:3182))
        (PORT d[11] (4082:4082:4082) (3887:3887:3887))
        (PORT d[12] (3909:3909:3909) (3918:3918:3918))
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (PORT stall (2107:2107:2107) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (2120:2120:2120))
        (PORT datab (1400:1400:1400) (1398:1398:1398))
        (PORT datac (1189:1189:1189) (1108:1108:1108))
        (PORT datad (1588:1588:1588) (1548:1548:1548))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1570:1570:1570) (1524:1524:1524))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7288:7288:7288) (7675:7675:7675))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6512:6512:6512) (6268:6268:6268))
        (PORT d[1] (2173:2173:2173) (2209:2209:2209))
        (PORT d[2] (3113:3113:3113) (3117:3117:3117))
        (PORT d[3] (6334:6334:6334) (6269:6269:6269))
        (PORT d[4] (4850:4850:4850) (4849:4849:4849))
        (PORT d[5] (8620:8620:8620) (8403:8403:8403))
        (PORT d[6] (7462:7462:7462) (7364:7364:7364))
        (PORT d[7] (4357:4357:4357) (4372:4372:4372))
        (PORT d[8] (4357:4357:4357) (4306:4306:4306))
        (PORT d[9] (9147:9147:9147) (8984:8984:8984))
        (PORT d[10] (5763:5763:5763) (5798:5798:5798))
        (PORT d[11] (6258:6258:6258) (6254:6254:6254))
        (PORT d[12] (8017:8017:8017) (7876:7876:7876))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2580:2580:2580) (2473:2473:2473))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2253:2253:2253))
        (PORT d[1] (4515:4515:4515) (4408:4408:4408))
        (PORT d[2] (5887:5887:5887) (5836:5836:5836))
        (PORT d[3] (2113:2113:2113) (2101:2101:2101))
        (PORT d[4] (4201:4201:4201) (4089:4089:4089))
        (PORT d[5] (3836:3836:3836) (3735:3735:3735))
        (PORT d[6] (6265:6265:6265) (6284:6284:6284))
        (PORT d[7] (4343:4343:4343) (4381:4381:4381))
        (PORT d[8] (3399:3399:3399) (3489:3489:3489))
        (PORT d[9] (4120:4120:4120) (4083:4083:4083))
        (PORT d[10] (4419:4419:4419) (4513:4513:4513))
        (PORT d[11] (3516:3516:3516) (3428:3428:3428))
        (PORT d[12] (3498:3498:3498) (3495:3495:3495))
        (PORT clk (2280:2280:2280) (2309:2309:2309))
        (PORT stall (2218:2218:2218) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5760:5760:5760) (6113:6113:6113))
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6103:6103:6103) (5832:5832:5832))
        (PORT d[1] (4841:4841:4841) (4925:4925:4925))
        (PORT d[2] (5324:5324:5324) (5361:5361:5361))
        (PORT d[3] (3784:3784:3784) (3808:3808:3808))
        (PORT d[4] (2619:2619:2619) (2662:2662:2662))
        (PORT d[5] (5667:5667:5667) (5455:5455:5455))
        (PORT d[6] (5812:5812:5812) (5545:5545:5545))
        (PORT d[7] (4415:4415:4415) (4476:4476:4476))
        (PORT d[8] (7226:7226:7226) (7102:7102:7102))
        (PORT d[9] (9092:9092:9092) (8537:8537:8537))
        (PORT d[10] (3171:3171:3171) (3055:3055:3055))
        (PORT d[11] (3921:3921:3921) (3942:3942:3942))
        (PORT d[12] (6477:6477:6477) (6392:6392:6392))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2403:2403:2403))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3663:3663:3663) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3773:3773:3773) (3729:3729:3729))
        (PORT d[1] (4023:4023:4023) (3849:3849:3849))
        (PORT d[2] (3680:3680:3680) (3475:3475:3475))
        (PORT d[3] (2067:2067:2067) (2060:2060:2060))
        (PORT d[4] (3915:3915:3915) (3844:3844:3844))
        (PORT d[5] (3272:3272:3272) (3069:3069:3069))
        (PORT d[6] (3315:3315:3315) (3376:3376:3376))
        (PORT d[7] (3122:3122:3122) (3110:3110:3110))
        (PORT d[8] (3091:3091:3091) (3053:3053:3053))
        (PORT d[9] (3603:3603:3603) (3400:3400:3400))
        (PORT d[10] (2985:2985:2985) (3075:3075:3075))
        (PORT d[11] (3380:3380:3380) (3200:3200:3200))
        (PORT d[12] (3258:3258:3258) (3285:3285:3285))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (PORT stall (3104:3104:3104) (3148:3148:3148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1217:1217:1217))
        (PORT datab (2454:2454:2454) (2396:2396:2396))
        (PORT datac (1137:1137:1137) (1159:1159:1159))
        (PORT datad (1780:1780:1780) (1762:1762:1762))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5709:5709:5709) (6053:6053:6053))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6767:6767:6767) (6475:6475:6475))
        (PORT d[1] (2971:2971:2971) (3045:3045:3045))
        (PORT d[2] (3462:3462:3462) (3485:3485:3485))
        (PORT d[3] (2337:2337:2337) (2328:2328:2328))
        (PORT d[4] (2914:2914:2914) (2948:2948:2948))
        (PORT d[5] (6595:6595:6595) (6339:6339:6339))
        (PORT d[6] (6402:6402:6402) (6120:6120:6120))
        (PORT d[7] (2218:2218:2218) (2267:2267:2267))
        (PORT d[8] (7877:7877:7877) (7727:7727:7727))
        (PORT d[9] (9769:9769:9769) (9188:9188:9188))
        (PORT d[10] (6430:6430:6430) (6221:6221:6221))
        (PORT d[11] (2403:2403:2403) (2384:2384:2384))
        (PORT d[12] (2351:2351:2351) (2310:2310:2310))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2198:2198:2198))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4428:4428:4428) (4363:4363:4363))
        (PORT d[1] (3702:3702:3702) (3521:3521:3521))
        (PORT d[2] (4416:4416:4416) (4197:4197:4197))
        (PORT d[3] (2015:2015:2015) (1979:1979:1979))
        (PORT d[4] (2538:2538:2538) (2399:2399:2399))
        (PORT d[5] (2646:2646:2646) (2474:2474:2474))
        (PORT d[6] (3823:3823:3823) (3950:3950:3950))
        (PORT d[7] (2166:2166:2166) (2091:2091:2091))
        (PORT d[8] (2872:2872:2872) (2889:2889:2889))
        (PORT d[9] (2122:2122:2122) (1994:1994:1994))
        (PORT d[10] (3118:3118:3118) (3223:3223:3223))
        (PORT d[11] (4074:4074:4074) (3879:3879:3879))
        (PORT d[12] (2605:2605:2605) (2538:2538:2538))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
        (PORT stall (2064:2064:2064) (2101:2101:2101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5731:5731:5731) (6093:6093:6093))
        (PORT clk (2264:2264:2264) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4789:4789:4789) (4554:4554:4554))
        (PORT d[1] (3495:3495:3495) (3631:3631:3631))
        (PORT d[2] (4455:4455:4455) (4473:4473:4473))
        (PORT d[3] (3715:3715:3715) (3712:3712:3712))
        (PORT d[4] (3290:3290:3290) (3351:3351:3351))
        (PORT d[5] (4079:4079:4079) (3921:3921:3921))
        (PORT d[6] (5998:5998:5998) (5863:5863:5863))
        (PORT d[7] (3050:3050:3050) (3145:3145:3145))
        (PORT d[8] (5278:5278:5278) (5052:5052:5052))
        (PORT d[9] (7003:7003:7003) (6553:6553:6553))
        (PORT d[10] (4136:4136:4136) (3995:3995:3995))
        (PORT d[11] (3231:3231:3231) (3249:3249:3249))
        (PORT d[12] (4936:4936:4936) (4910:4910:4910))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2597:2597:2597) (2494:2494:2494))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2763:2763:2763))
        (PORT d[1] (4115:4115:4115) (3953:3953:3953))
        (PORT d[2] (4340:4340:4340) (4114:4114:4114))
        (PORT d[3] (3670:3670:3670) (3757:3757:3757))
        (PORT d[4] (4138:4138:4138) (4044:4044:4044))
        (PORT d[5] (5806:5806:5806) (5556:5556:5556))
        (PORT d[6] (3916:3916:3916) (3703:3703:3703))
        (PORT d[7] (2946:2946:2946) (2878:2878:2878))
        (PORT d[8] (3219:3219:3219) (3251:3251:3251))
        (PORT d[9] (4402:4402:4402) (4194:4194:4194))
        (PORT d[10] (3311:3311:3311) (3400:3400:3400))
        (PORT d[11] (4003:4003:4003) (3782:3782:3782))
        (PORT d[12] (3336:3336:3336) (3296:3296:3296))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (PORT stall (3266:3266:3266) (3244:3244:3244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1434:1434:1434))
        (PORT datab (1649:1649:1649) (1615:1615:1615))
        (PORT datac (1358:1358:1358) (1367:1367:1367))
        (PORT datad (1589:1589:1589) (1548:1548:1548))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~318)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1656:1656:1656) (1585:1585:1585))
        (PORT datab (1615:1615:1615) (1560:1560:1560))
        (PORT datac (1336:1336:1336) (1212:1212:1212))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1003:1003:1003))
        (PORT datab (1047:1047:1047) (1039:1039:1039))
        (PORT datac (1098:1098:1098) (977:977:977))
        (PORT datad (1720:1720:1720) (1621:1621:1621))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~238)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (285:285:285) (355:355:355))
        (PORT datac (1257:1257:1257) (1187:1187:1187))
        (PORT datad (677:677:677) (646:646:646))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6038:6038:6038) (6373:6373:6373))
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6141:6141:6141) (5876:5876:5876))
        (PORT d[1] (3555:3555:3555) (3594:3594:3594))
        (PORT d[2] (3646:3646:3646) (3722:3722:3722))
        (PORT d[3] (3811:3811:3811) (3843:3843:3843))
        (PORT d[4] (3762:3762:3762) (3864:3864:3864))
        (PORT d[5] (8073:8073:8073) (7952:7952:7952))
        (PORT d[6] (8249:8249:8249) (8197:8197:8197))
        (PORT d[7] (3469:3469:3469) (3596:3596:3596))
        (PORT d[8] (7193:7193:7193) (7038:7038:7038))
        (PORT d[9] (6642:6642:6642) (6590:6590:6590))
        (PORT d[10] (3351:3351:3351) (3438:3438:3438))
        (PORT d[11] (3934:3934:3934) (3993:3993:3993))
        (PORT d[12] (5448:5448:5448) (5422:5422:5422))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3083:3083:3083) (3033:3033:3033))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5490:5490:5490) (5320:5320:5320))
        (PORT d[1] (5355:5355:5355) (5157:5157:5157))
        (PORT d[2] (3825:3825:3825) (3816:3816:3816))
        (PORT d[3] (3417:3417:3417) (3398:3398:3398))
        (PORT d[4] (3873:3873:3873) (3763:3763:3763))
        (PORT d[5] (3901:3901:3901) (3802:3802:3802))
        (PORT d[6] (4622:4622:4622) (4660:4660:4660))
        (PORT d[7] (4337:4337:4337) (4430:4430:4430))
        (PORT d[8] (5711:5711:5711) (5567:5567:5567))
        (PORT d[9] (4190:4190:4190) (4084:4084:4084))
        (PORT d[10] (5610:5610:5610) (5395:5395:5395))
        (PORT d[11] (6373:6373:6373) (6200:6200:6200))
        (PORT d[12] (3821:3821:3821) (3822:3822:3822))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT stall (2943:2943:2943) (2936:2936:2936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a391.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3426:3426:3426) (3451:3451:3451))
        (PORT datab (1632:1632:1632) (1579:1579:1579))
        (PORT datac (1762:1762:1762) (1748:1748:1748))
        (PORT datad (731:731:731) (735:735:735))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1082:1082:1082) (1090:1090:1090))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (957:957:957))
        (PORT datab (1113:1113:1113) (1118:1118:1118))
        (PORT datad (680:680:680) (649:649:649))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[46\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (4787:4787:4787) (5072:5072:5072))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[46\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (603:603:603) (671:671:671))
        (PORT clrn (4581:4581:4581) (4332:4332:4332))
        (PORT sload (836:836:836) (907:907:907))
        (PORT ena (1303:1303:1303) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector41\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (341:341:341))
        (PORT datab (736:736:736) (710:710:710))
        (PORT datad (929:929:929) (874:874:874))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4384:4384:4384) (4562:4562:4562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~7)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT asdata (5478:5478:5478) (5745:5745:5745))
        (PORT ena (1342:1342:1342) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5022:5022:5022) (5354:5354:5354))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6919:6919:6919) (6564:6564:6564))
        (PORT d[1] (5162:5162:5162) (5186:5186:5186))
        (PORT d[2] (3504:3504:3504) (3539:3539:3539))
        (PORT d[3] (3727:3727:3727) (3740:3740:3740))
        (PORT d[4] (4361:4361:4361) (4351:4351:4351))
        (PORT d[5] (6296:6296:6296) (6102:6102:6102))
        (PORT d[6] (6217:6217:6217) (5991:5991:5991))
        (PORT d[7] (4838:4838:4838) (4919:4919:4919))
        (PORT d[8] (4429:4429:4429) (4245:4245:4245))
        (PORT d[9] (4641:4641:4641) (4395:4395:4395))
        (PORT d[10] (5303:5303:5303) (5198:5198:5198))
        (PORT d[11] (3222:3222:3222) (3254:3254:3254))
        (PORT d[12] (5911:5911:5911) (5850:5850:5850))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2461:2461:2461) (2436:2436:2436))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (2868:2868:2868))
        (PORT d[1] (5177:5177:5177) (5051:5051:5051))
        (PORT d[2] (5637:5637:5637) (5408:5408:5408))
        (PORT d[3] (5464:5464:5464) (5549:5549:5549))
        (PORT d[4] (5685:5685:5685) (5426:5426:5426))
        (PORT d[5] (4396:4396:4396) (4419:4419:4419))
        (PORT d[6] (2966:2966:2966) (3025:3025:3025))
        (PORT d[7] (2504:2504:2504) (2496:2496:2496))
        (PORT d[8] (2233:2233:2233) (2250:2250:2250))
        (PORT d[9] (3584:3584:3584) (3510:3510:3510))
        (PORT d[10] (2488:2488:2488) (2513:2513:2513))
        (PORT d[11] (6335:6335:6335) (5955:5955:5955))
        (PORT d[12] (3666:3666:3666) (3630:3630:3630))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (PORT stall (3417:3417:3417) (3369:3369:3369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5448:5448:5448) (5819:5819:5819))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6938:6938:6938) (6649:6649:6649))
        (PORT d[1] (2732:2732:2732) (2725:2725:2725))
        (PORT d[2] (2893:2893:2893) (2932:2932:2932))
        (PORT d[3] (3837:3837:3837) (3893:3893:3893))
        (PORT d[4] (5159:5159:5159) (5217:5217:5217))
        (PORT d[5] (8445:8445:8445) (8306:8306:8306))
        (PORT d[6] (8800:8800:8800) (8692:8692:8692))
        (PORT d[7] (2666:2666:2666) (2742:2742:2742))
        (PORT d[8] (2802:2802:2802) (2804:2804:2804))
        (PORT d[9] (6031:6031:6031) (5987:5987:5987))
        (PORT d[10] (4466:4466:4466) (4450:4450:4450))
        (PORT d[11] (3342:3342:3342) (3417:3417:3417))
        (PORT d[12] (7711:7711:7711) (7616:7616:7616))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2627:2627:2627))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6853:6853:6853) (6623:6623:6623))
        (PORT d[1] (4341:4341:4341) (4177:4177:4177))
        (PORT d[2] (4710:4710:4710) (4614:4614:4614))
        (PORT d[3] (2851:2851:2851) (2871:2871:2871))
        (PORT d[4] (2805:2805:2805) (2703:2703:2703))
        (PORT d[5] (3555:3555:3555) (3360:3360:3360))
        (PORT d[6] (3290:3290:3290) (3329:3329:3329))
        (PORT d[7] (3275:3275:3275) (3333:3333:3333))
        (PORT d[8] (3630:3630:3630) (3531:3531:3531))
        (PORT d[9] (2052:2052:2052) (2001:2001:2001))
        (PORT d[10] (2904:2904:2904) (2961:2961:2961))
        (PORT d[11] (4365:4365:4365) (4074:4074:4074))
        (PORT d[12] (3014:3014:3014) (2956:2956:2956))
        (PORT clk (2237:2237:2237) (2264:2264:2264))
        (PORT stall (2483:2483:2483) (2498:2498:2498))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~248)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1224:1224:1224))
        (PORT datab (2970:2970:2970) (2794:2794:2794))
        (PORT datac (1129:1129:1129) (1150:1150:1150))
        (PORT datad (2989:2989:2989) (2722:2722:2722))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5789:5789:5789) (6135:6135:6135))
        (PORT clk (2259:2259:2259) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5107:5107:5107) (4866:4866:4866))
        (PORT d[1] (3544:3544:3544) (3681:3681:3681))
        (PORT d[2] (3934:3934:3934) (4011:4011:4011))
        (PORT d[3] (3388:3388:3388) (3391:3391:3391))
        (PORT d[4] (3561:3561:3561) (3612:3612:3612))
        (PORT d[5] (4269:4269:4269) (4090:4090:4090))
        (PORT d[6] (4494:4494:4494) (4291:4291:4291))
        (PORT d[7] (3058:3058:3058) (3154:3154:3154))
        (PORT d[8] (7491:7491:7491) (7376:7376:7376))
        (PORT d[9] (7289:7289:7289) (6833:6833:6833))
        (PORT d[10] (4457:4457:4457) (4305:4305:4305))
        (PORT d[11] (2956:2956:2956) (3007:3007:3007))
        (PORT d[12] (5233:5233:5233) (5194:5194:5194))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2281:2281:2281))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2773:2773:2773) (2763:2763:2763))
        (PORT d[1] (4082:4082:4082) (3920:3920:3920))
        (PORT d[2] (4658:4658:4658) (4420:4420:4420))
        (PORT d[3] (2102:2102:2102) (2115:2115:2115))
        (PORT d[4] (4505:4505:4505) (4400:4400:4400))
        (PORT d[5] (3401:3401:3401) (3378:3378:3378))
        (PORT d[6] (3454:3454:3454) (3557:3557:3557))
        (PORT d[7] (2930:2930:2930) (2864:2864:2864))
        (PORT d[8] (3520:3520:3520) (3542:3542:3542))
        (PORT d[9] (4125:4125:4125) (3924:3924:3924))
        (PORT d[10] (3650:3650:3650) (3731:3731:3731))
        (PORT d[11] (4356:4356:4356) (4140:4140:4140))
        (PORT d[12] (3650:3650:3650) (3597:3597:3597))
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (PORT stall (3320:3320:3320) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5347:5347:5347) (5666:5666:5666))
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7529:7529:7529) (7142:7142:7142))
        (PORT d[1] (5492:5492:5492) (5508:5508:5508))
        (PORT d[2] (2835:2835:2835) (2867:2867:2867))
        (PORT d[3] (4063:4063:4063) (4067:4067:4067))
        (PORT d[4] (4685:4685:4685) (4663:4663:4663))
        (PORT d[5] (6610:6610:6610) (6403:6403:6403))
        (PORT d[6] (5309:5309:5309) (5155:5155:5155))
        (PORT d[7] (5100:5100:5100) (5168:5168:5168))
        (PORT d[8] (4139:4139:4139) (3970:3970:3970))
        (PORT d[9] (4614:4614:4614) (4356:4356:4356))
        (PORT d[10] (5676:5676:5676) (5564:5564:5564))
        (PORT d[11] (4937:4937:4937) (4873:4873:4873))
        (PORT d[12] (6233:6233:6233) (6160:6160:6160))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2512:2512:2512))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3684:3684:3684))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3183:3183:3183))
        (PORT d[1] (5514:5514:5514) (5378:5378:5378))
        (PORT d[2] (5982:5982:5982) (5742:5742:5742))
        (PORT d[3] (5805:5805:5805) (5878:5878:5878))
        (PORT d[4] (6013:6013:6013) (5744:5744:5744))
        (PORT d[5] (4744:4744:4744) (4698:4698:4698))
        (PORT d[6] (2959:2959:2959) (3018:3018:3018))
        (PORT d[7] (2179:2179:2179) (2187:2187:2187))
        (PORT d[8] (2226:2226:2226) (2247:2247:2247))
        (PORT d[9] (3268:3268:3268) (3211:3211:3211))
        (PORT d[10] (2162:2162:2162) (2187:2187:2187))
        (PORT d[11] (5957:5957:5957) (5603:5603:5603))
        (PORT d[12] (4101:4101:4101) (4076:4076:4076))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (PORT stall (3609:3609:3609) (3583:3583:3583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~246)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1224:1224:1224))
        (PORT datab (1977:1977:1977) (1941:1941:1941))
        (PORT datac (1127:1127:1127) (1149:1149:1149))
        (PORT datad (2054:2054:2054) (2022:2022:2022))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5669:5669:5669) (5972:5972:5972))
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3126:3126:3126) (3023:3023:3023))
        (PORT d[1] (3780:3780:3780) (3903:3903:3903))
        (PORT d[2] (5499:5499:5499) (5480:5480:5480))
        (PORT d[3] (4837:4837:4837) (4876:4876:4876))
        (PORT d[4] (4554:4554:4554) (4573:4573:4573))
        (PORT d[5] (3853:3853:3853) (3718:3718:3718))
        (PORT d[6] (3977:3977:3977) (3816:3816:3816))
        (PORT d[7] (2393:2393:2393) (2374:2374:2374))
        (PORT d[8] (7243:7243:7243) (6956:6956:6956))
        (PORT d[9] (8510:8510:8510) (8046:8046:8046))
        (PORT d[10] (2737:2737:2737) (2678:2678:2678))
        (PORT d[11] (3155:3155:3155) (3151:3151:3151))
        (PORT d[12] (2834:2834:2834) (2793:2793:2793))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2526:2526:2526) (2371:2371:2371))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2429:2429:2429) (2396:2396:2396))
        (PORT d[1] (5441:5441:5441) (5277:5277:5277))
        (PORT d[2] (3706:3706:3706) (3502:3502:3502))
        (PORT d[3] (2553:2553:2553) (2569:2569:2569))
        (PORT d[4] (3026:3026:3026) (2924:2924:2924))
        (PORT d[5] (4134:4134:4134) (4153:4153:4153))
        (PORT d[6] (3717:3717:3717) (3807:3807:3807))
        (PORT d[7] (2426:2426:2426) (2415:2415:2415))
        (PORT d[8] (2409:2409:2409) (2364:2364:2364))
        (PORT d[9] (3698:3698:3698) (3505:3505:3505))
        (PORT d[10] (2912:2912:2912) (2967:2967:2967))
        (PORT d[11] (3359:3359:3359) (3174:3174:3174))
        (PORT d[12] (3478:3478:3478) (3494:3494:3494))
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (PORT stall (3536:3536:3536) (3543:3543:3543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7015:7015:7015) (7303:7303:7303))
        (PORT clk (2266:2266:2266) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6622:6622:6622) (6444:6444:6444))
        (PORT d[1] (6168:6168:6168) (6264:6264:6264))
        (PORT d[2] (3895:3895:3895) (3967:3967:3967))
        (PORT d[3] (5091:5091:5091) (5104:5104:5104))
        (PORT d[4] (3281:3281:3281) (3204:3204:3204))
        (PORT d[5] (7374:7374:7374) (7026:7026:7026))
        (PORT d[6] (4884:4884:4884) (4796:4796:4796))
        (PORT d[7] (3434:3434:3434) (3564:3564:3564))
        (PORT d[8] (2456:2456:2456) (2463:2463:2463))
        (PORT d[9] (2426:2426:2426) (2326:2326:2326))
        (PORT d[10] (4591:4591:4591) (4600:4600:4600))
        (PORT d[11] (4308:4308:4308) (4355:4355:4355))
        (PORT d[12] (5992:5992:5992) (5859:5859:5859))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2545:2545:2545) (2429:2429:2429))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3753:3753:3753))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4000:4000:4000) (3895:3895:3895))
        (PORT d[1] (5474:5474:5474) (5307:5307:5307))
        (PORT d[2] (5020:5020:5020) (4926:4926:4926))
        (PORT d[3] (3754:3754:3754) (3863:3863:3863))
        (PORT d[4] (5017:5017:5017) (4952:4952:4952))
        (PORT d[5] (6019:6019:6019) (5851:5851:5851))
        (PORT d[6] (2790:2790:2790) (2767:2767:2767))
        (PORT d[7] (3847:3847:3847) (3876:3876:3876))
        (PORT d[8] (4633:4633:4633) (4672:4672:4672))
        (PORT d[9] (2707:2707:2707) (2545:2545:2545))
        (PORT d[10] (1760:1760:1760) (1735:1735:1735))
        (PORT d[11] (5460:5460:5460) (5290:5290:5290))
        (PORT d[12] (2144:2144:2144) (2012:2012:2012))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (PORT stall (2956:2956:2956) (2959:2959:2959))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~245)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1224:1224:1224))
        (PORT datab (1701:1701:1701) (1660:1660:1660))
        (PORT datac (1128:1128:1128) (1149:1149:1149))
        (PORT datad (1703:1703:1703) (1684:1684:1684))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5588:5588:5588) (5859:5859:5859))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (4821:4821:4821))
        (PORT d[1] (4754:4754:4754) (4855:4855:4855))
        (PORT d[2] (5747:5747:5747) (5682:5682:5682))
        (PORT d[3] (2960:2960:2960) (2934:2934:2934))
        (PORT d[4] (4307:4307:4307) (4355:4355:4355))
        (PORT d[5] (5525:5525:5525) (5324:5324:5324))
        (PORT d[6] (8688:8688:8688) (8702:8702:8702))
        (PORT d[7] (3680:3680:3680) (3775:3775:3775))
        (PORT d[8] (5701:5701:5701) (5493:5493:5493))
        (PORT d[9] (5106:5106:5106) (4903:4903:4903))
        (PORT d[10] (2605:2605:2605) (2664:2664:2664))
        (PORT d[11] (3028:3028:3028) (3126:3126:3126))
        (PORT d[12] (5156:5156:5156) (5124:5124:5124))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2646:2646:2646) (2602:2602:2602))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3413:3413:3413) (3247:3247:3247))
        (PORT d[1] (5523:5523:5523) (5388:5388:5388))
        (PORT d[2] (3416:3416:3416) (3374:3374:3374))
        (PORT d[3] (4458:4458:4458) (4445:4445:4445))
        (PORT d[4] (4644:4644:4644) (4592:4592:4592))
        (PORT d[5] (4237:4237:4237) (4022:4022:4022))
        (PORT d[6] (2326:2326:2326) (2373:2373:2373))
        (PORT d[7] (3661:3661:3661) (3753:3753:3753))
        (PORT d[8] (2871:2871:2871) (2778:2778:2778))
        (PORT d[9] (3363:3363:3363) (3272:3272:3272))
        (PORT d[10] (3038:3038:3038) (2856:2856:2856))
        (PORT d[11] (2735:2735:2735) (2582:2582:2582))
        (PORT d[12] (4609:4609:4609) (4618:4618:4618))
        (PORT clk (2223:2223:2223) (2253:2253:2253))
        (PORT stall (2393:2393:2393) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5720:5720:5720) (6062:6062:6062))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8519:8519:8519) (8113:8113:8113))
        (PORT d[1] (3630:3630:3630) (3690:3690:3690))
        (PORT d[2] (4125:4125:4125) (4112:4112:4112))
        (PORT d[3] (5076:5076:5076) (5047:5047:5047))
        (PORT d[4] (2170:2170:2170) (2172:2172:2172))
        (PORT d[5] (8188:8188:8188) (7896:7896:7896))
        (PORT d[6] (5712:5712:5712) (5577:5577:5577))
        (PORT d[7] (3776:3776:3776) (3912:3912:3912))
        (PORT d[8] (2993:2993:2993) (2824:2824:2824))
        (PORT d[9] (2487:2487:2487) (2393:2393:2393))
        (PORT d[10] (7048:7048:7048) (6907:6907:6907))
        (PORT d[11] (3628:3628:3628) (3677:3677:3677))
        (PORT d[12] (7810:7810:7810) (7682:7682:7682))
        (PORT clk (2255:2255:2255) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2322:2322:2322) (2221:2221:2221))
        (PORT clk (2255:2255:2255) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4231:4231:4231) (4201:4201:4201))
        (PORT d[1] (4674:4674:4674) (4502:4502:4502))
        (PORT d[2] (7049:7049:7049) (6796:6796:6796))
        (PORT d[3] (3569:3569:3569) (3588:3588:3588))
        (PORT d[4] (3327:3327:3327) (3142:3142:3142))
        (PORT d[5] (4261:4261:4261) (4183:4183:4183))
        (PORT d[6] (4297:4297:4297) (4327:4327:4327))
        (PORT d[7] (2823:2823:2823) (2805:2805:2805))
        (PORT d[8] (3179:3179:3179) (3171:3171:3171))
        (PORT d[9] (2895:2895:2895) (2811:2811:2811))
        (PORT d[10] (2830:2830:2830) (2808:2808:2808))
        (PORT d[11] (7194:7194:7194) (6789:6789:6789))
        (PORT d[12] (2759:2759:2759) (2609:2609:2609))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT stall (3354:3354:3354) (3337:3337:3337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~240)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1215:1215:1215))
        (PORT datab (2137:2137:2137) (2050:2050:2050))
        (PORT datac (1139:1139:1139) (1161:1161:1161))
        (PORT datad (1780:1780:1780) (1647:1647:1647))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5530:5530:5530) (5785:5785:5785))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4661:4661:4661) (4557:4557:4557))
        (PORT d[1] (4174:4174:4174) (4319:4319:4319))
        (PORT d[2] (4295:4295:4295) (4381:4381:4381))
        (PORT d[3] (3547:3547:3547) (3624:3624:3624))
        (PORT d[4] (3496:3496:3496) (3498:3498:3498))
        (PORT d[5] (5087:5087:5087) (4813:4813:4813))
        (PORT d[6] (3572:3572:3572) (3552:3552:3552))
        (PORT d[7] (4437:4437:4437) (4562:4562:4562))
        (PORT d[8] (5472:5472:5472) (5176:5176:5176))
        (PORT d[9] (4217:4217:4217) (4119:4119:4119))
        (PORT d[10] (2373:2373:2373) (2457:2457:2457))
        (PORT d[11] (4803:4803:4803) (4928:4928:4928))
        (PORT d[12] (4050:4050:4050) (3994:3994:3994))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (2931:2931:2931))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4039:4039:4039) (3954:3954:3954))
        (PORT d[1] (4768:4768:4768) (4642:4642:4642))
        (PORT d[2] (2994:2994:2994) (2942:2942:2942))
        (PORT d[3] (4453:4453:4453) (4605:4605:4605))
        (PORT d[4] (5043:5043:5043) (5010:5010:5010))
        (PORT d[5] (5296:5296:5296) (4953:4953:4953))
        (PORT d[6] (2734:2734:2734) (2712:2712:2712))
        (PORT d[7] (4195:4195:4195) (4267:4267:4267))
        (PORT d[8] (4898:4898:4898) (4667:4667:4667))
        (PORT d[9] (4374:4374:4374) (4352:4352:4352))
        (PORT d[10] (4908:4908:4908) (4690:4690:4690))
        (PORT d[11] (5283:5283:5283) (4959:4959:4959))
        (PORT d[12] (4245:4245:4245) (4287:4287:4287))
        (PORT clk (2253:2253:2253) (2280:2280:2280))
        (PORT stall (2951:2951:2951) (2955:2955:2955))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4192:4192:4192) (4479:4479:4479))
        (PORT clk (2237:2237:2237) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6640:6640:6640) (6489:6489:6489))
        (PORT d[1] (6179:6179:6179) (6299:6299:6299))
        (PORT d[2] (5916:5916:5916) (5957:5957:5957))
        (PORT d[3] (4615:4615:4615) (4696:4696:4696))
        (PORT d[4] (4221:4221:4221) (4228:4228:4228))
        (PORT d[5] (7638:7638:7638) (7497:7497:7497))
        (PORT d[6] (6743:6743:6743) (6630:6630:6630))
        (PORT d[7] (5135:5135:5135) (5259:5259:5259))
        (PORT d[8] (6902:6902:6902) (6651:6651:6651))
        (PORT d[9] (5509:5509:5509) (5380:5380:5380))
        (PORT d[10] (3737:3737:3737) (3837:3837:3837))
        (PORT d[11] (5350:5350:5350) (5438:5438:5438))
        (PORT d[12] (6518:6518:6518) (6361:6361:6361))
        (PORT clk (2234:2234:2234) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2738:2738:2738))
        (PORT clk (2234:2234:2234) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3724:3724:3724))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4748:4748:4748) (4672:4672:4672))
        (PORT d[1] (4822:4822:4822) (4701:4701:4701))
        (PORT d[2] (4788:4788:4788) (4729:4729:4729))
        (PORT d[3] (4350:4350:4350) (4410:4410:4410))
        (PORT d[4] (5474:5474:5474) (5485:5485:5485))
        (PORT d[5] (6128:6128:6128) (5990:5990:5990))
        (PORT d[6] (2534:2534:2534) (2539:2539:2539))
        (PORT d[7] (4608:4608:4608) (4656:4656:4656))
        (PORT d[8] (3633:3633:3633) (3691:3691:3691))
        (PORT d[9] (6369:6369:6369) (6313:6313:6313))
        (PORT d[10] (2493:2493:2493) (2516:2516:2516))
        (PORT d[11] (6275:6275:6275) (6025:6025:6025))
        (PORT d[12] (4977:4977:4977) (5045:5045:5045))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (PORT stall (2945:2945:2945) (2944:2944:2944))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~239)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1170:1170:1170) (1194:1194:1194))
        (PORT datab (2379:2379:2379) (2347:2347:2347))
        (PORT datac (2354:2354:2354) (2311:2311:2311))
        (PORT datad (1148:1148:1148) (1172:1172:1172))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~241)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1462:1462:1462))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1045:1045:1045) (1039:1039:1039))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6066:6066:6066) (6414:6414:6414))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5860:5860:5860) (5542:5542:5542))
        (PORT d[1] (4165:4165:4165) (4300:4300:4300))
        (PORT d[2] (3519:3519:3519) (3550:3550:3550))
        (PORT d[3] (4134:4134:4134) (4134:4134:4134))
        (PORT d[4] (4161:4161:4161) (4173:4173:4173))
        (PORT d[5] (5355:5355:5355) (5061:5061:5061))
        (PORT d[6] (7106:7106:7106) (6870:6870:6870))
        (PORT d[7] (3347:3347:3347) (3420:3420:3420))
        (PORT d[8] (5824:5824:5824) (5590:5590:5590))
        (PORT d[9] (8909:8909:8909) (8343:8343:8343))
        (PORT d[10] (6921:6921:6921) (6851:6851:6851))
        (PORT d[11] (4023:4023:4023) (3980:3980:3980))
        (PORT d[12] (5263:5263:5263) (5212:5212:5212))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2685:2685:2685))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2475:2475:2475) (2479:2479:2479))
        (PORT d[1] (4211:4211:4211) (4100:4100:4100))
        (PORT d[2] (5393:5393:5393) (5090:5090:5090))
        (PORT d[3] (3269:3269:3269) (3323:3323:3323))
        (PORT d[4] (3903:3903:3903) (3832:3832:3832))
        (PORT d[5] (5645:5645:5645) (5331:5331:5331))
        (PORT d[6] (4729:4729:4729) (4527:4527:4527))
        (PORT d[7] (3153:3153:3153) (3158:3158:3158))
        (PORT d[8] (2586:2586:2586) (2624:2624:2624))
        (PORT d[9] (4955:4955:4955) (4739:4739:4739))
        (PORT d[10] (3328:3328:3328) (3415:3415:3415))
        (PORT d[11] (4378:4378:4378) (4346:4346:4346))
        (PORT d[12] (3627:3627:3627) (3601:3601:3601))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (PORT stall (3025:3025:3025) (3078:3078:3078))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5055:5055:5055) (5391:5391:5391))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6530:6530:6530) (6185:6185:6185))
        (PORT d[1] (4514:4514:4514) (4563:4563:4563))
        (PORT d[2] (3905:3905:3905) (3926:3926:3926))
        (PORT d[3] (4701:4701:4701) (4723:4723:4723))
        (PORT d[4] (3753:3753:3753) (3770:3770:3770))
        (PORT d[5] (5663:5663:5663) (5491:5491:5491))
        (PORT d[6] (5254:5254:5254) (5069:5069:5069))
        (PORT d[7] (4121:4121:4121) (4220:4220:4220))
        (PORT d[8] (5747:5747:5747) (5440:5440:5440))
        (PORT d[9] (5281:5281:5281) (5022:5022:5022))
        (PORT d[10] (4640:4640:4640) (4542:4542:4542))
        (PORT d[11] (4017:4017:4017) (3999:3999:3999))
        (PORT d[12] (5530:5530:5530) (5477:5477:5477))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2669:2669:2669) (2624:2624:2624))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2482:2482:2482) (2489:2489:2489))
        (PORT d[1] (4502:4502:4502) (4413:4413:4413))
        (PORT d[2] (5641:5641:5641) (5410:5410:5410))
        (PORT d[3] (5116:5116:5116) (5207:5207:5207))
        (PORT d[4] (5038:5038:5038) (4798:4798:4798))
        (PORT d[5] (5809:5809:5809) (5601:5601:5601))
        (PORT d[6] (3342:3342:3342) (3389:3389:3389))
        (PORT d[7] (2833:2833:2833) (2814:2814:2814))
        (PORT d[8] (2939:2939:2939) (2962:2962:2962))
        (PORT d[9] (3340:3340:3340) (3291:3291:3291))
        (PORT d[10] (2195:2195:2195) (2223:2223:2223))
        (PORT d[11] (5679:5679:5679) (5323:5323:5323))
        (PORT d[12] (3131:3131:3131) (3142:3142:3142))
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (PORT stall (3995:3995:3995) (3972:3972:3972))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~242)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1219:1219:1219))
        (PORT datab (2466:2466:2466) (2395:2395:2395))
        (PORT datac (1134:1134:1134) (1156:1156:1156))
        (PORT datad (2079:2079:2079) (2072:2072:2072))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (4471:4471:4471))
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7946:7946:7946) (7755:7755:7755))
        (PORT d[1] (5209:5209:5209) (5342:5342:5342))
        (PORT d[2] (5613:5613:5613) (5614:5614:5614))
        (PORT d[3] (5992:5992:5992) (6040:6040:6040))
        (PORT d[4] (5221:5221:5221) (5257:5257:5257))
        (PORT d[5] (7005:7005:7005) (6866:6866:6866))
        (PORT d[6] (7381:7381:7381) (7234:7234:7234))
        (PORT d[7] (3853:3853:3853) (3992:3992:3992))
        (PORT d[8] (8776:8776:8776) (8453:8453:8453))
        (PORT d[9] (7461:7461:7461) (7257:7257:7257))
        (PORT d[10] (4122:4122:4122) (4235:4235:4235))
        (PORT d[11] (6027:6027:6027) (5955:5955:5955))
        (PORT d[12] (8043:8043:8043) (7899:7899:7899))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2658:2658:2658) (2566:2566:2566))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5251:5251:5251) (5231:5231:5231))
        (PORT d[1] (7426:7426:7426) (7245:7245:7245))
        (PORT d[2] (5799:5799:5799) (5704:5704:5704))
        (PORT d[3] (3383:3383:3383) (3466:3466:3466))
        (PORT d[4] (4816:4816:4816) (4836:4836:4836))
        (PORT d[5] (6472:6472:6472) (6344:6344:6344))
        (PORT d[6] (2498:2498:2498) (2498:2498:2498))
        (PORT d[7] (3897:3897:3897) (3884:3884:3884))
        (PORT d[8] (3365:3365:3365) (3413:3413:3413))
        (PORT d[9] (4633:4633:4633) (4618:4618:4618))
        (PORT d[10] (2132:2132:2132) (2132:2132:2132))
        (PORT d[11] (7260:7260:7260) (6910:6910:6910))
        (PORT d[12] (4246:4246:4246) (4154:4154:4154))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
        (PORT stall (3339:3339:3339) (3325:3325:3325))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5605:5605:5605) (5915:5915:5915))
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5040:5040:5040) (4850:4850:4850))
        (PORT d[1] (3743:3743:3743) (3851:3851:3851))
        (PORT d[2] (5478:5478:5478) (5460:5460:5460))
        (PORT d[3] (4828:4828:4828) (4866:4866:4866))
        (PORT d[4] (4546:4546:4546) (4564:4564:4564))
        (PORT d[5] (3558:3558:3558) (3432:3432:3432))
        (PORT d[6] (3674:3674:3674) (3530:3530:3530))
        (PORT d[7] (2182:2182:2182) (2201:2201:2201))
        (PORT d[8] (6870:6870:6870) (6592:6592:6592))
        (PORT d[9] (8507:8507:8507) (8049:8049:8049))
        (PORT d[10] (5182:5182:5182) (5022:5022:5022))
        (PORT d[11] (2844:2844:2844) (2850:2850:2850))
        (PORT d[12] (3174:3174:3174) (3128:3128:3128))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2754:2754:2754) (2719:2719:2719))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (2055:2055:2055))
        (PORT d[1] (5117:5117:5117) (4962:4962:4962))
        (PORT d[2] (3731:3731:3731) (3532:3532:3532))
        (PORT d[3] (3281:3281:3281) (3321:3321:3321))
        (PORT d[4] (2717:2717:2717) (2631:2631:2631))
        (PORT d[5] (4100:4100:4100) (4119:4119:4119))
        (PORT d[6] (3756:3756:3756) (3854:3854:3854))
        (PORT d[7] (2434:2434:2434) (2425:2425:2425))
        (PORT d[8] (2071:2071:2071) (2043:2043:2043))
        (PORT d[9] (3643:3643:3643) (3433:3433:3433))
        (PORT d[10] (2577:2577:2577) (2648:2648:2648))
        (PORT d[11] (3363:3363:3363) (3170:3170:3170))
        (PORT d[12] (3408:3408:3408) (3422:3422:3422))
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (PORT stall (3240:3240:3240) (3234:3234:3234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~243)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1198:1198:1198) (1215:1215:1215))
        (PORT datab (2396:2396:2396) (2343:2343:2343))
        (PORT datac (1140:1140:1140) (1162:1162:1162))
        (PORT datad (2311:2311:2311) (2203:2203:2203))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~244)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1329:1329:1329) (1266:1266:1266))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~247)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1426:1426:1426) (1425:1425:1425))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5233:5233:5233) (5523:5523:5523))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2359:2359:2359) (2310:2310:2310))
        (PORT d[1] (3401:3401:3401) (3526:3526:3526))
        (PORT d[2] (3969:3969:3969) (4074:4074:4074))
        (PORT d[3] (4859:4859:4859) (4861:4861:4861))
        (PORT d[4] (1857:1857:1857) (1837:1837:1837))
        (PORT d[5] (2589:2589:2589) (2501:2501:2501))
        (PORT d[6] (1998:1998:1998) (1968:1968:1968))
        (PORT d[7] (2369:2369:2369) (2303:2303:2303))
        (PORT d[8] (3434:3434:3434) (3277:3277:3277))
        (PORT d[9] (2401:2401:2401) (2384:2384:2384))
        (PORT d[10] (3608:3608:3608) (3621:3621:3621))
        (PORT d[11] (4029:4029:4029) (4095:4095:4095))
        (PORT d[12] (3281:3281:3281) (3176:3176:3176))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2457:2457:2457))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3332:3332:3332) (3245:3245:3245))
        (PORT d[1] (4313:4313:4313) (4138:4138:4138))
        (PORT d[2] (2857:2857:2857) (2731:2731:2731))
        (PORT d[3] (2361:2361:2361) (2271:2271:2271))
        (PORT d[4] (4354:4354:4354) (4286:4286:4286))
        (PORT d[5] (2131:2131:2131) (1992:1992:1992))
        (PORT d[6] (1737:1737:1737) (1686:1686:1686))
        (PORT d[7] (1799:1799:1799) (1751:1751:1751))
        (PORT d[8] (2252:2252:2252) (2157:2157:2157))
        (PORT d[9] (3252:3252:3252) (3183:3183:3183))
        (PORT d[10] (2577:2577:2577) (2616:2616:2616))
        (PORT d[11] (2982:2982:2982) (2870:2870:2870))
        (PORT d[12] (1955:1955:1955) (1869:1869:1869))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
        (PORT stall (1947:1947:1947) (2049:2049:2049))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5613:5613:5613) (5930:5930:5930))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4362:4362:4362) (4202:4202:4202))
        (PORT d[1] (3746:3746:3746) (3857:3857:3857))
        (PORT d[2] (4790:4790:4790) (4794:4794:4794))
        (PORT d[3] (4197:4197:4197) (4252:4252:4252))
        (PORT d[4] (3899:3899:3899) (3928:3928:3928))
        (PORT d[5] (3529:3529:3529) (3407:3407:3407))
        (PORT d[6] (3460:3460:3460) (3334:3334:3334))
        (PORT d[7] (3473:3473:3473) (3565:3565:3565))
        (PORT d[8] (6592:6592:6592) (6321:6321:6321))
        (PORT d[9] (7829:7829:7829) (7385:7385:7385))
        (PORT d[10] (4535:4535:4535) (4393:4393:4393))
        (PORT d[11] (2546:2546:2546) (2563:2563:2563))
        (PORT d[12] (3923:3923:3923) (3880:3880:3880))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2641:2641:2641) (2531:2531:2531))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2100:2100:2100))
        (PORT d[1] (4399:4399:4399) (4261:4261:4261))
        (PORT d[2] (4346:4346:4346) (4119:4119:4119))
        (PORT d[3] (3187:3187:3187) (3203:3203:3203))
        (PORT d[4] (3367:3367:3367) (3261:3261:3261))
        (PORT d[5] (4396:4396:4396) (4401:4401:4401))
        (PORT d[6] (3742:3742:3742) (3812:3812:3812))
        (PORT d[7] (2271:2271:2271) (2225:2225:2225))
        (PORT d[8] (2478:2478:2478) (2473:2473:2473))
        (PORT d[9] (4258:4258:4258) (4027:4027:4027))
        (PORT d[10] (3580:3580:3580) (3604:3604:3604))
        (PORT d[11] (4256:4256:4256) (4035:4035:4035))
        (PORT d[12] (3355:3355:3355) (3344:3344:3344))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT stall (3464:3464:3464) (3499:3499:3499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~249)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1222:1222:1222))
        (PORT datab (1691:1691:1691) (1649:1649:1649))
        (PORT datac (1131:1131:1131) (1153:1153:1153))
        (PORT datad (2825:2825:2825) (2681:2681:2681))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~250)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (732:732:732) (717:717:717))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6102:6102:6102) (6475:6475:6475))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4871:4871:4871) (4626:4626:4626))
        (PORT d[1] (3836:3836:3836) (3875:3875:3875))
        (PORT d[2] (4194:4194:4194) (4232:4232:4232))
        (PORT d[3] (4077:4077:4077) (4074:4074:4074))
        (PORT d[4] (3363:3363:3363) (3441:3441:3441))
        (PORT d[5] (7364:7364:7364) (7239:7239:7239))
        (PORT d[6] (8283:8283:8283) (8270:8270:8270))
        (PORT d[7] (3421:3421:3421) (3531:3531:3531))
        (PORT d[8] (7035:7035:7035) (6843:6843:6843))
        (PORT d[9] (6040:6040:6040) (5990:5990:5990))
        (PORT d[10] (2855:2855:2855) (2896:2896:2896))
        (PORT d[11] (3775:3775:3775) (3899:3899:3899))
        (PORT d[12] (5802:5802:5802) (5781:5781:5781))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2657:2657:2657))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5125:5125:5125) (4933:4933:4933))
        (PORT d[1] (4516:4516:4516) (4412:4412:4412))
        (PORT d[2] (3014:3014:3014) (2969:2969:2969))
        (PORT d[3] (3821:3821:3821) (3824:3824:3824))
        (PORT d[4] (3971:3971:3971) (3924:3924:3924))
        (PORT d[5] (3584:3584:3584) (3537:3537:3537))
        (PORT d[6] (3904:3904:3904) (3934:3934:3934))
        (PORT d[7] (4846:4846:4846) (4997:4997:4997))
        (PORT d[8] (5259:5259:5259) (5187:5187:5187))
        (PORT d[9] (3562:3562:3562) (3561:3561:3561))
        (PORT d[10] (4926:4926:4926) (4720:4720:4720))
        (PORT d[11] (6251:6251:6251) (6028:6028:6028))
        (PORT d[12] (3962:3962:3962) (3913:3913:3913))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
        (PORT stall (3654:3654:3654) (3635:3635:3635))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a390.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (509:509:509) (497:497:497))
        (PORT datab (812:812:812) (835:835:835))
        (PORT datac (714:714:714) (738:738:738))
        (PORT datad (3882:3882:3882) (3769:3769:3769))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5663:5663:5663) (5965:5965:5965))
        (PORT clk (2227:2227:2227) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7836:7836:7836) (7439:7439:7439))
        (PORT d[1] (3252:3252:3252) (3305:3305:3305))
        (PORT d[2] (3211:3211:3211) (3241:3241:3241))
        (PORT d[3] (4453:4453:4453) (4450:4450:4450))
        (PORT d[4] (4987:4987:4987) (4952:4952:4952))
        (PORT d[5] (7490:7490:7490) (7218:7218:7218))
        (PORT d[6] (5994:5994:5994) (5815:5815:5815))
        (PORT d[7] (5436:5436:5436) (5491:5491:5491))
        (PORT d[8] (3789:3789:3789) (3623:3623:3623))
        (PORT d[9] (4019:4019:4019) (3792:3792:3792))
        (PORT d[10] (6005:6005:6005) (5880:5880:5880))
        (PORT d[11] (4404:4404:4404) (4378:4378:4378))
        (PORT d[12] (6567:6567:6567) (6486:6486:6486))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2519:2519:2519) (2327:2327:2327))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3714:3714:3714))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3560:3560:3560))
        (PORT d[1] (5855:5855:5855) (5709:5709:5709))
        (PORT d[2] (6324:6324:6324) (6084:6084:6084))
        (PORT d[3] (2566:2566:2566) (2607:2607:2607))
        (PORT d[4] (6334:6334:6334) (6049:6049:6049))
        (PORT d[5] (5069:5069:5069) (5008:5008:5008))
        (PORT d[6] (3316:3316:3316) (3361:3361:3361))
        (PORT d[7] (2137:2137:2137) (2138:2138:2138))
        (PORT d[8] (2538:2538:2538) (2554:2554:2554))
        (PORT d[9] (3277:3277:3277) (3187:3187:3187))
        (PORT d[10] (1776:1776:1776) (1788:1788:1788))
        (PORT d[11] (6267:6267:6267) (5908:5908:5908))
        (PORT d[12] (4440:4440:4440) (4407:4407:4407))
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (PORT stall (3793:3793:3793) (3753:3753:3753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a358.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5772:5772:5772) (6120:6120:6120))
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6212:6212:6212) (5895:5895:5895))
        (PORT d[1] (4483:4483:4483) (4603:4603:4603))
        (PORT d[2] (3211:3211:3211) (3252:3252:3252))
        (PORT d[3] (3772:3772:3772) (3793:3793:3793))
        (PORT d[4] (4179:4179:4179) (4224:4224:4224))
        (PORT d[5] (6065:6065:6065) (5774:5774:5774))
        (PORT d[6] (6527:6527:6527) (6347:6347:6347))
        (PORT d[7] (3642:3642:3642) (3702:3702:3702))
        (PORT d[8] (8385:8385:8385) (8219:8219:8219))
        (PORT d[9] (8919:8919:8919) (8351:8351:8351))
        (PORT d[10] (5827:5827:5827) (5713:5713:5713))
        (PORT d[11] (4465:4465:4465) (4427:4427:4427))
        (PORT d[12] (6139:6139:6139) (6052:6052:6052))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3502:3502:3502) (3338:3338:3338))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3128:3128:3128) (3113:3113:3113))
        (PORT d[1] (4151:4151:4151) (4038:4038:4038))
        (PORT d[2] (5770:5770:5770) (5473:5473:5473))
        (PORT d[3] (2985:2985:2985) (3058:3058:3058))
        (PORT d[4] (3984:3984:3984) (3930:3930:3930))
        (PORT d[5] (5011:5011:5011) (4726:4726:4726))
        (PORT d[6] (5084:5084:5084) (4891:4891:4891))
        (PORT d[7] (3427:3427:3427) (3423:3423:3423))
        (PORT d[8] (2598:2598:2598) (2630:2630:2630))
        (PORT d[9] (4479:4479:4479) (4305:4305:4305))
        (PORT d[10] (3773:3773:3773) (3841:3841:3841))
        (PORT d[11] (3350:3350:3350) (3295:3295:3295))
        (PORT d[12] (3723:3723:3723) (3733:3733:3733))
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (PORT stall (3056:3056:3056) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a374.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1644:1644:1644))
        (PORT datab (1388:1388:1388) (1389:1389:1389))
        (PORT datac (2915:2915:2915) (2787:2787:2787))
        (PORT datad (3323:3323:3323) (3074:3074:3074))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6639:6639:6639) (6907:6907:6907))
        (PORT clk (2266:2266:2266) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2849:2849:2849) (2763:2763:2763))
        (PORT d[1] (3023:3023:3023) (3122:3122:3122))
        (PORT d[2] (3617:3617:3617) (3571:3571:3571))
        (PORT d[3] (2980:2980:2980) (2942:2942:2942))
        (PORT d[4] (2910:2910:2910) (2941:2941:2941))
        (PORT d[5] (4724:4724:4724) (4546:4546:4546))
        (PORT d[6] (2040:2040:2040) (1997:1997:1997))
        (PORT d[7] (2745:2745:2745) (2724:2724:2724))
        (PORT d[8] (4318:4318:4318) (4107:4107:4107))
        (PORT d[9] (9449:9449:9449) (8963:8963:8963))
        (PORT d[10] (1806:1806:1806) (1787:1787:1787))
        (PORT d[11] (2098:2098:2098) (2084:2084:2084))
        (PORT d[12] (2167:2167:2167) (2139:2139:2139))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1669:1669:1669))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1709:1709:1709) (1663:1663:1663))
        (PORT d[1] (6122:6122:6122) (5937:5937:5937))
        (PORT d[2] (2829:2829:2829) (2666:2666:2666))
        (PORT d[3] (2557:2557:2557) (2579:2579:2579))
        (PORT d[4] (1728:1728:1728) (1677:1677:1677))
        (PORT d[5] (3972:3972:3972) (3928:3928:3928))
        (PORT d[6] (2814:2814:2814) (2806:2806:2806))
        (PORT d[7] (3024:3024:3024) (2986:2986:2986))
        (PORT d[8] (2668:2668:2668) (2600:2600:2600))
        (PORT d[9] (1940:1940:1940) (1857:1857:1857))
        (PORT d[10] (2486:2486:2486) (2501:2501:2501))
        (PORT d[11] (2738:2738:2738) (2592:2592:2592))
        (PORT d[12] (2266:2266:2266) (2170:2170:2170))
        (PORT clk (2265:2265:2265) (2297:2297:2297))
        (PORT stall (2830:2830:2830) (2855:2855:2855))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a350.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5027:5027:5027) (5353:5353:5353))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3863:3863:3863) (3722:3722:3722))
        (PORT d[1] (4064:4064:4064) (4175:4175:4175))
        (PORT d[2] (5082:5082:5082) (5044:5044:5044))
        (PORT d[3] (2959:2959:2959) (2948:2948:2948))
        (PORT d[4] (3648:3648:3648) (3705:3705:3705))
        (PORT d[5] (5128:5128:5128) (4930:4930:4930))
        (PORT d[6] (9249:9249:9249) (9222:9222:9222))
        (PORT d[7] (4675:4675:4675) (4752:4752:4752))
        (PORT d[8] (2833:2833:2833) (2839:2839:2839))
        (PORT d[9] (4770:4770:4770) (4579:4579:4579))
        (PORT d[10] (2667:2667:2667) (2731:2731:2731))
        (PORT d[11] (4173:4173:4173) (4326:4326:4326))
        (PORT d[12] (5103:5103:5103) (5066:5066:5066))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2495:2495:2495) (2379:2379:2379))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3758:3758:3758) (3577:3577:3577))
        (PORT d[1] (4804:4804:4804) (4687:4687:4687))
        (PORT d[2] (3052:3052:3052) (3018:3018:3018))
        (PORT d[3] (3854:3854:3854) (3860:3860:3860))
        (PORT d[4] (4303:4303:4303) (4252:4252:4252))
        (PORT d[5] (3588:3588:3588) (3391:3391:3391))
        (PORT d[6] (2966:2966:2966) (3008:3008:3008))
        (PORT d[7] (3721:3721:3721) (3819:3819:3819))
        (PORT d[8] (4191:4191:4191) (4061:4061:4061))
        (PORT d[9] (4047:4047:4047) (4042:4042:4042))
        (PORT d[10] (3353:3353:3353) (3169:3169:3169))
        (PORT d[11] (3987:3987:3987) (3767:3767:3767))
        (PORT d[12] (3920:3920:3920) (3953:3953:3953))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT stall (2469:2469:2469) (2481:2481:2481))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a334.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1645:1645:1645) (1547:1547:1547))
        (PORT datab (2057:2057:2057) (1996:1996:1996))
        (PORT datac (1616:1616:1616) (1600:1600:1600))
        (PORT datad (1353:1353:1353) (1347:1347:1347))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4253:4253:4253) (4560:4560:4560))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2019:2019:2019))
        (PORT d[1] (4468:4468:4468) (4587:4587:4587))
        (PORT d[2] (5412:5412:5412) (5516:5516:5516))
        (PORT d[3] (4523:4523:4523) (4538:4538:4538))
        (PORT d[4] (4243:4243:4243) (4249:4249:4249))
        (PORT d[5] (4830:4830:4830) (4659:4659:4659))
        (PORT d[6] (2312:2312:2312) (2268:2268:2268))
        (PORT d[7] (6017:6017:6017) (6085:6085:6085))
        (PORT d[8] (3142:3142:3142) (2998:2998:2998))
        (PORT d[9] (2436:2436:2436) (2417:2417:2417))
        (PORT d[10] (3273:3273:3273) (3293:3293:3293))
        (PORT d[11] (3701:3701:3701) (3780:3780:3780))
        (PORT d[12] (2667:2667:2667) (2573:2573:2573))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1606:1606:1606) (1492:1492:1492))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3726:3726:3726))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (2898:2898:2898))
        (PORT d[1] (4718:4718:4718) (4555:4555:4555))
        (PORT d[2] (2496:2496:2496) (2385:2385:2385))
        (PORT d[3] (2667:2667:2667) (2559:2559:2559))
        (PORT d[4] (3636:3636:3636) (3588:3588:3588))
        (PORT d[5] (3442:3442:3442) (3256:3256:3256))
        (PORT d[6] (2818:2818:2818) (2817:2817:2817))
        (PORT d[7] (2107:2107:2107) (2041:2041:2041))
        (PORT d[8] (1974:1974:1974) (1895:1895:1895))
        (PORT d[9] (3291:3291:3291) (3232:3232:3232))
        (PORT d[10] (2305:2305:2305) (2359:2359:2359))
        (PORT d[11] (2655:2655:2655) (2558:2558:2558))
        (PORT d[12] (3843:3843:3843) (3859:3859:3859))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (PORT stall (2345:2345:2345) (2418:2418:2418))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a342.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5336:5336:5336) (5675:5675:5675))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4017:4017:4017) (3870:3870:3870))
        (PORT d[1] (4068:4068:4068) (4167:4167:4167))
        (PORT d[2] (4453:4453:4453) (4468:4468:4468))
        (PORT d[3] (3817:3817:3817) (3884:3884:3884))
        (PORT d[4] (3546:3546:3546) (3597:3597:3597))
        (PORT d[5] (4151:4151:4151) (4012:4012:4012))
        (PORT d[6] (4948:4948:4948) (4778:4778:4778))
        (PORT d[7] (3129:3129:3129) (3227:3227:3227))
        (PORT d[8] (6191:6191:6191) (5929:5929:5929))
        (PORT d[9] (7491:7491:7491) (7053:7053:7053))
        (PORT d[10] (3669:3669:3669) (3573:3573:3573))
        (PORT d[11] (2488:2488:2488) (2505:2505:2505))
        (PORT d[12] (4300:4300:4300) (4242:4242:4242))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3428:3428:3428) (3376:3376:3376))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2583:2583:2583))
        (PORT d[1] (4654:4654:4654) (4493:4493:4493))
        (PORT d[2] (4042:4042:4042) (3835:3835:3835))
        (PORT d[3] (2566:2566:2566) (2601:2601:2601))
        (PORT d[4] (3663:3663:3663) (3543:3543:3543))
        (PORT d[5] (4732:4732:4732) (4739:4739:4739))
        (PORT d[6] (3392:3392:3392) (3464:3464:3464))
        (PORT d[7] (3551:3551:3551) (3426:3426:3426))
        (PORT d[8] (3075:3075:3075) (3036:3036:3036))
        (PORT d[9] (4294:4294:4294) (4059:4059:4059))
        (PORT d[10] (3216:3216:3216) (3250:3250:3250))
        (PORT d[11] (3944:3944:3944) (3741:3741:3741))
        (PORT d[12] (3428:3428:3428) (3426:3426:3426))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (PORT stall (3879:3879:3879) (3903:3903:3903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a326.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1644:1644:1644))
        (PORT datab (1387:1387:1387) (1389:1389:1389))
        (PORT datac (2492:2492:2492) (2381:2381:2381))
        (PORT datad (2284:2284:2284) (2314:2314:2314))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1506:1506:1506) (1465:1465:1465))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1282:1282:1282) (1298:1298:1298))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4539:4539:4539) (4841:4841:4841))
        (PORT clk (2235:2235:2235) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8724:8724:8724) (8117:8117:8117))
        (PORT d[1] (3755:3755:3755) (3883:3883:3883))
        (PORT d[2] (3867:3867:3867) (3917:3917:3917))
        (PORT d[3] (4721:4721:4721) (4733:4733:4733))
        (PORT d[4] (3832:3832:3832) (3895:3895:3895))
        (PORT d[5] (6576:6576:6576) (6400:6400:6400))
        (PORT d[6] (6405:6405:6405) (6160:6160:6160))
        (PORT d[7] (4758:4758:4758) (4849:4849:4849))
        (PORT d[8] (8103:8103:8103) (7966:7966:7966))
        (PORT d[9] (7340:7340:7340) (6858:6858:6858))
        (PORT d[10] (5251:5251:5251) (5146:5146:5146))
        (PORT d[11] (3224:3224:3224) (3264:3264:3264))
        (PORT d[12] (6096:6096:6096) (6017:6017:6017))
        (PORT clk (2232:2232:2232) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3258:3258:3258) (3176:3176:3176))
        (PORT clk (2232:2232:2232) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2928:2928:2928) (2962:2962:2962))
        (PORT d[1] (5129:5129:5129) (5016:5016:5016))
        (PORT d[2] (6673:6673:6673) (6436:6436:6436))
        (PORT d[3] (3345:3345:3345) (3430:3430:3430))
        (PORT d[4] (7192:7192:7192) (6909:6909:6909))
        (PORT d[5] (6243:6243:6243) (6052:6052:6052))
        (PORT d[6] (3580:3580:3580) (3583:3583:3583))
        (PORT d[7] (3222:3222:3222) (3232:3232:3232))
        (PORT d[8] (2892:2892:2892) (2936:2936:2936))
        (PORT d[9] (3602:3602:3602) (3546:3546:3546))
        (PORT d[10] (3327:3327:3327) (3391:3391:3391))
        (PORT d[11] (7514:7514:7514) (7132:7132:7132))
        (PORT d[12] (4411:4411:4411) (4398:4398:4398))
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (PORT stall (4138:4138:4138) (4066:4066:4066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a278.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4153:4153:4153) (4413:4413:4413))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5366:5366:5366) (5264:5264:5264))
        (PORT d[1] (5021:5021:5021) (5146:5146:5146))
        (PORT d[2] (5281:5281:5281) (5359:5359:5359))
        (PORT d[3] (4303:4303:4303) (4380:4380:4380))
        (PORT d[4] (3552:3552:3552) (3566:3566:3566))
        (PORT d[5] (8015:8015:8015) (7862:7862:7862))
        (PORT d[6] (10572:10572:10572) (10554:10554:10554))
        (PORT d[7] (5067:5067:5067) (5203:5203:5203))
        (PORT d[8] (6018:6018:6018) (5805:5805:5805))
        (PORT d[9] (6085:6085:6085) (5918:5918:5918))
        (PORT d[10] (3716:3716:3716) (3819:3819:3819))
        (PORT d[11] (4395:4395:4395) (4508:4508:4508))
        (PORT d[12] (5064:5064:5064) (4990:4990:4990))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (2771:2771:2771))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3995:3995:3995) (3929:3929:3929))
        (PORT d[1] (6196:6196:6196) (6055:6055:6055))
        (PORT d[2] (3804:3804:3804) (3774:3774:3774))
        (PORT d[3] (5071:5071:5071) (5160:5160:5160))
        (PORT d[4] (5135:5135:5135) (5147:5147:5147))
        (PORT d[5] (5849:5849:5849) (5715:5715:5715))
        (PORT d[6] (2885:2885:2885) (2898:2898:2898))
        (PORT d[7] (3854:3854:3854) (3906:3906:3906))
        (PORT d[8] (3996:3996:3996) (4070:4070:4070))
        (PORT d[9] (4381:4381:4381) (4374:4374:4374))
        (PORT d[10] (2830:2830:2830) (2848:2848:2848))
        (PORT d[11] (6552:6552:6552) (6300:6300:6300))
        (PORT d[12] (5511:5511:5511) (5499:5499:5499))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (PORT stall (3323:3323:3323) (3315:3315:3315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a262.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2362:2362:2362) (2358:2358:2358))
        (PORT datab (1388:1388:1388) (1389:1389:1389))
        (PORT datac (1616:1616:1616) (1601:1601:1601))
        (PORT datad (2742:2742:2742) (2786:2786:2786))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5708:5708:5708) (6065:6065:6065))
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7085:7085:7085) (6783:6783:6783))
        (PORT d[1] (2632:2632:2632) (2716:2716:2716))
        (PORT d[2] (3838:3838:3838) (3855:3855:3855))
        (PORT d[3] (2719:2719:2719) (2694:2694:2694))
        (PORT d[4] (3234:3234:3234) (3260:3260:3260))
        (PORT d[5] (2248:2248:2248) (2185:2185:2185))
        (PORT d[6] (1703:1703:1703) (1661:1661:1661))
        (PORT d[7] (2513:2513:2513) (2544:2544:2544))
        (PORT d[8] (2301:2301:2301) (2227:2227:2227))
        (PORT d[9] (6477:6477:6477) (6483:6483:6483))
        (PORT d[10] (2865:2865:2865) (2762:2762:2762))
        (PORT d[11] (2393:2393:2393) (2373:2373:2373))
        (PORT d[12] (1992:1992:1992) (1951:1951:1951))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1998:1998:1998) (1931:1931:1931))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4764:4764:4764) (4688:4688:4688))
        (PORT d[1] (4029:4029:4029) (3836:3836:3836))
        (PORT d[2] (4753:4753:4753) (4515:4515:4515))
        (PORT d[3] (2259:2259:2259) (2203:2203:2203))
        (PORT d[4] (2540:2540:2540) (2400:2400:2400))
        (PORT d[5] (2657:2657:2657) (2481:2481:2481))
        (PORT d[6] (3036:3036:3036) (3122:3122:3122))
        (PORT d[7] (2871:2871:2871) (2765:2765:2765))
        (PORT d[8] (2585:2585:2585) (2614:2614:2614))
        (PORT d[9] (2742:2742:2742) (2578:2578:2578))
        (PORT d[10] (3041:3041:3041) (3136:3136:3136))
        (PORT d[11] (4069:4069:4069) (3875:3875:3875))
        (PORT d[12] (3609:3609:3609) (3631:3631:3631))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (PORT stall (2384:2384:2384) (2447:2447:2447))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a286.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5965:5965:5965) (6263:6263:6263))
        (PORT clk (2215:2215:2215) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5321:5321:5321) (5131:5131:5131))
        (PORT d[1] (3807:3807:3807) (3929:3929:3929))
        (PORT d[2] (5525:5525:5525) (5506:5506:5506))
        (PORT d[3] (5159:5159:5159) (5186:5186:5186))
        (PORT d[4] (2576:2576:2576) (2600:2600:2600))
        (PORT d[5] (4174:4174:4174) (4026:4026:4026))
        (PORT d[6] (3996:3996:3996) (3842:3842:3842))
        (PORT d[7] (2386:2386:2386) (2367:2367:2367))
        (PORT d[8] (7211:7211:7211) (6926:6926:6926))
        (PORT d[9] (8797:8797:8797) (8324:8324:8324))
        (PORT d[10] (5482:5482:5482) (5306:5306:5306))
        (PORT d[11] (3181:3181:3181) (3176:3176:3176))
        (PORT d[12] (2833:2833:2833) (2792:2792:2792))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1858:1858:1858) (1743:1743:1743))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3699:3699:3699))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2405:2405:2405) (2373:2373:2373))
        (PORT d[1] (5456:5456:5456) (5294:5294:5294))
        (PORT d[2] (3034:3034:3034) (2854:2854:2854))
        (PORT d[3] (2219:2219:2219) (2251:2251:2251))
        (PORT d[4] (3014:3014:3014) (2914:2914:2914))
        (PORT d[5] (4484:4484:4484) (4495:4495:4495))
        (PORT d[6] (4083:4083:4083) (4172:4172:4172))
        (PORT d[7] (2379:2379:2379) (2368:2368:2368))
        (PORT d[8] (2384:2384:2384) (2340:2340:2340))
        (PORT d[9] (3104:3104:3104) (2928:2928:2928))
        (PORT d[10] (2919:2919:2919) (2975:2975:2975))
        (PORT d[11] (2777:2777:2777) (2616:2616:2616))
        (PORT d[12] (4037:4037:4037) (4012:4012:4012))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (PORT stall (2787:2787:2787) (2817:2817:2817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a270.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1645:1645:1645))
        (PORT datab (1389:1389:1389) (1391:1391:1391))
        (PORT datac (1369:1369:1369) (1291:1291:1291))
        (PORT datad (2140:2140:2140) (2021:2021:2021))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (811:811:811))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (353:353:353) (334:334:334))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5776:5776:5776) (6133:6133:6133))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7107:7107:7107) (6806:6806:6806))
        (PORT d[1] (2960:2960:2960) (3038:3038:3038))
        (PORT d[2] (3847:3847:3847) (3864:3864:3864))
        (PORT d[3] (2612:2612:2612) (2551:2551:2551))
        (PORT d[4] (3242:3242:3242) (3268:3268:3268))
        (PORT d[5] (2834:2834:2834) (2735:2735:2735))
        (PORT d[6] (7074:7074:7074) (6764:6764:6764))
        (PORT d[7] (2841:2841:2841) (2872:2872:2872))
        (PORT d[8] (7697:7697:7697) (7528:7528:7528))
        (PORT d[9] (6493:6493:6493) (6492:6492:6492))
        (PORT d[10] (1991:1991:1991) (1934:1934:1934))
        (PORT d[11] (2448:2448:2448) (2431:2431:2431))
        (PORT d[12] (2014:2014:2014) (1973:1973:1973))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1644:1644:1644) (1574:1574:1574))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5044:5044:5044) (4951:4951:4951))
        (PORT d[1] (4076:4076:4076) (3883:3883:3883))
        (PORT d[2] (4776:4776:4776) (4551:4551:4551))
        (PORT d[3] (2610:2610:2610) (2537:2537:2537))
        (PORT d[4] (2222:2222:2222) (2095:2095:2095))
        (PORT d[5] (1804:1804:1804) (1692:1692:1692))
        (PORT d[6] (2991:2991:2991) (3069:3069:3069))
        (PORT d[7] (2188:2188:2188) (2078:2078:2078))
        (PORT d[8] (3183:3183:3183) (3178:3178:3178))
        (PORT d[9] (3051:3051:3051) (2872:2872:2872))
        (PORT d[10] (3066:3066:3066) (3155:3155:3155))
        (PORT d[11] (4394:4394:4394) (4185:4185:4185))
        (PORT d[12] (3920:3920:3920) (3929:3929:3929))
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (PORT stall (2109:2109:2109) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a382.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6212:6212:6212) (6595:6595:6595))
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8313:8313:8313) (7812:7812:7812))
        (PORT d[1] (5197:5197:5197) (5319:5319:5319))
        (PORT d[2] (4775:4775:4775) (4761:4761:4761))
        (PORT d[3] (4765:4765:4765) (4776:4776:4776))
        (PORT d[4] (3593:3593:3593) (3647:3647:3647))
        (PORT d[5] (6969:6969:6969) (6798:6798:6798))
        (PORT d[6] (6694:6694:6694) (6537:6537:6537))
        (PORT d[7] (4343:4343:4343) (4393:4393:4393))
        (PORT d[8] (7837:7837:7837) (7718:7718:7718))
        (PORT d[9] (11052:11052:11052) (10316:10316:10316))
        (PORT d[10] (6503:6503:6503) (6398:6398:6398))
        (PORT d[11] (4943:4943:4943) (4950:4950:4950))
        (PORT d[12] (5678:5678:5678) (5678:5678:5678))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2808:2808:2808) (2754:2754:2754))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3684:3684:3684))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3631:3631:3631) (3650:3650:3650))
        (PORT d[1] (5193:5193:5193) (5069:5069:5069))
        (PORT d[2] (8035:8035:8035) (7515:7515:7515))
        (PORT d[3] (2920:2920:2920) (2954:2954:2954))
        (PORT d[4] (4274:4274:4274) (4199:4199:4199))
        (PORT d[5] (3600:3600:3600) (3551:3551:3551))
        (PORT d[6] (5424:5424:5424) (5266:5266:5266))
        (PORT d[7] (2991:2991:2991) (3049:3049:3049))
        (PORT d[8] (2978:2978:2978) (3044:3044:3044))
        (PORT d[9] (5504:5504:5504) (5335:5335:5335))
        (PORT d[10] (4360:4360:4360) (4421:4421:4421))
        (PORT d[11] (3335:3335:3335) (3284:3284:3284))
        (PORT d[12] (3561:3561:3561) (3603:3603:3603))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (PORT stall (3253:3253:3253) (3249:3249:3249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a366.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1644:1644:1644))
        (PORT datab (1179:1179:1179) (1085:1085:1085))
        (PORT datac (2363:2363:2363) (2343:2343:2343))
        (PORT datad (1354:1354:1354) (1348:1348:1348))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1462:1462:1462))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5420:5420:5420) (5770:5770:5770))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8618:8618:8618) (8247:8247:8247))
        (PORT d[1] (3379:3379:3379) (3349:3349:3349))
        (PORT d[2] (3198:3198:3198) (3224:3224:3224))
        (PORT d[3] (4514:4514:4514) (4553:4553:4553))
        (PORT d[4] (3953:3953:3953) (3993:3993:3993))
        (PORT d[5] (8022:8022:8022) (7808:7808:7808))
        (PORT d[6] (9441:9441:9441) (9314:9314:9314))
        (PORT d[7] (2666:2666:2666) (2735:2735:2735))
        (PORT d[8] (7785:7785:7785) (7632:7632:7632))
        (PORT d[9] (6675:6675:6675) (6606:6606:6606))
        (PORT d[10] (5128:5128:5128) (5089:5089:5089))
        (PORT d[11] (2250:2250:2250) (2300:2300:2300))
        (PORT d[12] (8016:8016:8016) (7909:7909:7909))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2573:2573:2573))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2005:2005:2005) (1941:1941:1941))
        (PORT d[1] (2321:2321:2321) (2125:2125:2125))
        (PORT d[2] (5370:5370:5370) (5252:5252:5252))
        (PORT d[3] (1451:1451:1451) (1430:1430:1430))
        (PORT d[4] (2409:2409:2409) (2295:2295:2295))
        (PORT d[5] (2934:2934:2934) (2764:2764:2764))
        (PORT d[6] (4509:4509:4509) (4603:4603:4603))
        (PORT d[7] (3245:3245:3245) (3309:3309:3309))
        (PORT d[8] (3337:3337:3337) (3384:3384:3384))
        (PORT d[9] (2345:2345:2345) (2286:2286:2286))
        (PORT d[10] (3604:3604:3604) (3639:3639:3639))
        (PORT d[11] (2881:2881:2881) (2772:2772:2772))
        (PORT d[12] (2373:2373:2373) (2344:2344:2344))
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (PORT stall (1951:1951:1951) (2033:2033:2033))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6607:6607:6607) (7013:7013:7013))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9582:9582:9582) (9031:9031:9031))
        (PORT d[1] (6857:6857:6857) (6937:6937:6937))
        (PORT d[2] (2800:2800:2800) (2809:2809:2809))
        (PORT d[3] (5787:5787:5787) (5778:5778:5778))
        (PORT d[4] (4239:4239:4239) (4271:4271:4271))
        (PORT d[5] (7948:7948:7948) (7748:7748:7748))
        (PORT d[6] (6841:6841:6841) (6772:6772:6772))
        (PORT d[7] (3988:3988:3988) (4016:4016:4016))
        (PORT d[8] (8839:8839:8839) (8681:8681:8681))
        (PORT d[9] (12848:12848:12848) (12007:12007:12007))
        (PORT d[10] (7792:7792:7792) (7641:7641:7641))
        (PORT d[11] (6656:6656:6656) (6644:6644:6644))
        (PORT d[12] (7814:7814:7814) (7697:7697:7697))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2642:2642:2642))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4909:4909:4909) (4882:4882:4882))
        (PORT d[1] (6486:6486:6486) (6311:6311:6311))
        (PORT d[2] (6257:6257:6257) (6183:6183:6183))
        (PORT d[3] (3207:3207:3207) (3209:3209:3209))
        (PORT d[4] (3871:3871:3871) (3773:3773:3773))
        (PORT d[5] (3226:3226:3226) (3146:3146:3146))
        (PORT d[6] (5764:5764:5764) (5835:5835:5835))
        (PORT d[7] (3951:3951:3951) (3986:3986:3986))
        (PORT d[8] (3040:3040:3040) (3110:3110:3110))
        (PORT d[9] (3422:3422:3422) (3403:3403:3403))
        (PORT d[10] (4088:4088:4088) (4192:4192:4192))
        (PORT d[11] (2952:2952:2952) (2873:2873:2873))
        (PORT d[12] (3519:3519:3519) (3524:3524:3524))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (PORT stall (2582:2582:2582) (2604:2604:2604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1865:1865:1865) (1680:1680:1680))
        (PORT datab (2450:2450:2450) (2409:2409:2409))
        (PORT datac (774:774:774) (800:800:800))
        (PORT datad (681:681:681) (681:681:681))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5170:5170:5170) (5533:5533:5533))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6872:6872:6872) (6606:6606:6606))
        (PORT d[1] (4257:4257:4257) (4289:4289:4289))
        (PORT d[2] (4592:4592:4592) (4636:4636:4636))
        (PORT d[3] (5004:5004:5004) (4961:4961:4961))
        (PORT d[4] (4731:4731:4731) (4800:4800:4800))
        (PORT d[5] (8706:8706:8706) (8572:8572:8572))
        (PORT d[6] (8962:8962:8962) (8891:8891:8891))
        (PORT d[7] (3471:3471:3471) (3600:3600:3600))
        (PORT d[8] (2860:2860:2860) (2890:2890:2890))
        (PORT d[9] (7299:7299:7299) (7228:7228:7228))
        (PORT d[10] (4106:4106:4106) (4175:4175:4175))
        (PORT d[11] (4598:4598:4598) (4639:4639:4639))
        (PORT d[12] (6722:6722:6722) (6639:6639:6639))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2352:2352:2352) (2303:2303:2303))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6565:6565:6565) (6374:6374:6374))
        (PORT d[1] (4165:4165:4165) (4045:4045:4045))
        (PORT d[2] (4488:4488:4488) (4460:4460:4460))
        (PORT d[3] (4049:4049:4049) (4000:4000:4000))
        (PORT d[4] (3183:3183:3183) (3097:3097:3097))
        (PORT d[5] (3619:3619:3619) (3530:3530:3530))
        (PORT d[6] (5295:5295:5295) (5307:5307:5307))
        (PORT d[7] (4416:4416:4416) (4514:4514:4514))
        (PORT d[8] (3743:3743:3743) (3846:3846:3846))
        (PORT d[9] (3845:3845:3845) (3740:3740:3740))
        (PORT d[10] (6247:6247:6247) (6011:6011:6011))
        (PORT d[11] (7383:7383:7383) (7182:7182:7182))
        (PORT d[12] (3100:3100:3100) (3094:3094:3094))
        (PORT clk (2229:2229:2229) (2259:2259:2259))
        (PORT stall (2508:2508:2508) (2519:2519:2519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6114:6114:6114) (6480:6480:6480))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7924:7924:7924) (7565:7565:7565))
        (PORT d[1] (2609:2609:2609) (2685:2685:2685))
        (PORT d[2] (3539:3539:3539) (3567:3567:3567))
        (PORT d[3] (5736:5736:5736) (5703:5703:5703))
        (PORT d[4] (3318:3318:3318) (3383:3383:3383))
        (PORT d[5] (7338:7338:7338) (7143:7143:7143))
        (PORT d[6] (7429:7429:7429) (7332:7332:7332))
        (PORT d[7] (2335:2335:2335) (2387:2387:2387))
        (PORT d[8] (10090:10090:10090) (9874:9874:9874))
        (PORT d[9] (6683:6683:6683) (6641:6641:6641))
        (PORT d[10] (6338:6338:6338) (6227:6227:6227))
        (PORT d[11] (2264:2264:2264) (2303:2303:2303))
        (PORT d[12] (7852:7852:7852) (7722:7722:7722))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2479:2479:2479) (2331:2331:2331))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2043:2043:2043) (2004:2004:2004))
        (PORT d[1] (4078:4078:4078) (3929:3929:3929))
        (PORT d[2] (7836:7836:7836) (7494:7494:7494))
        (PORT d[3] (2749:2749:2749) (2729:2729:2729))
        (PORT d[4] (4667:4667:4667) (4586:4586:4586))
        (PORT d[5] (3613:3613:3613) (3550:3550:3550))
        (PORT d[6] (3854:3854:3854) (3987:3987:3987))
        (PORT d[7] (2884:2884:2884) (2931:2931:2931))
        (PORT d[8] (3209:3209:3209) (3203:3203:3203))
        (PORT d[9] (3418:3418:3418) (3397:3397:3397))
        (PORT d[10] (4011:4011:4011) (4111:4111:4111))
        (PORT d[11] (3005:3005:3005) (2903:2903:2903))
        (PORT d[12] (3643:3643:3643) (3669:3669:3669))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (PORT stall (2345:2345:2345) (2412:2412:2412))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2245:2245:2245) (2254:2254:2254))
        (PORT datab (1400:1400:1400) (1397:1397:1397))
        (PORT datac (1829:1829:1829) (1644:1644:1644))
        (PORT datad (1590:1590:1590) (1550:1550:1550))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~319)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (762:762:762))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (672:672:672) (687:687:687))
        (PORT datad (1120:1120:1120) (1030:1030:1030))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5030:5030:5030) (5384:5384:5384))
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2152:2152:2152))
        (PORT d[1] (2768:2768:2768) (2757:2757:2757))
        (PORT d[2] (2122:2122:2122) (2127:2127:2127))
        (PORT d[3] (2606:2606:2606) (2549:2549:2549))
        (PORT d[4] (3919:3919:3919) (3931:3931:3931))
        (PORT d[5] (3863:3863:3863) (3718:3718:3718))
        (PORT d[6] (1309:1309:1309) (1277:1277:1277))
        (PORT d[7] (3583:3583:3583) (3607:3607:3607))
        (PORT d[8] (1977:1977:1977) (1922:1922:1922))
        (PORT d[9] (2888:2888:2888) (2790:2790:2790))
        (PORT d[10] (1977:1977:1977) (1923:1923:1923))
        (PORT d[11] (3155:3155:3155) (3130:3130:3130))
        (PORT d[12] (2247:2247:2247) (2181:2181:2181))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1529:1529:1529) (1409:1409:1409))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4434:4434:4434) (4232:4232:4232))
        (PORT d[1] (1467:1467:1467) (1348:1348:1348))
        (PORT d[2] (2469:2469:2469) (2320:2320:2320))
        (PORT d[3] (1421:1421:1421) (1387:1387:1387))
        (PORT d[4] (1525:1525:1525) (1412:1412:1412))
        (PORT d[5] (1166:1166:1166) (1071:1071:1071))
        (PORT d[6] (2656:2656:2656) (2718:2718:2718))
        (PORT d[7] (1167:1167:1167) (1073:1073:1073))
        (PORT d[8] (3814:3814:3814) (3798:3798:3798))
        (PORT d[9] (2333:2333:2333) (2266:2266:2266))
        (PORT d[10] (1263:1263:1263) (1165:1165:1165))
        (PORT d[11] (1246:1246:1246) (1167:1167:1167))
        (PORT d[12] (1938:1938:1938) (1879:1879:1879))
        (PORT clk (2281:2281:2281) (2310:2310:2310))
        (PORT stall (2246:2246:2246) (2331:2331:2331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4958:4958:4958) (5264:5264:5264))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5161:5161:5161) (4982:4982:4982))
        (PORT d[1] (5374:5374:5374) (5445:5445:5445))
        (PORT d[2] (6886:6886:6886) (6766:6766:6766))
        (PORT d[3] (2288:2288:2288) (2270:2270:2270))
        (PORT d[4] (5007:5007:5007) (5040:5040:5040))
        (PORT d[5] (2847:2847:2847) (2739:2739:2739))
        (PORT d[6] (9333:9333:9333) (9323:9323:9323))
        (PORT d[7] (3705:3705:3705) (3798:3798:3798))
        (PORT d[8] (5707:5707:5707) (5505:5505:5505))
        (PORT d[9] (5748:5748:5748) (5518:5518:5518))
        (PORT d[10] (3284:3284:3284) (3330:3330:3330))
        (PORT d[11] (3046:3046:3046) (3143:3143:3143))
        (PORT d[12] (3528:3528:3528) (3410:3410:3410))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2705:2705:2705))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3419:3419:3419) (3248:3248:3248))
        (PORT d[1] (3863:3863:3863) (3634:3634:3634))
        (PORT d[2] (4019:4019:4019) (3958:3958:3958))
        (PORT d[3] (3122:3122:3122) (3117:3117:3117))
        (PORT d[4] (3668:3668:3668) (3626:3626:3626))
        (PORT d[5] (2672:2672:2672) (2494:2494:2494))
        (PORT d[6] (2673:2673:2673) (2735:2735:2735))
        (PORT d[7] (4023:4023:4023) (4125:4125:4125))
        (PORT d[8] (3258:3258:3258) (3175:3175:3175))
        (PORT d[9] (2617:2617:2617) (2538:2538:2538))
        (PORT d[10] (2409:2409:2409) (2267:2267:2267))
        (PORT d[11] (2162:2162:2162) (2027:2027:2027))
        (PORT d[12] (2611:2611:2611) (2541:2541:2541))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (PORT stall (2365:2365:2365) (2415:2415:2415))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1554:1554:1554) (1518:1518:1518))
        (PORT datab (404:404:404) (389:389:389))
        (PORT datac (1262:1262:1262) (1248:1248:1248))
        (PORT datad (1306:1306:1306) (1237:1237:1237))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6024:6024:6024) (6354:6354:6354))
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8825:8825:8825) (8397:8397:8397))
        (PORT d[1] (4032:4032:4032) (4093:4093:4093))
        (PORT d[2] (4193:4193:4193) (4193:4193:4193))
        (PORT d[3] (5367:5367:5367) (5328:5328:5328))
        (PORT d[4] (2477:2477:2477) (2469:2469:2469))
        (PORT d[5] (8499:8499:8499) (8200:8200:8200))
        (PORT d[6] (6344:6344:6344) (6196:6196:6196))
        (PORT d[7] (3818:3818:3818) (3960:3960:3960))
        (PORT d[8] (3298:3298:3298) (3121:3121:3121))
        (PORT d[9] (2120:2120:2120) (2035:2035:2035))
        (PORT d[10] (7371:7371:7371) (7220:7220:7220))
        (PORT d[11] (3970:3970:3970) (4013:4013:4013))
        (PORT d[12] (7529:7529:7529) (7408:7408:7408))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1854:1854:1854))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4553:4553:4553) (4510:4510:4510))
        (PORT d[1] (4446:4446:4446) (4294:4294:4294))
        (PORT d[2] (7390:7390:7390) (7123:7123:7123))
        (PORT d[3] (3310:3310:3310) (3349:3349:3349))
        (PORT d[4] (3310:3310:3310) (3109:3109:3109))
        (PORT d[5] (4580:4580:4580) (4500:4500:4500))
        (PORT d[6] (4341:4341:4341) (4369:4369:4369))
        (PORT d[7] (3483:3483:3483) (3446:3446:3446))
        (PORT d[8] (2551:2551:2551) (2580:2580:2580))
        (PORT d[9] (3240:3240:3240) (3146:3146:3146))
        (PORT d[10] (2096:2096:2096) (2077:2077:2077))
        (PORT d[11] (3817:3817:3817) (3561:3561:3561))
        (PORT d[12] (2109:2109:2109) (1984:1984:1984))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (PORT stall (3693:3693:3693) (3682:3682:3682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5842:5842:5842) (6077:6077:6077))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4652:4652:4652) (4546:4546:4546))
        (PORT d[1] (4452:4452:4452) (4582:4582:4582))
        (PORT d[2] (4267:4267:4267) (4351:4351:4351))
        (PORT d[3] (3608:3608:3608) (3680:3680:3680))
        (PORT d[4] (3495:3495:3495) (3499:3499:3499))
        (PORT d[5] (5147:5147:5147) (4881:4881:4881))
        (PORT d[6] (9385:9385:9385) (9430:9430:9430))
        (PORT d[7] (4748:4748:4748) (4853:4853:4853))
        (PORT d[8] (5763:5763:5763) (5446:5446:5446))
        (PORT d[9] (4205:4205:4205) (4095:4095:4095))
        (PORT d[10] (2326:2326:2326) (2411:2411:2411))
        (PORT d[11] (4075:4075:4075) (4173:4173:4173))
        (PORT d[12] (4066:4066:4066) (3998:3998:3998))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2887:2887:2887) (2795:2795:2795))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3333:3333:3333))
        (PORT d[1] (4483:4483:4483) (4376:4376:4376))
        (PORT d[2] (2978:2978:2978) (2926:2926:2926))
        (PORT d[3] (4454:4454:4454) (4606:4606:4606))
        (PORT d[4] (5042:5042:5042) (5008:5008:5008))
        (PORT d[5] (5288:5288:5288) (4944:4944:4944))
        (PORT d[6] (2695:2695:2695) (2662:2662:2662))
        (PORT d[7] (4498:4498:4498) (4555:4555:4555))
        (PORT d[8] (4857:4857:4857) (4625:4625:4625))
        (PORT d[9] (4334:4334:4334) (4312:4312:4312))
        (PORT d[10] (4907:4907:4907) (4689:4689:4689))
        (PORT d[11] (5269:5269:5269) (4944:4944:4944))
        (PORT d[12] (3940:3940:3940) (3993:3993:3993))
        (PORT clk (2255:2255:2255) (2281:2281:2281))
        (PORT stall (2960:2960:2960) (2963:2963:2963))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (779:779:779))
        (PORT datab (809:809:809) (832:832:832))
        (PORT datac (1911:1911:1911) (1844:1844:1844))
        (PORT datad (2361:2361:2361) (2339:2339:2339))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4602:4602:4602) (4925:4925:4925))
        (PORT clk (2291:2291:2291) (2321:2321:2321))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3569:3569:3569) (3450:3450:3450))
        (PORT d[1] (1346:1346:1346) (1314:1314:1314))
        (PORT d[2] (1670:1670:1670) (1630:1630:1630))
        (PORT d[3] (1859:1859:1859) (1783:1783:1783))
        (PORT d[4] (1140:1140:1140) (1135:1135:1135))
        (PORT d[5] (1130:1130:1130) (1127:1127:1127))
        (PORT d[6] (1694:1694:1694) (1669:1669:1669))
        (PORT d[7] (1412:1412:1412) (1398:1398:1398))
        (PORT d[8] (1770:1770:1770) (1738:1738:1738))
        (PORT d[9] (1946:1946:1946) (1896:1896:1896))
        (PORT d[10] (2129:2129:2129) (2116:2116:2116))
        (PORT d[11] (1767:1767:1767) (1724:1724:1724))
        (PORT d[12] (1329:1329:1329) (1311:1311:1311))
        (PORT clk (2288:2288:2288) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1249:1249:1249) (1142:1142:1142))
        (PORT clk (2288:2288:2288) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3776:3776:3776))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2322:2322:2322))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (451:451:451) (452:452:452))
        (PORT d[1] (1115:1115:1115) (1082:1082:1082))
        (PORT d[2] (1513:1513:1513) (1384:1384:1384))
        (PORT d[3] (1033:1033:1033) (996:996:996))
        (PORT d[4] (1395:1395:1395) (1343:1343:1343))
        (PORT d[5] (3156:3156:3156) (2996:2996:2996))
        (PORT d[6] (1161:1161:1161) (1148:1148:1148))
        (PORT d[7] (1081:1081:1081) (1049:1049:1049))
        (PORT d[8] (1048:1048:1048) (1018:1018:1018))
        (PORT d[9] (1313:1313:1313) (1250:1250:1250))
        (PORT d[10] (2880:2880:2880) (2916:2916:2916))
        (PORT d[11] (1381:1381:1381) (1329:1329:1329))
        (PORT d[12] (2069:2069:2069) (2001:2001:2001))
        (PORT clk (2290:2290:2290) (2319:2319:2319))
        (PORT stall (1347:1347:1347) (1421:1421:1421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4446:4446:4446) (4676:4676:4676))
        (PORT clk (2248:2248:2248) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5079:5079:5079) (4992:4992:4992))
        (PORT d[1] (4920:4920:4920) (5085:5085:5085))
        (PORT d[2] (4935:4935:4935) (5015:5015:5015))
        (PORT d[3] (4255:4255:4255) (4332:4332:4332))
        (PORT d[4] (3212:3212:3212) (3243:3243:3243))
        (PORT d[5] (8912:8912:8912) (8725:8725:8725))
        (PORT d[6] (10064:10064:10064) (10095:10095:10095))
        (PORT d[7] (4776:4776:4776) (4901:4901:4901))
        (PORT d[8] (6142:6142:6142) (5890:5890:5890))
        (PORT d[9] (5791:5791:5791) (5634:5634:5634))
        (PORT d[10] (3038:3038:3038) (3124:3124:3124))
        (PORT d[11] (4128:4128:4128) (4271:4271:4271))
        (PORT d[12] (4749:4749:4749) (4693:4693:4693))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (2795:2795:2795))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4145:4145:4145) (4095:4095:4095))
        (PORT d[1] (5825:5825:5825) (5691:5691:5691))
        (PORT d[2] (3694:3694:3694) (3653:3653:3653))
        (PORT d[3] (4756:4756:4756) (4858:4858:4858))
        (PORT d[4] (5071:5071:5071) (5069:5069:5069))
        (PORT d[5] (5841:5841:5841) (5740:5740:5740))
        (PORT d[6] (2935:2935:2935) (2949:2949:2949))
        (PORT d[7] (3863:3863:3863) (3911:3911:3911))
        (PORT d[8] (4056:4056:4056) (4125:4125:4125))
        (PORT d[9] (5016:5016:5016) (4991:4991:4991))
        (PORT d[10] (2904:2904:2904) (2946:2946:2946))
        (PORT d[11] (6201:6201:6201) (5963:5963:5963))
        (PORT d[12] (5190:5190:5190) (5193:5193:5193))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (PORT stall (3281:3281:3281) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (774:774:774))
        (PORT datab (811:811:811) (834:834:834))
        (PORT datac (1190:1190:1190) (1106:1106:1106))
        (PORT datad (2934:2934:2934) (2883:2883:2883))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5461:5461:5461) (5806:5806:5806))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6535:6535:6535) (6278:6278:6278))
        (PORT d[1] (4270:4270:4270) (4304:4304:4304))
        (PORT d[2] (4275:4275:4275) (4325:4325:4325))
        (PORT d[3] (4455:4455:4455) (4460:4460:4460))
        (PORT d[4] (4422:4422:4422) (4508:4508:4508))
        (PORT d[5] (8400:8400:8400) (8285:8285:8285))
        (PORT d[6] (8915:8915:8915) (8849:8849:8849))
        (PORT d[7] (3734:3734:3734) (3822:3822:3822))
        (PORT d[8] (3156:3156:3156) (3167:3167:3167))
        (PORT d[9] (6976:6976:6976) (6913:6913:6913))
        (PORT d[10] (4366:4366:4366) (4426:4426:4426))
        (PORT d[11] (4301:4301:4301) (4352:4352:4352))
        (PORT d[12] (6392:6392:6392) (6317:6317:6317))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3081:3081:3081) (3029:3029:3029))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3660:3660:3660) (3688:3688:3688))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6534:6534:6534) (6337:6337:6337))
        (PORT d[1] (5630:5630:5630) (5412:5412:5412))
        (PORT d[2] (4156:4156:4156) (4139:4139:4139))
        (PORT d[3] (3730:3730:3730) (3688:3688:3688))
        (PORT d[4] (3215:3215:3215) (3133:3133:3133))
        (PORT d[5] (3258:3258:3258) (3183:3183:3183))
        (PORT d[6] (5243:5243:5243) (5259:5259:5259))
        (PORT d[7] (4386:4386:4386) (4477:4477:4477))
        (PORT d[8] (3727:3727:3727) (3833:3833:3833))
        (PORT d[9] (3547:3547:3547) (3458:3458:3458))
        (PORT d[10] (5925:5925:5925) (5702:5702:5702))
        (PORT d[11] (7105:7105:7105) (6913:6913:6913))
        (PORT d[12] (3122:3122:3122) (3122:3122:3122))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
        (PORT stall (2547:2547:2547) (2554:2554:2554))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6384:6384:6384) (6732:6732:6732))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4906:4906:4906) (4667:4667:4667))
        (PORT d[1] (3551:3551:3551) (3612:3612:3612))
        (PORT d[2] (4447:4447:4447) (4469:4469:4469))
        (PORT d[3] (4044:4044:4044) (4027:4027:4027))
        (PORT d[4] (3411:3411:3411) (3490:3490:3490))
        (PORT d[5] (7641:7641:7641) (7489:7489:7489))
        (PORT d[6] (8743:8743:8743) (8680:8680:8680))
        (PORT d[7] (3412:3412:3412) (3517:3517:3517))
        (PORT d[8] (6758:6758:6758) (6588:6588:6588))
        (PORT d[9] (6140:6140:6140) (6029:6029:6029))
        (PORT d[10] (2567:2567:2567) (2609:2609:2609))
        (PORT d[11] (3950:3950:3950) (4011:4011:4011))
        (PORT d[12] (5811:5811:5811) (5795:5795:5795))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2823:2823:2823))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4809:4809:4809) (4636:4636:4636))
        (PORT d[1] (4517:4517:4517) (4410:4410:4410))
        (PORT d[2] (3043:3043:3043) (3002:3002:3002))
        (PORT d[3] (3461:3461:3461) (3468:3468:3468))
        (PORT d[4] (3973:3973:3973) (3922:3922:3922))
        (PORT d[5] (3560:3560:3560) (3511:3511:3511))
        (PORT d[6] (3273:3273:3273) (3336:3336:3336))
        (PORT d[7] (4844:4844:4844) (4995:4995:4995))
        (PORT d[8] (5294:5294:5294) (5225:5225:5225))
        (PORT d[9] (3890:3890:3890) (3878:3878:3878))
        (PORT d[10] (4623:4623:4623) (4429:4429:4429))
        (PORT d[11] (6575:6575:6575) (6338:6338:6338))
        (PORT d[12] (3658:3658:3658) (3614:3614:3614))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (PORT stall (3347:3347:3347) (3314:3314:3314))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (774:774:774))
        (PORT datab (2229:2229:2229) (2230:2230:2230))
        (PORT datac (775:775:775) (801:801:801))
        (PORT datad (2353:2353:2353) (2324:2324:2324))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (762:762:762))
        (PORT datab (703:703:703) (715:715:715))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6453:6453:6453) (6801:6801:6801))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8276:8276:8276) (7910:7910:7910))
        (PORT d[1] (2674:2674:2674) (2752:2752:2752))
        (PORT d[2] (4528:4528:4528) (4502:4502:4502))
        (PORT d[3] (6066:6066:6066) (6022:6022:6022))
        (PORT d[4] (3585:3585:3585) (3640:3640:3640))
        (PORT d[5] (7672:7672:7672) (7473:7473:7473))
        (PORT d[6] (7828:7828:7828) (7721:7721:7721))
        (PORT d[7] (2670:2670:2670) (2744:2744:2744))
        (PORT d[8] (7504:7504:7504) (7367:7367:7367))
        (PORT d[9] (6475:6475:6475) (6456:6456:6456))
        (PORT d[10] (5439:5439:5439) (5386:5386:5386))
        (PORT d[11] (2810:2810:2810) (2822:2822:2822))
        (PORT d[12] (5144:5144:5144) (5128:5128:5128))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2047:2047:2047) (1959:1959:1959))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1724:1724:1724) (1701:1701:1701))
        (PORT d[1] (2579:2579:2579) (2372:2372:2372))
        (PORT d[2] (5398:5398:5398) (5281:5281:5281))
        (PORT d[3] (1714:1714:1714) (1672:1672:1672))
        (PORT d[4] (2757:2757:2757) (2640:2640:2640))
        (PORT d[5] (2473:2473:2473) (2357:2357:2357))
        (PORT d[6] (4155:4155:4155) (4255:4255:4255))
        (PORT d[7] (3234:3234:3234) (3271:3271:3271))
        (PORT d[8] (2907:2907:2907) (2936:2936:2936))
        (PORT d[9] (2355:2355:2355) (2294:2294:2294))
        (PORT d[10] (3915:3915:3915) (3941:3941:3941))
        (PORT d[11] (2592:2592:2592) (2499:2499:2499))
        (PORT d[12] (2661:2661:2661) (2616:2616:2616))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (PORT stall (1974:1974:1974) (2059:2059:2059))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4996:4996:4996) (5336:5336:5336))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6588:6588:6588) (6243:6243:6243))
        (PORT d[1] (4832:4832:4832) (4864:4864:4864))
        (PORT d[2] (3200:3200:3200) (3249:3249:3249))
        (PORT d[3] (3398:3398:3398) (3419:3419:3419))
        (PORT d[4] (4092:4092:4092) (4099:4099:4099))
        (PORT d[5] (5990:5990:5990) (5811:5811:5811))
        (PORT d[6] (5876:5876:5876) (5670:5670:5670))
        (PORT d[7] (4521:4521:4521) (4611:4611:4611))
        (PORT d[8] (6049:6049:6049) (5721:5721:5721))
        (PORT d[9] (5259:5259:5259) (4998:4998:4998))
        (PORT d[10] (4982:4982:4982) (4880:4880:4880))
        (PORT d[11] (3178:3178:3178) (3193:3193:3193))
        (PORT d[12] (5571:5571:5571) (5517:5517:5517))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3003:3003:3003))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2544:2544:2544) (2553:2553:2553))
        (PORT d[1] (4864:4864:4864) (4762:4762:4762))
        (PORT d[2] (5633:5633:5633) (5402:5402:5402))
        (PORT d[3] (5116:5116:5116) (5208:5208:5208))
        (PORT d[4] (5358:5358:5358) (5113:5113:5113))
        (PORT d[5] (4607:4607:4607) (4525:4525:4525))
        (PORT d[6] (3302:3302:3302) (3350:3350:3350))
        (PORT d[7] (2827:2827:2827) (2807:2807:2807))
        (PORT d[8] (3264:3264:3264) (3272:3272:3272))
        (PORT d[9] (3324:3324:3324) (3271:3271:3271))
        (PORT d[10] (2184:2184:2184) (2214:2214:2214))
        (PORT d[11] (6010:6010:6010) (5646:5646:5646))
        (PORT d[12] (3372:3372:3372) (3347:3347:3347))
        (PORT clk (2226:2226:2226) (2254:2254:2254))
        (PORT stall (3727:3727:3727) (3694:3694:3694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (780:780:780))
        (PORT datab (808:808:808) (830:830:830))
        (PORT datac (1346:1346:1346) (1306:1306:1306))
        (PORT datad (2048:2048:2048) (2040:2040:2040))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5256:5256:5256) (5546:5546:5546))
        (PORT clk (2283:2283:2283) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1108:1108:1108))
        (PORT d[1] (1668:1668:1668) (1625:1625:1625))
        (PORT d[2] (4340:4340:4340) (4425:4425:4425))
        (PORT d[3] (1665:1665:1665) (1621:1621:1621))
        (PORT d[4] (1506:1506:1506) (1498:1498:1498))
        (PORT d[5] (2978:2978:2978) (2881:2881:2881))
        (PORT d[6] (1981:1981:1981) (1934:1934:1934))
        (PORT d[7] (2017:2017:2017) (1969:1969:1969))
        (PORT d[8] (1783:1783:1783) (1737:1737:1737))
        (PORT d[9] (1761:1761:1761) (1740:1740:1740))
        (PORT d[10] (4234:4234:4234) (4222:4222:4222))
        (PORT d[11] (1699:1699:1699) (1651:1651:1651))
        (PORT d[12] (3854:3854:3854) (3720:3720:3720))
        (PORT clk (2280:2280:2280) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1312:1312:1312) (1215:1215:1215))
        (PORT clk (2280:2280:2280) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2315:2315:2315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3770:3770:3770))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2316:2316:2316))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2316:2316:2316))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3959:3959:3959) (3844:3844:3844))
        (PORT d[1] (1094:1094:1094) (1054:1054:1054))
        (PORT d[2] (1543:1543:1543) (1449:1449:1449))
        (PORT d[3] (2811:2811:2811) (2646:2646:2646))
        (PORT d[4] (1061:1061:1061) (1024:1024:1024))
        (PORT d[5] (2847:2847:2847) (2702:2702:2702))
        (PORT d[6] (1110:1110:1110) (1086:1086:1086))
        (PORT d[7] (1133:1133:1133) (1105:1105:1105))
        (PORT d[8] (2345:2345:2345) (2263:2263:2263))
        (PORT d[9] (3260:3260:3260) (3206:3206:3206))
        (PORT d[10] (2599:2599:2599) (2648:2648:2648))
        (PORT d[11] (2287:2287:2287) (2190:2190:2190))
        (PORT d[12] (1689:1689:1689) (1631:1631:1631))
        (PORT clk (2282:2282:2282) (2313:2313:2313))
        (PORT stall (1970:1970:1970) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4248:4248:4248) (4547:4547:4547))
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5985:5985:5985) (5836:5836:5836))
        (PORT d[1] (5558:5558:5558) (5688:5688:5688))
        (PORT d[2] (3614:3614:3614) (3695:3695:3695))
        (PORT d[3] (4189:4189:4189) (4265:4265:4265))
        (PORT d[4] (2959:2959:2959) (2889:2889:2889))
        (PORT d[5] (6797:6797:6797) (6477:6477:6477))
        (PORT d[6] (3611:3611:3611) (3568:3568:3568))
        (PORT d[7] (4488:4488:4488) (4600:4600:4600))
        (PORT d[8] (6617:6617:6617) (6363:6363:6363))
        (PORT d[9] (3378:3378:3378) (3236:3236:3236))
        (PORT d[10] (3662:3662:3662) (3701:3701:3701))
        (PORT d[11] (5292:5292:5292) (5343:5343:5343))
        (PORT d[12] (5345:5345:5345) (5229:5229:5229))
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2363:2363:2363) (2298:2298:2298))
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5347:5347:5347) (5216:5216:5216))
        (PORT d[1] (4781:4781:4781) (4629:4629:4629))
        (PORT d[2] (4357:4357:4357) (4280:4280:4280))
        (PORT d[3] (3787:3787:3787) (3902:3902:3902))
        (PORT d[4] (4357:4357:4357) (4301:4301:4301))
        (PORT d[5] (5390:5390:5390) (5234:5234:5234))
        (PORT d[6] (4036:4036:4036) (3966:3966:3966))
        (PORT d[7] (3235:3235:3235) (3287:3287:3287))
        (PORT d[8] (3704:3704:3704) (3784:3784:3784))
        (PORT d[9] (4281:4281:4281) (4209:4209:4209))
        (PORT d[10] (2437:2437:2437) (2411:2411:2411))
        (PORT d[11] (4787:4787:4787) (4639:4639:4639))
        (PORT d[12] (3333:3333:3333) (3269:3269:3269))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT stall (2804:2804:2804) (2835:2835:2835))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (780:780:780))
        (PORT datab (1549:1549:1549) (1464:1464:1464))
        (PORT datac (2395:2395:2395) (2367:2367:2367))
        (PORT datad (746:746:746) (754:754:754))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (462:462:462) (457:457:457))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1216:1216:1216))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (669:669:669) (683:683:683))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (765:765:765) (747:747:747))
        (PORT datac (1148:1148:1148) (1160:1160:1160))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5754:5754:5754) (6115:6115:6115))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5105:5105:5105) (4860:4860:4860))
        (PORT d[1] (3789:3789:3789) (3905:3905:3905))
        (PORT d[2] (4156:4156:4156) (4187:4187:4187))
        (PORT d[3] (3405:3405:3405) (3412:3412:3412))
        (PORT d[4] (3201:3201:3201) (3257:3257:3257))
        (PORT d[5] (4362:4362:4362) (4188:4188:4188))
        (PORT d[6] (6288:6288:6288) (6129:6129:6129))
        (PORT d[7] (3330:3330:3330) (3386:3386:3386))
        (PORT d[8] (7475:7475:7475) (7353:7353:7353))
        (PORT d[9] (8130:8130:8130) (7604:7604:7604))
        (PORT d[10] (4466:4466:4466) (4305:4305:4305))
        (PORT d[11] (3221:3221:3221) (3243:3243:3243))
        (PORT d[12] (4832:4832:4832) (4795:4795:4795))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3441:3441:3441) (3383:3383:3383))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2437:2437:2437) (2431:2431:2431))
        (PORT d[1] (4276:4276:4276) (4085:4085:4085))
        (PORT d[2] (4629:4629:4629) (4387:4387:4387))
        (PORT d[3] (3649:3649:3649) (3739:3739:3739))
        (PORT d[4] (4121:4121:4121) (4026:4026:4026))
        (PORT d[5] (5451:5451:5451) (5213:5213:5213))
        (PORT d[6] (4264:4264:4264) (4032:4032:4032))
        (PORT d[7] (2584:2584:2584) (2505:2505:2505))
        (PORT d[8] (2868:2868:2868) (2913:2913:2913))
        (PORT d[9] (4427:4427:4427) (4212:4212:4212))
        (PORT d[10] (3311:3311:3311) (3398:3398:3398))
        (PORT d[11] (4386:4386:4386) (4168:4168:4168))
        (PORT d[12] (3217:3217:3217) (3158:3158:3158))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (PORT stall (3196:3196:3196) (3192:3192:3192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a310.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4788:4788:4788) (5074:5074:5074))
        (PORT clk (2224:2224:2224) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10329:10329:10329) (9657:9657:9657))
        (PORT d[1] (4741:4741:4741) (4839:4839:4839))
        (PORT d[2] (4174:4174:4174) (4205:4205:4205))
        (PORT d[3] (5738:5738:5738) (5733:5733:5733))
        (PORT d[4] (3877:3877:3877) (3951:3951:3951))
        (PORT d[5] (6832:6832:6832) (6630:6630:6630))
        (PORT d[6] (7657:7657:7657) (7362:7362:7362))
        (PORT d[7] (5995:5995:5995) (6031:6031:6031))
        (PORT d[8] (9122:9122:9122) (8965:8965:8965))
        (PORT d[9] (8812:8812:8812) (8261:8261:8261))
        (PORT d[10] (4458:4458:4458) (4591:4591:4591))
        (PORT d[11] (4155:4155:4155) (4176:4176:4176))
        (PORT d[12] (7080:7080:7080) (6967:6967:6967))
        (PORT clk (2221:2221:2221) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2457:2457:2457) (2414:2414:2414))
        (PORT clk (2221:2221:2221) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3919:3919:3919) (3934:3934:3934))
        (PORT d[1] (6122:6122:6122) (5977:5977:5977))
        (PORT d[2] (7630:7630:7630) (7363:7363:7363))
        (PORT d[3] (3510:3510:3510) (3539:3539:3539))
        (PORT d[4] (6278:6278:6278) (6032:6032:6032))
        (PORT d[5] (7174:7174:7174) (6948:6948:6948))
        (PORT d[6] (3570:3570:3570) (3582:3582:3582))
        (PORT d[7] (2489:2489:2489) (2507:2507:2507))
        (PORT d[8] (2888:2888:2888) (2910:2910:2910))
        (PORT d[9] (3649:3649:3649) (3600:3600:3600))
        (PORT d[10] (2948:2948:2948) (3020:3020:3020))
        (PORT d[11] (7554:7554:7554) (7152:7152:7152))
        (PORT d[12] (4725:4725:4725) (4707:4707:4707))
        (PORT clk (2223:2223:2223) (2249:2249:2249))
        (PORT stall (3818:3818:3818) (3752:3752:3752))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a318.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (781:781:781))
        (PORT datab (2693:2693:2693) (2572:2572:2572))
        (PORT datac (771:771:771) (797:797:797))
        (PORT datad (2349:2349:2349) (2311:2311:2311))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6303:6303:6303) (6592:6592:6592))
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2743:2743:2743))
        (PORT d[1] (2982:2982:2982) (3062:3062:3062))
        (PORT d[2] (3273:3273:3273) (3228:3228:3228))
        (PORT d[3] (5149:5149:5149) (5173:5173:5173))
        (PORT d[4] (2570:2570:2570) (2612:2612:2612))
        (PORT d[5] (4167:4167:4167) (4019:4019:4019))
        (PORT d[6] (4308:4308:4308) (4141:4141:4141))
        (PORT d[7] (2357:2357:2357) (2343:2343:2343))
        (PORT d[8] (7556:7556:7556) (7252:7252:7252))
        (PORT d[9] (8854:8854:8854) (8384:8384:8384))
        (PORT d[10] (2425:2425:2425) (2379:2379:2379))
        (PORT d[11] (2106:2106:2106) (2093:2093:2093))
        (PORT d[12] (2495:2495:2495) (2465:2465:2465))
        (PORT clk (2242:2242:2242) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2194:2194:2194) (2043:2043:2043))
        (PORT clk (2242:2242:2242) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2716:2716:2716) (2666:2666:2666))
        (PORT d[1] (5766:5766:5766) (5592:5592:5592))
        (PORT d[2] (2833:2833:2833) (2661:2661:2661))
        (PORT d[3] (2184:2184:2184) (2199:2199:2199))
        (PORT d[4] (2381:2381:2381) (2307:2307:2307))
        (PORT d[5] (3357:3357:3357) (3328:3328:3328))
        (PORT d[6] (2708:2708:2708) (2538:2538:2538))
        (PORT d[7] (2376:2376:2376) (2362:2362:2362))
        (PORT d[8] (2101:2101:2101) (2075:2075:2075))
        (PORT d[9] (4005:4005:4005) (3794:3794:3794))
        (PORT d[10] (2826:2826:2826) (2823:2823:2823))
        (PORT d[11] (2718:2718:2718) (2568:2568:2568))
        (PORT d[12] (3758:3758:3758) (3760:3760:3760))
        (PORT clk (2244:2244:2244) (2274:2274:2274))
        (PORT stall (2893:2893:2893) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a302.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4519:4519:4519) (4818:4818:4818))
        (PORT clk (2202:2202:2202) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9975:9975:9975) (9305:9305:9305))
        (PORT d[1] (4418:4418:4418) (4527:4527:4527))
        (PORT d[2] (3827:3827:3827) (3865:3865:3865))
        (PORT d[3] (5402:5402:5402) (5401:5401:5401))
        (PORT d[4] (3884:3884:3884) (3949:3949:3949))
        (PORT d[5] (6584:6584:6584) (6412:6412:6412))
        (PORT d[6] (7882:7882:7882) (7560:7560:7560))
        (PORT d[7] (5690:5690:5690) (5745:5745:5745))
        (PORT d[8] (8786:8786:8786) (8636:8636:8636))
        (PORT d[9] (8484:8484:8484) (7944:7944:7944))
        (PORT d[10] (5887:5887:5887) (5756:5756:5756))
        (PORT d[11] (3843:3843:3843) (3874:3874:3874))
        (PORT d[12] (6755:6755:6755) (6656:6656:6656))
        (PORT clk (2199:2199:2199) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2483:2483:2483) (2472:2472:2472))
        (PORT clk (2199:2199:2199) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3687:3687:3687))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3589:3589:3589) (3611:3611:3611))
        (PORT d[1] (5804:5804:5804) (5675:5675:5675))
        (PORT d[2] (7337:7337:7337) (7084:7084:7084))
        (PORT d[3] (2981:2981:2981) (3047:3047:3047))
        (PORT d[4] (6154:6154:6154) (5881:5881:5881))
        (PORT d[5] (6262:6262:6262) (6082:6082:6082))
        (PORT d[6] (3150:3150:3150) (3136:3136:3136))
        (PORT d[7] (2507:2507:2507) (2528:2528:2528))
        (PORT d[8] (2866:2866:2866) (2886:2886:2886))
        (PORT d[9] (3613:3613:3613) (3562:3562:3562))
        (PORT d[10] (3016:3016:3016) (3085:3085:3085))
        (PORT d[11] (7518:7518:7518) (7112:7112:7112))
        (PORT d[12] (3866:3866:3866) (3893:3893:3893))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT stall (3794:3794:3794) (3730:3730:3730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a294.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1489:1489:1489) (1505:1505:1505))
        (PORT datab (1379:1379:1379) (1364:1364:1364))
        (PORT datac (1406:1406:1406) (1417:1417:1417))
        (PORT datad (2135:2135:2135) (2145:2145:2145))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1261:1261:1261) (1180:1180:1180))
        (PORT datac (1149:1149:1149) (1161:1161:1161))
        (PORT datad (1444:1444:1444) (1335:1335:1335))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (939:939:939))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (728:728:728) (717:717:717))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (922:922:922))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1148:1148:1148) (1160:1160:1160))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (736:736:736))
        (PORT datab (1146:1146:1146) (1131:1131:1131))
        (PORT datad (1066:1066:1066) (1081:1081:1081))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[45\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (4789:4789:4789) (5074:5074:5074))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[45\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (605:605:605) (674:674:674))
        (PORT clrn (4581:4581:4581) (4332:4332:4332))
        (PORT sload (836:836:836) (907:907:907))
        (PORT ena (1303:1303:1303) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector42\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (349:349:349))
        (PORT datab (690:690:690) (669:669:669))
        (PORT datad (932:932:932) (878:878:878))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4384:4384:4384) (4562:4562:4562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1014:1014:1014) (991:991:991))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datac (1225:1225:1225) (1180:1180:1180))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~6feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4105:4105:4105) (4370:4370:4370))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~6)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4814:4814:4814) (5041:5041:5041))
        (PORT clk (2291:2291:2291) (2320:2320:2320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1066:1066:1066) (1067:1067:1067))
        (PORT d[1] (1333:1333:1333) (1296:1296:1296))
        (PORT d[2] (1080:1080:1080) (1073:1073:1073))
        (PORT d[3] (1625:1625:1625) (1566:1566:1566))
        (PORT d[4] (1135:1135:1135) (1134:1134:1134))
        (PORT d[5] (2628:2628:2628) (2564:2564:2564))
        (PORT d[6] (1355:1355:1355) (1330:1330:1330))
        (PORT d[7] (1103:1103:1103) (1105:1105:1105))
        (PORT d[8] (1413:1413:1413) (1385:1385:1385))
        (PORT d[9] (1965:1965:1965) (1918:1918:1918))
        (PORT d[10] (1155:1155:1155) (1150:1150:1150))
        (PORT d[11] (1686:1686:1686) (1641:1641:1641))
        (PORT d[12] (1365:1365:1365) (1330:1330:1330))
        (PORT clk (2288:2288:2288) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1545:1545:1545) (1411:1411:1411))
        (PORT clk (2288:2288:2288) (2316:2316:2316))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3746:3746:3746) (3775:3775:3775))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2292:2292:2292) (2321:2321:2321))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (801:801:801) (786:786:786))
        (PORT d[1] (778:778:778) (751:751:751))
        (PORT d[2] (769:769:769) (735:735:735))
        (PORT d[3] (1373:1373:1373) (1317:1317:1317))
        (PORT d[4] (750:750:750) (725:725:725))
        (PORT d[5] (3166:3166:3166) (3009:3009:3009))
        (PORT d[6] (795:795:795) (782:782:782))
        (PORT d[7] (1646:1646:1646) (1569:1569:1569))
        (PORT d[8] (1726:1726:1726) (1677:1677:1677))
        (PORT d[9] (728:728:728) (701:701:701))
        (PORT d[10] (731:731:731) (707:707:707))
        (PORT d[11] (1959:1959:1959) (1881:1881:1881))
        (PORT d[12] (737:737:737) (714:714:714))
        (PORT clk (2290:2290:2290) (2318:2318:2318))
        (PORT stall (1605:1605:1605) (1691:1691:1691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2318:2318:2318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2319:2319:2319))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4839:4839:4839) (5117:5117:5117))
        (PORT clk (2275:2275:2275) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7621:7621:7621) (7442:7442:7442))
        (PORT d[1] (5219:5219:5219) (5339:5339:5339))
        (PORT d[2] (5914:5914:5914) (5904:5904:5904))
        (PORT d[3] (5653:5653:5653) (5709:5709:5709))
        (PORT d[4] (5143:5143:5143) (5108:5108:5108))
        (PORT d[5] (7287:7287:7287) (7129:7129:7129))
        (PORT d[6] (7050:7050:7050) (6916:6916:6916))
        (PORT d[7] (3802:3802:3802) (3944:3944:3944))
        (PORT d[8] (8449:8449:8449) (8134:8134:8134))
        (PORT d[9] (6536:6536:6536) (6387:6387:6387))
        (PORT d[10] (4332:4332:4332) (4402:4402:4402))
        (PORT d[11] (6046:6046:6046) (5977:5977:5977))
        (PORT d[12] (7215:7215:7215) (7036:7036:7036))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2615:2615:2615))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5707:5707:5707) (5590:5590:5590))
        (PORT d[1] (5844:5844:5844) (5701:5701:5701))
        (PORT d[2] (5780:5780:5780) (5685:5685:5685))
        (PORT d[3] (3352:3352:3352) (3437:3437:3437))
        (PORT d[4] (5132:5132:5132) (5135:5135:5135))
        (PORT d[5] (6786:6786:6786) (6652:6652:6652))
        (PORT d[6] (2134:2134:2134) (2120:2120:2120))
        (PORT d[7] (4227:4227:4227) (4208:4208:4208))
        (PORT d[8] (3666:3666:3666) (3698:3698:3698))
        (PORT d[9] (4680:4680:4680) (4665:4665:4665))
        (PORT d[10] (2142:2142:2142) (2148:2148:2148))
        (PORT d[11] (6201:6201:6201) (5962:5962:5962))
        (PORT d[12] (3928:3928:3928) (3852:3852:3852))
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (PORT stall (3297:3297:3297) (3285:3285:3285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1102:1102:1102))
        (PORT datab (1309:1309:1309) (1242:1242:1242))
        (PORT datac (1068:1068:1068) (1093:1093:1093))
        (PORT datad (4236:4236:4236) (4039:4039:4039))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4540:4540:4540) (4833:4833:4833))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6561:6561:6561) (6304:6304:6304))
        (PORT d[1] (4302:4302:4302) (4336:4336:4336))
        (PORT d[2] (4266:4266:4266) (4312:4312:4312))
        (PORT d[3] (4482:4482:4482) (4486:4486:4486))
        (PORT d[4] (4423:4423:4423) (4509:4509:4509))
        (PORT d[5] (8459:8459:8459) (8340:8340:8340))
        (PORT d[6] (8949:8949:8949) (8880:8880:8880))
        (PORT d[7] (3454:3454:3454) (3585:3585:3585))
        (PORT d[8] (7847:7847:7847) (7674:7674:7674))
        (PORT d[9] (7294:7294:7294) (7224:7224:7224))
        (PORT d[10] (4039:4039:4039) (4108:4108:4108))
        (PORT d[11] (4810:4810:4810) (4807:4807:4807))
        (PORT d[12] (6425:6425:6425) (6350:6350:6350))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3066:3066:3066) (2996:2996:2996))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3669:3669:3669) (3697:3697:3697))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6220:6220:6220) (6038:6038:6038))
        (PORT d[1] (4004:4004:4004) (3864:3864:3864))
        (PORT d[2] (4485:4485:4485) (4458:4458:4458))
        (PORT d[3] (2450:2450:2450) (2437:2437:2437))
        (PORT d[4] (3225:3225:3225) (3121:3121:3121))
        (PORT d[5] (3173:3173:3173) (3073:3073:3073))
        (PORT d[6] (5256:5256:5256) (5270:5270:5270))
        (PORT d[7] (4444:4444:4444) (4532:4532:4532))
        (PORT d[8] (3746:3746:3746) (3849:3849:3849))
        (PORT d[9] (3548:3548:3548) (3459:3459:3459))
        (PORT d[10] (6260:6260:6260) (6021:6021:6021))
        (PORT d[11] (7361:7361:7361) (7158:7158:7158))
        (PORT d[12] (3114:3114:3114) (3114:3114:3114))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (PORT stall (2522:2522:2522) (2534:2534:2534))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4532:4532:4532) (4772:4772:4772))
        (PORT clk (2278:2278:2278) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3414:3414:3414))
        (PORT d[1] (1393:1393:1393) (1364:1364:1364))
        (PORT d[2] (1647:1647:1647) (1604:1604:1604))
        (PORT d[3] (2631:2631:2631) (2602:2602:2602))
        (PORT d[4] (1188:1188:1188) (1185:1185:1185))
        (PORT d[5] (2343:2343:2343) (2280:2280:2280))
        (PORT d[6] (1685:1685:1685) (1658:1658:1658))
        (PORT d[7] (1430:1430:1430) (1415:1415:1415))
        (PORT d[8] (1782:1782:1782) (1752:1752:1752))
        (PORT d[9] (1610:1610:1610) (1570:1570:1570))
        (PORT d[10] (1495:1495:1495) (1480:1480:1480))
        (PORT d[11] (1440:1440:1440) (1414:1414:1414))
        (PORT d[12] (1460:1460:1460) (1439:1439:1439))
        (PORT clk (2275:2275:2275) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1511:1511:1511) (1392:1392:1392))
        (PORT clk (2275:2275:2275) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (824:824:824) (810:810:810))
        (PORT d[1] (1112:1112:1112) (1081:1081:1081))
        (PORT d[2] (1602:1602:1602) (1485:1485:1485))
        (PORT d[3] (1068:1068:1068) (1032:1032:1032))
        (PORT d[4] (1417:1417:1417) (1369:1369:1369))
        (PORT d[5] (4039:4039:4039) (3999:3999:3999))
        (PORT d[6] (1143:1143:1143) (1128:1128:1128))
        (PORT d[7] (1091:1091:1091) (1060:1060:1060))
        (PORT d[8] (1723:1723:1723) (1671:1671:1671))
        (PORT d[9] (1294:1294:1294) (1231:1231:1231))
        (PORT d[10] (3125:3125:3125) (3110:3110:3110))
        (PORT d[11] (1384:1384:1384) (1333:1333:1333))
        (PORT d[12] (1329:1329:1329) (1271:1271:1271))
        (PORT clk (2277:2277:2277) (2308:2308:2308))
        (PORT stall (1324:1324:1324) (1397:1397:1397))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2275:2275:2275) (2279:2279:2279))
        (PORT datab (1108:1108:1108) (1122:1122:1122))
        (PORT datac (1046:1046:1046) (1066:1066:1066))
        (PORT datad (1192:1192:1192) (1098:1098:1098))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6475:6475:6475) (6851:6851:6851))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8250:8250:8250) (7883:7883:7883))
        (PORT d[1] (2648:2648:2648) (2726:2726:2726))
        (PORT d[2] (4211:4211:4211) (4214:4214:4214))
        (PORT d[3] (4845:4845:4845) (4871:4871:4871))
        (PORT d[4] (3577:3577:3577) (3631:3631:3631))
        (PORT d[5] (8046:8046:8046) (7841:7841:7841))
        (PORT d[6] (7469:7469:7469) (7374:7374:7374))
        (PORT d[7] (2611:2611:2611) (2650:2650:2650))
        (PORT d[8] (7465:7465:7465) (7328:7328:7328))
        (PORT d[9] (6436:6436:6436) (6415:6415:6415))
        (PORT d[10] (6040:6040:6040) (5938:5938:5938))
        (PORT d[11] (2847:2847:2847) (2857:2857:2857))
        (PORT d[12] (8206:8206:8206) (8075:8075:8075))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2673:2673:2673) (2607:2607:2607))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1739:1739:1739) (1717:1717:1717))
        (PORT d[1] (2623:2623:2623) (2416:2416:2416))
        (PORT d[2] (8175:8175:8175) (7822:7822:7822))
        (PORT d[3] (3074:3074:3074) (3039:3039:3039))
        (PORT d[4] (2501:2501:2501) (2397:2397:2397))
        (PORT d[5] (3928:3928:3928) (3845:3845:3845))
        (PORT d[6] (4091:4091:4091) (4188:4188:4188))
        (PORT d[7] (3265:3265:3265) (3301:3301:3301))
        (PORT d[8] (3562:3562:3562) (3539:3539:3539))
        (PORT d[9] (2389:2389:2389) (2325:2325:2325))
        (PORT d[10] (3947:3947:3947) (3972:3972:3972))
        (PORT d[11] (2314:2314:2314) (2239:2239:2239))
        (PORT d[12] (3932:3932:3932) (3936:3936:3936))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (PORT stall (2298:2298:2298) (2359:2359:2359))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5980:5980:5980) (6288:6288:6288))
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5114:5114:5114) (4875:4875:4875))
        (PORT d[1] (3533:3533:3533) (3673:3673:3673))
        (PORT d[2] (4295:4295:4295) (4364:4364:4364))
        (PORT d[3] (3111:3111:3111) (3148:3148:3148))
        (PORT d[4] (3561:3561:3561) (3613:3613:3613))
        (PORT d[5] (4376:4376:4376) (4200:4200:4200))
        (PORT d[6] (4521:4521:4521) (4306:4306:4306))
        (PORT d[7] (3685:3685:3685) (3753:3753:3753))
        (PORT d[8] (7490:7490:7490) (7375:7375:7375))
        (PORT d[9] (7266:7266:7266) (6812:6812:6812))
        (PORT d[10] (4465:4465:4465) (4315:4315:4315))
        (PORT d[11] (3158:3158:3158) (3174:3174:3174))
        (PORT d[12] (5519:5519:5519) (5458:5458:5458))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2642:2642:2642) (2553:2553:2553))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2790:2790:2790))
        (PORT d[1] (4069:4069:4069) (3904:3904:3904))
        (PORT d[2] (4639:4639:4639) (4404:4404:4404))
        (PORT d[3] (4003:4003:4003) (4079:4079:4079))
        (PORT d[4] (4480:4480:4480) (4376:4376:4376))
        (PORT d[5] (3367:3367:3367) (3347:3347:3347))
        (PORT d[6] (3453:3453:3453) (3557:3557:3557))
        (PORT d[7] (3283:3283:3283) (3205:3205:3205))
        (PORT d[8] (3852:3852:3852) (3854:3854:3854))
        (PORT d[9] (4348:4348:4348) (4135:4135:4135))
        (PORT d[10] (3690:3690:3690) (3773:3773:3773))
        (PORT d[11] (4394:4394:4394) (4178:4178:4178))
        (PORT d[12] (3008:3008:3008) (2977:2977:2977))
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (PORT stall (2543:2543:2543) (2561:2561:2561))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1704:1704:1704) (1617:1617:1617))
        (PORT datab (1105:1105:1105) (1119:1119:1119))
        (PORT datac (1052:1052:1052) (1073:1073:1073))
        (PORT datad (3189:3189:3189) (2971:2971:2971))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4882:4882:4882) (5185:5185:5185))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5898:5898:5898) (5573:5573:5573))
        (PORT d[1] (4231:4231:4231) (4289:4289:4289))
        (PORT d[2] (3220:3220:3220) (3274:3274:3274))
        (PORT d[3] (4028:4028:4028) (4073:4073:4073))
        (PORT d[4] (3411:3411:3411) (3431:3431:3431))
        (PORT d[5] (5648:5648:5648) (5466:5466:5466))
        (PORT d[6] (5272:5272:5272) (5083:5083:5083))
        (PORT d[7] (3973:3973:3973) (4040:4040:4040))
        (PORT d[8] (5398:5398:5398) (5094:5094:5094))
        (PORT d[9] (5838:5838:5838) (5523:5523:5523))
        (PORT d[10] (4565:4565:4565) (4459:4459:4459))
        (PORT d[11] (3680:3680:3680) (3674:3674:3674))
        (PORT d[12] (5152:5152:5152) (5087:5087:5087))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2438:2438:2438) (2382:2382:2382))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2222:2222:2222) (2245:2245:2245))
        (PORT d[1] (5133:5133:5133) (5007:5007:5007))
        (PORT d[2] (6202:6202:6202) (5928:5928:5928))
        (PORT d[3] (4398:4398:4398) (4501:4501:4501))
        (PORT d[4] (4952:4952:4952) (4699:4699:4699))
        (PORT d[5] (5526:5526:5526) (5331:5331:5331))
        (PORT d[6] (3351:3351:3351) (3420:3420:3420))
        (PORT d[7] (3336:3336:3336) (3279:3279:3279))
        (PORT d[8] (2808:2808:2808) (2821:2821:2821))
        (PORT d[9] (3631:3631:3631) (3573:3573:3573))
        (PORT d[10] (2466:2466:2466) (2485:2485:2485))
        (PORT d[11] (5585:5585:5585) (5217:5217:5217))
        (PORT d[12] (3453:3453:3453) (3455:3455:3455))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (PORT stall (3706:3706:3706) (3671:3671:3671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4506:4506:4506) (4775:4775:4775))
        (PORT clk (2202:2202:2202) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9635:9635:9635) (8978:8978:8978))
        (PORT d[1] (4436:4436:4436) (4543:4543:4543))
        (PORT d[2] (3498:3498:3498) (3548:3548:3548))
        (PORT d[3] (5417:5417:5417) (5415:5415:5415))
        (PORT d[4] (3814:3814:3814) (3876:3876:3876))
        (PORT d[5] (6605:6605:6605) (6435:6435:6435))
        (PORT d[6] (7104:7104:7104) (6835:6835:6835))
        (PORT d[7] (5346:5346:5346) (5408:5408:5408))
        (PORT d[8] (8801:8801:8801) (8649:8649:8649))
        (PORT d[9] (8195:8195:8195) (7666:7666:7666))
        (PORT d[10] (5879:5879:5879) (5747:5747:5747))
        (PORT d[11] (3834:3834:3834) (3863:3863:3863))
        (PORT d[12] (6453:6453:6453) (6363:6363:6363))
        (PORT clk (2199:2199:2199) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2606:2606:2606))
        (PORT clk (2199:2199:2199) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3657:3657:3657) (3687:3687:3687))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3287:3287:3287))
        (PORT d[1] (5771:5771:5771) (5634:5634:5634))
        (PORT d[2] (6991:6991:6991) (6751:6751:6751))
        (PORT d[3] (3313:3313:3313) (3403:3403:3403))
        (PORT d[4] (6279:6279:6279) (6024:6024:6024))
        (PORT d[5] (6549:6549:6549) (6348:6348:6348))
        (PORT d[6] (2911:2911:2911) (2945:2945:2945))
        (PORT d[7] (2548:2548:2548) (2569:2569:2569))
        (PORT d[8] (2553:2553:2553) (2587:2587:2587))
        (PORT d[9] (3620:3620:3620) (3570:3570:3570))
        (PORT d[10] (2981:2981:2981) (3054:3054:3054))
        (PORT d[11] (6922:6922:6922) (6542:6542:6542))
        (PORT d[12] (3874:3874:3874) (3912:3912:3912))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT stall (4076:4076:4076) (4035:4035:4035))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1108:1108:1108))
        (PORT datab (2059:2059:2059) (2048:2048:2048))
        (PORT datac (1066:1066:1066) (1090:1090:1090))
        (PORT datad (2330:2330:2330) (2305:2305:2305))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6547:6547:6547) (6937:6937:6937))
        (PORT clk (2230:2230:2230) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6222:6222:6222) (5944:5944:5944))
        (PORT d[1] (2695:2695:2695) (2686:2686:2686))
        (PORT d[2] (2861:2861:2861) (2900:2900:2900))
        (PORT d[3] (3542:3542:3542) (3603:3603:3603))
        (PORT d[4] (4820:4820:4820) (4888:4888:4888))
        (PORT d[5] (8083:8083:8083) (7954:7954:7954))
        (PORT d[6] (8412:8412:8412) (8313:8313:8313))
        (PORT d[7] (3568:3568:3568) (3598:3598:3598))
        (PORT d[8] (2548:2548:2548) (2565:2565:2565))
        (PORT d[9] (7639:7639:7639) (7530:7530:7530))
        (PORT d[10] (4140:4140:4140) (4134:4134:4134))
        (PORT d[11] (2800:2800:2800) (2823:2823:2823))
        (PORT d[12] (7391:7391:7391) (7309:7309:7309))
        (PORT clk (2227:2227:2227) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2229:2229:2229))
        (PORT clk (2227:2227:2227) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6524:6524:6524) (6308:6308:6308))
        (PORT d[1] (4033:4033:4033) (3885:3885:3885))
        (PORT d[2] (4372:4372:4372) (4286:4286:4286))
        (PORT d[3] (2883:2883:2883) (2901:2901:2901))
        (PORT d[4] (2838:2838:2838) (2730:2730:2730))
        (PORT d[5] (4530:4530:4530) (4451:4451:4451))
        (PORT d[6] (5025:5025:5025) (5030:5030:5030))
        (PORT d[7] (3269:3269:3269) (3333:3333:3333))
        (PORT d[8] (3265:3265:3265) (3179:3179:3179))
        (PORT d[9] (4136:4136:4136) (4106:4106:4106))
        (PORT d[10] (6605:6605:6605) (6342:6342:6342))
        (PORT d[11] (3836:3836:3836) (3589:3589:3589))
        (PORT d[12] (3593:3593:3593) (3503:3503:3503))
        (PORT clk (2229:2229:2229) (2262:2262:2262))
        (PORT stall (2518:2518:2518) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6188:6188:6188) (6570:6570:6570))
        (PORT clk (2250:2250:2250) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8267:8267:8267) (7898:7898:7898))
        (PORT d[1] (2616:2616:2616) (2694:2694:2694))
        (PORT d[2] (4160:4160:4160) (4155:4155:4155))
        (PORT d[3] (6060:6060:6060) (6016:6016:6016))
        (PORT d[4] (3605:3605:3605) (3642:3642:3642))
        (PORT d[5] (7670:7670:7670) (7468:7468:7468))
        (PORT d[6] (7479:7479:7479) (7388:7388:7388))
        (PORT d[7] (2667:2667:2667) (2704:2704:2704))
        (PORT d[8] (2908:2908:2908) (2937:2937:2937))
        (PORT d[9] (6418:6418:6418) (6397:6397:6397))
        (PORT d[10] (7414:7414:7414) (7248:7248:7248))
        (PORT d[11] (2815:2815:2815) (2827:2827:2827))
        (PORT d[12] (8527:8527:8527) (8387:8387:8387))
        (PORT clk (2247:2247:2247) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2327:2327:2327) (2237:2237:2237))
        (PORT clk (2247:2247:2247) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1723:1723:1723) (1701:1701:1701))
        (PORT d[1] (4385:4385:4385) (4219:4219:4219))
        (PORT d[2] (8160:8160:8160) (7804:7804:7804))
        (PORT d[3] (3074:3074:3074) (3039:3039:3039))
        (PORT d[4] (2778:2778:2778) (2659:2659:2659))
        (PORT d[5] (3963:3963:3963) (3890:3890:3890))
        (PORT d[6] (4072:4072:4072) (4165:4165:4165))
        (PORT d[7] (3194:3194:3194) (3223:3223:3223))
        (PORT d[8] (3528:3528:3528) (3507:3507:3507))
        (PORT d[9] (3755:3755:3755) (3712:3712:3712))
        (PORT d[10] (4296:4296:4296) (4388:4388:4388))
        (PORT d[11] (2680:2680:2680) (2594:2594:2594))
        (PORT d[12] (3931:3931:3931) (3935:3935:3935))
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (PORT stall (2032:2032:2032) (2070:2070:2070))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1645:1645:1645))
        (PORT datab (2062:2062:2062) (2010:2010:2010))
        (PORT datac (1697:1697:1697) (1574:1574:1574))
        (PORT datad (1355:1355:1355) (1350:1350:1350))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4871:4871:4871) (5135:5135:5135))
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8275:8275:8275) (8071:8071:8071))
        (PORT d[1] (4833:4833:4833) (4966:4966:4966))
        (PORT d[2] (5252:5252:5252) (5254:5254:5254))
        (PORT d[3] (6713:6713:6713) (6674:6674:6674))
        (PORT d[4] (4867:4867:4867) (4908:4908:4908))
        (PORT d[5] (6950:6950:6950) (6805:6805:6805))
        (PORT d[6] (8659:8659:8659) (8338:8338:8338))
        (PORT d[7] (6746:6746:6746) (6780:6780:6780))
        (PORT d[8] (10101:10101:10101) (9905:9905:9905))
        (PORT d[9] (6895:6895:6895) (6739:6739:6739))
        (PORT d[10] (4145:4145:4145) (4273:4273:4273))
        (PORT d[11] (5106:5106:5106) (5091:5091:5091))
        (PORT d[12] (8016:8016:8016) (7871:7871:7871))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2385:2385:2385) (2323:2323:2323))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (4871:4871:4871))
        (PORT d[1] (7097:7097:7097) (6931:6931:6931))
        (PORT d[2] (8612:8612:8612) (8318:8318:8318))
        (PORT d[3] (3710:3710:3710) (3795:3795:3795))
        (PORT d[4] (7311:7311:7311) (7041:7041:7041))
        (PORT d[5] (8165:8165:8165) (7904:7904:7904))
        (PORT d[6] (4639:4639:4639) (4626:4626:4626))
        (PORT d[7] (3530:3530:3530) (3519:3519:3519))
        (PORT d[8] (2956:2956:2956) (3001:3001:3001))
        (PORT d[9] (4662:4662:4662) (4586:4586:4586))
        (PORT d[10] (4018:4018:4018) (4060:4060:4060))
        (PORT d[11] (7652:7652:7652) (7288:7288:7288))
        (PORT d[12] (5686:5686:5686) (5630:5630:5630))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (PORT stall (3613:3613:3613) (3592:3592:3592))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4755:4755:4755))
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10635:10635:10635) (9949:9949:9949))
        (PORT d[1] (4143:4143:4143) (4292:4292:4292))
        (PORT d[2] (4548:4548:4548) (4569:4569:4569))
        (PORT d[3] (6065:6065:6065) (6049:6049:6049))
        (PORT d[4] (4207:4207:4207) (4273:4273:4273))
        (PORT d[5] (7290:7290:7290) (7132:7132:7132))
        (PORT d[6] (7978:7978:7978) (7675:7675:7675))
        (PORT d[7] (6078:6078:6078) (6135:6135:6135))
        (PORT d[8] (9471:9471:9471) (9305:9305:9305))
        (PORT d[9] (9168:9168:9168) (8602:8602:8602))
        (PORT d[10] (6517:6517:6517) (6358:6358:6358))
        (PORT d[11] (4468:4468:4468) (4475:4475:4475))
        (PORT d[12] (7409:7409:7409) (7287:7287:7287))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2761:2761:2761) (2742:2742:2742))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4265:4265:4265) (4271:4271:4271))
        (PORT d[1] (6452:6452:6452) (6299:6299:6299))
        (PORT d[2] (7960:7960:7960) (7685:7685:7685))
        (PORT d[3] (3280:3280:3280) (3323:3323:3323))
        (PORT d[4] (6624:6624:6624) (6370:6370:6370))
        (PORT d[5] (7507:7507:7507) (7270:7270:7270))
        (PORT d[6] (3906:3906:3906) (3906:3906:3906))
        (PORT d[7] (2885:2885:2885) (2895:2895:2895))
        (PORT d[8] (2888:2888:2888) (2933:2933:2933))
        (PORT d[9] (4271:4271:4271) (4193:4193:4193))
        (PORT d[10] (3381:3381:3381) (3452:3452:3452))
        (PORT d[11] (6956:6956:6956) (6619:6619:6619))
        (PORT d[12] (5048:5048:5048) (5019:5019:5019))
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (PORT stall (3700:3700:3700) (3679:3679:3679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1653:1653:1653) (1644:1644:1644))
        (PORT datab (1387:1387:1387) (1388:1388:1388))
        (PORT datac (1900:1900:1900) (1842:1842:1842))
        (PORT datad (2279:2279:2279) (2242:2242:2242))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1326:1326:1326) (1334:1334:1334))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1478:1478:1478) (1428:1428:1428))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6797:6797:6797) (7156:7156:7156))
        (PORT clk (2264:2264:2264) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7099:7099:7099) (6797:6797:6797))
        (PORT d[1] (2954:2954:2954) (3030:3030:3030))
        (PORT d[2] (3846:3846:3846) (3863:3863:3863))
        (PORT d[3] (2638:2638:2638) (2576:2576:2576))
        (PORT d[4] (3241:3241:3241) (3268:3268:3268))
        (PORT d[5] (2840:2840:2840) (2740:2740:2740))
        (PORT d[6] (6741:6741:6741) (6450:6450:6450))
        (PORT d[7] (2559:2559:2559) (2598:2598:2598))
        (PORT d[8] (1744:1744:1744) (1703:1703:1703))
        (PORT d[9] (6465:6465:6465) (6472:6472:6472))
        (PORT d[10] (6740:6740:6740) (6515:6515:6515))
        (PORT d[11] (2465:2465:2465) (2447:2447:2447))
        (PORT d[12] (1997:1997:1997) (1959:1959:1959))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1850:1850:1850) (1723:1723:1723))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4742:4742:4742) (4659:4659:4659))
        (PORT d[1] (4044:4044:4044) (3851:3851:3851))
        (PORT d[2] (4750:4750:4750) (4525:4525:4525))
        (PORT d[3] (2595:2595:2595) (2521:2521:2521))
        (PORT d[4] (2197:2197:2197) (2071:2071:2071))
        (PORT d[5] (1812:1812:1812) (1697:1697:1697))
        (PORT d[6] (3002:3002:3002) (3081:3081:3081))
        (PORT d[7] (1864:1864:1864) (1803:1803:1803))
        (PORT d[8] (3175:3175:3175) (3167:3167:3167))
        (PORT d[9] (2743:2743:2743) (2578:2578:2578))
        (PORT d[10] (3029:3029:3029) (3125:3125:3125))
        (PORT d[11] (4413:4413:4413) (4202:4202:4202))
        (PORT d[12] (3641:3641:3641) (3664:3664:3664))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (PORT stall (2320:2320:2320) (2375:2375:2375))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4542:4542:4542) (4821:4821:4821))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10976:10976:10976) (10279:10279:10279))
        (PORT d[1] (4497:4497:4497) (4638:4638:4638))
        (PORT d[2] (4906:4906:4906) (4916:4916:4916))
        (PORT d[3] (6368:6368:6368) (6334:6334:6334))
        (PORT d[4] (4558:4558:4558) (4606:4606:4606))
        (PORT d[5] (7042:7042:7042) (6895:6895:6895))
        (PORT d[6] (8339:8339:8339) (8031:8031:8031))
        (PORT d[7] (6716:6716:6716) (6746:6746:6746))
        (PORT d[8] (9793:9793:9793) (9612:9612:9612))
        (PORT d[9] (10029:10029:10029) (9400:9400:9400))
        (PORT d[10] (7128:7128:7128) (6937:6937:6937))
        (PORT d[11] (4794:4794:4794) (4792:4792:4792))
        (PORT d[12] (7755:7755:7755) (7631:7631:7631))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2983:2983:2983) (2881:2881:2881))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4613:4613:4613) (4604:4604:4604))
        (PORT d[1] (6776:6776:6776) (6623:6623:6623))
        (PORT d[2] (8320:8320:8320) (8038:8038:8038))
        (PORT d[3] (3700:3700:3700) (3779:3779:3779))
        (PORT d[4] (6945:6945:6945) (6683:6683:6683))
        (PORT d[5] (8111:8111:8111) (7850:7850:7850))
        (PORT d[6] (4297:4297:4297) (4291:4291:4291))
        (PORT d[7] (3187:3187:3187) (3185:3185:3185))
        (PORT d[8] (3848:3848:3848) (3828:3828:3828))
        (PORT d[9] (4334:4334:4334) (4273:4273:4273))
        (PORT d[10] (3684:3684:3684) (3745:3745:3745))
        (PORT d[11] (7013:7013:7013) (6670:6670:6670))
        (PORT d[12] (5411:5411:5411) (5369:5369:5369))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (PORT stall (3928:3928:3928) (3922:3922:3922))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1132:1132:1132))
        (PORT datab (1106:1106:1106) (1119:1119:1119))
        (PORT datac (1051:1051:1051) (1072:1072:1072))
        (PORT datad (2328:2328:2328) (2271:2271:2271))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (659:659:659) (612:612:612))
        (PORT datac (971:971:971) (943:943:943))
        (PORT datad (352:352:352) (332:332:332))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (371:371:371))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (995:995:995) (988:988:988))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5751:5751:5751) (6105:6105:6105))
        (PORT clk (2227:2227:2227) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6196:6196:6196) (5881:5881:5881))
        (PORT d[1] (4494:4494:4494) (4612:4612:4612))
        (PORT d[2] (3814:3814:3814) (3822:3822:3822))
        (PORT d[3] (4128:4128:4128) (4142:4142:4142))
        (PORT d[4] (4516:4516:4516) (4549:4549:4549))
        (PORT d[5] (6097:6097:6097) (5807:5807:5807))
        (PORT d[6] (6560:6560:6560) (6380:6380:6380))
        (PORT d[7] (3657:3657:3657) (3718:3718:3718))
        (PORT d[8] (8418:8418:8418) (8252:8252:8252))
        (PORT d[9] (8920:8920:8920) (8367:8367:8367))
        (PORT d[10] (5846:5846:5846) (5730:5730:5730))
        (PORT d[11] (4499:4499:4499) (4460:4460:4460))
        (PORT d[12] (6161:6161:6161) (6062:6062:6062))
        (PORT clk (2224:2224:2224) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2935:2935:2935) (2853:2853:2853))
        (PORT clk (2224:2224:2224) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3129:3129:3129) (3116:3116:3116))
        (PORT d[1] (4465:4465:4465) (4341:4341:4341))
        (PORT d[2] (5778:5778:5778) (5480:5480:5480))
        (PORT d[3] (3321:3321:3321) (3372:3372:3372))
        (PORT d[4] (3953:3953:3953) (3891:3891:3891))
        (PORT d[5] (3680:3680:3680) (3663:3663:3663))
        (PORT d[6] (5059:5059:5059) (4868:4868:4868))
        (PORT d[7] (2526:2526:2526) (2542:2542:2542))
        (PORT d[8] (2604:2604:2604) (2636:2636:2636))
        (PORT d[9] (4493:4493:4493) (4319:4319:4319))
        (PORT d[10] (3301:3301:3301) (3356:3356:3356))
        (PORT d[11] (3351:3351:3351) (3296:3296:3296))
        (PORT d[12] (3769:3769:3769) (3778:3778:3778))
        (PORT clk (2226:2226:2226) (2259:2259:2259))
        (PORT stall (3057:3057:3057) (3102:3102:3102))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5673:5673:5673) (5992:5992:5992))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5062:5062:5062) (4816:4816:4816))
        (PORT d[1] (3534:3534:3534) (3672:3672:3672))
        (PORT d[2] (4448:4448:4448) (4466:4466:4466))
        (PORT d[3] (3707:3707:3707) (3703:3703:3703))
        (PORT d[4] (3259:3259:3259) (3321:3321:3321))
        (PORT d[5] (4345:4345:4345) (4170:4170:4170))
        (PORT d[6] (5973:5973:5973) (5840:5840:5840))
        (PORT d[7] (3036:3036:3036) (3130:3130:3130))
        (PORT d[8] (5551:5551:5551) (5302:5302:5302))
        (PORT d[9] (7877:7877:7877) (7382:7382:7382))
        (PORT d[10] (4454:4454:4454) (4295:4295:4295))
        (PORT d[11] (3188:3188:3188) (3210:3210:3210))
        (PORT d[12] (5181:5181:5181) (5130:5130:5130))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3087:3087:3087) (3047:3047:3047))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3710:3710:3710) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2433:2433:2433))
        (PORT d[1] (4314:4314:4314) (4126:4126:4126))
        (PORT d[2] (4629:4629:4629) (4394:4394:4394))
        (PORT d[3] (3929:3929:3929) (3995:3995:3995))
        (PORT d[4] (3979:3979:3979) (3928:3928:3928))
        (PORT d[5] (5767:5767:5767) (5518:5518:5518))
        (PORT d[6] (4246:4246:4246) (4013:4013:4013))
        (PORT d[7] (2594:2594:2594) (2518:2518:2518))
        (PORT d[8] (3531:3531:3531) (3550:3550:3550))
        (PORT d[9] (4473:4473:4473) (4264:4264:4264))
        (PORT d[10] (3342:3342:3342) (3432:3432:3432))
        (PORT d[11] (4336:4336:4336) (4119:4119:4119))
        (PORT d[12] (3289:3289:3289) (3249:3249:3249))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (PORT stall (3461:3461:3461) (3470:3470:3470))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2593:2593:2593) (2550:2550:2550))
        (PORT datab (1107:1107:1107) (1121:1121:1121))
        (PORT datac (1050:1050:1050) (1070:1070:1070))
        (PORT datad (3205:3205:3205) (3007:3007:3007))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1181:1181:1181) (1096:1096:1096))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5805:5805:5805) (6163:6163:6163))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6981:6981:6981) (6504:6504:6504))
        (PORT d[1] (4514:4514:4514) (4657:4657:4657))
        (PORT d[2] (3487:3487:3487) (3514:3514:3514))
        (PORT d[3] (3846:3846:3846) (3881:3881:3881))
        (PORT d[4] (4190:4190:4190) (4252:4252:4252))
        (PORT d[5] (6730:6730:6730) (6574:6574:6574))
        (PORT d[6] (6679:6679:6679) (6561:6561:6561))
        (PORT d[7] (3078:3078:3078) (3167:3167:3167))
        (PORT d[8] (7891:7891:7891) (7750:7750:7750))
        (PORT d[9] (9440:9440:9440) (8749:8749:8749))
        (PORT d[10] (6512:6512:6512) (6421:6421:6421))
        (PORT d[11] (3616:3616:3616) (3665:3665:3665))
        (PORT d[12] (5564:5564:5564) (5517:5517:5517))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3144:3144:3144) (3100:3100:3100))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2567:2567:2567) (2612:2612:2612))
        (PORT d[1] (4507:4507:4507) (4383:4383:4383))
        (PORT d[2] (6514:6514:6514) (6051:6051:6051))
        (PORT d[3] (2907:2907:2907) (2935:2935:2935))
        (PORT d[4] (3650:3650:3650) (3590:3590:3590))
        (PORT d[5] (5412:5412:5412) (5158:5158:5158))
        (PORT d[6] (4984:4984:4984) (4793:4793:4793))
        (PORT d[7] (3292:3292:3292) (3345:3345:3345))
        (PORT d[8] (2945:2945:2945) (2999:2999:2999))
        (PORT d[9] (4865:4865:4865) (4717:4717:4717))
        (PORT d[10] (3471:3471:3471) (3587:3587:3587))
        (PORT d[11] (3695:3695:3695) (3666:3666:3666))
        (PORT d[12] (3621:3621:3621) (3660:3660:3660))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT stall (3286:3286:3286) (3290:3290:3290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a389.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1102:1102:1102))
        (PORT datab (1008:1008:1008) (977:977:977))
        (PORT datac (1069:1069:1069) (1094:1094:1094))
        (PORT datad (3039:3039:3039) (3024:3024:3024))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5703:5703:5703) (6046:6046:6046))
        (PORT clk (2236:2236:2236) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5732:5732:5732) (5454:5454:5454))
        (PORT d[1] (4186:4186:4186) (4297:4297:4297))
        (PORT d[2] (4642:4642:4642) (4700:4700:4700))
        (PORT d[3] (3477:3477:3477) (3510:3510:3510))
        (PORT d[4] (4234:4234:4234) (4265:4265:4265))
        (PORT d[5] (5034:5034:5034) (4845:4845:4845))
        (PORT d[6] (5105:5105:5105) (4874:4874:4874))
        (PORT d[7] (3738:3738:3738) (3818:3818:3818))
        (PORT d[8] (7928:7928:7928) (7803:7803:7803))
        (PORT d[9] (7932:7932:7932) (7453:7453:7453))
        (PORT d[10] (5138:5138:5138) (4973:4973:4973))
        (PORT d[11] (3296:3296:3296) (3346:3346:3346))
        (PORT d[12] (5872:5872:5872) (5800:5800:5800))
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2206:2206:2206))
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3422:3422:3422))
        (PORT d[1] (4092:4092:4092) (3936:3936:3936))
        (PORT d[2] (4994:4994:4994) (4744:4744:4744))
        (PORT d[3] (2369:2369:2369) (2358:2358:2358))
        (PORT d[4] (4263:4263:4263) (4205:4205:4205))
        (PORT d[5] (3426:3426:3426) (3403:3403:3403))
        (PORT d[6] (3292:3292:3292) (3104:3104:3104))
        (PORT d[7] (2787:2787:2787) (2794:2794:2794))
        (PORT d[8] (2498:2498:2498) (2502:2502:2502))
        (PORT d[9] (4377:4377:4377) (4148:4148:4148))
        (PORT d[10] (3992:3992:3992) (4061:4061:4061))
        (PORT d[11] (3400:3400:3400) (3217:3217:3217))
        (PORT d[12] (3014:3014:3014) (2984:2984:2984))
        (PORT clk (2235:2235:2235) (2266:2266:2266))
        (PORT stall (2498:2498:2498) (2521:2521:2521))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4789:4789:4789) (5040:5040:5040))
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10643:10643:10643) (9958:9958:9958))
        (PORT d[1] (4162:4162:4162) (4299:4299:4299))
        (PORT d[2] (4558:4558:4558) (4573:4573:4573))
        (PORT d[3] (6351:6351:6351) (6321:6321:6321))
        (PORT d[4] (4579:4579:4579) (4632:4632:4632))
        (PORT d[5] (7266:7266:7266) (7107:7107:7107))
        (PORT d[6] (7998:7998:7998) (7697:7697:7697))
        (PORT d[7] (6365:6365:6365) (6408:6408:6408))
        (PORT d[8] (10074:10074:10074) (9868:9868:9868))
        (PORT d[9] (9685:9685:9685) (9075:9075:9075))
        (PORT d[10] (4151:4151:4151) (4272:4272:4272))
        (PORT d[11] (4788:4788:4788) (4779:4779:4779))
        (PORT d[12] (7408:7408:7408) (7289:7289:7289))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2625:2625:2625))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4252:4252:4252))
        (PORT d[1] (6766:6766:6766) (6607:6607:6607))
        (PORT d[2] (7967:7967:7967) (7694:7694:7694))
        (PORT d[3] (3559:3559:3559) (3586:3586:3586))
        (PORT d[4] (6920:6920:6920) (6656:6656:6656))
        (PORT d[5] (7795:7795:7795) (7548:7548:7548))
        (PORT d[6] (3940:3940:3940) (3940:3940:3940))
        (PORT d[7] (2893:2893:2893) (2904:2904:2904))
        (PORT d[8] (3536:3536:3536) (3534:3534:3534))
        (PORT d[9] (4343:4343:4343) (4278:4278:4278))
        (PORT d[10] (3332:3332:3332) (3405:3405:3405))
        (PORT d[11] (7855:7855:7855) (7443:7443:7443))
        (PORT d[12] (5088:5088:5088) (5057:5057:5057))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (PORT stall (3941:3941:3941) (3933:3933:3933))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1884:1884:1884) (1817:1817:1817))
        (PORT datab (1404:1404:1404) (1404:1404:1404))
        (PORT datac (1749:1749:1749) (1721:1721:1721))
        (PORT datad (1687:1687:1687) (1666:1666:1666))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6506:6506:6506) (6889:6889:6889))
        (PORT clk (2243:2243:2243) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8604:8604:8604) (8088:8088:8088))
        (PORT d[1] (6212:6212:6212) (6313:6313:6313))
        (PORT d[2] (4071:4071:4071) (4022:4022:4022))
        (PORT d[3] (5159:5159:5159) (5171:5171:5171))
        (PORT d[4] (3598:3598:3598) (3650:3650:3650))
        (PORT d[5] (7299:7299:7299) (7120:7120:7120))
        (PORT d[6] (7155:7155:7155) (7028:7028:7028))
        (PORT d[7] (3419:3419:3419) (3479:3479:3479))
        (PORT d[8] (8182:8182:8182) (8053:8053:8053))
        (PORT d[9] (12209:12209:12209) (11389:11389:11389))
        (PORT d[10] (6753:6753:6753) (6758:6758:6758))
        (PORT d[11] (5625:5625:5625) (5608:5608:5608))
        (PORT d[12] (7155:7155:7155) (7059:7059:7059))
        (PORT clk (2240:2240:2240) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2990:2990:2990) (2893:2893:2893))
        (PORT clk (2240:2240:2240) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4260:4260:4260) (4255:4255:4255))
        (PORT d[1] (5837:5837:5837) (5690:5690:5690))
        (PORT d[2] (8678:8678:8678) (8134:8134:8134))
        (PORT d[3] (2210:2210:2210) (2235:2235:2235))
        (PORT d[4] (3231:3231:3231) (3160:3160:3160))
        (PORT d[5] (3806:3806:3806) (3728:3728:3728))
        (PORT d[6] (5774:5774:5774) (5605:5605:5605))
        (PORT d[7] (3622:3622:3622) (3648:3648:3648))
        (PORT d[8] (2994:2994:2994) (3060:3060:3060))
        (PORT d[9] (3200:3200:3200) (3199:3199:3199))
        (PORT d[10] (4964:4964:4964) (4998:4998:4998))
        (PORT d[11] (3383:3383:3383) (3334:3334:3334))
        (PORT d[12] (3508:3508:3508) (3509:3509:3509))
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (PORT stall (2797:2797:2797) (2830:2830:2830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4889:4889:4889) (5072:5072:5072))
        (PORT clk (2236:2236:2236) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7861:7861:7861) (7476:7476:7476))
        (PORT d[1] (3285:3285:3285) (3340:3340:3340))
        (PORT d[2] (3499:3499:3499) (3509:3509:3509))
        (PORT d[3] (4460:4460:4460) (4459:4459:4459))
        (PORT d[4] (2138:2138:2138) (2143:2143:2143))
        (PORT d[5] (7531:7531:7531) (7259:7259:7259))
        (PORT d[6] (5982:5982:5982) (5808:5808:5808))
        (PORT d[7] (5444:5444:5444) (5500:5500:5500))
        (PORT d[8] (3435:3435:3435) (3273:3273:3273))
        (PORT d[9] (3108:3108:3108) (2996:2996:2996))
        (PORT d[10] (6366:6366:6366) (6238:6238:6238))
        (PORT d[11] (3565:3565:3565) (3607:3607:3607))
        (PORT d[12] (6860:6860:6860) (6770:6770:6770))
        (PORT clk (2233:2233:2233) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2065:2065:2065))
        (PORT clk (2233:2233:2233) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3725:3725:3725))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3565:3565:3565) (3558:3558:3558))
        (PORT d[1] (4682:4682:4682) (4511:4511:4511))
        (PORT d[2] (6649:6649:6649) (6399:6399:6399))
        (PORT d[3] (2647:2647:2647) (2704:2704:2704))
        (PORT d[4] (3000:3000:3000) (2819:2819:2819))
        (PORT d[5] (3359:3359:3359) (3328:3328:3328))
        (PORT d[6] (3323:3323:3323) (3369:3369:3369))
        (PORT d[7] (2145:2145:2145) (2147:2147:2147))
        (PORT d[8] (2548:2548:2548) (2565:2565:2565))
        (PORT d[9] (2967:2967:2967) (2885:2885:2885))
        (PORT d[10] (2677:2677:2677) (2633:2633:2633))
        (PORT d[11] (6575:6575:6575) (6204:6204:6204))
        (PORT d[12] (4717:4717:4717) (4674:4674:4674))
        (PORT clk (2235:2235:2235) (2268:2268:2268))
        (PORT stall (3795:3795:3795) (3754:3754:3754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2151:2151:2151) (2127:2127:2127))
        (PORT datab (1403:1403:1403) (1403:1403:1403))
        (PORT datac (1663:1663:1663) (1611:1611:1611))
        (PORT datad (1689:1689:1689) (1668:1668:1668))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4448:4448:4448) (4692:4692:4692))
        (PORT clk (2241:2241:2241) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4892:4892:4892) (4654:4654:4654))
        (PORT d[1] (3828:3828:3828) (3875:3875:3875))
        (PORT d[2] (4273:4273:4273) (4332:4332:4332))
        (PORT d[3] (4413:4413:4413) (4395:4395:4395))
        (PORT d[4] (3669:3669:3669) (3730:3730:3730))
        (PORT d[5] (7401:7401:7401) (7281:7281:7281))
        (PORT d[6] (8293:8293:8293) (8277:8277:8277))
        (PORT d[7] (3384:3384:3384) (3496:3496:3496))
        (PORT d[8] (7087:7087:7087) (6892:6892:6892))
        (PORT d[9] (6033:6033:6033) (5984:5984:5984))
        (PORT d[10] (2595:2595:2595) (2652:2652:2652))
        (PORT d[11] (3333:3333:3333) (3436:3436:3436))
        (PORT d[12] (6111:6111:6111) (6082:6082:6082))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2378:2378:2378) (2324:2324:2324))
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5149:5149:5149) (4963:4963:4963))
        (PORT d[1] (4828:4828:4828) (4709:4709:4709))
        (PORT d[2] (3036:3036:3036) (2993:2993:2993))
        (PORT d[3] (4203:4203:4203) (4202:4202:4202))
        (PORT d[4] (4278:4278:4278) (4219:4219:4219))
        (PORT d[5] (4528:4528:4528) (4419:4419:4419))
        (PORT d[6] (3645:3645:3645) (3690:3690:3690))
        (PORT d[7] (4879:4879:4879) (5030:5030:5030))
        (PORT d[8] (4207:4207:4207) (4078:4078:4078))
        (PORT d[9] (3700:3700:3700) (3668:3668:3668))
        (PORT d[10] (5230:5230:5230) (5008:5008:5008))
        (PORT d[11] (6273:6273:6273) (6052:6052:6052))
        (PORT d[12] (3987:3987:3987) (3940:3940:3940))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (PORT stall (3339:3339:3339) (3306:3306:3306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6111:6111:6111) (6472:6472:6472))
        (PORT clk (2269:2269:2269) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7438:7438:7438) (7127:7127:7127))
        (PORT d[1] (2894:2894:2894) (2940:2940:2940))
        (PORT d[2] (4178:4178:4178) (4180:4180:4180))
        (PORT d[3] (2337:2337:2337) (2295:2295:2295))
        (PORT d[4] (3571:3571:3571) (3589:3589:3589))
        (PORT d[5] (2806:2806:2806) (2694:2694:2694))
        (PORT d[6] (1368:1368:1368) (1341:1341:1341))
        (PORT d[7] (2889:2889:2889) (2913:2913:2913))
        (PORT d[8] (1630:1630:1630) (1575:1575:1575))
        (PORT d[9] (3242:3242:3242) (3157:3157:3157))
        (PORT d[10] (1654:1654:1654) (1615:1615:1615))
        (PORT d[11] (2816:2816:2816) (2805:2805:2805))
        (PORT d[12] (1615:1615:1615) (1583:1583:1583))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1804:1804:1804) (1655:1655:1655))
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4739:4739:4739) (4532:4532:4532))
        (PORT d[1] (1840:1840:1840) (1715:1715:1715))
        (PORT d[2] (2465:2465:2465) (2307:2307:2307))
        (PORT d[3] (1418:1418:1418) (1394:1394:1394))
        (PORT d[4] (1857:1857:1857) (1741:1741:1741))
        (PORT d[5] (1502:1502:1502) (1402:1402:1402))
        (PORT d[6] (3745:3745:3745) (3800:3800:3800))
        (PORT d[7] (1846:1846:1846) (1751:1751:1751))
        (PORT d[8] (3460:3460:3460) (3445:3445:3445))
        (PORT d[9] (3073:3073:3073) (2895:2895:2895))
        (PORT d[10] (3074:3074:3074) (3170:3170:3170))
        (PORT d[11] (1660:1660:1660) (1576:1576:1576))
        (PORT d[12] (3974:3974:3974) (3982:3982:3982))
        (PORT clk (2268:2268:2268) (2299:2299:2299))
        (PORT stall (2366:2366:2366) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2494:2494:2494) (2405:2405:2405))
        (PORT datab (1147:1147:1147) (1063:1063:1063))
        (PORT datac (1362:1362:1362) (1365:1365:1365))
        (PORT datad (1696:1696:1696) (1677:1677:1677))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (379:379:379))
        (PORT datab (1400:1400:1400) (1366:1366:1366))
        (PORT datac (1334:1334:1334) (1320:1320:1320))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4539:4539:4539) (4794:4794:4794))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5731:5731:5731) (5521:5521:5521))
        (PORT d[1] (5375:5375:5375) (5446:5446:5446))
        (PORT d[2] (6909:6909:6909) (6784:6784:6784))
        (PORT d[3] (2868:2868:2868) (2809:2809:2809))
        (PORT d[4] (5007:5007:5007) (5040:5040:5040))
        (PORT d[5] (2894:2894:2894) (2788:2788:2788))
        (PORT d[6] (9372:9372:9372) (9361:9361:9361))
        (PORT d[7] (3718:3718:3718) (3812:3812:3812))
        (PORT d[8] (6010:6010:6010) (5803:5803:5803))
        (PORT d[9] (2229:2229:2229) (2147:2147:2147))
        (PORT d[10] (3233:3233:3233) (3273:3273:3273))
        (PORT d[11] (3333:3333:3333) (3420:3420:3420))
        (PORT d[12] (3190:3190:3190) (3077:3077:3077))
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2370:2370:2370) (2292:2292:2292))
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3377:3377:3377) (3207:3207:3207))
        (PORT d[1] (4221:4221:4221) (3981:3981:3981))
        (PORT d[2] (4056:4056:4056) (3993:3993:3993))
        (PORT d[3] (3423:3423:3423) (3409:3409:3409))
        (PORT d[4] (3652:3652:3652) (3612:3612:3612))
        (PORT d[5] (2394:2394:2394) (2232:2232:2232))
        (PORT d[6] (2665:2665:2665) (2727:2727:2727))
        (PORT d[7] (3316:3316:3316) (3380:3380:3380))
        (PORT d[8] (3655:3655:3655) (3563:3563:3563))
        (PORT d[9] (2613:2613:2613) (2531:2531:2531))
        (PORT d[10] (3032:3032:3032) (3108:3108:3108))
        (PORT d[11] (2473:2473:2473) (2333:2333:2333))
        (PORT d[12] (3495:3495:3495) (3499:3499:3499))
        (PORT clk (2247:2247:2247) (2279:2279:2279))
        (PORT stall (2616:2616:2616) (2684:2684:2684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6832:6832:6832) (7222:7222:7222))
        (PORT clk (2274:2274:2274) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3096:3096:3096))
        (PORT d[1] (3624:3624:3624) (3681:3681:3681))
        (PORT d[2] (3906:3906:3906) (3839:3839:3839))
        (PORT d[3] (3007:3007:3007) (2964:2964:2964))
        (PORT d[4] (3218:3218:3218) (3242:3242:3242))
        (PORT d[5] (1454:1454:1454) (1438:1438:1438))
        (PORT d[6] (2013:2013:2013) (1963:1963:1963))
        (PORT d[7] (1699:1699:1699) (1675:1675:1675))
        (PORT d[8] (2088:2088:2088) (2043:2043:2043))
        (PORT d[9] (1951:1951:1951) (1891:1891:1891))
        (PORT d[10] (2399:2399:2399) (2337:2337:2337))
        (PORT d[11] (1738:1738:1738) (1702:1702:1702))
        (PORT d[12] (1798:1798:1798) (1777:1777:1777))
        (PORT clk (2271:2271:2271) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1575:1575:1575) (1463:1463:1463))
        (PORT clk (2271:2271:2271) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1608:1608:1608))
        (PORT d[1] (1437:1437:1437) (1394:1394:1394))
        (PORT d[2] (2800:2800:2800) (2643:2643:2643))
        (PORT d[3] (2552:2552:2552) (2577:2577:2577))
        (PORT d[4] (1382:1382:1382) (1334:1334:1334))
        (PORT d[5] (3664:3664:3664) (3636:3636:3636))
        (PORT d[6] (2624:2624:2624) (2650:2650:2650))
        (PORT d[7] (3079:3079:3079) (3043:3043:3043))
        (PORT d[8] (2428:2428:2428) (2393:2393:2393))
        (PORT d[9] (1662:1662:1662) (1595:1595:1595))
        (PORT d[10] (2797:2797:2797) (2795:2795:2795))
        (PORT d[11] (2792:2792:2792) (2648:2648:2648))
        (PORT d[12] (1986:1986:1986) (1906:1906:1906))
        (PORT clk (2273:2273:2273) (2300:2300:2300))
        (PORT stall (3475:3475:3475) (3520:3520:3520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1832:1832:1832) (1727:1727:1727))
        (PORT datab (1402:1402:1402) (1402:1402:1402))
        (PORT datac (1217:1217:1217) (1132:1132:1132))
        (PORT datad (1691:1691:1691) (1671:1671:1671))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (216:216:216) (243:243:243))
        (PORT datac (1346:1346:1346) (1309:1309:1309))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3867:3867:3867))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3933:3933:3933) (3797:3797:3797))
        (PORT d[1] (4033:4033:4033) (4121:4121:4121))
        (PORT d[2] (4729:4729:4729) (4844:4844:4844))
        (PORT d[3] (3501:3501:3501) (3538:3538:3538))
        (PORT d[4] (2996:2996:2996) (3053:3053:3053))
        (PORT d[5] (3758:3758:3758) (3619:3619:3619))
        (PORT d[6] (9297:9297:9297) (9313:9313:9313))
        (PORT d[7] (4676:4676:4676) (4757:4757:4757))
        (PORT d[8] (4605:4605:4605) (4377:4377:4377))
        (PORT d[9] (4443:4443:4443) (4320:4320:4320))
        (PORT d[10] (2216:2216:2216) (2244:2244:2244))
        (PORT d[11] (4161:4161:4161) (4310:4310:4310))
        (PORT d[12] (4598:4598:4598) (4493:4493:4493))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2282:2282:2282))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4424:4424:4424) (4380:4380:4380))
        (PORT d[1] (4851:4851:4851) (4734:4734:4734))
        (PORT d[2] (2252:2252:2252) (2177:2177:2177))
        (PORT d[3] (3356:3356:3356) (3447:3447:3447))
        (PORT d[4] (4388:4388:4388) (4349:4349:4349))
        (PORT d[5] (3670:3670:3670) (3457:3457:3457))
        (PORT d[6] (2585:2585:2585) (2639:2639:2639))
        (PORT d[7] (3475:3475:3475) (3512:3512:3512))
        (PORT d[8] (3754:3754:3754) (3577:3577:3577))
        (PORT d[9] (3642:3642:3642) (3608:3608:3608))
        (PORT d[10] (4291:4291:4291) (4097:4097:4097))
        (PORT d[11] (3489:3489:3489) (3315:3315:3315))
        (PORT d[12] (4429:4429:4429) (4435:4435:4435))
        (PORT clk (2275:2275:2275) (2301:2301:2301))
        (PORT stall (2887:2887:2887) (2981:2981:2981))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4623:4623:4623) (4820:4820:4820))
        (PORT clk (2222:2222:2222) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7565:7565:7565) (7190:7190:7190))
        (PORT d[1] (2652:2652:2652) (2746:2746:2746))
        (PORT d[2] (2889:2889:2889) (2931:2931:2931))
        (PORT d[3] (4113:4113:4113) (4118:4118:4118))
        (PORT d[4] (4992:4992:4992) (4956:4956:4956))
        (PORT d[5] (7501:7501:7501) (7225:7225:7225))
        (PORT d[6] (5637:5637:5637) (5470:5470:5470))
        (PORT d[7] (5099:5099:5099) (5164:5164:5164))
        (PORT d[8] (3798:3798:3798) (3633:3633:3633))
        (PORT d[9] (3463:3463:3463) (3342:3342:3342))
        (PORT d[10] (6004:6004:6004) (5879:5879:5879))
        (PORT d[11] (4113:4113:4113) (4104:4104:4104))
        (PORT d[12] (6534:6534:6534) (6453:6453:6453))
        (PORT clk (2219:2219:2219) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2575:2575:2575) (2484:2484:2484))
        (PORT clk (2219:2219:2219) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3192:3192:3192) (3184:3184:3184))
        (PORT d[1] (5797:5797:5797) (5646:5646:5646))
        (PORT d[2] (6341:6341:6341) (6100:6100:6100))
        (PORT d[3] (2586:2586:2586) (2635:2635:2635))
        (PORT d[4] (6302:6302:6302) (6018:6018:6018))
        (PORT d[5] (5068:5068:5068) (5007:5007:5007))
        (PORT d[6] (3304:3304:3304) (3359:3359:3359))
        (PORT d[7] (2155:2155:2155) (2154:2154:2154))
        (PORT d[8] (2217:2217:2217) (2240:2240:2240))
        (PORT d[9] (3265:3265:3265) (3199:3199:3199))
        (PORT d[10] (2069:2069:2069) (2041:2041:2041))
        (PORT d[11] (6269:6269:6269) (5907:5907:5907))
        (PORT d[12] (4407:4407:4407) (4373:4373:4373))
        (PORT clk (2221:2221:2221) (2247:2247:2247))
        (PORT stall (3452:3452:3452) (3406:3406:3406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2377:2377:2377) (2324:2324:2324))
        (PORT datab (1440:1440:1440) (1447:1447:1447))
        (PORT datac (2455:2455:2455) (2297:2297:2297))
        (PORT datad (1456:1456:1456) (1458:1458:1458))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6824:6824:6824) (7187:7187:7187))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7315:7315:7315) (7022:7022:7022))
        (PORT d[1] (3374:3374:3374) (3345:3345:3345))
        (PORT d[2] (3198:3198:3198) (3223:3223:3223))
        (PORT d[3] (4538:4538:4538) (4576:4576:4576))
        (PORT d[4] (3909:3909:3909) (3951:3951:3951))
        (PORT d[5] (7995:7995:7995) (7784:7784:7784))
        (PORT d[6] (9460:9460:9460) (9331:9331:9331))
        (PORT d[7] (2623:2623:2623) (2695:2695:2695))
        (PORT d[8] (3455:3455:3455) (3420:3420:3420))
        (PORT d[9] (6422:6422:6422) (6369:6369:6369))
        (PORT d[10] (5120:5120:5120) (5080:5080:5080))
        (PORT d[11] (2500:2500:2500) (2528:2528:2528))
        (PORT d[12] (5464:5464:5464) (5416:5416:5416))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1916:1916:1916) (1826:1826:1826))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1721:1721:1721) (1688:1688:1688))
        (PORT d[1] (2611:2611:2611) (2388:2388:2388))
        (PORT d[2] (5057:5057:5057) (4953:4953:4953))
        (PORT d[3] (1664:1664:1664) (1617:1617:1617))
        (PORT d[4] (2735:2735:2735) (2595:2595:2595))
        (PORT d[5] (3213:3213:3213) (3031:3031:3031))
        (PORT d[6] (4510:4510:4510) (4604:4604:4604))
        (PORT d[7] (3570:3570:3570) (3594:3594:3594))
        (PORT d[8] (3329:3329:3329) (3376:3376:3376))
        (PORT d[9] (2038:2038:2038) (1991:1991:1991))
        (PORT d[10] (3570:3570:3570) (3605:3605:3605))
        (PORT d[11] (2889:2889:2889) (2780:2780:2780))
        (PORT d[12] (2645:2645:2645) (2600:2600:2600))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (PORT stall (2244:2244:2244) (2335:2335:2335))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4917:4917:4917) (5228:5228:5228))
        (PORT clk (2274:2274:2274) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4051:4051:4051) (3908:3908:3908))
        (PORT d[1] (3462:3462:3462) (3597:3597:3597))
        (PORT d[2] (4152:4152:4152) (4170:4170:4170))
        (PORT d[3] (4401:4401:4401) (4431:4431:4431))
        (PORT d[4] (3494:3494:3494) (3533:3533:3533))
        (PORT d[5] (3841:3841:3841) (3698:3698:3698))
        (PORT d[6] (4427:4427:4427) (4265:4265:4265))
        (PORT d[7] (3121:3121:3121) (3218:3218:3218))
        (PORT d[8] (5882:5882:5882) (5627:5627:5627))
        (PORT d[9] (7436:7436:7436) (6996:6996:6996))
        (PORT d[10] (3646:3646:3646) (3560:3560:3560))
        (PORT d[11] (2548:2548:2548) (2568:2568:2568))
        (PORT d[12] (4251:4251:4251) (4196:4196:4196))
        (PORT clk (2271:2271:2271) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2699:2699:2699))
        (PORT clk (2271:2271:2271) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1793:1793:1793) (1781:1781:1781))
        (PORT d[1] (4395:4395:4395) (4251:4251:4251))
        (PORT d[2] (4028:4028:4028) (3804:3804:3804))
        (PORT d[3] (2605:2605:2605) (2660:2660:2660))
        (PORT d[4] (3709:3709:3709) (3590:3590:3590))
        (PORT d[5] (4713:4713:4713) (4721:4721:4721))
        (PORT d[6] (3361:3361:3361) (3424:3424:3424))
        (PORT d[7] (3216:3216:3216) (3104:3104:3104))
        (PORT d[8] (2796:2796:2796) (2771:2771:2771))
        (PORT d[9] (4277:4277:4277) (4044:4044:4044))
        (PORT d[10] (3232:3232:3232) (3264:3264:3264))
        (PORT d[11] (4314:4314:4314) (4079:4079:4079))
        (PORT d[12] (3938:3938:3938) (3890:3890:3890))
        (PORT clk (2273:2273:2273) (2300:2300:2300))
        (PORT stall (3762:3762:3762) (3798:3798:3798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2505:2505:2505) (2272:2272:2272))
        (PORT datab (1401:1401:1401) (1401:1401:1401))
        (PORT datac (3015:3015:3015) (2844:2844:2844))
        (PORT datad (1694:1694:1694) (1674:1674:1674))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (922:922:922) (848:848:848))
        (PORT datac (1334:1334:1334) (1320:1320:1320))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6318:6318:6318) (6632:6632:6632))
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7582:7582:7582) (7231:7231:7231))
        (PORT d[1] (6086:6086:6086) (6138:6138:6138))
        (PORT d[2] (3256:3256:3256) (3293:3293:3293))
        (PORT d[3] (5413:5413:5413) (5389:5389:5389))
        (PORT d[4] (3232:3232:3232) (3276:3276:3276))
        (PORT d[5] (7004:7004:7004) (6819:6819:6819))
        (PORT d[6] (7245:7245:7245) (7044:7044:7044))
        (PORT d[7] (2933:2933:2933) (2964:2964:2964))
        (PORT d[8] (10081:10081:10081) (9875:9875:9875))
        (PORT d[9] (10218:10218:10218) (9612:9612:9612))
        (PORT d[10] (6786:6786:6786) (6644:6644:6644))
        (PORT d[11] (5801:5801:5801) (5722:5722:5722))
        (PORT d[12] (7541:7541:7541) (7426:7426:7426))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2508:2508:2508))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4408:4408:4408) (4346:4346:4346))
        (PORT d[1] (3749:3749:3749) (3608:3608:3608))
        (PORT d[2] (7130:7130:7130) (6796:6796:6796))
        (PORT d[3] (2399:2399:2399) (2396:2396:2396))
        (PORT d[4] (4305:4305:4305) (4233:4233:4233))
        (PORT d[5] (4331:4331:4331) (4297:4297:4297))
        (PORT d[6] (6346:6346:6346) (6103:6103:6103))
        (PORT d[7] (2873:2873:2873) (2915:2915:2915))
        (PORT d[8] (2903:2903:2903) (2901:2901:2901))
        (PORT d[9] (3418:3418:3418) (3378:3378:3378))
        (PORT d[10] (5380:5380:5380) (5406:5406:5406))
        (PORT d[11] (3295:3295:3295) (3199:3199:3199))
        (PORT d[12] (3295:3295:3295) (3329:3329:3329))
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (PORT stall (2373:2373:2373) (2421:2421:2421))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4414:4414:4414) (4644:4644:4644))
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2484:2484:2484))
        (PORT d[1] (3662:3662:3662) (3722:3722:3722))
        (PORT d[2] (3859:3859:3859) (3868:3868:3868))
        (PORT d[3] (5084:5084:5084) (5056:5056:5056))
        (PORT d[4] (2467:2467:2467) (2461:2461:2461))
        (PORT d[5] (8506:8506:8506) (8205:8205:8205))
        (PORT d[6] (6383:6383:6383) (6231:6231:6231))
        (PORT d[7] (4162:4162:4162) (4286:4286:4286))
        (PORT d[8] (3691:3691:3691) (3509:3509:3509))
        (PORT d[9] (2425:2425:2425) (2328:2328:2328))
        (PORT d[10] (7340:7340:7340) (7189:7189:7189))
        (PORT d[11] (4249:4249:4249) (4281:4281:4281))
        (PORT d[12] (7569:7569:7569) (7458:7458:7458))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2710:2710:2710) (2648:2648:2648))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4512:4512:4512) (4468:4468:4468))
        (PORT d[1] (4394:4394:4394) (4243:4243:4243))
        (PORT d[2] (7383:7383:7383) (7117:7117:7117))
        (PORT d[3] (3320:3320:3320) (3349:3349:3349))
        (PORT d[4] (3335:3335:3335) (3149:3149:3149))
        (PORT d[5] (4562:4562:4562) (4481:4481:4481))
        (PORT d[6] (2496:2496:2496) (2513:2513:2513))
        (PORT d[7] (3148:3148:3148) (3121:3121:3121))
        (PORT d[8] (3502:3502:3502) (3482:3482:3482))
        (PORT d[9] (3233:3233:3233) (3139:3139:3139))
        (PORT d[10] (2047:2047:2047) (2016:2016:2016))
        (PORT d[11] (3462:3462:3462) (3210:3210:3210))
        (PORT d[12] (2442:2442:2442) (2305:2305:2305))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (PORT stall (3365:3365:3365) (3346:3346:3346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2496:2496:2496) (2269:2269:2269))
        (PORT datab (1390:1390:1390) (1392:1392:1392))
        (PORT datac (1618:1618:1618) (1603:1603:1603))
        (PORT datad (1971:1971:1971) (1783:1783:1783))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6781:6781:6781) (7155:7155:7155))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6753:6753:6753) (6461:6461:6461))
        (PORT d[1] (2970:2970:2970) (3043:3043:3043))
        (PORT d[2] (3447:3447:3447) (3469:3469:3469))
        (PORT d[3] (2766:2766:2766) (2776:2776:2776))
        (PORT d[4] (2907:2907:2907) (2941:2941:2941))
        (PORT d[5] (6030:6030:6030) (5806:5806:5806))
        (PORT d[6] (6427:6427:6427) (6143:6143:6143))
        (PORT d[7] (5093:5093:5093) (5134:5134:5134))
        (PORT d[8] (7725:7725:7725) (7557:7557:7557))
        (PORT d[9] (9743:9743:9743) (9167:9167:9167))
        (PORT d[10] (2567:2567:2567) (2482:2482:2482))
        (PORT d[11] (4559:4559:4559) (4553:4553:4553))
        (PORT d[12] (7150:7150:7150) (7036:7036:7036))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2383:2383:2383))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4444:4444:4444) (4380:4380:4380))
        (PORT d[1] (3686:3686:3686) (3502:3502:3502))
        (PORT d[2] (4402:4402:4402) (4183:4183:4183))
        (PORT d[3] (1713:1713:1713) (1695:1695:1695))
        (PORT d[4] (2862:2862:2862) (2711:2711:2711))
        (PORT d[5] (2947:2947:2947) (2760:2760:2760))
        (PORT d[6] (3008:3008:3008) (3094:3094:3094))
        (PORT d[7] (2547:2547:2547) (2454:2454:2454))
        (PORT d[8] (2885:2885:2885) (2903:2903:2903))
        (PORT d[9] (2452:2452:2452) (2304:2304:2304))
        (PORT d[10] (3439:3439:3439) (3530:3530:3530))
        (PORT d[11] (3752:3752:3752) (3569:3569:3569))
        (PORT d[12] (3266:3266:3266) (3297:3297:3297))
        (PORT clk (2249:2249:2249) (2280:2280:2280))
        (PORT stall (2083:2083:2083) (2115:2115:2115))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7167:7167:7167) (7504:7504:7504))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6963:6963:6963) (6676:6676:6676))
        (PORT d[1] (3072:3072:3072) (3059:3059:3059))
        (PORT d[2] (2897:2897:2897) (2935:2935:2935))
        (PORT d[3] (4181:4181:4181) (4231:4231:4231))
        (PORT d[4] (5418:5418:5418) (5451:5451:5451))
        (PORT d[5] (8752:8752:8752) (8601:8601:8601))
        (PORT d[6] (9098:9098:9098) (8982:8982:8982))
        (PORT d[7] (2644:2644:2644) (2718:2718:2718))
        (PORT d[8] (2824:2824:2824) (2828:2828:2828))
        (PORT d[9] (6113:6113:6113) (6070:6070:6070))
        (PORT d[10] (4791:4791:4791) (4762:4762:4762))
        (PORT d[11] (2253:2253:2253) (2302:2302:2302))
        (PORT d[12] (7698:7698:7698) (7607:7607:7607))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2248:2248:2248))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2021:2021:2021) (1973:1973:1973))
        (PORT d[1] (4381:4381:4381) (4216:4216:4216))
        (PORT d[2] (5033:5033:5033) (4926:4926:4926))
        (PORT d[3] (2888:2888:2888) (2912:2912:2912))
        (PORT d[4] (2788:2788:2788) (2657:2657:2657))
        (PORT d[5] (3235:3235:3235) (3056:3056:3056))
        (PORT d[6] (2973:2973:2973) (3025:3025:3025))
        (PORT d[7] (3245:3245:3245) (3311:3311:3311))
        (PORT d[8] (2972:2972:2972) (3033:3033:3033))
        (PORT d[9] (2031:2031:2031) (1980:1980:1980))
        (PORT d[10] (3256:3256:3256) (3299:3299:3299))
        (PORT d[11] (3051:3051:3051) (3009:3009:3009))
        (PORT d[12] (3919:3919:3919) (3844:3844:3844))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (PORT stall (1885:1885:1885) (1971:1971:1971))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1645:1645:1645))
        (PORT datab (1542:1542:1542) (1458:1458:1458))
        (PORT datac (2760:2760:2760) (2640:2640:2640))
        (PORT datad (1356:1356:1356) (1350:1350:1350))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~317)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1462:1462:1462))
        (PORT datab (217:217:217) (242:242:242))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1283:1283:1283) (1299:1299:1299))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~188)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (656:656:656))
        (PORT datab (709:709:709) (731:731:731))
        (PORT datac (1131:1131:1131) (1110:1110:1110))
        (PORT datad (1260:1260:1260) (1214:1214:1214))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6735:6735:6735) (7109:7109:7109))
        (PORT clk (2246:2246:2246) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6774:6774:6774) (6484:6484:6484))
        (PORT d[1] (2643:2643:2643) (2726:2726:2726))
        (PORT d[2] (3495:3495:3495) (3517:3517:3517))
        (PORT d[3] (2723:2723:2723) (2734:2734:2734))
        (PORT d[4] (2915:2915:2915) (2949:2949:2949))
        (PORT d[5] (6307:6307:6307) (6071:6071:6071))
        (PORT d[6] (7091:7091:7091) (6789:6789:6789))
        (PORT d[7] (2540:2540:2540) (2566:2566:2566))
        (PORT d[8] (7859:7859:7859) (7711:7711:7711))
        (PORT d[9] (9737:9737:9737) (9158:9158:9158))
        (PORT d[10] (2891:2891:2891) (2785:2785:2785))
        (PORT d[11] (2364:2364:2364) (2345:2345:2345))
        (PORT d[12] (2350:2350:2350) (2309:2309:2309))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (1957:1957:1957))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3701:3701:3701) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4732:4732:4732) (4656:4656:4656))
        (PORT d[1] (3685:3685:3685) (3504:3504:3504))
        (PORT d[2] (4400:4400:4400) (4182:4182:4182))
        (PORT d[3] (1732:1732:1732) (1718:1718:1718))
        (PORT d[4] (2563:2563:2563) (2424:2424:2424))
        (PORT d[5] (2412:2412:2412) (2273:2273:2273))
        (PORT d[6] (3095:3095:3095) (3177:3177:3177))
        (PORT d[7] (2872:2872:2872) (2764:2764:2764))
        (PORT d[8] (2853:2853:2853) (2871:2871:2871))
        (PORT d[9] (2721:2721:2721) (2553:2553:2553))
        (PORT d[10] (3084:3084:3084) (3191:3191:3191))
        (PORT d[11] (4114:4114:4114) (3918:3918:3918))
        (PORT d[12] (3617:3617:3617) (3638:3638:3638))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (PORT stall (2360:2360:2360) (2422:2422:2422))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a293.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5552:5552:5552) (5852:5852:5852))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4660:4660:4660) (4491:4491:4491))
        (PORT d[1] (3491:3491:3491) (3615:3615:3615))
        (PORT d[2] (4849:4849:4849) (4853:4853:4853))
        (PORT d[3] (4155:4155:4155) (4211:4211:4211))
        (PORT d[4] (3872:3872:3872) (3914:3914:3914))
        (PORT d[5] (2943:2943:2943) (2872:2872:2872))
        (PORT d[6] (5301:5301:5301) (5128:5128:5128))
        (PORT d[7] (3764:3764:3764) (3848:3848:3848))
        (PORT d[8] (6542:6542:6542) (6275:6275:6275))
        (PORT d[9] (8116:8116:8116) (7664:7664:7664))
        (PORT d[10] (4545:4545:4545) (4407:4407:4407))
        (PORT d[11] (2496:2496:2496) (2517:2517:2517))
        (PORT d[12] (3551:3551:3551) (3494:3494:3494))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2218:2218:2218) (2086:2086:2086))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (2082:2082:2082))
        (PORT d[1] (4425:4425:4425) (4291:4291:4291))
        (PORT d[2] (3663:3663:3663) (3459:3459:3459))
        (PORT d[3] (2937:2937:2937) (2975:2975:2975))
        (PORT d[4] (3370:3370:3370) (3262:3262:3262))
        (PORT d[5] (4104:4104:4104) (4125:4125:4125))
        (PORT d[6] (4076:4076:4076) (4132:4132:4132))
        (PORT d[7] (3080:3080:3080) (3043:3043:3043))
        (PORT d[8] (2786:2786:2786) (2766:2766:2766))
        (PORT d[9] (4277:4277:4277) (4046:4046:4046))
        (PORT d[10] (2894:2894:2894) (2945:2945:2945))
        (PORT d[11] (3407:3407:3407) (3224:3224:3224))
        (PORT d[12] (3442:3442:3442) (3425:3425:3425))
        (PORT clk (2249:2249:2249) (2280:2280:2280))
        (PORT stall (3489:3489:3489) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a301.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1099:1099:1099))
        (PORT datab (1740:1740:1740) (1585:1585:1585))
        (PORT datac (1069:1069:1069) (1095:1095:1095))
        (PORT datad (1950:1950:1950) (1879:1879:1879))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6161:6161:6161) (6536:6536:6536))
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7628:7628:7628) (7145:7145:7145))
        (PORT d[1] (5158:5158:5158) (5286:5286:5286))
        (PORT d[2] (4177:4177:4177) (4187:4187:4187))
        (PORT d[3] (4151:4151:4151) (4188:4188:4188))
        (PORT d[4] (5164:5164:5164) (5198:5198:5198))
        (PORT d[5] (6275:6275:6275) (6123:6123:6123))
        (PORT d[6] (6055:6055:6055) (5936:5936:5936))
        (PORT d[7] (4013:4013:4013) (4077:4077:4077))
        (PORT d[8] (8198:8198:8198) (8060:8060:8060))
        (PORT d[9] (10715:10715:10715) (9987:9987:9987))
        (PORT d[10] (6116:6116:6116) (6013:6013:6013))
        (PORT d[11] (4295:4295:4295) (4324:4324:4324))
        (PORT d[12] (6175:6175:6175) (6112:6112:6112))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3554:3554:3554) (3516:3516:3516))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2972:2972:2972) (3011:3011:3011))
        (PORT d[1] (4864:4864:4864) (4750:4750:4750))
        (PORT d[2] (7748:7748:7748) (7241:7241:7241))
        (PORT d[3] (2827:2827:2827) (2852:2852:2852))
        (PORT d[4] (3950:3950:3950) (3892:3892:3892))
        (PORT d[5] (5478:5478:5478) (5249:5249:5249))
        (PORT d[6] (5127:5127:5127) (4999:4999:4999))
        (PORT d[7] (3478:3478:3478) (3482:3482:3482))
        (PORT d[8] (2646:2646:2646) (2700:2700:2700))
        (PORT d[9] (5194:5194:5194) (5032:5032:5032))
        (PORT d[10] (3442:3442:3442) (3556:3556:3556))
        (PORT d[11] (4097:4097:4097) (4056:4056:4056))
        (PORT d[12] (3552:3552:3552) (3588:3588:3588))
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (PORT stall (3912:3912:3912) (3935:3935:3935))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a309.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3679:3679:3679) (3881:3881:3881))
        (PORT clk (2253:2253:2253) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5053:5053:5053) (4967:4967:4967))
        (PORT d[1] (4714:4714:4714) (4855:4855:4855))
        (PORT d[2] (4947:4947:4947) (5027:5027:5027))
        (PORT d[3] (3944:3944:3944) (4032:4032:4032))
        (PORT d[4] (3175:3175:3175) (3193:3193:3193))
        (PORT d[5] (8560:8560:8560) (8391:8391:8391))
        (PORT d[6] (10089:10089:10089) (10118:10118:10118))
        (PORT d[7] (4778:4778:4778) (4933:4933:4933))
        (PORT d[8] (6131:6131:6131) (5877:5877:5877))
        (PORT d[9] (5780:5780:5780) (5620:5620:5620))
        (PORT d[10] (3064:3064:3064) (3149:3149:3149))
        (PORT d[11] (4166:4166:4166) (4308:4308:4308))
        (PORT d[12] (4728:4728:4728) (4663:4663:4663))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3041:3041:3041))
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4113:4113:4113) (4064:4064:4064))
        (PORT d[1] (5849:5849:5849) (5716:5716:5716))
        (PORT d[2] (3455:3455:3455) (3430:3430:3430))
        (PORT d[3] (4360:4360:4360) (4462:4462:4462))
        (PORT d[4] (4799:4799:4799) (4813:4813:4813))
        (PORT d[5] (5828:5828:5828) (5726:5726:5726))
        (PORT d[6] (3496:3496:3496) (3486:3486:3486))
        (PORT d[7] (3651:3651:3651) (3725:3725:3725))
        (PORT d[8] (3655:3655:3655) (3734:3734:3734))
        (PORT d[9] (5046:5046:5046) (5023:5023:5023))
        (PORT d[10] (2864:2864:2864) (2906:2906:2906))
        (PORT d[11] (6205:6205:6205) (5955:5955:5955))
        (PORT d[12] (5223:5223:5223) (5230:5230:5230))
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (PORT stall (3292:3292:3292) (3282:3282:3282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a317.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2609:2609:2609) (2551:2551:2551))
        (PORT datab (1623:1623:1623) (1589:1589:1589))
        (PORT datac (1358:1358:1358) (1367:1367:1367))
        (PORT datad (2777:2777:2777) (2786:2786:2786))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (255:255:255))
        (PORT datab (710:710:710) (733:733:733))
        (PORT datac (1104:1104:1104) (1009:1009:1009))
        (PORT datad (1183:1183:1183) (1099:1099:1099))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4111:4111:4111) (4377:4377:4377))
        (PORT clk (2273:2273:2273) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (3642:3642:3642))
        (PORT d[1] (4399:4399:4399) (4456:4456:4456))
        (PORT d[2] (4521:4521:4521) (4515:4515:4515))
        (PORT d[3] (5456:5456:5456) (5458:5458:5458))
        (PORT d[4] (3078:3078:3078) (3036:3036:3036))
        (PORT d[5] (8831:8831:8831) (8521:8521:8521))
        (PORT d[6] (5242:5242:5242) (5142:5142:5142))
        (PORT d[7] (3843:3843:3843) (3984:3984:3984))
        (PORT d[8] (3646:3646:3646) (3461:3461:3461))
        (PORT d[9] (2392:2392:2392) (2283:2283:2283))
        (PORT d[10] (5277:5277:5277) (5260:5260:5260))
        (PORT d[11] (4341:4341:4341) (4384:4384:4384))
        (PORT d[12] (2692:2692:2692) (2541:2541:2541))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1654:1654:1654) (1487:1487:1487))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4383:4383:4383) (4259:4259:4259))
        (PORT d[1] (4743:4743:4743) (4580:4580:4580))
        (PORT d[2] (5664:5664:5664) (5532:5532:5532))
        (PORT d[3] (4081:4081:4081) (4177:4177:4177))
        (PORT d[4] (3981:3981:3981) (3761:3761:3761))
        (PORT d[5] (4911:4911:4911) (4819:4819:4819))
        (PORT d[6] (1705:1705:1705) (1673:1673:1673))
        (PORT d[7] (3817:3817:3817) (3770:3770:3770))
        (PORT d[8] (2888:2888:2888) (2906:2906:2906))
        (PORT d[9] (3034:3034:3034) (2859:2859:2859))
        (PORT d[10] (2038:2038:2038) (1991:1991:1991))
        (PORT d[11] (4063:4063:4063) (3786:3786:3786))
        (PORT d[12] (1739:1739:1739) (1621:1621:1621))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (PORT stall (3300:3300:3300) (3313:3313:3313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a357.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3630:3630:3630))
        (PORT clk (2237:2237:2237) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5676:5676:5676) (5555:5555:5555))
        (PORT d[1] (5159:5159:5159) (5303:5303:5303))
        (PORT d[2] (5298:5298:5298) (5375:5375:5375))
        (PORT d[3] (4277:4277:4277) (4356:4356:4356))
        (PORT d[4] (3266:3266:3266) (3300:3300:3300))
        (PORT d[5] (8882:8882:8882) (8698:8698:8698))
        (PORT d[6] (10571:10571:10571) (10553:10553:10553))
        (PORT d[7] (5095:5095:5095) (5200:5200:5200))
        (PORT d[8] (5987:5987:5987) (5775:5775:5775))
        (PORT d[9] (6110:6110:6110) (5941:5941:5941))
        (PORT d[10] (3318:3318:3318) (3388:3388:3388))
        (PORT d[11] (4318:4318:4318) (4430:4430:4430))
        (PORT d[12] (5096:5096:5096) (5019:5019:5019))
        (PORT clk (2234:2234:2234) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2691:2691:2691))
        (PORT clk (2234:2234:2234) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3724:3724:3724))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3697:3697:3697) (3641:3641:3641))
        (PORT d[1] (6163:6163:6163) (6020:6020:6020))
        (PORT d[2] (3803:3803:3803) (3773:3773:3773))
        (PORT d[3] (5007:5007:5007) (5099:5099:5099))
        (PORT d[4] (4800:4800:4800) (4827:4827:4827))
        (PORT d[5] (5821:5821:5821) (5691:5691:5691))
        (PORT d[6] (2925:2925:2925) (2938:2938:2938))
        (PORT d[7] (3667:3667:3667) (3738:3738:3738))
        (PORT d[8] (3995:3995:3995) (4069:4069:4069))
        (PORT d[9] (5358:5358:5358) (5330:5330:5330))
        (PORT d[10] (2558:2558:2558) (2602:2602:2602))
        (PORT d[11] (6514:6514:6514) (6262:6262:6262))
        (PORT d[12] (5573:5573:5573) (5572:5572:5572))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (PORT stall (3281:3281:3281) (3269:3269:3269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a373.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1436:1436:1436) (1419:1419:1419))
        (PORT datab (1747:1747:1747) (1629:1629:1629))
        (PORT datac (1476:1476:1476) (1489:1489:1489))
        (PORT datad (2342:2342:2342) (2310:2310:2310))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4057:4057:4057) (4290:4290:4290))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (1999:1999:1999))
        (PORT d[1] (4417:4417:4417) (4537:4537:4537))
        (PORT d[2] (5431:5431:5431) (5534:5534:5534))
        (PORT d[3] (4520:4520:4520) (4535:4535:4535))
        (PORT d[4] (4156:4156:4156) (4155:4155:4155))
        (PORT d[5] (4828:4828:4828) (4655:4655:4655))
        (PORT d[6] (3229:3229:3229) (3139:3139:3139))
        (PORT d[7] (5692:5692:5692) (5787:5787:5787))
        (PORT d[8] (4363:4363:4363) (4165:4165:4165))
        (PORT d[9] (2409:2409:2409) (2393:2393:2393))
        (PORT d[10] (3273:3273:3273) (3292:3292:3292))
        (PORT d[11] (3732:3732:3732) (3811:3811:3811))
        (PORT d[12] (2666:2666:2666) (2582:2582:2582))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1840:1840:1840) (1737:1737:1737))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2385:2385:2385))
        (PORT d[1] (4717:4717:4717) (4554:4554:4554))
        (PORT d[2] (1933:1933:1933) (1853:1853:1853))
        (PORT d[3] (4144:4144:4144) (4279:4279:4279))
        (PORT d[4] (3970:3970:3970) (3904:3904:3904))
        (PORT d[5] (3377:3377:3377) (3195:3195:3195))
        (PORT d[6] (2916:2916:2916) (2935:2935:2935))
        (PORT d[7] (4452:4452:4452) (4451:4451:4451))
        (PORT d[8] (3457:3457:3457) (3285:3285:3285))
        (PORT d[9] (3260:3260:3260) (3202:3202:3202))
        (PORT d[10] (2780:2780:2780) (2622:2622:2622))
        (PORT d[11] (2622:2622:2622) (2526:2526:2526))
        (PORT d[12] (3822:3822:3822) (3837:3837:3837))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT stall (2256:2256:2256) (2352:2352:2352))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a381.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5304:5304:5304) (5624:5624:5624))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5163:5163:5163))
        (PORT d[1] (4009:4009:4009) (4098:4098:4098))
        (PORT d[2] (2599:2599:2599) (2577:2577:2577))
        (PORT d[3] (5166:5166:5166) (5193:5193:5193))
        (PORT d[4] (2528:2528:2528) (2565:2565:2565))
        (PORT d[5] (4161:4161:4161) (4012:4012:4012))
        (PORT d[6] (4017:4017:4017) (3852:3852:3852))
        (PORT d[7] (2365:2365:2365) (2345:2345:2345))
        (PORT d[8] (7185:7185:7185) (6895:6895:6895))
        (PORT d[9] (9113:9113:9113) (8628:8628:8628))
        (PORT d[10] (2453:2453:2453) (2409:2409:2409))
        (PORT d[11] (2113:2113:2113) (2101:2101:2101))
        (PORT d[12] (2824:2824:2824) (2783:2783:2783))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2138:2138:2138) (2007:2007:2007))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3687:3687:3687) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1400:1400:1400) (1364:1364:1364))
        (PORT d[1] (5464:5464:5464) (5301:5301:5301))
        (PORT d[2] (2778:2778:2778) (2609:2609:2609))
        (PORT d[3] (2212:2212:2212) (2244:2244:2244))
        (PORT d[4] (2350:2350:2350) (2279:2279:2279))
        (PORT d[5] (4516:4516:4516) (4527:4527:4527))
        (PORT d[6] (4084:4084:4084) (4172:4172:4172))
        (PORT d[7] (2070:2070:2070) (2050:2050:2050))
        (PORT d[8] (2384:2384:2384) (2341:2341:2341))
        (PORT d[9] (2818:2818:2818) (2652:2652:2652))
        (PORT d[10] (2952:2952:2952) (3007:3007:3007))
        (PORT d[11] (3079:3079:3079) (2903:2903:2903))
        (PORT d[12] (4044:4044:4044) (4021:4021:4021))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT stall (3573:3573:3573) (3583:3583:3583))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a365.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1537:1537:1537) (1542:1542:1542))
        (PORT datab (1619:1619:1619) (1548:1548:1548))
        (PORT datac (2490:2490:2490) (2362:2362:2362))
        (PORT datad (1379:1379:1379) (1369:1369:1369))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4559:4559:4559) (4846:4846:4846))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5856:5856:5856) (5611:5611:5611))
        (PORT d[1] (3597:3597:3597) (3647:3647:3647))
        (PORT d[2] (3956:3956:3956) (4018:4018:4018))
        (PORT d[3] (4148:4148:4148) (4167:4167:4167))
        (PORT d[4] (4081:4081:4081) (4174:4174:4174))
        (PORT d[5] (7833:7833:7833) (7744:7744:7744))
        (PORT d[6] (8290:8290:8290) (8239:8239:8239))
        (PORT d[7] (3488:3488:3488) (3614:3614:3614))
        (PORT d[8] (7180:7180:7180) (7025:7025:7025))
        (PORT d[9] (7171:7171:7171) (7065:7065:7065))
        (PORT d[10] (3418:3418:3418) (3505:3505:3505))
        (PORT d[11] (3991:3991:3991) (4052:4052:4052))
        (PORT d[12] (5450:5450:5450) (5428:5428:5428))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3110:3110:3110) (3076:3076:3076))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5785:5785:5785) (5585:5585:5585))
        (PORT d[1] (5338:5338:5338) (5141:5141:5141))
        (PORT d[2] (3833:3833:3833) (3825:3825:3825))
        (PORT d[3] (3449:3449:3449) (3430:3430:3430))
        (PORT d[4] (3539:3539:3539) (3448:3448:3448))
        (PORT d[5] (3584:3584:3584) (3496:3496:3496))
        (PORT d[6] (4666:4666:4666) (4711:4711:4711))
        (PORT d[7] (4431:4431:4431) (4530:4530:4530))
        (PORT d[8] (3742:3742:3742) (3848:3848:3848))
        (PORT d[9] (4210:4210:4210) (4106:4106:4106))
        (PORT d[10] (5599:5599:5599) (5387:5387:5387))
        (PORT d[11] (6683:6683:6683) (6495:6495:6495))
        (PORT d[12] (3802:3802:3802) (3806:3806:3806))
        (PORT clk (2241:2241:2241) (2271:2271:2271))
        (PORT stall (2918:2918:2918) (2910:2910:2910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a269.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6476:6476:6476) (6865:6865:6865))
        (PORT clk (2226:2226:2226) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6265:6265:6265) (5996:5996:5996))
        (PORT d[1] (2758:2758:2758) (2779:2779:2779))
        (PORT d[2] (4961:4961:4961) (4983:4983:4983))
        (PORT d[3] (3839:3839:3839) (3883:3883:3883))
        (PORT d[4] (4786:4786:4786) (4853:4853:4853))
        (PORT d[5] (8113:8113:8113) (7983:7983:7983))
        (PORT d[6] (8109:8109:8109) (8025:8025:8025))
        (PORT d[7] (3062:3062:3062) (3163:3163:3163))
        (PORT d[8] (2765:2765:2765) (2766:2766:2766))
        (PORT d[9] (7626:7626:7626) (7518:7518:7518))
        (PORT d[10] (4139:4139:4139) (4133:4133:4133))
        (PORT d[11] (3266:3266:3266) (3340:3340:3340))
        (PORT d[12] (7060:7060:7060) (6995:6995:6995))
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2929:2929:2929) (2826:2826:2826))
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3681:3681:3681) (3713:3713:3713))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6518:6518:6518) (6306:6306:6306))
        (PORT d[1] (3750:3750:3750) (3613:3613:3613))
        (PORT d[2] (4358:4358:4358) (4273:4273:4273))
        (PORT d[3] (5219:5219:5219) (5187:5187:5187))
        (PORT d[4] (2838:2838:2838) (2731:2731:2731))
        (PORT d[5] (4276:4276:4276) (4209:4209:4209))
        (PORT d[6] (2720:2720:2720) (2783:2783:2783))
        (PORT d[7] (4795:4795:4795) (4920:4920:4920))
        (PORT d[8] (3289:3289:3289) (3202:3202:3202))
        (PORT d[9] (4162:4162:4162) (4129:4129:4129))
        (PORT d[10] (6237:6237:6237) (5976:5976:5976))
        (PORT d[11] (3828:3828:3828) (3580:3580:3580))
        (PORT d[12] (3291:3291:3291) (3245:3245:3245))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (PORT stall (2517:2517:2517) (2529:2529:2529))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a285.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1528:1528:1528) (1532:1532:1532))
        (PORT datab (2402:2402:2402) (2399:2399:2399))
        (PORT datac (2238:2238:2238) (2157:2157:2157))
        (PORT datad (1382:1382:1382) (1372:1372:1372))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4846:4846:4846) (5143:5143:5143))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5931:5931:5931) (5607:5607:5607))
        (PORT d[1] (4189:4189:4189) (4249:4249:4249))
        (PORT d[2] (3214:3214:3214) (3265:3265:3265))
        (PORT d[3] (4379:4379:4379) (4408:4408:4408))
        (PORT d[4] (3408:3408:3408) (3432:3432:3432))
        (PORT d[5] (5604:5604:5604) (5411:5411:5411))
        (PORT d[6] (4974:4974:4974) (4801:4801:4801))
        (PORT d[7] (3977:3977:3977) (4040:4040:4040))
        (PORT d[8] (5405:5405:5405) (5102:5102:5102))
        (PORT d[9] (5222:5222:5222) (4954:4954:4954))
        (PORT d[10] (4590:4590:4590) (4475:4475:4475))
        (PORT d[11] (3629:3629:3629) (3627:3627:3627))
        (PORT d[12] (5190:5190:5190) (5137:5137:5137))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2903:2903:2903) (2806:2806:2806))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2240:2240:2240))
        (PORT d[1] (5126:5126:5126) (4990:4990:4990))
        (PORT d[2] (6211:6211:6211) (5936:5936:5936))
        (PORT d[3] (4406:4406:4406) (4510:4510:4510))
        (PORT d[4] (4697:4697:4697) (4466:4466:4466))
        (PORT d[5] (5515:5515:5515) (5314:5314:5314))
        (PORT d[6] (3351:3351:3351) (3407:3407:3407))
        (PORT d[7] (3700:3700:3700) (3633:3633:3633))
        (PORT d[8] (2554:2554:2554) (2586:2586:2586))
        (PORT d[9] (3546:3546:3546) (3479:3479:3479))
        (PORT d[10] (2512:2512:2512) (2519:2519:2519))
        (PORT d[11] (5242:5242:5242) (4896:4896:4896))
        (PORT d[12] (3441:3441:3441) (3447:3447:3447))
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (PORT stall (3696:3696:3696) (3656:3656:3656))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a277.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4818:4818:4818) (5068:5068:5068))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (4355:4355:4355))
        (PORT d[1] (4753:4753:4753) (4855:4855:4855))
        (PORT d[2] (5721:5721:5721) (5656:5656:5656))
        (PORT d[3] (2951:2951:2951) (2926:2926:2926))
        (PORT d[4] (3923:3923:3923) (3966:3966:3966))
        (PORT d[5] (5525:5525:5525) (5323:5323:5323))
        (PORT d[6] (8404:8404:8404) (8427:8427:8427))
        (PORT d[7] (5028:5028:5028) (5094:5094:5094))
        (PORT d[8] (5677:5677:5677) (5470:5470:5470))
        (PORT d[9] (5268:5268:5268) (5168:5168:5168))
        (PORT d[10] (2584:2584:2584) (2642:2642:2642))
        (PORT d[11] (3028:3028:3028) (3127:3127:3127))
        (PORT d[12] (2865:2865:2865) (2771:2771:2771))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3461:3461:3461) (3319:3319:3319))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3441:3441:3441) (3264:3264:3264))
        (PORT d[1] (5153:5153:5153) (5028:5028:5028))
        (PORT d[2] (3422:3422:3422) (3382:3382:3382))
        (PORT d[3] (4142:4142:4142) (4133:4133:4133))
        (PORT d[4] (4321:4321:4321) (4277:4277:4277))
        (PORT d[5] (4262:4262:4262) (4045:4045:4045))
        (PORT d[6] (2295:2295:2295) (2342:2342:2342))
        (PORT d[7] (3955:3955:3955) (4020:4020:4020))
        (PORT d[8] (4504:4504:4504) (4365:4365:4365))
        (PORT d[9] (3324:3324:3324) (3225:3225:3225))
        (PORT d[10] (3037:3037:3037) (2872:2872:2872))
        (PORT d[11] (2796:2796:2796) (2637:2637:2637))
        (PORT d[12] (4602:4602:4602) (4611:4611:4611))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (PORT stall (2430:2430:2430) (2476:2476:2476))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a261.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1530:1530:1530) (1535:1535:1535))
        (PORT datab (1391:1391:1391) (1392:1392:1392))
        (PORT datac (2435:2435:2435) (2444:2444:2444))
        (PORT datad (2279:2279:2279) (2101:2101:2101))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4208:4208:4208) (4477:4477:4477))
        (PORT clk (2213:2213:2213) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5889:5889:5889) (5623:5623:5623))
        (PORT d[1] (4784:4784:4784) (4778:4778:4778))
        (PORT d[2] (4954:4954:4954) (4974:4974:4974))
        (PORT d[3] (5367:5367:5367) (5322:5322:5322))
        (PORT d[4] (4459:4459:4459) (4528:4528:4528))
        (PORT d[5] (7779:7779:7779) (7659:7659:7659))
        (PORT d[6] (8133:8133:8133) (8047:8047:8047))
        (PORT d[7] (3074:3074:3074) (3177:3177:3177))
        (PORT d[8] (2788:2788:2788) (2791:2791:2791))
        (PORT d[9] (7319:7319:7319) (7228:7228:7228))
        (PORT d[10] (3803:3803:3803) (3808:3808:3808))
        (PORT d[11] (2991:2991:2991) (3081:3081:3081))
        (PORT d[12] (5665:5665:5665) (5592:5592:5592))
        (PORT clk (2210:2210:2210) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2566:2566:2566))
        (PORT clk (2210:2210:2210) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6501:6501:6501) (6282:6282:6282))
        (PORT d[1] (3716:3716:3716) (3579:3579:3579))
        (PORT d[2] (4045:4045:4045) (3970:3970:3970))
        (PORT d[3] (3199:3199:3199) (3211:3211:3211))
        (PORT d[4] (2828:2828:2828) (2723:2723:2723))
        (PORT d[5] (4265:4265:4265) (4202:4202:4202))
        (PORT d[6] (4657:4657:4657) (4673:4673:4673))
        (PORT d[7] (4497:4497:4497) (4641:4641:4641))
        (PORT d[8] (3239:3239:3239) (3151:3151:3151))
        (PORT d[9] (3816:3816:3816) (3801:3801:3801))
        (PORT d[10] (6284:6284:6284) (6034:6034:6034))
        (PORT d[11] (3573:3573:3573) (3337:3337:3337))
        (PORT d[12] (3283:3283:3283) (3236:3236:3236))
        (PORT clk (2212:2212:2212) (2243:2243:2243))
        (PORT stall (2527:2527:2527) (2542:2542:2542))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a325.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3392:3392:3392) (3621:3621:3621))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5701:5701:5701) (5580:5580:5580))
        (PORT d[1] (5037:5037:5037) (5153:5153:5153))
        (PORT d[2] (5016:5016:5016) (5099:5099:5099))
        (PORT d[3] (4295:4295:4295) (4371:4371:4371))
        (PORT d[4] (3269:3269:3269) (3300:3300:3300))
        (PORT d[5] (8868:8868:8868) (8684:8684:8684))
        (PORT d[6] (10597:10597:10597) (10576:10576:10576))
        (PORT d[7] (4808:4808:4808) (4931:4931:4931))
        (PORT d[8] (5922:5922:5922) (5710:5710:5710))
        (PORT d[9] (6046:6046:6046) (5871:5871:5871))
        (PORT d[10] (3331:3331:3331) (3401:3401:3401))
        (PORT d[11] (4443:4443:4443) (4567:4567:4567))
        (PORT d[12] (4761:4761:4761) (4705:4705:4705))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (2971:2971:2971))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4145:4145:4145) (4096:4096:4096))
        (PORT d[1] (6147:6147:6147) (6004:6004:6004))
        (PORT d[2] (3795:3795:3795) (3765:3765:3765))
        (PORT d[3] (4731:4731:4731) (4833:4833:4833))
        (PORT d[4] (5080:5080:5080) (5076:5076:5076))
        (PORT d[5] (5837:5837:5837) (5734:5734:5734))
        (PORT d[6] (2909:2909:2909) (2924:2924:2924))
        (PORT d[7] (3906:3906:3906) (3954:3954:3954))
        (PORT d[8] (4031:4031:4031) (4101:4101:4101))
        (PORT d[9] (5311:5311:5311) (5281:5281:5281))
        (PORT d[10] (2872:2872:2872) (2915:2915:2915))
        (PORT d[11] (6240:6240:6240) (6001:6001:6001))
        (PORT d[12] (5540:5540:5540) (5540:5540:5540))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (PORT stall (3214:3214:3214) (3226:3226:3226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a341.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1537:1537:1537) (1543:1543:1543))
        (PORT datab (1930:1930:1930) (1875:1875:1875))
        (PORT datac (2389:2389:2389) (2357:2357:2357))
        (PORT datad (1379:1379:1379) (1369:1369:1369))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3588:3588:3588))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4660:4660:4660) (4552:4552:4552))
        (PORT d[1] (4476:4476:4476) (4598:4598:4598))
        (PORT d[2] (4336:4336:4336) (4424:4424:4424))
        (PORT d[3] (3572:3572:3572) (3646:3646:3646))
        (PORT d[4] (3461:3461:3461) (3463:3463:3463))
        (PORT d[5] (5378:5378:5378) (5096:5096:5096))
        (PORT d[6] (9398:9398:9398) (9450:9450:9450))
        (PORT d[7] (4440:4440:4440) (4573:4573:4573))
        (PORT d[8] (5208:5208:5208) (4929:4929:4929))
        (PORT d[9] (4218:4218:4218) (4108:4108:4108))
        (PORT d[10] (2241:2241:2241) (2307:2307:2307))
        (PORT d[11] (4821:4821:4821) (4944:4944:4944))
        (PORT d[12] (4046:4046:4046) (3981:3981:3981))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2639:2639:2639))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3723:3723:3723) (3642:3642:3642))
        (PORT d[1] (4817:4817:4817) (4691:4691:4691))
        (PORT d[2] (2673:2673:2673) (2629:2629:2629))
        (PORT d[3] (4419:4419:4419) (4574:4574:4574))
        (PORT d[4] (5035:5035:5035) (5002:5002:5002))
        (PORT d[5] (4989:4989:4989) (4687:4687:4687))
        (PORT d[6] (2741:2741:2741) (2715:2715:2715))
        (PORT d[7] (4209:4209:4209) (4284:4284:4284))
        (PORT d[8] (4867:4867:4867) (4631:4631:4631))
        (PORT d[9] (4294:4294:4294) (4272:4272:4272))
        (PORT d[10] (4341:4341:4341) (4153:4153:4153))
        (PORT d[11] (4992:4992:4992) (4674:4674:4674))
        (PORT d[12] (3961:3961:3961) (4011:4011:4011))
        (PORT clk (2258:2258:2258) (2284:2284:2284))
        (PORT stall (3191:3191:3191) (3213:3213:3213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a333.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4101:4101:4101) (4360:4360:4360))
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5337:5337:5337) (5211:5211:5211))
        (PORT d[1] (4871:4871:4871) (5014:5014:5014))
        (PORT d[2] (4646:4646:4646) (4734:4734:4734))
        (PORT d[3] (4533:4533:4533) (4564:4564:4564))
        (PORT d[4] (4523:4523:4523) (4501:4501:4501))
        (PORT d[5] (6140:6140:6140) (5846:5846:5846))
        (PORT d[6] (10036:10036:10036) (10071:10071:10071))
        (PORT d[7] (4774:4774:4774) (4892:4892:4892))
        (PORT d[8] (5634:5634:5634) (5396:5396:5396))
        (PORT d[9] (3774:3774:3774) (3630:3630:3630))
        (PORT d[10] (3170:3170:3170) (3203:3203:3203))
        (PORT d[11] (5761:5761:5761) (5834:5834:5834))
        (PORT d[12] (4694:4694:4694) (4611:4611:4611))
        (PORT clk (2220:2220:2220) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2702:2702:2702))
        (PORT clk (2220:2220:2220) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3709:3709:3709))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4708:4708:4708) (4600:4600:4600))
        (PORT d[1] (5434:5434:5434) (5290:5290:5290))
        (PORT d[2] (3678:3678:3678) (3609:3609:3609))
        (PORT d[3] (5052:5052:5052) (5166:5166:5166))
        (PORT d[4] (5045:5045:5045) (5023:5023:5023))
        (PORT d[5] (5966:5966:5966) (5630:5630:5630))
        (PORT d[6] (3399:3399:3399) (3357:3357:3357))
        (PORT d[7] (4315:4315:4315) (4371:4371:4371))
        (PORT d[8] (4028:4028:4028) (4115:4115:4115))
        (PORT d[9] (5351:5351:5351) (5300:5300:5300))
        (PORT d[10] (2421:2421:2421) (2391:2391:2391))
        (PORT d[11] (4487:4487:4487) (4346:4346:4346))
        (PORT d[12] (3922:3922:3922) (3948:3948:3948))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (PORT stall (2533:2533:2533) (2543:2543:2543))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a349.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1531:1531:1531))
        (PORT datab (1392:1392:1392) (1393:1393:1393))
        (PORT datac (2061:2061:2061) (2061:2061:2061))
        (PORT datad (1728:1728:1728) (1716:1716:1716))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1314:1314:1314))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1376:1376:1376) (1350:1350:1350))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1554:1554:1554) (1472:1472:1472))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1298:1298:1298) (1281:1281:1281))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (1245:1245:1245) (1180:1180:1180))
        (PORT datad (1263:1263:1263) (1218:1218:1218))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (607:607:607))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (678:678:678) (694:694:694))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (757:757:757) (759:759:759))
        (PORT datab (1114:1114:1114) (1119:1119:1119))
        (PORT datad (1215:1215:1215) (1140:1140:1140))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[44\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4106:4106:4106) (4372:4372:4372))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[44\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (1080:1080:1080) (1098:1098:1098))
        (PORT clrn (4581:4581:4581) (4332:4332:4332))
        (PORT sload (836:836:836) (907:907:907))
        (PORT ena (1303:1303:1303) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector43\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (339:339:339))
        (PORT datab (960:960:960) (912:912:912))
        (PORT datad (916:916:916) (871:871:871))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4384:4384:4384) (4562:4562:4562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1230:1230:1230) (1187:1187:1187))
        (PORT datad (959:959:959) (943:943:943))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (232:232:232) (303:303:303))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT asdata (7102:7102:7102) (7497:7497:7497))
        (PORT ena (1342:1342:1342) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3873:3873:3873) (4148:4148:4148))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6640:6640:6640) (6468:6468:6468))
        (PORT d[1] (5936:5936:5936) (6064:6064:6064))
        (PORT d[2] (3925:3925:3925) (3996:3996:3996))
        (PORT d[3] (4809:4809:4809) (4842:4842:4842))
        (PORT d[4] (3015:3015:3015) (2953:2953:2953))
        (PORT d[5] (7068:7068:7068) (6738:6738:6738))
        (PORT d[6] (4491:4491:4491) (4394:4394:4394))
        (PORT d[7] (3767:3767:3767) (3879:3879:3879))
        (PORT d[8] (2767:2767:2767) (2759:2759:2759))
        (PORT d[9] (2472:2472:2472) (2372:2372:2372))
        (PORT d[10] (4317:4317:4317) (4336:4336:4336))
        (PORT d[11] (3654:3654:3654) (3728:3728:3728))
        (PORT d[12] (5999:5999:5999) (5869:5869:5869))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2055:2055:2055) (2006:2006:2006))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3984:3984:3984) (3879:3879:3879))
        (PORT d[1] (5456:5456:5456) (5300:5300:5300))
        (PORT d[2] (5007:5007:5007) (4907:4907:4907))
        (PORT d[3] (4490:4490:4490) (4600:4600:4600))
        (PORT d[4] (4984:4984:4984) (4918:4918:4918))
        (PORT d[5] (6068:6068:6068) (5898:5898:5898))
        (PORT d[6] (2488:2488:2488) (2476:2476:2476))
        (PORT d[7] (3879:3879:3879) (3906:3906:3906))
        (PORT d[8] (4595:4595:4595) (4635:4635:4635))
        (PORT d[9] (2691:2691:2691) (2526:2526:2526))
        (PORT d[10] (3096:3096:3096) (3051:3051:3051))
        (PORT d[11] (5459:5459:5459) (5289:5289:5289))
        (PORT d[12] (2443:2443:2443) (2289:2289:2289))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT stall (3193:3193:3193) (3210:3210:3210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a290.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4177:4177:4177) (4448:4448:4448))
        (PORT clk (2235:2235:2235) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10314:10314:10314) (9643:9643:9643))
        (PORT d[1] (4128:4128:4128) (4266:4266:4266))
        (PORT d[2] (4167:4167:4167) (4193:4193:4193))
        (PORT d[3] (6030:6030:6030) (6015:6015:6015))
        (PORT d[4] (3896:3896:3896) (3958:3958:3958))
        (PORT d[5] (6911:6911:6911) (6708:6708:6708))
        (PORT d[6] (7668:7668:7668) (7379:7379:7379))
        (PORT d[7] (6037:6037:6037) (6089:6089:6089))
        (PORT d[8] (3155:3155:3155) (3178:3178:3178))
        (PORT d[9] (8853:8853:8853) (8301:8301:8301))
        (PORT d[10] (4470:4470:4470) (4578:4578:4578))
        (PORT d[11] (4826:4826:4826) (4808:4808:4808))
        (PORT d[12] (7076:7076:7076) (6966:6966:6966))
        (PORT clk (2232:2232:2232) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2732:2732:2732) (2677:2677:2677))
        (PORT clk (2232:2232:2232) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3690:3690:3690) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (3965:3965:3965))
        (PORT d[1] (6433:6433:6433) (6279:6279:6279))
        (PORT d[2] (7637:7637:7637) (7371:7371:7371))
        (PORT d[3] (3266:3266:3266) (3309:3309:3309))
        (PORT d[4] (6624:6624:6624) (6367:6367:6367))
        (PORT d[5] (7453:7453:7453) (7215:7215:7215))
        (PORT d[6] (3605:3605:3605) (3617:3617:3617))
        (PORT d[7] (2508:2508:2508) (2526:2526:2526))
        (PORT d[8] (3205:3205:3205) (3213:3213:3213))
        (PORT d[9] (3640:3640:3640) (3592:3592:3592))
        (PORT d[10] (3016:3016:3016) (3097:3097:3097))
        (PORT d[11] (7530:7530:7530) (7130:7130:7130))
        (PORT d[12] (4765:4765:4765) (4745:4745:4745))
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (PORT stall (4123:4123:4123) (4080:4080:4080))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a298.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1318:1318:1318))
        (PORT datab (2028:2028:2028) (1844:1844:1844))
        (PORT datac (863:863:863) (927:927:927))
        (PORT datad (2323:2323:2323) (2277:2277:2277))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (4094:4094:4094))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5368:5368:5368) (5258:5258:5258))
        (PORT d[1] (4728:4728:4728) (4861:4861:4861))
        (PORT d[2] (4615:4615:4615) (4712:4712:4712))
        (PORT d[3] (3960:3960:3960) (4047:4047:4047))
        (PORT d[4] (2909:2909:2909) (2950:2950:2950))
        (PORT d[5] (8538:8538:8538) (8367:8367:8367))
        (PORT d[6] (10194:10194:10194) (10178:10178:10178))
        (PORT d[7] (4797:4797:4797) (4952:4952:4952))
        (PORT d[8] (6157:6157:6157) (5907:5907:5907))
        (PORT d[9] (5770:5770:5770) (5611:5611:5611))
        (PORT d[10] (2996:2996:2996) (3079:3079:3079))
        (PORT d[11] (4142:4142:4142) (4287:4287:4287))
        (PORT d[12] (4715:4715:4715) (4657:4657:4657))
        (PORT clk (2258:2258:2258) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2793:2793:2793) (2776:2776:2776))
        (PORT clk (2258:2258:2258) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (3765:3765:3765))
        (PORT d[1] (5800:5800:5800) (5664:5664:5664))
        (PORT d[2] (3408:3408:3408) (3382:3382:3382))
        (PORT d[3] (4406:4406:4406) (4509:4509:4509))
        (PORT d[4] (4800:4800:4800) (4826:4826:4826))
        (PORT d[5] (5844:5844:5844) (5743:5743:5743))
        (PORT d[6] (3252:3252:3252) (3259:3259:3259))
        (PORT d[7] (3957:3957:3957) (4011:4011:4011))
        (PORT d[8] (3690:3690:3690) (3771:3771:3771))
        (PORT d[9] (4965:4965:4965) (4939:4939:4939))
        (PORT d[10] (2543:2543:2543) (2601:2601:2601))
        (PORT d[11] (6164:6164:6164) (5919:5919:5919))
        (PORT d[12] (5213:5213:5213) (5220:5220:5220))
        (PORT clk (2260:2260:2260) (2286:2286:2286))
        (PORT stall (3310:3310:3310) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a314.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4577:4577:4577) (4876:4876:4876))
        (PORT clk (2230:2230:2230) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5237:5237:5237) (4992:4992:4992))
        (PORT d[1] (4506:4506:4506) (4513:4513:4513))
        (PORT d[2] (3985:3985:3985) (4044:4044:4044))
        (PORT d[3] (4398:4398:4398) (4379:4379:4379))
        (PORT d[4] (3389:3389:3389) (3469:3469:3469))
        (PORT d[5] (7115:7115:7115) (7018:7018:7018))
        (PORT d[6] (3410:3410:3410) (3399:3399:3399))
        (PORT d[7] (3043:3043:3043) (3146:3146:3146))
        (PORT d[8] (7053:7053:7053) (6872:6872:6872))
        (PORT d[9] (6385:6385:6385) (6324:6324:6324))
        (PORT d[10] (3175:3175:3175) (3204:3204:3204))
        (PORT d[11] (3312:3312:3312) (3407:3407:3407))
        (PORT d[12] (5079:5079:5079) (5044:5044:5044))
        (PORT clk (2227:2227:2227) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3079:3079:3079) (2981:2981:2981))
        (PORT clk (2227:2227:2227) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3719:3719:3719))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5781:5781:5781) (5564:5564:5564))
        (PORT d[1] (4823:4823:4823) (4706:4706:4706))
        (PORT d[2] (3363:3363:3363) (3308:3308:3308))
        (PORT d[3] (4212:4212:4212) (4212:4212:4212))
        (PORT d[4] (4634:4634:4634) (4557:4557:4557))
        (PORT d[5] (3907:3907:3907) (3846:3846:3846))
        (PORT d[6] (3958:3958:3958) (3988:3988:3988))
        (PORT d[7] (4829:4829:4829) (4982:4982:4982))
        (PORT d[8] (4190:4190:4190) (4057:4057:4057))
        (PORT d[9] (3197:3197:3197) (3207:3207:3207))
        (PORT d[10] (5279:5279:5279) (5060:5060:5060))
        (PORT d[11] (6281:6281:6281) (6059:6059:6059))
        (PORT d[12] (4318:4318:4318) (4258:4258:4258))
        (PORT clk (2229:2229:2229) (2262:2262:2262))
        (PORT stall (3320:3320:3320) (3290:3290:3290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a306.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2625:2625:2625) (2612:2612:2612))
        (PORT datab (1342:1342:1342) (1369:1369:1369))
        (PORT datac (2995:2995:2995) (2851:2851:2851))
        (PORT datad (1326:1326:1326) (1308:1308:1308))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (863:863:863))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1441:1441:1441) (1342:1342:1342))
        (PORT datad (1365:1365:1365) (1347:1347:1347))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5218:5218:5218) (5503:5503:5503))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5910:5910:5910) (5646:5646:5646))
        (PORT d[1] (4824:4824:4824) (4817:4817:4817))
        (PORT d[2] (5233:5233:5233) (5255:5255:5255))
        (PORT d[3] (5035:5035:5035) (5001:5001:5001))
        (PORT d[4] (4098:4098:4098) (4164:4164:4164))
        (PORT d[5] (7808:7808:7808) (7690:7690:7690))
        (PORT d[6] (7559:7559:7559) (7521:7521:7521))
        (PORT d[7] (3010:3010:3010) (3110:3110:3110))
        (PORT d[8] (2807:2807:2807) (2812:2812:2812))
        (PORT d[9] (7272:7272:7272) (7165:7165:7165))
        (PORT d[10] (3813:3813:3813) (3817:3817:3817))
        (PORT d[11] (4397:4397:4397) (4497:4497:4497))
        (PORT d[12] (7038:7038:7038) (6972:6972:6972))
        (PORT clk (2195:2195:2195) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2571:2571:2571))
        (PORT clk (2195:2195:2195) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3653:3653:3653) (3681:3681:3681))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6196:6196:6196) (5996:5996:5996))
        (PORT d[1] (3672:3672:3672) (3531:3531:3531))
        (PORT d[2] (4022:4022:4022) (3946:3946:3946))
        (PORT d[3] (4902:4902:4902) (4885:4885:4885))
        (PORT d[4] (2800:2800:2800) (2696:2696:2696))
        (PORT d[5] (3951:3951:3951) (3895:3895:3895))
        (PORT d[6] (4641:4641:4641) (4655:4655:4655))
        (PORT d[7] (4488:4488:4488) (4631:4631:4631))
        (PORT d[8] (2944:2944:2944) (2865:2865:2865))
        (PORT d[9] (3517:3517:3517) (3512:3512:3512))
        (PORT d[10] (5931:5931:5931) (5689:5689:5689))
        (PORT d[11] (3811:3811:3811) (3565:3565:3565))
        (PORT d[12] (2964:2964:2964) (2925:2925:2925))
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (PORT stall (2500:2500:2500) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a282.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4986:4986:4986) (5295:5295:5295))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5501:5501:5501) (5262:5262:5262))
        (PORT d[1] (3250:3250:3250) (3304:3304:3304))
        (PORT d[2] (3559:3559:3559) (3590:3590:3590))
        (PORT d[3] (3818:3818:3818) (3847:3847:3847))
        (PORT d[4] (4018:4018:4018) (4101:4101:4101))
        (PORT d[5] (8076:8076:8076) (7958:7958:7958))
        (PORT d[6] (8266:8266:8266) (8211:8211:8211))
        (PORT d[7] (3818:3818:3818) (3952:3952:3952))
        (PORT d[8] (7164:7164:7164) (7008:7008:7008))
        (PORT d[9] (6321:6321:6321) (6276:6276:6276))
        (PORT d[10] (3001:3001:3001) (3094:3094:3094))
        (PORT d[11] (3704:3704:3704) (3773:3773:3773))
        (PORT d[12] (5807:5807:5807) (5774:5774:5774))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3100:3100:3100) (3069:3069:3069))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5473:5473:5473) (5297:5297:5297))
        (PORT d[1] (5001:5001:5001) (4815:4815:4815))
        (PORT d[2] (3479:3479:3479) (3478:3478:3478))
        (PORT d[3] (3133:3133:3133) (3130:3130:3130))
        (PORT d[4] (3860:3860:3860) (3751:3751:3751))
        (PORT d[5] (3660:3660:3660) (3524:3524:3524))
        (PORT d[6] (4315:4315:4315) (4341:4341:4341))
        (PORT d[7] (4718:4718:4718) (4818:4818:4818))
        (PORT d[8] (5416:5416:5416) (5284:5284:5284))
        (PORT d[9] (3688:3688:3688) (3636:3636:3636))
        (PORT d[10] (5269:5269:5269) (5069:5069:5069))
        (PORT d[11] (6639:6639:6639) (6444:6444:6444))
        (PORT d[12] (3782:3782:3782) (3785:3785:3785))
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (PORT stall (2913:2913:2913) (2904:2904:2904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a266.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2539:2539:2539) (2321:2321:2321))
        (PORT datab (1837:1837:1837) (1872:1872:1872))
        (PORT datac (1612:1612:1612) (1595:1595:1595))
        (PORT datad (2415:2415:2415) (2396:2396:2396))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5706:5706:5706) (6054:6054:6054))
        (PORT clk (2218:2218:2218) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6537:6537:6537) (6209:6209:6209))
        (PORT d[1] (5158:5158:5158) (5257:5257:5257))
        (PORT d[2] (3513:3513:3513) (3544:3544:3544))
        (PORT d[3] (4112:4112:4112) (4126:4126:4126))
        (PORT d[4] (4512:4512:4512) (4546:4546:4546))
        (PORT d[5] (5905:5905:5905) (5739:5739:5739))
        (PORT d[6] (5715:5715:5715) (5590:5590:5590))
        (PORT d[7] (3666:3666:3666) (3728:3728:3728))
        (PORT d[8] (8705:8705:8705) (8525:8525:8525))
        (PORT d[9] (9216:9216:9216) (8649:8649:8649))
        (PORT d[10] (5839:5839:5839) (5717:5717:5717))
        (PORT d[11] (4758:4758:4758) (4710:4710:4710))
        (PORT d[12] (6185:6185:6185) (6105:6105:6105))
        (PORT clk (2215:2215:2215) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2668:2668:2668))
        (PORT clk (2215:2215:2215) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3403:3403:3403))
        (PORT d[1] (4485:4485:4485) (4363:4363:4363))
        (PORT d[2] (5734:5734:5734) (5424:5424:5424))
        (PORT d[3] (3004:3004:3004) (3075:3075:3075))
        (PORT d[4] (3642:3642:3642) (3597:3597:3597))
        (PORT d[5] (3640:3640:3640) (3624:3624:3624))
        (PORT d[6] (5371:5371:5371) (5163:5163:5163))
        (PORT d[7] (3111:3111:3111) (3104:3104:3104))
        (PORT d[8] (2226:2226:2226) (2249:2249:2249))
        (PORT d[9] (4500:4500:4500) (4328:4328:4328))
        (PORT d[10] (4123:4123:4123) (4189:4189:4189))
        (PORT d[11] (3655:3655:3655) (3584:3584:3584))
        (PORT d[12] (3776:3776:3776) (3786:3786:3786))
        (PORT clk (2217:2217:2217) (2249:2249:2249))
        (PORT stall (2511:2511:2511) (2530:2530:2530))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a322.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3818:3818:3818) (4101:4101:4101))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2973:2973:2973) (2895:2895:2895))
        (PORT d[1] (3799:3799:3799) (3938:3938:3938))
        (PORT d[2] (4416:4416:4416) (4549:4549:4549))
        (PORT d[3] (3499:3499:3499) (3522:3522:3522))
        (PORT d[4] (2919:2919:2919) (2965:2965:2965))
        (PORT d[5] (4918:4918:4918) (4678:4678:4678))
        (PORT d[6] (9644:9644:9644) (9648:9648:9648))
        (PORT d[7] (4748:4748:4748) (4871:4871:4871))
        (PORT d[8] (4652:4652:4652) (4430:4430:4430))
        (PORT d[9] (2770:2770:2770) (2738:2738:2738))
        (PORT d[10] (2191:2191:2191) (2226:2226:2226))
        (PORT d[11] (3356:3356:3356) (3456:3456:3456))
        (PORT d[12] (4615:4615:4615) (4507:4507:4507))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2505:2505:2505))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3731:3731:3731) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4434:4434:4434) (4387:4387:4387))
        (PORT d[1] (4080:4080:4080) (3946:3946:3946))
        (PORT d[2] (3025:3025:3025) (2993:2993:2993))
        (PORT d[3] (3716:3716:3716) (3794:3794:3794))
        (PORT d[4] (4215:4215:4215) (4146:4146:4146))
        (PORT d[5] (3950:3950:3950) (3732:3732:3732))
        (PORT d[6] (2787:2787:2787) (2799:2799:2799))
        (PORT d[7] (3187:3187:3187) (3244:3244:3244))
        (PORT d[8] (2922:2922:2922) (2794:2794:2794))
        (PORT d[9] (4005:4005:4005) (3959:3959:3959))
        (PORT d[10] (4380:4380:4380) (4209:4209:4209))
        (PORT d[11] (3193:3193:3193) (3062:3062:3062))
        (PORT d[12] (4637:4637:4637) (4674:4674:4674))
        (PORT clk (2275:2275:2275) (2301:2301:2301))
        (PORT stall (2360:2360:2360) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a338.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2485:2485:2485) (2492:2492:2492))
        (PORT datab (1834:1834:1834) (1868:1868:1868))
        (PORT datac (1616:1616:1616) (1599:1599:1599))
        (PORT datad (2115:2115:2115) (1989:1989:1989))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3932:3932:3932) (4222:4222:4222))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4170:4170:4170) (4023:4023:4023))
        (PORT d[1] (4038:4038:4038) (4150:4150:4150))
        (PORT d[2] (5082:5082:5082) (5043:5043:5043))
        (PORT d[3] (3490:3490:3490) (3531:3531:3531))
        (PORT d[4] (4158:4158:4158) (4169:4169:4169))
        (PORT d[5] (4808:4808:4808) (4614:4614:4614))
        (PORT d[6] (9268:9268:9268) (9248:9248:9248))
        (PORT d[7] (3991:3991:3991) (4098:4098:4098))
        (PORT d[8] (2723:2723:2723) (2711:2711:2711))
        (PORT d[9] (4762:4762:4762) (4571:4571:4571))
        (PORT d[10] (2641:2641:2641) (2706:2706:2706))
        (PORT d[11] (4167:4167:4167) (4319:4319:4319))
        (PORT d[12] (4495:4495:4495) (4340:4340:4340))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2967:2967:2967) (2869:2869:2869))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4094:4094:4094) (3896:3896:3896))
        (PORT d[1] (4788:4788:4788) (4667:4667:4667))
        (PORT d[2] (3052:3052:3052) (3016:3016:3016))
        (PORT d[3] (3825:3825:3825) (3830:3830:3830))
        (PORT d[4] (4028:4028:4028) (3995:3995:3995))
        (PORT d[5] (3271:3271:3271) (3087:3087:3087))
        (PORT d[6] (2967:2967:2967) (3009:3009:3009))
        (PORT d[7] (3697:3697:3697) (3796:3796:3796))
        (PORT d[8] (4157:4157:4157) (4027:4027:4027))
        (PORT d[9] (4393:4393:4393) (4368:4368:4368))
        (PORT d[10] (4476:4476:4476) (4221:4221:4221))
        (PORT d[11] (3432:3432:3432) (3245:3245:3245))
        (PORT d[12] (3951:3951:3951) (3984:3984:3984))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (PORT stall (3100:3100:3100) (3133:3133:3133))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a346.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (4222:4222:4222))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (2917:2917:2917))
        (PORT d[1] (4137:4137:4137) (4261:4261:4261))
        (PORT d[2] (4433:4433:4433) (4566:4566:4566))
        (PORT d[3] (3545:3545:3545) (3595:3595:3595))
        (PORT d[4] (3181:3181:3181) (3212:3212:3212))
        (PORT d[5] (3924:3924:3924) (3789:3789:3789))
        (PORT d[6] (8566:8566:8566) (8543:8543:8543))
        (PORT d[7] (4760:4760:4760) (4885:4885:4885))
        (PORT d[8] (5002:5002:5002) (4764:4764:4764))
        (PORT d[9] (4892:4892:4892) (4769:4769:4769))
        (PORT d[10] (2212:2212:2212) (2252:2252:2252))
        (PORT d[11] (4204:4204:4204) (4359:4359:4359))
        (PORT d[12] (4649:4649:4649) (4582:4582:4582))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (1962:1962:1962))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4457:4457:4457) (4414:4414:4414))
        (PORT d[1] (4421:4421:4421) (4273:4273:4273))
        (PORT d[2] (3363:3363:3363) (3322:3322:3322))
        (PORT d[3] (4028:4028:4028) (4097:4097:4097))
        (PORT d[4] (4325:4325:4325) (4282:4282:4282))
        (PORT d[5] (3688:3688:3688) (3486:3486:3486))
        (PORT d[6] (2808:2808:2808) (2821:2821:2821))
        (PORT d[7] (3796:3796:3796) (3820:3820:3820))
        (PORT d[8] (3120:3120:3120) (2958:2958:2958))
        (PORT d[9] (3639:3639:3639) (3606:3606:3606))
        (PORT d[10] (4716:4716:4716) (4532:4532:4532))
        (PORT d[11] (3553:3553:3553) (3403:3403:3403))
        (PORT d[12] (4593:4593:4593) (4627:4627:4627))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
        (PORT stall (2336:2336:2336) (2406:2406:2406))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a330.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1669:1669:1669) (1643:1643:1643))
        (PORT datab (1944:1944:1944) (1851:1851:1851))
        (PORT datac (1789:1789:1789) (1834:1834:1834))
        (PORT datad (1892:1892:1892) (1821:1821:1821))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1482:1482:1482))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1905:1905:1905) (1900:1900:1900))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4272:4272:4272) (4570:4570:4570))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4748:4748:4748) (4567:4567:4567))
        (PORT d[1] (4746:4746:4746) (4848:4848:4848))
        (PORT d[2] (5988:5988:5988) (5909:5909:5909))
        (PORT d[3] (2664:2664:2664) (2654:2654:2654))
        (PORT d[4] (3922:3922:3922) (3964:3964:3964))
        (PORT d[5] (5492:5492:5492) (5292:5292:5292))
        (PORT d[6] (8631:8631:8631) (8627:8627:8627))
        (PORT d[7] (4994:4994:4994) (5062:5062:5062))
        (PORT d[8] (2955:2955:2955) (2917:2917:2917))
        (PORT d[9] (4966:4966:4966) (4892:4892:4892))
        (PORT d[10] (2284:2284:2284) (2347:2347:2347))
        (PORT d[11] (4523:4523:4523) (4666:4666:4666))
        (PORT d[12] (4802:4802:4802) (4788:4788:4788))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3434:3434:3434) (3286:3286:3286))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3242:3242:3242))
        (PORT d[1] (5135:5135:5135) (5006:5006:5006))
        (PORT d[2] (3384:3384:3384) (3344:3344:3344))
        (PORT d[3] (4125:4125:4125) (4124:4124:4124))
        (PORT d[4] (4638:4638:4638) (4575:4575:4575))
        (PORT d[5] (3911:3911:3911) (3708:3708:3708))
        (PORT d[6] (2594:2594:2594) (2625:2625:2625))
        (PORT d[7] (3900:3900:3900) (3952:3952:3952))
        (PORT d[8] (4529:4529:4529) (4388:4388:4388))
        (PORT d[9] (4008:4008:4008) (3996:3996:3996))
        (PORT d[10] (3711:3711:3711) (3511:3511:3511))
        (PORT d[11] (4296:4296:4296) (4064:4064:4064))
        (PORT d[12] (4242:4242:4242) (4264:4264:4264))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (PORT stall (2765:2765:2765) (2795:2795:2795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a258.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (4094:4094:4094))
        (PORT clk (2256:2256:2256) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5344:5344:5344) (5233:5233:5233))
        (PORT d[1] (4830:4830:4830) (4986:4986:4986))
        (PORT d[2] (4918:4918:4918) (4997:4997:4997))
        (PORT d[3] (3943:3943:3943) (4032:4032:4032))
        (PORT d[4] (2942:2942:2942) (2985:2985:2985))
        (PORT d[5] (8823:8823:8823) (8635:8635:8635))
        (PORT d[6] (10055:10055:10055) (10084:10084:10084))
        (PORT d[7] (4527:4527:4527) (4707:4707:4707))
        (PORT d[8] (5890:5890:5890) (5653:5653:5653))
        (PORT d[9] (5784:5784:5784) (5626:5626:5626))
        (PORT d[10] (3016:3016:3016) (3100:3100:3100))
        (PORT d[11] (4403:4403:4403) (4523:4523:4523))
        (PORT d[12] (4453:4453:4453) (4415:4415:4415))
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3199:3199:3199) (3087:3087:3087))
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3805:3805:3805) (3766:3766:3766))
        (PORT d[1] (5816:5816:5816) (5681:5681:5681))
        (PORT d[2] (3447:3447:3447) (3422:3422:3422))
        (PORT d[3] (4138:4138:4138) (4172:4172:4172))
        (PORT d[4] (5052:5052:5052) (5048:5048:5048))
        (PORT d[5] (5837:5837:5837) (5736:5736:5736))
        (PORT d[6] (3268:3268:3268) (3274:3274:3274))
        (PORT d[7] (3911:3911:3911) (3967:3967:3967))
        (PORT d[8] (4003:4003:4003) (4073:4073:4073))
        (PORT d[9] (5006:5006:5006) (4981:4981:4981))
        (PORT d[10] (2850:2850:2850) (2892:2892:2892))
        (PORT d[11] (5867:5867:5867) (5640:5640:5640))
        (PORT d[12] (5197:5197:5197) (5206:5206:5206))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT stall (3328:3328:3328) (3320:3320:3320))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a274.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1636:1636:1636))
        (PORT datab (1836:1836:1836) (1870:1870:1870))
        (PORT datac (2045:2045:2045) (1894:1894:1894))
        (PORT datad (2395:2395:2395) (2367:2367:2367))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1059:1059:1059) (1034:1034:1034))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5693:5693:5693) (6044:6044:6044))
        (PORT clk (2223:2223:2223) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6222:6222:6222) (5907:5907:5907))
        (PORT d[1] (4496:4496:4496) (4619:4619:4619))
        (PORT d[2] (3506:3506:3506) (3536:3536:3536))
        (PORT d[3] (4111:4111:4111) (4125:4125:4125))
        (PORT d[4] (4555:4555:4555) (4588:4588:4588))
        (PORT d[5] (6369:6369:6369) (6064:6064:6064))
        (PORT d[6] (5963:5963:5963) (5817:5817:5817))
        (PORT d[7] (3665:3665:3665) (3727:3727:3727))
        (PORT d[8] (8394:8394:8394) (8229:8229:8229))
        (PORT d[9] (8922:8922:8922) (8365:8365:8365))
        (PORT d[10] (5865:5865:5865) (5747:5747:5747))
        (PORT d[11] (4475:4475:4475) (4438:4438:4438))
        (PORT d[12] (6210:6210:6210) (6128:6128:6128))
        (PORT clk (2220:2220:2220) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2678:2678:2678) (2627:2627:2627))
        (PORT clk (2220:2220:2220) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3431:3431:3431) (3398:3398:3398))
        (PORT d[1] (4504:4504:4504) (4381:4381:4381))
        (PORT d[2] (5779:5779:5779) (5480:5480:5480))
        (PORT d[3] (3584:3584:3584) (3616:3616:3616))
        (PORT d[4] (3976:3976:3976) (3921:3921:3921))
        (PORT d[5] (3647:3647:3647) (3632:3632:3632))
        (PORT d[6] (5359:5359:5359) (5152:5152:5152))
        (PORT d[7] (2491:2491:2491) (2511:2511:2511))
        (PORT d[8] (2226:2226:2226) (2250:2250:2250))
        (PORT d[9] (4525:4525:4525) (4351:4351:4351))
        (PORT d[10] (4065:4065:4065) (4133:4133:4133))
        (PORT d[11] (3311:3311:3311) (3253:3253:3253))
        (PORT d[12] (3743:3743:3743) (3754:3754:3754))
        (PORT clk (2222:2222:2222) (2255:2255:2255))
        (PORT stall (2466:2466:2466) (2499:2499:2499))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a354.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4326:4326:4326) (4521:4521:4521))
        (PORT clk (2248:2248:2248) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6979:6979:6979) (6814:6814:6814))
        (PORT d[1] (6191:6191:6191) (6281:6281:6281))
        (PORT d[2] (6180:6180:6180) (6205:6205:6205))
        (PORT d[3] (4923:4923:4923) (4995:4995:4995))
        (PORT d[4] (4753:4753:4753) (4728:4728:4728))
        (PORT d[5] (7339:7339:7339) (7214:7214:7214))
        (PORT d[6] (6731:6731:6731) (6611:6611:6611))
        (PORT d[7] (4234:4234:4234) (4403:4403:4403))
        (PORT d[8] (7227:7227:7227) (6958:6958:6958))
        (PORT d[9] (5832:5832:5832) (5699:5699:5699))
        (PORT d[10] (3773:3773:3773) (3877:3877:3877))
        (PORT d[11] (5655:5655:5655) (5731:5731:5731))
        (PORT d[12] (6539:6539:6539) (6385:6385:6385))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3063:3063:3063) (3028:3028:3028))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (4988:4988:4988))
        (PORT d[1] (4807:4807:4807) (4685:4685:4685))
        (PORT d[2] (4821:4821:4821) (4762:4762:4762))
        (PORT d[3] (4053:4053:4053) (4114:4114:4114))
        (PORT d[4] (5863:5863:5863) (5858:5858:5858))
        (PORT d[5] (6437:6437:6437) (6293:6293:6293))
        (PORT d[6] (2834:2834:2834) (2825:2825:2825))
        (PORT d[7] (3530:3530:3530) (3573:3573:3573))
        (PORT d[8] (3647:3647:3647) (3704:3704:3704))
        (PORT d[9] (6421:6421:6421) (6365:6365:6365))
        (PORT d[10] (2544:2544:2544) (2565:2565:2565))
        (PORT d[11] (6194:6194:6194) (5943:5943:5943))
        (PORT d[12] (5344:5344:5344) (5400:5400:5400))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (PORT stall (3234:3234:3234) (3246:3246:3246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a370.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3013:3013:3013) (2985:2985:2985))
        (PORT datab (1357:1357:1357) (1343:1343:1343))
        (PORT datac (1300:1300:1300) (1339:1339:1339))
        (PORT datad (3157:3157:3157) (3034:3034:3034))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6155:6155:6155) (6559:6559:6559))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8659:8659:8659) (8287:8287:8287))
        (PORT d[1] (3004:3004:3004) (3080:3080:3080))
        (PORT d[2] (4514:4514:4514) (4507:4507:4507))
        (PORT d[3] (5154:5154:5154) (5159:5159:5159))
        (PORT d[4] (3640:3640:3640) (3695:3695:3695))
        (PORT d[5] (7709:7709:7709) (7512:7512:7512))
        (PORT d[6] (9794:9794:9794) (9650:9650:9650))
        (PORT d[7] (2627:2627:2627) (2702:2702:2702))
        (PORT d[8] (2884:2884:2884) (2919:2919:2919))
        (PORT d[9] (6737:6737:6737) (6707:6707:6707))
        (PORT d[10] (7773:7773:7773) (7588:7588:7588))
        (PORT d[11] (2832:2832:2832) (2842:2842:2842))
        (PORT d[12] (5455:5455:5455) (5425:5425:5425))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1951:1951:1951))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3720:3720:3720) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1691:1691:1691) (1655:1655:1655))
        (PORT d[1] (2613:2613:2613) (2406:2406:2406))
        (PORT d[2] (5394:5394:5394) (5277:5277:5277))
        (PORT d[3] (1709:1709:1709) (1665:1665:1665))
        (PORT d[4] (2463:2463:2463) (2358:2358:2358))
        (PORT d[5] (2630:2630:2630) (2469:2469:2469))
        (PORT d[6] (4160:4160:4160) (4260:4260:4260))
        (PORT d[7] (3584:3584:3584) (3607:3607:3607))
        (PORT d[8] (3273:3273:3273) (3292:3292:3292))
        (PORT d[9] (2367:2367:2367) (2310:2310:2310))
        (PORT d[10] (3894:3894:3894) (3920:3920:3920))
        (PORT d[11] (2608:2608:2608) (2515:2515:2515))
        (PORT d[12] (2653:2653:2653) (2606:2606:2606))
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (PORT stall (1908:1908:1908) (1991:1991:1991))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a362.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6557:6557:6557) (6948:6948:6948))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9278:9278:9278) (8741:8741:8741))
        (PORT d[1] (6525:6525:6525) (6615:6615:6615))
        (PORT d[2] (3429:3429:3429) (3418:3418:3418))
        (PORT d[3] (5469:5469:5469) (5474:5474:5474))
        (PORT d[4] (4216:4216:4216) (4242:4242:4242))
        (PORT d[5] (7948:7948:7948) (7744:7744:7744))
        (PORT d[6] (7459:7459:7459) (7321:7321:7321))
        (PORT d[7] (3703:3703:3703) (3744:3744:3744))
        (PORT d[8] (8861:8861:8861) (8714:8714:8714))
        (PORT d[9] (12527:12527:12527) (11707:11707:11707))
        (PORT d[10] (6449:6449:6449) (6466:6466:6466))
        (PORT d[11] (5892:5892:5892) (5863:5863:5863))
        (PORT d[12] (7824:7824:7824) (7704:7704:7704))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2353:2353:2353) (2314:2314:2314))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4575:4575:4575) (4557:4557:4557))
        (PORT d[1] (6465:6465:6465) (6290:6290:6290))
        (PORT d[2] (8987:8987:8987) (8433:8433:8433))
        (PORT d[3] (2928:2928:2928) (2945:2945:2945))
        (PORT d[4] (3561:3561:3561) (3481:3481:3481))
        (PORT d[5] (4468:4468:4468) (4365:4365:4365))
        (PORT d[6] (5682:5682:5682) (5749:5749:5749))
        (PORT d[7] (3647:3647:3647) (3701:3701:3701))
        (PORT d[8] (2988:2988:2988) (3056:3056:3056))
        (PORT d[9] (3397:3397:3397) (3375:3375:3375))
        (PORT d[10] (3772:3772:3772) (3872:3872:3872))
        (PORT d[11] (3279:3279:3279) (3176:3176:3176))
        (PORT d[12] (3525:3525:3525) (3529:3529:3529))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT stall (3042:3042:3042) (3090:3090:3090))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a378.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1954:1954:1954) (1761:1761:1761))
        (PORT datab (1341:1341:1341) (1369:1369:1369))
        (PORT datac (3047:3047:3047) (2923:2923:2923))
        (PORT datad (1326:1326:1326) (1307:1307:1307))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (650:650:650))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1507:1507:1507) (1453:1453:1453))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3909:3909:3909))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4278:4278:4278) (4142:4142:4142))
        (PORT d[1] (4498:4498:4498) (4631:4631:4631))
        (PORT d[2] (4417:4417:4417) (4453:4453:4453))
        (PORT d[3] (3605:3605:3605) (3678:3678:3678))
        (PORT d[4] (3183:3183:3183) (3192:3192:3192))
        (PORT d[5] (5037:5037:5037) (4749:4749:4749))
        (PORT d[6] (9383:9383:9383) (9437:9437:9437))
        (PORT d[7] (4405:4405:4405) (4511:4511:4511))
        (PORT d[8] (5071:5071:5071) (4776:4776:4776))
        (PORT d[9] (4525:4525:4525) (4403:4403:4403))
        (PORT d[10] (2605:2605:2605) (2642:2642:2642))
        (PORT d[11] (4508:4508:4508) (4643:4643:4643))
        (PORT d[12] (4079:4079:4079) (4013:4013:4013))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2808:2808:2808))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (3596:3596:3596))
        (PORT d[1] (4808:4808:4808) (4680:4680:4680))
        (PORT d[2] (3016:3016:3016) (2944:2944:2944))
        (PORT d[3] (4412:4412:4412) (4532:4532:4532))
        (PORT d[4] (4706:4706:4706) (4684:4684:4684))
        (PORT d[5] (4944:4944:4944) (4613:4613:4613))
        (PORT d[6] (2794:2794:2794) (2769:2769:2769))
        (PORT d[7] (3909:3909:3909) (3990:3990:3990))
        (PORT d[8] (4587:4587:4587) (4368:4368:4368))
        (PORT d[9] (4246:4246:4246) (4187:4187:4187))
        (PORT d[10] (4574:4574:4574) (4370:4370:4370))
        (PORT d[11] (4738:4738:4738) (4449:4449:4449))
        (PORT d[12] (3845:3845:3845) (3874:3874:3874))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (PORT stall (3238:3238:3238) (3264:3264:3264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5433:5433:5433) (5786:5786:5786))
        (PORT clk (2236:2236:2236) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6435:6435:6435) (6153:6153:6153))
        (PORT d[1] (3310:3310:3310) (3371:3371:3371))
        (PORT d[2] (3122:3122:3122) (3157:3157:3157))
        (PORT d[3] (3015:3015:3015) (3000:3000:3000))
        (PORT d[4] (2632:2632:2632) (2677:2677:2677))
        (PORT d[5] (2843:2843:2843) (2745:2745:2745))
        (PORT d[6] (6064:6064:6064) (5790:5790:5790))
        (PORT d[7] (4757:4757:4757) (4809:4809:4809))
        (PORT d[8] (7561:7561:7561) (7431:7431:7431))
        (PORT d[9] (9431:9431:9431) (8867:8867:8867))
        (PORT d[10] (5836:5836:5836) (5647:5647:5647))
        (PORT d[11] (4565:4565:4565) (4557:4557:4557))
        (PORT d[12] (6808:6808:6808) (6714:6714:6714))
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2354:2354:2354) (2284:2284:2284))
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (4054:4054:4054))
        (PORT d[1] (3688:3688:3688) (3500:3500:3500))
        (PORT d[2] (4073:4073:4073) (3865:3865:3865))
        (PORT d[3] (1719:1719:1719) (1711:1711:1711))
        (PORT d[4] (4263:4263:4263) (4182:4182:4182))
        (PORT d[5] (2992:2992:2992) (2803:2803:2803))
        (PORT d[6] (3042:3042:3042) (3124:3124:3124))
        (PORT d[7] (2497:2497:2497) (2403:2403:2403))
        (PORT d[8] (3408:3408:3408) (3356:3356:3356))
        (PORT d[9] (2471:2471:2471) (2324:2324:2324))
        (PORT d[10] (3317:3317:3317) (3393:3393:3393))
        (PORT d[11] (3759:3759:3759) (3573:3573:3573))
        (PORT d[12] (3231:3231:3231) (3265:3265:3265))
        (PORT clk (2235:2235:2235) (2266:2266:2266))
        (PORT stall (2418:2418:2418) (2469:2469:2469))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2453:2453:2453) (2408:2408:2408))
        (PORT datab (1346:1346:1346) (1374:1374:1374))
        (PORT datac (1830:1830:1830) (1737:1737:1737))
        (PORT datad (1322:1322:1322) (1303:1303:1303))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6930:6930:6930) (7348:7348:7348))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5720:5720:5720) (5506:5506:5506))
        (PORT d[1] (5706:5706:5706) (5767:5767:5767))
        (PORT d[2] (6918:6918:6918) (6798:6798:6798))
        (PORT d[3] (2590:2590:2590) (2557:2557:2557))
        (PORT d[4] (5349:5349:5349) (5373:5373:5373))
        (PORT d[5] (2902:2902:2902) (2796:2796:2796))
        (PORT d[6] (9650:9650:9650) (9625:9625:9625))
        (PORT d[7] (3690:3690:3690) (3788:3788:3788))
        (PORT d[8] (6017:6017:6017) (5810:5810:5810))
        (PORT d[9] (5898:5898:5898) (5781:5781:5781))
        (PORT d[10] (3606:3606:3606) (3632:3632:3632))
        (PORT d[11] (3338:3338:3338) (3426:3426:3426))
        (PORT d[12] (3214:3214:3214) (3101:3101:3101))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (2748:2748:2748))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3232:3232:3232))
        (PORT d[1] (4177:4177:4177) (3939:3939:3939))
        (PORT d[2] (4325:4325:4325) (4246:4246:4246))
        (PORT d[3] (3410:3410:3410) (3396:3396:3396))
        (PORT d[4] (3653:3653:3653) (3613:3613:3613))
        (PORT d[5] (2701:2701:2701) (2524:2524:2524))
        (PORT d[6] (2988:2988:2988) (3027:3027:3027))
        (PORT d[7] (3291:3291:3291) (3357:3357:3357))
        (PORT d[8] (3605:3605:3605) (3516:3516:3516))
        (PORT d[9] (2660:2660:2660) (2573:2573:2573))
        (PORT d[10] (3028:3028:3028) (3109:3109:3109))
        (PORT d[11] (2488:2488:2488) (2349:2349:2349))
        (PORT d[12] (3542:3542:3542) (3546:3546:3546))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (PORT stall (2657:2657:2657) (2730:2730:2730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5998:5998:5998) (6342:6342:6342))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4639:4639:4639) (4438:4438:4438))
        (PORT d[1] (4051:4051:4051) (4139:4139:4139))
        (PORT d[2] (3804:3804:3804) (3850:3850:3850))
        (PORT d[3] (4094:4094:4094) (4134:4134:4134))
        (PORT d[4] (3078:3078:3078) (3110:3110:3110))
        (PORT d[5] (5249:5249:5249) (5050:5050:5050))
        (PORT d[6] (4068:4068:4068) (3920:3920:3920))
        (PORT d[7] (3064:3064:3064) (3142:3142:3142))
        (PORT d[8] (6195:6195:6195) (5925:5925:5925))
        (PORT d[9] (6568:6568:6568) (6180:6180:6180))
        (PORT d[10] (3951:3951:3951) (3847:3847:3847))
        (PORT d[11] (2558:2558:2558) (2575:2575:2575))
        (PORT d[12] (4488:4488:4488) (4420:4420:4420))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2261:2261:2261) (2163:2163:2163))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2044:2044:2044) (2015:2015:2015))
        (PORT d[1] (4379:4379:4379) (4226:4226:4226))
        (PORT d[2] (4345:4345:4345) (4112:4112:4112))
        (PORT d[3] (3690:3690:3690) (3775:3775:3775))
        (PORT d[4] (4007:4007:4007) (3875:3875:3875))
        (PORT d[5] (4684:4684:4684) (4661:4661:4661))
        (PORT d[6] (3536:3536:3536) (3555:3555:3555))
        (PORT d[7] (2918:2918:2918) (2816:2816:2816))
        (PORT d[8] (2488:2488:2488) (2474:2474:2474))
        (PORT d[9] (4862:4862:4862) (4604:4604:4604))
        (PORT d[10] (2823:2823:2823) (2861:2861:2861))
        (PORT d[11] (4636:4636:4636) (4409:4409:4409))
        (PORT d[12] (3627:3627:3627) (3590:3590:3590))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (PORT stall (3403:3403:3403) (3426:3426:3426))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1535:1535:1535) (1413:1413:1413))
        (PORT datab (1355:1355:1355) (1340:1340:1340))
        (PORT datac (1303:1303:1303) (1342:1342:1342))
        (PORT datad (3403:3403:3403) (3338:3338:3338))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3614:3614:3614) (3801:3801:3801))
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5644:5644:5644) (5517:5517:5517))
        (PORT d[1] (5485:5485:5485) (5624:5624:5624))
        (PORT d[2] (5264:5264:5264) (5324:5324:5324))
        (PORT d[3] (4582:4582:4582) (4644:4644:4644))
        (PORT d[4] (3582:3582:3582) (3597:3597:3597))
        (PORT d[5] (8889:8889:8889) (8706:8706:8706))
        (PORT d[6] (10376:10376:10376) (10392:10392:10392))
        (PORT d[7] (4523:4523:4523) (4662:4662:4662))
        (PORT d[8] (6263:6263:6263) (6034:6034:6034))
        (PORT d[9] (6683:6683:6683) (6488:6488:6488))
        (PORT d[10] (3730:3730:3730) (3830:3830:3830))
        (PORT d[11] (4681:4681:4681) (4791:4791:4791))
        (PORT d[12] (5347:5347:5347) (5258:5258:5258))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2708:2708:2708) (2658:2658:2658))
        (PORT clk (2222:2222:2222) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3680:3680:3680) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4009:4009:4009) (3941:3941:3941))
        (PORT d[1] (6172:6172:6172) (6030:6030:6030))
        (PORT d[2] (4103:4103:4103) (4050:4050:4050))
        (PORT d[3] (5046:5046:5046) (5136:5136:5136))
        (PORT d[4] (4795:4795:4795) (4820:4820:4820))
        (PORT d[5] (5837:5837:5837) (5702:5702:5702))
        (PORT d[6] (2592:2592:2592) (2613:2613:2613))
        (PORT d[7] (3902:3902:3902) (3965:3965:3965))
        (PORT d[8] (4281:4281:4281) (4345:4345:4345))
        (PORT d[9] (5367:5367:5367) (5340:5340:5340))
        (PORT d[10] (2494:2494:2494) (2540:2540:2540))
        (PORT d[11] (6566:6566:6566) (6315:6315:6315))
        (PORT d[12] (5519:5519:5519) (5506:5506:5506))
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (PORT stall (3298:3298:3298) (3288:3288:3288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3525:3525:3525))
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6040:6040:6040) (5913:5913:5913))
        (PORT d[1] (5516:5516:5516) (5650:5650:5650))
        (PORT d[2] (5345:5345:5345) (5417:5417:5417))
        (PORT d[3] (4621:4621:4621) (4682:4682:4682))
        (PORT d[4] (3580:3580:3580) (3596:3596:3596))
        (PORT d[5] (9230:9230:9230) (9037:9037:9037))
        (PORT d[6] (4129:4129:4129) (4150:4150:4150))
        (PORT d[7] (4463:4463:4463) (4605:4605:4605))
        (PORT d[8] (6236:6236:6236) (6011:6011:6011))
        (PORT d[9] (6423:6423:6423) (6238:6238:6238))
        (PORT d[10] (3633:3633:3633) (3684:3684:3684))
        (PORT d[11] (4663:4663:4663) (4775:4775:4775))
        (PORT d[12] (5360:5360:5360) (5272:5272:5272))
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2713:2713:2713) (2652:2652:2652))
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4041:4041:4041) (3973:3973:3973))
        (PORT d[1] (6485:6485:6485) (6330:6330:6330))
        (PORT d[2] (4132:4132:4132) (4091:4091:4091))
        (PORT d[3] (5051:5051:5051) (5137:5137:5137))
        (PORT d[4] (5156:5156:5156) (5171:5171:5171))
        (PORT d[5] (5487:5487:5487) (5369:5369:5369))
        (PORT d[6] (2566:2566:2566) (2588:2588:2588))
        (PORT d[7] (3942:3942:3942) (4007:4007:4007))
        (PORT d[8] (4321:4321:4321) (4384:4384:4384))
        (PORT d[9] (5630:5630:5630) (5587:5587:5587))
        (PORT d[10] (2812:2812:2812) (2831:2831:2831))
        (PORT d[11] (6860:6860:6860) (6589:6589:6589))
        (PORT d[12] (4662:4662:4662) (4738:4738:4738))
        (PORT clk (2217:2217:2217) (2247:2247:2247))
        (PORT stall (2948:2948:2948) (2957:2957:2957))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2342:2342:2342) (2325:2325:2325))
        (PORT datab (1356:1356:1356) (1342:1342:1342))
        (PORT datac (1301:1301:1301) (1340:1340:1340))
        (PORT datad (2333:2333:2333) (2300:2300:2300))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6057:6057:6057) (6417:6417:6417))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7308:7308:7308) (6828:6828:6828))
        (PORT d[1] (4841:4841:4841) (4983:4983:4983))
        (PORT d[2] (3858:3858:3858) (3879:3879:3879))
        (PORT d[3] (4135:4135:4135) (4173:4173:4173))
        (PORT d[4] (5136:5136:5136) (5164:5164:5164))
        (PORT d[5] (6574:6574:6574) (6398:6398:6398))
        (PORT d[6] (6706:6706:6706) (6585:6585:6585))
        (PORT d[7] (3370:3370:3370) (3456:3456:3456))
        (PORT d[8] (7886:7886:7886) (7764:7764:7764))
        (PORT d[9] (9998:9998:9998) (9268:9268:9268))
        (PORT d[10] (6215:6215:6215) (6121:6121:6121))
        (PORT d[11] (3939:3939:3939) (3978:3978:3978))
        (PORT d[12] (5846:5846:5846) (5795:5795:5795))
        (PORT clk (2250:2250:2250) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2913:2913:2913) (2901:2901:2901))
        (PORT clk (2250:2250:2250) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2678:2678:2678))
        (PORT d[1] (4536:4536:4536) (4431:4431:4431))
        (PORT d[2] (7147:7147:7147) (6663:6663:6663))
        (PORT d[3] (2601:2601:2601) (2653:2653:2653))
        (PORT d[4] (3623:3623:3623) (3575:3575:3575))
        (PORT d[5] (5147:5147:5147) (4933:4933:4933))
        (PORT d[6] (5108:5108:5108) (4934:4934:4934))
        (PORT d[7] (3614:3614:3614) (3656:3656:3656))
        (PORT d[8] (3271:3271:3271) (3312:3312:3312))
        (PORT d[9] (4830:4830:4830) (4672:4672:4672))
        (PORT d[10] (3352:3352:3352) (3461:3461:3461))
        (PORT d[11] (3761:3761:3761) (3734:3734:3734))
        (PORT d[12] (3543:3543:3543) (3578:3578:3578))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (PORT stall (3624:3624:3624) (3638:3638:3638))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3717:3717:3717) (3943:3943:3943))
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7261:7261:7261) (7089:7089:7089))
        (PORT d[1] (6852:6852:6852) (6950:6950:6950))
        (PORT d[2] (6518:6518:6518) (6480:6480:6480))
        (PORT d[3] (5618:5618:5618) (5668:5668:5668))
        (PORT d[4] (4831:4831:4831) (4810:4810:4810))
        (PORT d[5] (7284:7284:7284) (7152:7152:7152))
        (PORT d[6] (6692:6692:6692) (6575:6575:6575))
        (PORT d[7] (3819:3819:3819) (3960:3960:3960))
        (PORT d[8] (6344:6344:6344) (6153:6153:6153))
        (PORT d[9] (6515:6515:6515) (6362:6362:6362))
        (PORT d[10] (3777:3777:3777) (3879:3879:3879))
        (PORT d[11] (5947:5947:5947) (6014:6014:6014))
        (PORT d[12] (7153:7153:7153) (6967:6967:6967))
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2759:2759:2759) (2710:2710:2710))
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3752:3752:3752))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5401:5401:5401) (5302:5302:5302))
        (PORT d[1] (5529:5529:5529) (5396:5396:5396))
        (PORT d[2] (5454:5454:5454) (5374:5374:5374))
        (PORT d[3] (3686:3686:3686) (3769:3769:3769))
        (PORT d[4] (6164:6164:6164) (6158:6158:6158))
        (PORT d[5] (6777:6777:6777) (6618:6618:6618))
        (PORT d[6] (3124:3124:3124) (3105:3105:3105))
        (PORT d[7] (3884:3884:3884) (3911:3911:3911))
        (PORT d[8] (3605:3605:3605) (3646:3646:3646))
        (PORT d[9] (4284:4284:4284) (4243:4243:4243))
        (PORT d[10] (2466:2466:2466) (2470:2470:2470))
        (PORT d[11] (6903:6903:6903) (6628:6628:6628))
        (PORT d[12] (3592:3592:3592) (3527:3527:3527))
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (PORT stall (3580:3580:3580) (3609:3609:3609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2921:2921:2921) (2940:2940:2940))
        (PORT datab (1345:1345:1345) (1373:1373:1373))
        (PORT datac (1892:1892:1892) (1880:1880:1880))
        (PORT datad (1322:1322:1322) (1304:1304:1304))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3875:3875:3875) (4166:4166:4166))
        (PORT clk (2278:2278:2278) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3953:3953:3953) (3818:3818:3818))
        (PORT d[1] (4627:4627:4627) (4677:4677:4677))
        (PORT d[2] (4694:4694:4694) (4805:4805:4805))
        (PORT d[3] (3208:3208:3208) (3260:3260:3260))
        (PORT d[4] (3224:3224:3224) (3263:3263:3263))
        (PORT d[5] (3561:3561:3561) (3429:3429:3429))
        (PORT d[6] (9319:9319:9319) (9338:9338:9338))
        (PORT d[7] (4439:4439:4439) (4576:4576:4576))
        (PORT d[8] (4295:4295:4295) (4083:4083:4083))
        (PORT d[9] (4808:4808:4808) (4661:4661:4661))
        (PORT d[10] (1913:1913:1913) (1966:1966:1966))
        (PORT d[11] (4155:4155:4155) (4307:4307:4307))
        (PORT d[12] (4607:4607:4607) (4499:4499:4499))
        (PORT clk (2275:2275:2275) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2603:2603:2603) (2514:2514:2514))
        (PORT clk (2275:2275:2275) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4100:4100:4100) (4061:4061:4061))
        (PORT d[1] (4537:4537:4537) (4428:4428:4428))
        (PORT d[2] (3049:3049:3049) (3018:3018:3018))
        (PORT d[3] (3684:3684:3684) (3757:3757:3757))
        (PORT d[4] (4036:4036:4036) (4015:4015:4015))
        (PORT d[5] (3339:3339:3339) (3146:3146:3146))
        (PORT d[6] (2588:2588:2588) (2630:2630:2630))
        (PORT d[7] (3189:3189:3189) (3245:3245:3245))
        (PORT d[8] (3773:3773:3773) (3595:3595:3595))
        (PORT d[9] (3620:3620:3620) (3585:3585:3585))
        (PORT d[10] (4379:4379:4379) (4208:4208:4208))
        (PORT d[11] (3834:3834:3834) (3657:3657:3657))
        (PORT d[12] (4271:4271:4271) (4318:4318:4318))
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (PORT stall (2715:2715:2715) (2786:2786:2786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3909:3909:3909) (4200:4200:4200))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2993:2993:2993) (2919:2919:2919))
        (PORT d[1] (3792:3792:3792) (3932:3932:3932))
        (PORT d[2] (4373:4373:4373) (4503:4503:4503))
        (PORT d[3] (3204:3204:3204) (3259:3259:3259))
        (PORT d[4] (3526:3526:3526) (3542:3542:3542))
        (PORT d[5] (3915:3915:3915) (3778:3778:3778))
        (PORT d[6] (9932:9932:9932) (9923:9923:9923))
        (PORT d[7] (4753:4753:4753) (4877:4877:4877))
        (PORT d[8] (3997:3997:3997) (3807:3807:3807))
        (PORT d[9] (4522:4522:4522) (4406:4406:4406))
        (PORT d[10] (2242:2242:2242) (2275:2275:2275))
        (PORT d[11] (3669:3669:3669) (3750:3750:3750))
        (PORT d[12] (4583:4583:4583) (4477:4477:4477))
        (PORT clk (2268:2268:2268) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2420:2420:2420) (2395:2395:2395))
        (PORT clk (2268:2268:2268) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4423:4423:4423) (4381:4381:4381))
        (PORT d[1] (4375:4375:4375) (4231:4231:4231))
        (PORT d[2] (3374:3374:3374) (3327:3327:3327))
        (PORT d[3] (3748:3748:3748) (3826:3826:3826))
        (PORT d[4] (4362:4362:4362) (4325:4325:4325))
        (PORT d[5] (3672:3672:3672) (3469:3469:3469))
        (PORT d[6] (2833:2833:2833) (2844:2844:2844))
        (PORT d[7] (3441:3441:3441) (3473:3473:3473))
        (PORT d[8] (3139:3139:3139) (2978:2978:2978))
        (PORT d[9] (3661:3661:3661) (3625:3625:3625))
        (PORT d[10] (2944:2944:2944) (2980:2980:2980))
        (PORT d[11] (3139:3139:3139) (2995:2995:2995))
        (PORT d[12] (4587:4587:4587) (4627:4627:4627))
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (PORT stall (2359:2359:2359) (2427:2427:2427))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1873:1873:1873))
        (PORT datab (1451:1451:1451) (1444:1444:1444))
        (PORT datac (2161:2161:2161) (2084:2084:2084))
        (PORT datad (1924:1924:1924) (1838:1838:1838))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4538:4538:4538) (4816:4816:4816))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4835:4835:4835) (4592:4592:4592))
        (PORT d[1] (3558:3558:3558) (3619:3619:3619))
        (PORT d[2] (3857:3857:3857) (3902:3902:3902))
        (PORT d[3] (3415:3415:3415) (3411:3411:3411))
        (PORT d[4] (3703:3703:3703) (3769:3769:3769))
        (PORT d[5] (7264:7264:7264) (7115:7115:7115))
        (PORT d[6] (8495:8495:8495) (8444:8444:8444))
        (PORT d[7] (3348:3348:3348) (3453:3453:3453))
        (PORT d[8] (6954:6954:6954) (6747:6747:6747))
        (PORT d[9] (6265:6265:6265) (6180:6180:6180))
        (PORT d[10] (2596:2596:2596) (2637:2637:2637))
        (PORT d[11] (4010:4010:4010) (4105:4105:4105))
        (PORT d[12] (5704:5704:5704) (5638:5638:5638))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2834:2834:2834) (2803:2803:2803))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4868:4868:4868) (4694:4694:4694))
        (PORT d[1] (4485:4485:4485) (4378:4378:4378))
        (PORT d[2] (3046:3046:3046) (3005:3005:3005))
        (PORT d[3] (3152:3152:3152) (3166:3166:3166))
        (PORT d[4] (3883:3883:3883) (3799:3799:3799))
        (PORT d[5] (3620:3620:3620) (3559:3559:3559))
        (PORT d[6] (3203:3203:3203) (3239:3239:3239))
        (PORT d[7] (4853:4853:4853) (5004:5004:5004))
        (PORT d[8] (5334:5334:5334) (5264:5264:5264))
        (PORT d[9] (4163:4163:4163) (4136:4136:4136))
        (PORT d[10] (4314:4314:4314) (4131:4131:4131))
        (PORT d[11] (6600:6600:6600) (6364:6364:6364))
        (PORT d[12] (3572:3572:3572) (3500:3500:3500))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (PORT stall (3272:3272:3272) (3253:3253:3253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6865:6865:6865) (7259:7259:7259))
        (PORT clk (2278:2278:2278) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1460:1460:1460) (1449:1449:1449))
        (PORT d[1] (3750:3750:3750) (3860:3860:3860))
        (PORT d[2] (1377:1377:1377) (1366:1366:1366))
        (PORT d[3] (1685:1685:1685) (1631:1631:1631))
        (PORT d[4] (1541:1541:1541) (1538:1538:1538))
        (PORT d[5] (2923:2923:2923) (2826:2826:2826))
        (PORT d[6] (2646:2646:2646) (2576:2576:2576))
        (PORT d[7] (2057:2057:2057) (2010:2010:2010))
        (PORT d[8] (2496:2496:2496) (2383:2383:2383))
        (PORT d[9] (1747:1747:1747) (1728:1728:1728))
        (PORT d[10] (3942:3942:3942) (3944:3944:3944))
        (PORT d[11] (4712:4712:4712) (4762:4762:4762))
        (PORT d[12] (3590:3590:3590) (3467:3467:3467))
        (PORT clk (2275:2275:2275) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1617:1617:1617) (1513:1513:1513))
        (PORT clk (2275:2275:2275) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3642:3642:3642) (3542:3542:3542))
        (PORT d[1] (4642:4642:4642) (4457:4457:4457))
        (PORT d[2] (3203:3203:3203) (3068:3068:3068))
        (PORT d[3] (2003:2003:2003) (1923:1923:1923))
        (PORT d[4] (4673:4673:4673) (4590:4590:4590))
        (PORT d[5] (2492:2492:2492) (2353:2353:2353))
        (PORT d[6] (1431:1431:1431) (1397:1397:1397))
        (PORT d[7] (1462:1462:1462) (1424:1424:1424))
        (PORT d[8] (2370:2370:2370) (2286:2286:2286))
        (PORT d[9] (3253:3253:3253) (3199:3199:3199))
        (PORT d[10] (2296:2296:2296) (2359:2359:2359))
        (PORT d[11] (1998:1998:1998) (1917:1917:1917))
        (PORT d[12] (1370:1370:1370) (1317:1317:1317))
        (PORT clk (2277:2277:2277) (2307:2307:2307))
        (PORT stall (1608:1608:1608) (1700:1700:1700))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1845:1845:1845) (1875:1875:1875))
        (PORT datab (1447:1447:1447) (1439:1439:1439))
        (PORT datac (2375:2375:2375) (2345:2345:2345))
        (PORT datad (910:910:910) (834:834:834))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1509:1509:1509) (1512:1512:1512))
        (PORT datab (217:217:217) (242:242:242))
        (PORT datac (1437:1437:1437) (1446:1446:1446))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1048:1048:1048) (1028:1028:1028))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (874:874:874) (867:867:867))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (1521:1521:1521) (1458:1458:1458))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4268:4268:4268) (4581:4581:4581))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4834:4834:4834) (4667:4667:4667))
        (PORT d[1] (5093:5093:5093) (5186:5186:5186))
        (PORT d[2] (6594:6594:6594) (6485:6485:6485))
        (PORT d[3] (2605:2605:2605) (2571:2571:2571))
        (PORT d[4] (4636:4636:4636) (4665:4665:4665))
        (PORT d[5] (2603:2603:2603) (2518:2518:2518))
        (PORT d[6] (9007:9007:9007) (9009:9009:9009))
        (PORT d[7] (3726:3726:3726) (3827:3827:3827))
        (PORT d[8] (2699:2699:2699) (2655:2655:2655))
        (PORT d[9] (5435:5435:5435) (5222:5222:5222))
        (PORT d[10] (2938:2938:2938) (2994:2994:2994))
        (PORT d[11] (2963:2963:2963) (3056:3056:3056))
        (PORT d[12] (3203:3203:3203) (3093:3093:3093))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2225:2225:2225))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3108:3108:3108) (2942:2942:2942))
        (PORT d[1] (3566:3566:3566) (3353:3353:3353))
        (PORT d[2] (3700:3700:3700) (3651:3651:3651))
        (PORT d[3] (3723:3723:3723) (3694:3694:3694))
        (PORT d[4] (3925:3925:3925) (3864:3864:3864))
        (PORT d[5] (4573:4573:4573) (4338:4338:4338))
        (PORT d[6] (2249:2249:2249) (2295:2295:2295))
        (PORT d[7] (4355:4355:4355) (4447:4447:4447))
        (PORT d[8] (2918:2918:2918) (2835:2835:2835))
        (PORT d[9] (3014:3014:3014) (2929:2929:2929))
        (PORT d[10] (3342:3342:3342) (3166:3166:3166))
        (PORT d[11] (2477:2477:2477) (2335:2335:2335))
        (PORT d[12] (3123:3123:3123) (3136:3136:3136))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (PORT stall (2664:2664:2664) (2730:2730:2730))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6622:6622:6622) (7051:7051:7051))
        (PORT clk (2269:2269:2269) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6375:6375:6375) (6129:6129:6129))
        (PORT d[1] (2393:2393:2393) (2397:2397:2397))
        (PORT d[2] (2836:2836:2836) (2831:2831:2831))
        (PORT d[3] (2868:2868:2868) (2817:2817:2817))
        (PORT d[4] (4567:4567:4567) (4553:4553:4553))
        (PORT d[5] (3205:3205:3205) (3091:3091:3091))
        (PORT d[6] (1680:1680:1680) (1643:1643:1643))
        (PORT d[7] (3980:3980:3980) (4065:4065:4065))
        (PORT d[8] (2401:2401:2401) (2367:2367:2367))
        (PORT d[9] (2243:2243:2243) (2174:2174:2174))
        (PORT d[10] (3599:3599:3599) (3635:3635:3635))
        (PORT d[11] (3645:3645:3645) (3715:3715:3715))
        (PORT d[12] (4143:4143:4143) (3997:3997:3997))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2546:2546:2546) (2432:2432:2432))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3753:3753:3753) (3575:3575:3575))
        (PORT d[1] (2166:2166:2166) (2014:2014:2014))
        (PORT d[2] (2116:2116:2116) (1981:1981:1981))
        (PORT d[3] (3117:3117:3117) (3110:3110:3110))
        (PORT d[4] (2166:2166:2166) (2035:2035:2035))
        (PORT d[5] (2880:2880:2880) (2822:2822:2822))
        (PORT d[6] (2649:2649:2649) (2711:2711:2711))
        (PORT d[7] (3658:3658:3658) (3713:3713:3713))
        (PORT d[8] (2152:2152:2152) (2011:2011:2011))
        (PORT d[9] (2982:2982:2982) (2891:2891:2891))
        (PORT d[10] (2695:2695:2695) (2779:2779:2779))
        (PORT d[11] (2841:2841:2841) (2695:2695:2695))
        (PORT d[12] (3875:3875:3875) (3864:3864:3864))
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (PORT stall (2330:2330:2330) (2377:2377:2377))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1848:1848:1848) (1877:1877:1877))
        (PORT datab (1814:1814:1814) (1670:1670:1670))
        (PORT datac (876:876:876) (796:796:796))
        (PORT datad (1393:1393:1393) (1393:1393:1393))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6078:6078:6078) (6437:6437:6437))
        (PORT clk (2243:2243:2243) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7669:7669:7669) (7184:7184:7184))
        (PORT d[1] (5188:5188:5188) (5321:5321:5321))
        (PORT d[2] (4154:4154:4154) (4169:4169:4169))
        (PORT d[3] (3841:3841:3841) (3875:3875:3875))
        (PORT d[4] (4879:4879:4879) (4926:4926:4926))
        (PORT d[5] (6361:6361:6361) (6221:6221:6221))
        (PORT d[6] (6134:6134:6134) (6029:6029:6029))
        (PORT d[7] (3687:3687:3687) (3763:3763:3763))
        (PORT d[8] (7868:7868:7868) (7748:7748:7748))
        (PORT d[9] (10338:10338:10338) (9619:9619:9619))
        (PORT d[10] (6240:6240:6240) (6144:6144:6144))
        (PORT d[11] (4294:4294:4294) (4322:4322:4322))
        (PORT d[12] (6224:6224:6224) (6158:6158:6158))
        (PORT clk (2240:2240:2240) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3054:3054:3054) (3002:3002:3002))
        (PORT clk (2240:2240:2240) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2974:2974:2974) (2999:2999:2999))
        (PORT d[1] (4544:4544:4544) (4441:4441:4441))
        (PORT d[2] (7397:7397:7397) (6899:6899:6899))
        (PORT d[3] (2878:2878:2878) (2900:2900:2900))
        (PORT d[4] (3631:3631:3631) (3585:3585:3585))
        (PORT d[5] (5458:5458:5458) (5228:5228:5228))
        (PORT d[6] (5681:5681:5681) (5474:5474:5474))
        (PORT d[7] (3628:3628:3628) (3671:3671:3671))
        (PORT d[8] (3323:3323:3323) (3363:3363:3363))
        (PORT d[9] (3818:3818:3818) (3813:3813:3813))
        (PORT d[10] (3673:3673:3673) (3765:3765:3765))
        (PORT d[11] (4077:4077:4077) (4035:4035:4035))
        (PORT d[12] (3555:3555:3555) (3592:3592:3592))
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (PORT stall (3887:3887:3887) (3912:3912:3912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3489:3489:3489) (3744:3744:3744))
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4999:4999:4999) (4880:4880:4880))
        (PORT d[1] (4196:4196:4196) (4354:4354:4354))
        (PORT d[2] (3984:3984:3984) (4097:4097:4097))
        (PORT d[3] (3881:3881:3881) (3929:3929:3929))
        (PORT d[4] (3848:3848:3848) (3847:3847:3847))
        (PORT d[5] (5469:5469:5469) (5197:5197:5197))
        (PORT d[6] (9748:9748:9748) (9793:9793:9793))
        (PORT d[7] (4813:4813:4813) (4928:4928:4928))
        (PORT d[8] (3050:3050:3050) (3022:3022:3022))
        (PORT d[9] (4535:4535:4535) (4419:4419:4419))
        (PORT d[10] (2649:2649:2649) (2722:2722:2722))
        (PORT d[11] (4148:4148:4148) (4259:4259:4259))
        (PORT d[12] (4047:4047:4047) (3984:3984:3984))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2960:2960:2960) (2877:2877:2877))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4287:4287:4287))
        (PORT d[1] (4791:4791:4791) (4667:4667:4667))
        (PORT d[2] (3352:3352:3352) (3294:3294:3294))
        (PORT d[3] (4466:4466:4466) (4612:4612:4612))
        (PORT d[4] (5377:5377:5377) (5334:5334:5334))
        (PORT d[5] (5313:5313:5313) (4999:4999:4999))
        (PORT d[6] (2755:2755:2755) (2735:2735:2735))
        (PORT d[7] (3874:3874:3874) (3962:3962:3962))
        (PORT d[8] (5218:5218:5218) (4971:4971:4971))
        (PORT d[9] (4668:4668:4668) (4636:4636:4636))
        (PORT d[10] (5247:5247:5247) (5019:5019:5019))
        (PORT d[11] (5591:5591:5591) (5253:5253:5253))
        (PORT d[12] (4576:4576:4576) (4593:4593:4593))
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (PORT stall (2893:2893:2893) (2894:2894:2894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2864:2864:2864) (2881:2881:2881))
        (PORT datab (1443:1443:1443) (1435:1435:1435))
        (PORT datac (2732:2732:2732) (2666:2666:2666))
        (PORT datad (1792:1792:1792) (1831:1831:1831))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~315)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1506:1506:1506) (1508:1508:1508))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1443:1443:1443) (1452:1452:1452))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1410:1410:1410) (1384:1384:1384))
        (PORT datac (1491:1491:1491) (1467:1467:1467))
        (PORT datad (850:850:850) (843:843:843))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1492:1492:1492) (1469:1469:1469))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6122:6122:6122) (6481:6481:6481))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7240:7240:7240) (6749:6749:6749))
        (PORT d[1] (4218:4218:4218) (4381:4381:4381))
        (PORT d[2] (3782:3782:3782) (3802:3802:3802))
        (PORT d[3] (4140:4140:4140) (4175:4175:4175))
        (PORT d[4] (4514:4514:4514) (4574:4574:4574))
        (PORT d[5] (6697:6697:6697) (6543:6543:6543))
        (PORT d[6] (6712:6712:6712) (6591:6591:6591))
        (PORT d[7] (3370:3370:3370) (3452:3452:3452))
        (PORT d[8] (7834:7834:7834) (7707:7707:7707))
        (PORT d[9] (10338:10338:10338) (9602:9602:9602))
        (PORT d[10] (6537:6537:6537) (6439:6439:6439))
        (PORT d[11] (3322:3322:3322) (3393:3393:3393))
        (PORT d[12] (5555:5555:5555) (5518:5518:5518))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3102:3102:3102) (3069:3069:3069))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2606:2606:2606) (2651:2651:2651))
        (PORT d[1] (4510:4510:4510) (4396:4396:4396))
        (PORT d[2] (6821:6821:6821) (6353:6353:6353))
        (PORT d[3] (2885:2885:2885) (2904:2904:2904))
        (PORT d[4] (3597:3597:3597) (3527:3527:3527))
        (PORT d[5] (5367:5367:5367) (5115:5115:5115))
        (PORT d[6] (5263:5263:5263) (5049:5049:5049))
        (PORT d[7] (3259:3259:3259) (3314:3314:3314))
        (PORT d[8] (2991:2991:2991) (3047:3047:3047))
        (PORT d[9] (4897:4897:4897) (4748:4748:4748))
        (PORT d[10] (3445:3445:3445) (3562:3562:3562))
        (PORT d[11] (3461:3461:3461) (3444:3444:3444))
        (PORT d[12] (3588:3588:3588) (3628:3628:3628))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT stall (3275:3275:3275) (3277:3277:3277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a386.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3216:3216:3216) (3168:3168:3168))
        (PORT datab (1340:1340:1340) (1277:1277:1277))
        (PORT datac (1360:1360:1360) (1369:1369:1369))
        (PORT datad (1584:1584:1584) (1542:1542:1542))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4862:4862:4862) (5163:5163:5163))
        (PORT clk (2208:2208:2208) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6265:6265:6265) (5997:5997:5997))
        (PORT d[1] (2753:2753:2753) (2774:2774:2774))
        (PORT d[2] (2918:2918:2918) (2956:2956:2956))
        (PORT d[3] (5373:5373:5373) (5329:5329:5329))
        (PORT d[4] (4460:4460:4460) (4527:4527:4527))
        (PORT d[5] (8105:8105:8105) (7978:7978:7978))
        (PORT d[6] (8108:8108:8108) (8024:8024:8024))
        (PORT d[7] (3027:3027:3027) (3131:3131:3131))
        (PORT d[8] (3174:3174:3174) (3188:3188:3188))
        (PORT d[9] (7325:7325:7325) (7233:7233:7233))
        (PORT d[10] (4131:4131:4131) (4124:4124:4124))
        (PORT d[11] (2973:2973:2973) (3064:3064:3064))
        (PORT d[12] (4765:4765:4765) (4736:4736:4736))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2766:2766:2766) (2625:2625:2625))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3663:3663:3663) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6515:6515:6515) (6297:6297:6297))
        (PORT d[1] (4003:4003:4003) (3853:3853:3853))
        (PORT d[2] (4021:4021:4021) (3947:3947:3947))
        (PORT d[3] (3198:3198:3198) (3211:3211:3211))
        (PORT d[4] (2822:2822:2822) (2717:2717:2717))
        (PORT d[5] (4298:4298:4298) (4234:4234:4234))
        (PORT d[6] (4985:4985:4985) (4991:4991:4991))
        (PORT d[7] (4830:4830:4830) (4959:4959:4959))
        (PORT d[8] (4149:4149:4149) (4032:4032:4032))
        (PORT d[9] (3849:3849:3849) (3833:3833:3833))
        (PORT d[10] (6254:6254:6254) (5998:5998:5998))
        (PORT d[11] (3813:3813:3813) (3564:3564:3564))
        (PORT d[12] (3568:3568:3568) (3504:3504:3504))
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (PORT stall (2510:2510:2510) (2523:2523:2523))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6867:6867:6867) (7273:7273:7273))
        (PORT clk (2274:2274:2274) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6367:6367:6367) (6111:6111:6111))
        (PORT d[1] (2440:2440:2440) (2445:2445:2445))
        (PORT d[2] (2852:2852:2852) (2846:2846:2846))
        (PORT d[3] (3180:3180:3180) (3112:3112:3112))
        (PORT d[4] (4252:4252:4252) (4256:4256:4256))
        (PORT d[5] (3552:3552:3552) (3424:3424:3424))
        (PORT d[6] (1671:1671:1671) (1635:1635:1635))
        (PORT d[7] (3978:3978:3978) (3990:3990:3990))
        (PORT d[8] (6331:6331:6331) (6103:6103:6103))
        (PORT d[9] (2253:2253:2253) (2185:2185:2185))
        (PORT d[10] (3893:3893:3893) (3911:3911:3911))
        (PORT d[11] (3972:3972:3972) (4030:4030:4030))
        (PORT d[12] (4454:4454:4454) (4293:4293:4293))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1895:1895:1895) (1767:1767:1767))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4124:4124:4124) (3938:3938:3938))
        (PORT d[1] (1853:1853:1853) (1726:1726:1726))
        (PORT d[2] (1827:1827:1827) (1698:1698:1698))
        (PORT d[3] (1713:1713:1713) (1671:1671:1671))
        (PORT d[4] (1844:1844:1844) (1721:1721:1721))
        (PORT d[5] (2085:2085:2085) (1951:1951:1951))
        (PORT d[6] (2682:2682:2682) (2743:2743:2743))
        (PORT d[7] (1492:1492:1492) (1383:1383:1383))
        (PORT d[8] (2141:2141:2141) (2004:2004:2004))
        (PORT d[9] (2004:2004:2004) (1949:1949:1949))
        (PORT d[10] (2722:2722:2722) (2807:2807:2807))
        (PORT d[11] (1579:1579:1579) (1489:1489:1489))
        (PORT d[12] (3850:3850:3850) (3841:3841:3841))
        (PORT clk (2273:2273:2273) (2304:2304:2304))
        (PORT stall (2383:2383:2383) (2430:2430:2430))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2539:2539:2539) (2321:2321:2321))
        (PORT datab (1344:1344:1344) (1372:1372:1372))
        (PORT datac (1205:1205:1205) (1103:1103:1103))
        (PORT datad (1324:1324:1324) (1305:1305:1305))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6248:6248:6248) (6651:6651:6651))
        (PORT clk (2229:2229:2229) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8634:8634:8634) (8121:8121:8121))
        (PORT d[1] (6191:6191:6191) (6278:6278:6278))
        (PORT d[2] (5157:5157:5157) (5133:5133:5133))
        (PORT d[3] (5110:5110:5110) (5117:5117:5117))
        (PORT d[4] (3270:3270:3270) (3343:3343:3343))
        (PORT d[5] (7300:7300:7300) (7118:7118:7118))
        (PORT d[6] (6803:6803:6803) (6678:6678:6678))
        (PORT d[7] (3076:3076:3076) (3142:3142:3142))
        (PORT d[8] (8222:8222:8222) (8097:8097:8097))
        (PORT d[9] (11863:11863:11863) (11066:11066:11066))
        (PORT d[10] (6847:6847:6847) (6734:6734:6734))
        (PORT d[11] (5287:5287:5287) (5289:5289:5289))
        (PORT d[12] (6249:6249:6249) (6219:6219:6219))
        (PORT clk (2226:2226:2226) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2958:2958:2958) (2884:2884:2884))
        (PORT clk (2226:2226:2226) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3684:3684:3684) (3711:3711:3711))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3939:3939:3939) (3944:3944:3944))
        (PORT d[1] (5516:5516:5516) (5381:5381:5381))
        (PORT d[2] (8362:8362:8362) (7834:7834:7834))
        (PORT d[3] (2542:2542:2542) (2550:2550:2550))
        (PORT d[4] (3218:3218:3218) (3124:3124:3124))
        (PORT d[5] (3558:3558:3558) (3500:3500:3500))
        (PORT d[6] (5464:5464:5464) (5313:5313:5313))
        (PORT d[7] (3271:3271:3271) (3316:3316:3316))
        (PORT d[8] (2995:2995:2995) (3059:3059:3059))
        (PORT d[9] (5809:5809:5809) (5632:5632:5632))
        (PORT d[10] (4624:4624:4624) (4683:4683:4683))
        (PORT d[11] (3062:3062:3062) (3025:3025:3025))
        (PORT d[12] (3230:3230:3230) (3245:3245:3245))
        (PORT clk (2228:2228:2228) (2254:2254:2254))
        (PORT stall (2786:2786:2786) (2817:2817:2817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4476:4476:4476) (4706:4706:4706))
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6347:6347:6347) (6192:6192:6192))
        (PORT d[1] (5583:5583:5583) (5716:5716:5716))
        (PORT d[2] (3614:3614:3614) (3696:3696:3696))
        (PORT d[3] (4188:4188:4188) (4254:4254:4254))
        (PORT d[4] (2716:2716:2716) (2666:2666:2666))
        (PORT d[5] (6779:6779:6779) (6462:6462:6462))
        (PORT d[6] (3651:3651:3651) (3621:3621:3621))
        (PORT d[7] (4478:4478:4478) (4592:4592:4592))
        (PORT d[8] (6683:6683:6683) (6427:6427:6427))
        (PORT d[9] (3328:3328:3328) (3164:3164:3164))
        (PORT d[10] (4466:4466:4466) (4454:4454:4454))
        (PORT d[11] (5371:5371:5371) (5421:5421:5421))
        (PORT d[12] (5334:5334:5334) (5220:5220:5220))
        (PORT clk (2242:2242:2242) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2358:2358:2358) (2286:2286:2286))
        (PORT clk (2242:2242:2242) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3342:3342:3342) (3256:3256:3256))
        (PORT d[1] (5118:5118:5118) (4968:4968:4968))
        (PORT d[2] (4691:4691:4691) (4588:4588:4588))
        (PORT d[3] (3787:3787:3787) (3916:3916:3916))
        (PORT d[4] (4363:4363:4363) (4311:4311:4311))
        (PORT d[5] (5427:5427:5427) (5291:5291:5291))
        (PORT d[6] (2151:2151:2151) (2139:2139:2139))
        (PORT d[7] (3521:3521:3521) (3564:3564:3564))
        (PORT d[8] (4284:4284:4284) (4338:4338:4338))
        (PORT d[9] (4257:4257:4257) (4179:4179:4179))
        (PORT d[10] (2702:2702:2702) (2661:2661:2661))
        (PORT d[11] (5131:5131:5131) (4968:4968:4968))
        (PORT d[12] (3360:3360:3360) (3297:3297:3297))
        (PORT clk (2244:2244:2244) (2274:2274:2274))
        (PORT stall (2832:2832:2832) (2861:2861:2861))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1847:1847:1847) (1877:1877:1877))
        (PORT datab (1444:1444:1444) (1436:1436:1436))
        (PORT datac (3368:3368:3368) (3330:3330:3330))
        (PORT datad (1535:1535:1535) (1515:1515:1515))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3930:3930:3930) (4223:4223:4223))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3808:3808:3808) (3671:3671:3671))
        (PORT d[1] (4014:4014:4014) (4122:4122:4122))
        (PORT d[2] (5059:5059:5059) (5016:5016:5016))
        (PORT d[3] (2659:2659:2659) (2655:2655:2655))
        (PORT d[4] (3959:3959:3959) (4006:4006:4006))
        (PORT d[5] (4439:4439:4439) (4252:4252:4252))
        (PORT d[6] (8978:8978:8978) (8968:8968:8968))
        (PORT d[7] (4328:4328:4328) (4421:4421:4421))
        (PORT d[8] (7687:7687:7687) (7486:7486:7486))
        (PORT d[9] (4446:4446:4446) (4267:4267:4267))
        (PORT d[10] (2624:2624:2624) (2684:2684:2684))
        (PORT d[11] (3983:3983:3983) (4078:4078:4078))
        (PORT d[12] (4132:4132:4132) (3989:3989:3989))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (2907:2907:2907))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4114:4114:4114) (3917:3917:3917))
        (PORT d[1] (4541:4541:4541) (4442:4442:4442))
        (PORT d[2] (2734:2734:2734) (2715:2715:2715))
        (PORT d[3] (3475:3475:3475) (3503:3503:3503))
        (PORT d[4] (3933:3933:3933) (3887:3887:3887))
        (PORT d[5] (4648:4648:4648) (4458:4458:4458))
        (PORT d[6] (2607:2607:2607) (2652:2652:2652))
        (PORT d[7] (4071:4071:4071) (4161:4161:4161))
        (PORT d[8] (3829:3829:3829) (3700:3700:3700))
        (PORT d[9] (4368:4368:4368) (4351:4351:4351))
        (PORT d[10] (4493:4493:4493) (4236:4236:4236))
        (PORT d[11] (3802:3802:3802) (3605:3605:3605))
        (PORT d[12] (3562:3562:3562) (3597:3597:3597))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT stall (2832:2832:2832) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4184:4184:4184) (4442:4442:4442))
        (PORT clk (2240:2240:2240) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6328:6328:6328) (6172:6172:6172))
        (PORT d[1] (5584:5584:5584) (5717:5717:5717))
        (PORT d[2] (3645:3645:3645) (3729:3729:3729))
        (PORT d[3] (4480:4480:4480) (4527:4527:4527))
        (PORT d[4] (2678:2678:2678) (2623:2623:2623))
        (PORT d[5] (6752:6752:6752) (6436:6436:6436))
        (PORT d[6] (3684:3684:3684) (3653:3653:3653))
        (PORT d[7] (4049:4049:4049) (4147:4147:4147))
        (PORT d[8] (6665:6665:6665) (6405:6405:6405))
        (PORT d[9] (2803:2803:2803) (2692:2692:2692))
        (PORT d[10] (4290:4290:4290) (4313:4313:4313))
        (PORT d[11] (5339:5339:5339) (5391:5391:5391))
        (PORT d[12] (5334:5334:5334) (5221:5221:5221))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2266:2266:2266) (2106:2106:2106))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (3540:3540:3540))
        (PORT d[1] (5109:5109:5109) (4961:4961:4961))
        (PORT d[2] (4666:4666:4666) (4563:4563:4563))
        (PORT d[3] (4120:4120:4120) (4241:4241:4241))
        (PORT d[4] (4678:4678:4678) (4613:4613:4613))
        (PORT d[5] (5683:5683:5683) (5519:5519:5519))
        (PORT d[6] (2186:2186:2186) (2174:2174:2174))
        (PORT d[7] (3561:3561:3561) (3604:3604:3604))
        (PORT d[8] (4267:4267:4267) (4322:4322:4322))
        (PORT d[9] (4235:4235:4235) (4161:4161:4161))
        (PORT d[10] (2772:2772:2772) (2737:2737:2737))
        (PORT d[11] (5113:5113:5113) (4952:4952:4952))
        (PORT d[12] (3328:3328:3328) (3267:3267:3267))
        (PORT clk (2239:2239:2239) (2265:2265:2265))
        (PORT stall (2873:2873:2873) (2906:2906:2906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1848:1848:1848) (1878:1878:1878))
        (PORT datab (1440:1440:1440) (1431:1431:1431))
        (PORT datac (2361:2361:2361) (2216:2216:2216))
        (PORT datad (1954:1954:1954) (1784:1784:1784))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5104:5104:5104) (5446:5446:5446))
        (PORT clk (2241:2241:2241) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5446:5446:5446) (5196:5196:5196))
        (PORT d[1] (3883:3883:3883) (4009:4009:4009))
        (PORT d[2] (4634:4634:4634) (4690:4690:4690))
        (PORT d[3] (3132:3132:3132) (3180:3180:3180))
        (PORT d[4] (4254:4254:4254) (4272:4272:4272))
        (PORT d[5] (4718:4718:4718) (4539:4539:4539))
        (PORT d[6] (4789:4789:4789) (4566:4566:4566))
        (PORT d[7] (3730:3730:3730) (3809:3809:3809))
        (PORT d[8] (7896:7896:7896) (7772:7772:7772))
        (PORT d[9] (7617:7617:7617) (7152:7152:7152))
        (PORT d[10] (4840:4840:4840) (4686:4686:4686))
        (PORT d[11] (3295:3295:3295) (3345:3345:3345))
        (PORT d[12] (5567:5567:5567) (5502:5502:5502))
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2264:2264:2264))
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3118:3118:3118) (3095:3095:3095))
        (PORT d[1] (4066:4066:4066) (3909:3909:3909))
        (PORT d[2] (5017:5017:5017) (4782:4782:4782))
        (PORT d[3] (2119:2119:2119) (2126:2126:2126))
        (PORT d[4] (4287:4287:4287) (4230:4230:4230))
        (PORT d[5] (3355:3355:3355) (3333:3333:3333))
        (PORT d[6] (3441:3441:3441) (3528:3528:3528))
        (PORT d[7] (2794:2794:2794) (2801:2801:2801))
        (PORT d[8] (2800:2800:2800) (2792:2792:2792))
        (PORT d[9] (3592:3592:3592) (3390:3390:3390))
        (PORT d[10] (4023:4023:4023) (4091:4091:4091))
        (PORT d[11] (3967:3967:3967) (3763:3763:3763))
        (PORT d[12] (3003:3003:3003) (2972:2972:2972))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (PORT stall (2786:2786:2786) (2817:2817:2817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6955:6955:6955) (7371:7371:7371))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5470:5470:5470) (5280:5280:5280))
        (PORT d[1] (5712:5712:5712) (5773:5773:5773))
        (PORT d[2] (7230:7230:7230) (7096:7096:7096))
        (PORT d[3] (3148:3148:3148) (3074:3074:3074))
        (PORT d[4] (5356:5356:5356) (5381:5381:5381))
        (PORT d[5] (1908:1908:1908) (1845:1845:1845))
        (PORT d[6] (9689:9689:9689) (9663:9663:9663))
        (PORT d[7] (3665:3665:3665) (3764:3764:3764))
        (PORT d[8] (6043:6043:6043) (5835:5835:5835))
        (PORT d[9] (2848:2848:2848) (2734:2734:2734))
        (PORT d[10] (3249:3249:3249) (3292:3292:3292))
        (PORT d[11] (1938:1938:1938) (1882:1882:1882))
        (PORT d[12] (3840:3840:3840) (3710:3710:3710))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2152:2152:2152) (2000:2000:2000))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3728:3728:3728) (3549:3549:3549))
        (PORT d[1] (4202:4202:4202) (3963:3963:3963))
        (PORT d[2] (4364:4364:4364) (4281:4281:4281))
        (PORT d[3] (3104:3104:3104) (3095:3095:3095))
        (PORT d[4] (3995:3995:3995) (3948:3948:3948))
        (PORT d[5] (2658:2658:2658) (2483:2483:2483))
        (PORT d[6] (2654:2654:2654) (2711:2711:2711))
        (PORT d[7] (3641:3641:3641) (3694:3694:3694))
        (PORT d[8] (3631:3631:3631) (3541:3541:3541))
        (PORT d[9] (2655:2655:2655) (2572:2572:2572))
        (PORT d[10] (3010:3010:3010) (3079:3079:3079))
        (PORT d[11] (2496:2496:2496) (2358:2358:2358))
        (PORT d[12] (3550:3550:3550) (3555:3555:3555))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
        (PORT stall (2068:2068:2068) (2097:2097:2097))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2699:2699:2699) (2561:2561:2561))
        (PORT datab (1450:1450:1450) (1443:1443:1443))
        (PORT datac (1204:1204:1204) (1107:1107:1107))
        (PORT datad (1790:1790:1790) (1828:1828:1828))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6398:6398:6398) (6740:6740:6740))
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7954:7954:7954) (7461:7461:7461))
        (PORT d[1] (5222:5222:5222) (5360:5360:5360))
        (PORT d[2] (4515:4515:4515) (4515:4515:4515))
        (PORT d[3] (4492:4492:4492) (4520:4520:4520))
        (PORT d[4] (3927:3927:3927) (3964:3964:3964))
        (PORT d[5] (6624:6624:6624) (6465:6465:6465))
        (PORT d[6] (6122:6122:6122) (6019:6019:6019))
        (PORT d[7] (4337:4337:4337) (4386:4386:4386))
        (PORT d[8] (7525:7525:7525) (7419:7419:7419))
        (PORT d[9] (11051:11051:11051) (10315:10315:10315))
        (PORT d[10] (6521:6521:6521) (6422:6422:6422))
        (PORT d[11] (4617:4617:4617) (4635:4635:4635))
        (PORT d[12] (6503:6503:6503) (6429:6429:6429))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2502:2502:2502) (2481:2481:2481))
        (PORT clk (2204:2204:2204) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3662:3662:3662) (3691:3691:3691))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3648:3648:3648) (3666:3666:3666))
        (PORT d[1] (5180:5180:5180) (5052:5052:5052))
        (PORT d[2] (8037:8037:8037) (7515:7515:7515))
        (PORT d[3] (2570:2570:2570) (2613:2613:2613))
        (PORT d[4] (4248:4248:4248) (4171:4171:4171))
        (PORT d[5] (3291:3291:3291) (3251:3251:3251))
        (PORT d[6] (5427:5427:5427) (5272:5272:5272))
        (PORT d[7] (2977:2977:2977) (3032:3032:3032))
        (PORT d[8] (2885:2885:2885) (2915:2915:2915))
        (PORT d[9] (5187:5187:5187) (5037:5037:5037))
        (PORT d[10] (4322:4322:4322) (4379:4379:4379))
        (PORT d[11] (3739:3739:3739) (3708:3708:3708))
        (PORT d[12] (3561:3561:3561) (3602:3602:3602))
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (PORT stall (3264:3264:3264) (3262:3262:3262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5792:5792:5792) (6175:6175:6175))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6107:6107:6107) (5774:5774:5774))
        (PORT d[1] (4410:4410:4410) (4518:4518:4518))
        (PORT d[2] (3551:3551:3551) (3581:3581:3581))
        (PORT d[3] (3746:3746:3746) (3762:3762:3762))
        (PORT d[4] (3803:3803:3803) (3832:3832:3832))
        (PORT d[5] (5443:5443:5443) (5171:5171:5171))
        (PORT d[6] (6500:6500:6500) (6281:6281:6281))
        (PORT d[7] (3387:3387:3387) (3460:3460:3460))
        (PORT d[8] (7898:7898:7898) (7793:7793:7793))
        (PORT d[9] (8331:8331:8331) (7790:7790:7790))
        (PORT d[10] (6936:6936:6936) (6865:6865:6865))
        (PORT d[11] (3437:3437:3437) (3430:3430:3430))
        (PORT d[12] (5800:5800:5800) (5715:5715:5715))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2731:2731:2731) (2648:2648:2648))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3726:3726:3726))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2497:2497:2497) (2497:2497:2497))
        (PORT d[1] (4442:4442:4442) (4302:4302:4302))
        (PORT d[2] (5399:5399:5399) (5097:5097:5097))
        (PORT d[3] (3311:3311:3311) (3364:3364:3364))
        (PORT d[4] (3759:3759:3759) (3663:3663:3663))
        (PORT d[5] (5297:5297:5297) (4999:4999:4999))
        (PORT d[6] (4641:4641:4641) (4440:4440:4440))
        (PORT d[7] (2820:2820:2820) (2851:2851:2851))
        (PORT d[8] (2486:2486:2486) (2498:2498:2498))
        (PORT d[9] (4973:4973:4973) (4755:4755:4755))
        (PORT d[10] (3290:3290:3290) (3361:3361:3361))
        (PORT d[11] (4113:4113:4113) (4090:4090:4090))
        (PORT d[12] (3318:3318:3318) (3312:3312:3312))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (PORT stall (3266:3266:3266) (3346:3346:3346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2506:2506:2506) (2508:2508:2508))
        (PORT datab (1341:1341:1341) (1316:1316:1316))
        (PORT datac (1543:1543:1543) (1496:1496:1496))
        (PORT datad (2630:2630:2630) (2582:2582:2582))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6615:6615:6615) (7044:7044:7044))
        (PORT clk (2273:2273:2273) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1580:1580:1580) (1527:1527:1527))
        (PORT d[1] (2433:2433:2433) (2438:2438:2438))
        (PORT d[2] (2860:2860:2860) (2856:2856:2856))
        (PORT d[3] (2289:2289:2289) (2263:2263:2263))
        (PORT d[4] (4253:4253:4253) (4257:4257:4257))
        (PORT d[5] (3775:3775:3775) (3628:3628:3628))
        (PORT d[6] (1711:1711:1711) (1674:1674:1674))
        (PORT d[7] (4025:4025:4025) (4105:4105:4105))
        (PORT d[8] (6354:6354:6354) (6130:6130:6130))
        (PORT d[9] (2227:2227:2227) (2160:2160:2160))
        (PORT d[10] (3893:3893:3893) (3910:3910:3910))
        (PORT d[11] (1655:1655:1655) (1612:1612:1612))
        (PORT d[12] (4151:4151:4151) (4007:4007:4007))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1896:1896:1896) (1769:1769:1769))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (3886:3886:3886))
        (PORT d[1] (2167:2167:2167) (2026:2026:2026))
        (PORT d[2] (4680:4680:4680) (4584:4584:4584))
        (PORT d[3] (3092:3092:3092) (3094:3094:3094))
        (PORT d[4] (2194:2194:2194) (2051:2051:2051))
        (PORT d[5] (3218:3218:3218) (2984:2984:2984))
        (PORT d[6] (2656:2656:2656) (2719:2719:2719))
        (PORT d[7] (3957:3957:3957) (3994:3994:3994))
        (PORT d[8] (2134:2134:2134) (1996:1996:1996))
        (PORT d[9] (3008:3008:3008) (2916:2916:2916))
        (PORT d[10] (2675:2675:2675) (2761:2761:2761))
        (PORT d[11] (1907:1907:1907) (1797:1797:1797))
        (PORT d[12] (3882:3882:3882) (3871:3871:3871))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (PORT stall (2368:2368:2368) (2416:2416:2416))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3479:3479:3479) (3736:3736:3736))
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5011:5011:5011) (4894:4894:4894))
        (PORT d[1] (4530:4530:4530) (4682:4682:4682))
        (PORT d[2] (4325:4325:4325) (4426:4426:4426))
        (PORT d[3] (4217:4217:4217) (4265:4265:4265))
        (PORT d[4] (4180:4180:4180) (4168:4168:4168))
        (PORT d[5] (5790:5790:5790) (5500:5500:5500))
        (PORT d[6] (9730:9730:9730) (9784:9784:9784))
        (PORT d[7] (4806:4806:4806) (4920:4920:4920))
        (PORT d[8] (5227:5227:5227) (4998:4998:4998))
        (PORT d[9] (4575:4575:4575) (4455:4455:4455))
        (PORT d[10] (2953:2953:2953) (2983:2983:2983))
        (PORT d[11] (5455:5455:5455) (5550:5550:5550))
        (PORT d[12] (5056:5056:5056) (4956:4956:4956))
        (PORT clk (2242:2242:2242) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2625:2625:2625) (2535:2535:2535))
        (PORT clk (2242:2242:2242) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3700:3700:3700) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4386:4386:4386) (4293:4293:4293))
        (PORT d[1] (5123:5123:5123) (4988:4988:4988))
        (PORT d[2] (3362:3362:3362) (3296:3296:3296))
        (PORT d[3] (4730:4730:4730) (4860:4860:4860))
        (PORT d[4] (4708:4708:4708) (4695:4695:4695))
        (PORT d[5] (5633:5633:5633) (5308:5308:5308))
        (PORT d[6] (3353:3353:3353) (3286:3286:3286))
        (PORT d[7] (3928:3928:3928) (3987:3987:3987))
        (PORT d[8] (5223:5223:5223) (4980:4980:4980))
        (PORT d[9] (4972:4972:4972) (4933:4933:4933))
        (PORT d[10] (5589:5589:5589) (5352:5352:5352))
        (PORT d[11] (5610:5610:5610) (5271:5271:5271))
        (PORT d[12] (3010:3010:3010) (2994:2994:2994))
        (PORT clk (2244:2244:2244) (2274:2274:2274))
        (PORT stall (2937:2937:2937) (2945:2945:2945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1114:1114:1114))
        (PORT datab (1446:1446:1446) (1438:1438:1438))
        (PORT datac (1738:1738:1738) (1717:1717:1717))
        (PORT datad (1791:1791:1791) (1830:1830:1830))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (4239:4239:4239))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3827:3827:3827) (3683:3683:3683))
        (PORT d[1] (3965:3965:3965) (4054:4054:4054))
        (PORT d[2] (4728:4728:4728) (4703:4703:4703))
        (PORT d[3] (2986:2986:2986) (2971:2971:2971))
        (PORT d[4] (3772:3772:3772) (3802:3802:3802))
        (PORT d[5] (4429:4429:4429) (4242:4242:4242))
        (PORT d[6] (8652:8652:8652) (8659:8659:8659))
        (PORT d[7] (4307:4307:4307) (4397:4397:4397))
        (PORT d[8] (7421:7421:7421) (7240:7240:7240))
        (PORT d[9] (4392:4392:4392) (4213:4213:4213))
        (PORT d[10] (2614:2614:2614) (2671:2671:2671))
        (PORT d[11] (4761:4761:4761) (4872:4872:4872))
        (PORT d[12] (3861:3861:3861) (3734:3734:3734))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2969:2969:2969) (2911:2911:2911))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4785:4785:4785) (4575:4575:4575))
        (PORT d[1] (4535:4535:4535) (4432:4432:4432))
        (PORT d[2] (2733:2733:2733) (2711:2711:2711))
        (PORT d[3] (3511:3511:3511) (3531:3531:3531))
        (PORT d[4] (4301:4301:4301) (4240:4240:4240))
        (PORT d[5] (3289:3289:3289) (3251:3251:3251))
        (PORT d[6] (3281:3281:3281) (3303:3303:3303))
        (PORT d[7] (3680:3680:3680) (3769:3769:3769))
        (PORT d[8] (3813:3813:3813) (3683:3683:3683))
        (PORT d[9] (4375:4375:4375) (4358:4358:4358))
        (PORT d[10] (4155:4155:4155) (3908:3908:3908))
        (PORT d[11] (3810:3810:3810) (3614:3614:3614))
        (PORT d[12] (3586:3586:3586) (3620:3620:3620))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (PORT stall (2806:2806:2806) (2828:2828:2828))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4928:4928:4928) (5232:5232:5232))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2687:2687:2687) (2621:2621:2621))
        (PORT d[1] (3705:3705:3705) (3819:3819:3819))
        (PORT d[2] (1678:1678:1678) (1651:1651:1651))
        (PORT d[3] (4864:4864:4864) (4867:4867:4867))
        (PORT d[4] (1820:1820:1820) (1795:1795:1795))
        (PORT d[5] (2603:2603:2603) (2517:2517:2517))
        (PORT d[6] (1997:1997:1997) (1966:1966:1966))
        (PORT d[7] (6321:6321:6321) (6386:6386:6386))
        (PORT d[8] (2782:2782:2782) (2654:2654:2654))
        (PORT d[9] (2613:2613:2613) (2529:2529:2529))
        (PORT d[10] (3574:3574:3574) (3579:3579:3579))
        (PORT d[11] (4372:4372:4372) (4434:4434:4434))
        (PORT d[12] (3249:3249:3249) (3147:3147:3147))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2224:2224:2224) (2094:2094:2094))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3739:3739:3739))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3612:3612:3612) (3509:3509:3509))
        (PORT d[1] (4314:4314:4314) (4141:4141:4141))
        (PORT d[2] (2865:2865:2865) (2740:2740:2740))
        (PORT d[3] (2348:2348:2348) (2257:2257:2257))
        (PORT d[4] (4335:4335:4335) (4269:4269:4269))
        (PORT d[5] (2736:2736:2736) (2585:2585:2585))
        (PORT d[6] (1806:1806:1806) (1761:1761:1761))
        (PORT d[7] (1759:1759:1759) (1711:1711:1711))
        (PORT d[8] (2253:2253:2253) (2157:2157:2157))
        (PORT d[9] (3280:3280:3280) (3219:3219:3219))
        (PORT d[10] (2559:2559:2559) (2587:2587:2587))
        (PORT d[11] (1693:1693:1693) (1629:1629:1629))
        (PORT d[12] (1729:1729:1729) (1659:1659:1659))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (PORT stall (1918:1918:1918) (2020:2020:2020))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1845:1845:1845) (1874:1874:1874))
        (PORT datab (1449:1449:1449) (1441:1441:1441))
        (PORT datac (1990:1990:1990) (1934:1934:1934))
        (PORT datad (1233:1233:1233) (1149:1149:1149))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3905:3905:3905) (4197:4197:4197))
        (PORT clk (2257:2257:2257) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2654:2654:2654) (2598:2598:2598))
        (PORT d[1] (4091:4091:4091) (4222:4222:4222))
        (PORT d[2] (4416:4416:4416) (4550:4550:4550))
        (PORT d[3] (3552:3552:3552) (3603:3603:3603))
        (PORT d[4] (3499:3499:3499) (3522:3522:3522))
        (PORT d[5] (4213:4213:4213) (4068:4068:4068))
        (PORT d[6] (9988:9988:9988) (9973:9973:9973))
        (PORT d[7] (5050:5050:5050) (5151:5151:5151))
        (PORT d[8] (3977:3977:3977) (3788:3788:3788))
        (PORT d[9] (5116:5116:5116) (4978:4978:4978))
        (PORT d[10] (2555:2555:2555) (2585:2585:2585))
        (PORT d[11] (4573:4573:4573) (4718:4718:4718))
        (PORT d[12] (4410:4410:4410) (4357:4357:4357))
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2373:2373:2373))
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4779:4779:4779) (4724:4724:4724))
        (PORT d[1] (4422:4422:4422) (4274:4274:4274))
        (PORT d[2] (3342:3342:3342) (3297:3297:3297))
        (PORT d[3] (4074:4074:4074) (4140:4140:4140))
        (PORT d[4] (4351:4351:4351) (4299:4299:4299))
        (PORT d[5] (3982:3982:3982) (3771:3771:3771))
        (PORT d[6] (2619:2619:2619) (2669:2669:2669))
        (PORT d[7] (3773:3773:3773) (3797:3797:3797))
        (PORT d[8] (3038:3038:3038) (2861:2861:2861))
        (PORT d[9] (3672:3672:3672) (3639:3639:3639))
        (PORT d[10] (4684:4684:4684) (4501:4501:4501))
        (PORT d[11] (2920:2920:2920) (2801:2801:2801))
        (PORT d[12] (5256:5256:5256) (5275:5275:5275))
        (PORT clk (2256:2256:2256) (2287:2287:2287))
        (PORT stall (2344:2344:2344) (2411:2411:2411))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4999:4999:4999) (5343:5343:5343))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2996:2996:2996) (2917:2917:2917))
        (PORT d[1] (3758:3758:3758) (3898:3898:3898))
        (PORT d[2] (5029:5029:5029) (5132:5132:5132))
        (PORT d[3] (3895:3895:3895) (3932:3932:3932))
        (PORT d[4] (3560:3560:3560) (3573:3573:3573))
        (PORT d[5] (4284:4284:4284) (4139:4139:4139))
        (PORT d[6] (2677:2677:2677) (2649:2649:2649))
        (PORT d[7] (5376:5376:5376) (5477:5477:5477))
        (PORT d[8] (3756:3756:3756) (3586:3586:3586))
        (PORT d[9] (4857:4857:4857) (4733:4733:4733))
        (PORT d[10] (2564:2564:2564) (2596:2596:2596))
        (PORT d[11] (4547:4547:4547) (4694:4694:4694))
        (PORT d[12] (4699:4699:4699) (4631:4631:4631))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2175:2175:2175) (2046:2046:2046))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3701:3701:3701) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4788:4788:4788) (4733:4733:4733))
        (PORT d[1] (4747:4747:4747) (4588:4588:4588))
        (PORT d[2] (3686:3686:3686) (3633:3633:3633))
        (PORT d[3] (4329:4329:4329) (4381:4381:4381))
        (PORT d[4] (4302:4302:4302) (4250:4250:4250))
        (PORT d[5] (4022:4022:4022) (3810:3810:3810))
        (PORT d[6] (2627:2627:2627) (2677:2677:2677))
        (PORT d[7] (4099:4099:4099) (4117:4117:4117))
        (PORT d[8] (3180:3180:3180) (3025:3025:3025))
        (PORT d[9] (3644:3644:3644) (3616:3616:3616))
        (PORT d[10] (3056:3056:3056) (2900:2900:2900))
        (PORT d[11] (2631:2631:2631) (2529:2529:2529))
        (PORT d[12] (4908:4908:4908) (4936:4936:4936))
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (PORT stall (2657:2657:2657) (2741:2741:2741))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1845:1845:1845) (1875:1875:1875))
        (PORT datab (1448:1448:1448) (1440:1440:1440))
        (PORT datac (1824:1824:1824) (1783:1783:1783))
        (PORT datad (2192:2192:2192) (2091:2091:2091))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1509:1509:1509))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1441:1441:1441) (1450:1450:1450))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (909:909:909))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1288:1288:1288) (1239:1239:1239))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (1442:1442:1442) (1451:1451:1451))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (371:371:371))
        (PORT datab (874:874:874) (878:878:878))
        (PORT datac (1443:1443:1443) (1345:1345:1345))
        (PORT datad (904:904:904) (902:902:902))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1612:1612:1612) (1581:1581:1581))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1153:1153:1153) (1079:1079:1079))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (738:738:738))
        (PORT datab (947:947:947) (869:869:869))
        (PORT datad (1064:1064:1064) (1079:1079:1079))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[41\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (6474:6474:6474) (6895:6895:6895))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[41\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (605:605:605) (673:673:673))
        (PORT clrn (4581:4581:4581) (4332:4332:4332))
        (PORT sload (836:836:836) (907:907:907))
        (PORT ena (1303:1303:1303) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector46\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (344:344:344))
        (PORT datab (962:962:962) (914:914:914))
        (PORT datad (915:915:915) (868:868:868))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4384:4384:4384) (4562:4562:4562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~4feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5814:5814:5814) (6109:6109:6109))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~4)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7058:7058:7058) (7404:7404:7404))
        (PORT clk (2274:2274:2274) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6517:6517:6517) (6292:6292:6292))
        (PORT d[1] (5201:5201:5201) (5197:5197:5197))
        (PORT d[2] (4444:4444:4444) (4405:4405:4405))
        (PORT d[3] (6004:6004:6004) (5946:5946:5946))
        (PORT d[4] (5694:5694:5694) (5733:5733:5733))
        (PORT d[5] (9405:9405:9405) (9248:9248:9248))
        (PORT d[6] (7170:7170:7170) (7074:7074:7074))
        (PORT d[7] (4345:4345:4345) (4414:4414:4414))
        (PORT d[8] (3505:3505:3505) (3505:3505:3505))
        (PORT d[9] (9093:9093:9093) (8927:8927:8927))
        (PORT d[10] (5443:5443:5443) (5486:5486:5486))
        (PORT d[11] (5623:5623:5623) (5635:5635:5635))
        (PORT d[12] (7666:7666:7666) (7553:7553:7553))
        (PORT clk (2271:2271:2271) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3041:3041:3041) (2979:2979:2979))
        (PORT clk (2271:2271:2271) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3762:3762:3762))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7558:7558:7558) (7340:7340:7340))
        (PORT d[1] (4451:4451:4451) (4340:4340:4340))
        (PORT d[2] (5572:5572:5572) (5514:5514:5514))
        (PORT d[3] (3057:3057:3057) (3000:3000:3000))
        (PORT d[4] (4149:4149:4149) (4024:4024:4024))
        (PORT d[5] (4535:4535:4535) (4414:4414:4414))
        (PORT d[6] (5338:5338:5338) (5388:5388:5388))
        (PORT d[7] (3644:3644:3644) (3729:3729:3729))
        (PORT d[8] (3433:3433:3433) (3525:3525:3525))
        (PORT d[9] (2995:2995:2995) (2927:2927:2927))
        (PORT d[10] (7200:7200:7200) (6923:6923:6923))
        (PORT d[11] (3386:3386:3386) (3353:3353:3353))
        (PORT d[12] (3752:3752:3752) (3723:3723:3723))
        (PORT clk (2273:2273:2273) (2305:2305:2305))
        (PORT stall (2506:2506:2506) (2520:2520:2520))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a267.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5666:5666:5666) (5881:5881:5881))
        (PORT clk (2206:2206:2206) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5583:5583:5583) (5331:5331:5331))
        (PORT d[1] (4830:4830:4830) (4823:4823:4823))
        (PORT d[2] (4306:4306:4306) (4356:4356:4356))
        (PORT d[3] (5051:5051:5051) (5014:5014:5014))
        (PORT d[4] (4084:4084:4084) (4138:4138:4138))
        (PORT d[5] (7099:7099:7099) (6992:6992:6992))
        (PORT d[6] (8098:8098:8098) (8009:8009:8009))
        (PORT d[7] (3062:3062:3062) (3161:3161:3161))
        (PORT d[8] (3137:3137:3137) (3129:3129:3129))
        (PORT d[9] (6677:6677:6677) (6600:6600:6600))
        (PORT d[10] (3194:3194:3194) (3227:3227:3227))
        (PORT d[11] (4699:4699:4699) (4780:4780:4780))
        (PORT d[12] (6441:6441:6441) (6404:6404:6404))
        (PORT clk (2203:2203:2203) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2662:2662:2662) (2589:2589:2589))
        (PORT clk (2203:2203:2203) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3661:3661:3661) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5856:5856:5856) (5662:5662:5662))
        (PORT d[1] (3741:3741:3741) (3597:3597:3597))
        (PORT d[2] (3701:3701:3701) (3636:3636:3636))
        (PORT d[3] (4557:4557:4557) (4548:4548:4548))
        (PORT d[4] (2819:2819:2819) (2716:2716:2716))
        (PORT d[5] (3535:3535:3535) (3484:3484:3484))
        (PORT d[6] (4256:4256:4256) (4278:4278:4278))
        (PORT d[7] (5148:5148:5148) (5285:5285:5285))
        (PORT d[8] (4504:4504:4504) (4354:4354:4354))
        (PORT d[9] (3494:3494:3494) (3485:3485:3485))
        (PORT d[10] (5603:5603:5603) (5368:5368:5368))
        (PORT d[11] (6617:6617:6617) (6384:6384:6384))
        (PORT d[12] (4633:4633:4633) (4557:4557:4557))
        (PORT clk (2205:2205:2205) (2236:2236:2236))
        (PORT stall (2555:2555:2555) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a283.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2348:2348:2348) (2201:2201:2201))
        (PORT datab (2174:2174:2174) (2093:2093:2093))
        (PORT datac (1695:1695:1695) (1687:1687:1687))
        (PORT datad (1668:1668:1668) (1652:1652:1652))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4485:4485:4485) (4744:4744:4744))
        (PORT clk (2273:2273:2273) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (3383:3383:3383))
        (PORT d[1] (3702:3702:3702) (3816:3816:3816))
        (PORT d[2] (4999:4999:4999) (4953:4953:4953))
        (PORT d[3] (3162:3162:3162) (3207:3207:3207))
        (PORT d[4] (4089:4089:4089) (4106:4106:4106))
        (PORT d[5] (4463:4463:4463) (4275:4275:4275))
        (PORT d[6] (8945:8945:8945) (8935:8935:8935))
        (PORT d[7] (4353:4353:4353) (4444:4444:4444))
        (PORT d[8] (3033:3033:3033) (3003:3003:3003))
        (PORT d[9] (3484:3484:3484) (3355:3355:3355))
        (PORT d[10] (2346:2346:2346) (2423:2423:2423))
        (PORT d[11] (4450:4450:4450) (4574:4574:4574))
        (PORT d[12] (3545:3545:3545) (3437:3437:3437))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2722:2722:2722) (2661:2661:2661))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4093:4093:4093) (3908:3908:3908))
        (PORT d[1] (4796:4796:4796) (4677:4677:4677))
        (PORT d[2] (2694:2694:2694) (2666:2666:2666))
        (PORT d[3] (3544:3544:3544) (3567:3567:3567))
        (PORT d[4] (3987:3987:3987) (3949:3949:3949))
        (PORT d[5] (4647:4647:4647) (4457:4457:4457))
        (PORT d[6] (2604:2604:2604) (2657:2657:2657))
        (PORT d[7] (4039:4039:4039) (4118:4118:4118))
        (PORT d[8] (3796:3796:3796) (3667:3667:3667))
        (PORT d[9] (4712:4712:4712) (4676:4676:4676))
        (PORT d[10] (4209:4209:4209) (3963:3963:3963))
        (PORT d[11] (3777:3777:3777) (3582:3582:3582))
        (PORT d[12] (3593:3593:3593) (3628:3628:3628))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (PORT stall (2846:2846:2846) (2869:2869:2869))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a339.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4863:4863:4863) (5116:5116:5116))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5153:5153:5153) (4973:4973:4973))
        (PORT d[1] (5038:5038:5038) (5119:5119:5119))
        (PORT d[2] (6602:6602:6602) (6495:6495:6495))
        (PORT d[3] (2616:2616:2616) (2574:2574:2574))
        (PORT d[4] (4649:4649:4649) (4687:4687:4687))
        (PORT d[5] (5814:5814:5814) (5592:5592:5592))
        (PORT d[6] (9040:9040:9040) (9037:9037:9037))
        (PORT d[7] (3702:3702:3702) (3804:3804:3804))
        (PORT d[8] (5987:5987:5987) (5772:5772:5772))
        (PORT d[9] (5589:5589:5589) (5488:5488:5488))
        (PORT d[10] (2930:2930:2930) (2985:2985:2985))
        (PORT d[11] (3263:3263:3263) (3339:3339:3339))
        (PORT d[12] (3520:3520:3520) (3400:3400:3400))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2950:2950:2950) (2872:2872:2872))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (2882:2882:2882))
        (PORT d[1] (3678:3678:3678) (3537:3537:3537))
        (PORT d[2] (4045:4045:4045) (3971:3971:3971))
        (PORT d[3] (3731:3731:3731) (3702:3702:3702))
        (PORT d[4] (3664:3664:3664) (3623:3623:3623))
        (PORT d[5] (4546:4546:4546) (4315:4315:4315))
        (PORT d[6] (2657:2657:2657) (2720:2720:2720))
        (PORT d[7] (4349:4349:4349) (4441:4441:4441))
        (PORT d[8] (3248:3248:3248) (3164:3164:3164))
        (PORT d[9] (3010:3010:3010) (2926:2926:2926))
        (PORT d[10] (3028:3028:3028) (3105:3105:3105))
        (PORT d[11] (2714:2714:2714) (2554:2554:2554))
        (PORT d[12] (3204:3204:3204) (3218:3218:3218))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (PORT stall (2655:2655:2655) (2722:2722:2722))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a323.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1726:1726:1726))
        (PORT datab (1957:1957:1957) (1890:1890:1890))
        (PORT datac (1280:1280:1280) (1211:1211:1211))
        (PORT datad (1667:1667:1667) (1651:1651:1651))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4545:4545:4545) (4799:4799:4799))
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4387:4387:4387) (4216:4216:4216))
        (PORT d[1] (4409:4409:4409) (4519:4519:4519))
        (PORT d[2] (5420:5420:5420) (5369:5369:5369))
        (PORT d[3] (2686:2686:2686) (2681:2681:2681))
        (PORT d[4] (3964:3964:3964) (4017:4017:4017))
        (PORT d[5] (5179:5179:5179) (4983:4983:4983))
        (PORT d[6] (8383:8383:8383) (8405:8405:8405))
        (PORT d[7] (4974:4974:4974) (5040:5040:5040))
        (PORT d[8] (2728:2728:2728) (2713:2713:2713))
        (PORT d[9] (4785:4785:4785) (4597:4597:4597))
        (PORT d[10] (2981:2981:2981) (3037:3037:3037))
        (PORT d[11] (4541:4541:4541) (4682:4682:4682))
        (PORT d[12] (5401:5401:5401) (5345:5345:5345))
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2718:2718:2718) (2653:2653:2653))
        (PORT clk (2245:2245:2245) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3580:3580:3580))
        (PORT d[1] (5152:5152:5152) (5021:5021:5021))
        (PORT d[2] (3100:3100:3100) (3073:3073:3073))
        (PORT d[3] (4081:4081:4081) (4080:4080:4080))
        (PORT d[4] (4323:4323:4323) (4277:4277:4277))
        (PORT d[5] (3934:3934:3934) (3729:3729:3729))
        (PORT d[6] (2912:2912:2912) (2952:2952:2952))
        (PORT d[7] (3672:3672:3672) (3768:3768:3768))
        (PORT d[8] (2858:2858:2858) (2772:2772:2772))
        (PORT d[9] (4027:4027:4027) (4020:4020:4020))
        (PORT d[10] (3672:3672:3672) (3472:3472:3472))
        (PORT d[11] (4263:4263:4263) (4031:4031:4031))
        (PORT d[12] (4286:4286:4286) (4309:4309:4309))
        (PORT clk (2247:2247:2247) (2279:2279:2279))
        (PORT stall (3147:3147:3147) (3182:3182:3182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a331.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4427:4427:4427) (4674:4674:4674))
        (PORT clk (2257:2257:2257) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2384:2384:2384) (2334:2334:2334))
        (PORT d[1] (3421:3421:3421) (3541:3541:3541))
        (PORT d[2] (3994:3994:3994) (4089:4089:4089))
        (PORT d[3] (4826:4826:4826) (4824:4824:4824))
        (PORT d[4] (1833:1833:1833) (1813:1813:1813))
        (PORT d[5] (2298:2298:2298) (2217:2217:2217))
        (PORT d[6] (2629:2629:2629) (2568:2568:2568))
        (PORT d[7] (2901:2901:2901) (2784:2784:2784))
        (PORT d[8] (3466:3466:3466) (3307:3307:3307))
        (PORT d[9] (2423:2423:2423) (2402:2402:2402))
        (PORT d[10] (3600:3600:3600) (3612:3612:3612))
        (PORT d[11] (4060:4060:4060) (4125:4125:4125))
        (PORT d[12] (2944:2944:2944) (2855:2855:2855))
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2079:2079:2079) (1925:1925:1925))
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3712:3712:3712) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3331:3331:3331) (3244:3244:3244))
        (PORT d[1] (4080:4080:4080) (3910:3910:3910))
        (PORT d[2] (2830:2830:2830) (2708:2708:2708))
        (PORT d[3] (2317:2317:2317) (2224:2224:2224))
        (PORT d[4] (3955:3955:3955) (3897:3897:3897))
        (PORT d[5] (2143:2143:2143) (1998:1998:1998))
        (PORT d[6] (1779:1779:1779) (1737:1737:1737))
        (PORT d[7] (1799:1799:1799) (1752:1752:1752))
        (PORT d[8] (2279:2279:2279) (2180:2180:2180))
        (PORT d[9] (3266:3266:3266) (3199:3199:3199))
        (PORT d[10] (2576:2576:2576) (2615:2615:2615))
        (PORT d[11] (2949:2949:2949) (2838:2838:2838))
        (PORT d[12] (4155:4155:4155) (4153:4153:4153))
        (PORT clk (2256:2256:2256) (2287:2287:2287))
        (PORT stall (2595:2595:2595) (2702:2702:2702))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a347.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1730:1730:1730))
        (PORT datab (1720:1720:1720) (1695:1695:1695))
        (PORT datac (1946:1946:1946) (1872:1872:1872))
        (PORT datad (1823:1823:1823) (1699:1699:1699))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (217:217:217) (242:242:242))
        (PORT datac (1602:1602:1602) (1538:1538:1538))
        (PORT datad (1519:1519:1519) (1464:1464:1464))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5614:5614:5614) (5914:5914:5914))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5400:5400:5400) (5132:5132:5132))
        (PORT d[1] (3564:3564:3564) (3704:3704:3704))
        (PORT d[2] (4247:4247:4247) (4306:4306:4306))
        (PORT d[3] (3378:3378:3378) (3392:3392:3392))
        (PORT d[4] (3888:3888:3888) (3928:3928:3928))
        (PORT d[5] (4352:4352:4352) (4177:4177:4177))
        (PORT d[6] (4795:4795:4795) (4581:4581:4581))
        (PORT d[7] (3405:3405:3405) (3495:3495:3495))
        (PORT d[8] (7589:7589:7589) (7478:7478:7478))
        (PORT d[9] (7601:7601:7601) (7134:7134:7134))
        (PORT d[10] (4498:4498:4498) (4348:4348:4348))
        (PORT d[11] (2952:2952:2952) (3008:3008:3008))
        (PORT d[12] (5520:5520:5520) (5460:5460:5460))
        (PORT clk (2251:2251:2251) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2664:2664:2664) (2590:2590:2590))
        (PORT clk (2251:2251:2251) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3104:3104:3104) (3086:3086:3086))
        (PORT d[1] (3758:3758:3758) (3610:3610:3610))
        (PORT d[2] (4665:4665:4665) (4433:4433:4433))
        (PORT d[3] (2391:2391:2391) (2381:2381:2381))
        (PORT d[4] (3930:3930:3930) (3887:3887:3887))
        (PORT d[5] (3365:3365:3365) (3343:3343:3343))
        (PORT d[6] (3445:3445:3445) (3548:3548:3548))
        (PORT d[7] (3266:3266:3266) (3189:3189:3189))
        (PORT d[8] (2787:2787:2787) (2781:2781:2781))
        (PORT d[9] (4071:4071:4071) (3858:3858:3858))
        (PORT d[10] (3660:3660:3660) (3741:3741:3741))
        (PORT d[11] (3717:3717:3717) (3527:3527:3527))
        (PORT d[12] (3003:3003:3003) (2971:2971:2971))
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (PORT stall (3582:3582:3582) (3571:3571:3571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a275.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5155:5155:5155) (5408:5408:5408))
        (PORT clk (2268:2268:2268) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4129:4129:4129) (3913:3913:3913))
        (PORT d[1] (6240:6240:6240) (6350:6350:6350))
        (PORT d[2] (4187:4187:4187) (4240:4240:4240))
        (PORT d[3] (5116:5116:5116) (5128:5128:5128))
        (PORT d[4] (3288:3288:3288) (3211:3211:3211))
        (PORT d[5] (7407:7407:7407) (7057:7057:7057))
        (PORT d[6] (4844:4844:4844) (4726:4726:4726))
        (PORT d[7] (3709:3709:3709) (3811:3811:3811))
        (PORT d[8] (4255:4255:4255) (4038:4038:4038))
        (PORT d[9] (2111:2111:2111) (2022:2022:2022))
        (PORT d[10] (4605:4605:4605) (4615:4615:4615))
        (PORT d[11] (4551:4551:4551) (4576:4576:4576))
        (PORT d[12] (6366:6366:6366) (6215:6215:6215))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (1998:1998:1998))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4044:4044:4044) (3928:3928:3928))
        (PORT d[1] (5465:5465:5465) (5310:5310:5310))
        (PORT d[2] (5321:5321:5321) (5216:5216:5216))
        (PORT d[3] (3778:3778:3778) (3902:3902:3902))
        (PORT d[4] (4992:4992:4992) (4927:4927:4927))
        (PORT d[5] (6076:6076:6076) (5907:5907:5907))
        (PORT d[6] (2829:2829:2829) (2797:2797:2797))
        (PORT d[7] (3837:3837:3837) (3791:3791:3791))
        (PORT d[8] (2941:2941:2941) (2958:2958:2958))
        (PORT d[9] (2690:2690:2690) (2530:2530:2530))
        (PORT d[10] (1705:1705:1705) (1674:1674:1674))
        (PORT d[11] (4491:4491:4491) (4215:4215:4215))
        (PORT d[12] (2158:2158:2158) (2022:2022:2022))
        (PORT clk (2267:2267:2267) (2298:2298:2298))
        (PORT stall (3220:3220:3220) (3233:3233:3233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a259.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2063:2063:2063) (2019:2019:2019))
        (PORT datab (1717:1717:1717) (1691:1691:1691))
        (PORT datac (1696:1696:1696) (1688:1688:1688))
        (PORT datad (2173:2173:2173) (1949:1949:1949))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1531:1531:1531) (1425:1425:1425))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6667:6667:6667) (6994:6994:6994))
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8647:8647:8647) (8128:8128:8128))
        (PORT d[1] (6140:6140:6140) (6233:6233:6233))
        (PORT d[2] (5163:5163:5163) (5138:5138:5138))
        (PORT d[3] (4813:4813:4813) (4835:4835:4835))
        (PORT d[4] (3557:3557:3557) (3594:3594:3594))
        (PORT d[5] (7322:7322:7322) (7142:7142:7142))
        (PORT d[6] (6789:6789:6789) (6670:6670:6670))
        (PORT d[7] (3045:3045:3045) (3111:3111:3111))
        (PORT d[8] (7199:7199:7199) (7070:7070:7070))
        (PORT d[9] (11877:11877:11877) (11080:11080:11080))
        (PORT d[10] (7086:7086:7086) (7080:7080:7080))
        (PORT d[11] (5295:5295:5295) (5298:5298:5298))
        (PORT d[12] (7178:7178:7178) (7080:7080:7080))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2794:2794:2794) (2740:2740:2740))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3945:3945:3945) (3948:3948:3948))
        (PORT d[1] (5830:5830:5830) (5675:5675:5675))
        (PORT d[2] (8696:8696:8696) (8151:8151:8151))
        (PORT d[3] (2221:2221:2221) (2254:2254:2254))
        (PORT d[4] (3124:3124:3124) (3029:3029:3029))
        (PORT d[5] (3849:3849:3849) (3777:3777:3777))
        (PORT d[6] (5521:5521:5521) (5372:5372:5372))
        (PORT d[7] (3571:3571:3571) (3601:3601:3601))
        (PORT d[8] (3020:3020:3020) (3078:3078:3078))
        (PORT d[9] (5848:5848:5848) (5670:5670:5670))
        (PORT d[10] (4625:4625:4625) (4685:4685:4685))
        (PORT d[11] (3370:3370:3370) (3319:3319:3319))
        (PORT d[12] (3192:3192:3192) (3208:3208:3208))
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (PORT stall (2786:2786:2786) (2816:2816:2816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a363.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5232:5232:5232) (5503:5503:5503))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5806:5806:5806) (5580:5580:5580))
        (PORT d[1] (2925:2925:2925) (2993:2993:2993))
        (PORT d[2] (3968:3968:3968) (4035:4035:4035))
        (PORT d[3] (4131:4131:4131) (4151:4151:4151))
        (PORT d[4] (4088:4088:4088) (4181:4181:4181))
        (PORT d[5] (8397:8397:8397) (8270:8270:8270))
        (PORT d[6] (8613:8613:8613) (8555:8555:8555))
        (PORT d[7] (3450:3450:3450) (3578:3578:3578))
        (PORT d[8] (7494:7494:7494) (7327:7327:7327))
        (PORT d[9] (7021:7021:7021) (6958:6958:6958))
        (PORT d[10] (3376:3376:3376) (3449:3449:3449))
        (PORT d[11] (3985:3985:3985) (4045:4045:4045))
        (PORT d[12] (6084:6084:6084) (6021:6021:6021))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3043:3043:3043) (3007:3007:3007))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5753:5753:5753) (5565:5565:5565))
        (PORT d[1] (5322:5322:5322) (5126:5126:5126))
        (PORT d[2] (3813:3813:3813) (3804:3804:3804))
        (PORT d[3] (3413:3413:3413) (3388:3388:3388))
        (PORT d[4] (3551:3551:3551) (3458:3458:3458))
        (PORT d[5] (3544:3544:3544) (3456:3456:3456))
        (PORT d[6] (4936:4936:4936) (4964:4964:4964))
        (PORT d[7] (4385:4385:4385) (4487:4487:4487))
        (PORT d[8] (3769:3769:3769) (3877:3877:3877))
        (PORT d[9] (4243:4243:4243) (4138:4138:4138))
        (PORT d[10] (5600:5600:5600) (5388:5388:5388))
        (PORT d[11] (6691:6691:6691) (6504:6504:6504))
        (PORT d[12] (4111:4111:4111) (4099:4099:4099))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT stall (2572:2572:2572) (2577:2577:2577))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a379.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2220:2220:2220) (2246:2246:2246))
        (PORT datab (2400:2400:2400) (2371:2371:2371))
        (PORT datac (1694:1694:1694) (1686:1686:1686))
        (PORT datad (1667:1667:1667) (1650:1650:1650))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5633:5633:5633) (5838:5838:5838))
        (PORT clk (2188:2188:2188) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5550:5550:5550) (5289:5289:5289))
        (PORT d[1] (4765:4765:4765) (4761:4761:4761))
        (PORT d[2] (4633:4633:4633) (4669:4669:4669))
        (PORT d[3] (5049:5049:5049) (5002:5002:5002))
        (PORT d[4] (4097:4097:4097) (4165:4165:4165))
        (PORT d[5] (7807:7807:7807) (7689:7689:7689))
        (PORT d[6] (8871:8871:8871) (8827:8827:8827))
        (PORT d[7] (3389:3389:3389) (3487:3487:3487))
        (PORT d[8] (2793:2793:2793) (2792:2792:2792))
        (PORT d[9] (6955:6955:6955) (6865:6865:6865))
        (PORT d[10] (3489:3489:3489) (3508:3508:3508))
        (PORT d[11] (3054:3054:3054) (3139:3139:3139))
        (PORT d[12] (6745:6745:6745) (6694:6694:6694))
        (PORT clk (2185:2185:2185) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3368:3368:3368) (3269:3269:3269))
        (PORT clk (2185:2185:2185) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2218:2218:2218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3643:3643:3643) (3673:3673:3673))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5792:5792:5792) (5576:5576:5576))
        (PORT d[1] (3722:3722:3722) (3577:3577:3577))
        (PORT d[2] (3686:3686:3686) (3623:3623:3623))
        (PORT d[3] (4893:4893:4893) (4876:4876:4876))
        (PORT d[4] (2802:2802:2802) (2698:2698:2698))
        (PORT d[5] (3893:3893:3893) (3838:3838:3838))
        (PORT d[6] (4600:4600:4600) (4613:4613:4613))
        (PORT d[7] (4473:4473:4473) (4615:4615:4615))
        (PORT d[8] (4873:4873:4873) (4722:4722:4722))
        (PORT d[9] (3484:3484:3484) (3479:3479:3479))
        (PORT d[10] (5946:5946:5946) (5706:5706:5706))
        (PORT d[11] (3844:3844:3844) (3596:3596:3596))
        (PORT d[12] (4614:4614:4614) (4540:4540:4540))
        (PORT clk (2187:2187:2187) (2216:2216:2216))
        (PORT stall (2546:2546:2546) (2557:2557:2557))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a371.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6018:6018:6018) (6346:6346:6346))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7243:7243:7243) (6743:6743:6743))
        (PORT d[1] (4889:4889:4889) (5027:5027:5027))
        (PORT d[2] (3807:3807:3807) (3829:3829:3829))
        (PORT d[3] (3539:3539:3539) (3609:3609:3609))
        (PORT d[4] (4549:4549:4549) (4611:4611:4611))
        (PORT d[5] (6676:6676:6676) (6521:6521:6521))
        (PORT d[6] (6434:6434:6434) (6319:6319:6319))
        (PORT d[7] (3369:3369:3369) (3455:3455:3455))
        (PORT d[8] (7865:7865:7865) (7737:7737:7737))
        (PORT d[9] (9980:9980:9980) (9264:9264:9264))
        (PORT d[10] (6545:6545:6545) (6449:6449:6449))
        (PORT d[11] (3970:3970:3970) (4009:4009:4009))
        (PORT d[12] (5863:5863:5863) (5809:5809:5809))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3360:3360:3360) (3303:3303:3303))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3744:3744:3744))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2675:2675:2675))
        (PORT d[1] (4521:4521:4521) (4417:4417:4417))
        (PORT d[2] (6843:6843:6843) (6377:6377:6377))
        (PORT d[3] (2868:2868:2868) (2897:2897:2897))
        (PORT d[4] (3608:3608:3608) (3557:3557:3557))
        (PORT d[5] (5134:5134:5134) (4919:4919:4919))
        (PORT d[6] (4974:4974:4974) (4786:4786:4786))
        (PORT d[7] (3296:3296:3296) (3353:3353:3353))
        (PORT d[8] (2999:2999:2999) (3056:3056:3056))
        (PORT d[9] (4877:4877:4877) (4727:4727:4727))
        (PORT d[10] (3456:3456:3456) (3572:3572:3572))
        (PORT d[11] (4034:4034:4034) (3982:3982:3982))
        (PORT d[12] (3591:3591:3591) (3629:3629:3629))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (PORT stall (3018:3018:3018) (2997:2997:2997))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a355.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1731:1731:1731) (1725:1725:1725))
        (PORT datab (2588:2588:2588) (2392:2392:2392))
        (PORT datac (2791:2791:2791) (2794:2794:2794))
        (PORT datad (1667:1667:1667) (1650:1650:1650))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1524:1524:1524) (1469:1469:1469))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3920:3920:3920) (4088:4088:4088))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7554:7554:7554) (7365:7365:7365))
        (PORT d[1] (6837:6837:6837) (6941:6941:6941))
        (PORT d[2] (6275:6275:6275) (6255:6255:6255))
        (PORT d[3] (5269:5269:5269) (5332:5332:5332))
        (PORT d[4] (4557:4557:4557) (4549:4549:4549))
        (PORT d[5] (7343:7343:7343) (7209:7209:7209))
        (PORT d[6] (7084:7084:7084) (6949:6949:6949))
        (PORT d[7] (4789:4789:4789) (4929:4929:4929))
        (PORT d[8] (7541:7541:7541) (7259:7259:7259))
        (PORT d[9] (6173:6173:6173) (6034:6034:6034))
        (PORT d[10] (3808:3808:3808) (3910:3910:3910))
        (PORT d[11] (5973:5973:5973) (6038:6038:6038))
        (PORT d[12] (7157:7157:7157) (6977:6977:6977))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2376:2376:2376) (2332:2332:2332))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5400:5400:5400) (5301:5301:5301))
        (PORT d[1] (5154:5154:5154) (5025:5025:5025))
        (PORT d[2] (5145:5145:5145) (5075:5075:5075))
        (PORT d[3] (3729:3729:3729) (3802:3802:3802))
        (PORT d[4] (6199:6199:6199) (6181:6181:6181))
        (PORT d[5] (6769:6769:6769) (6610:6610:6610))
        (PORT d[6] (3123:3123:3123) (3104:3104:3104))
        (PORT d[7] (3227:3227:3227) (3284:3284:3284))
        (PORT d[8] (3327:3327:3327) (3388:3388:3388))
        (PORT d[9] (4586:4586:4586) (4534:4534:4534))
        (PORT d[10] (2186:2186:2186) (2215:2215:2215))
        (PORT d[11] (6553:6553:6553) (6292:6292:6292))
        (PORT d[12] (3855:3855:3855) (3771:3771:3771))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (PORT stall (3538:3538:3538) (3564:3564:3564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a291.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4645:4645:4645) (4841:4841:4841))
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9027:9027:9027) (8414:8414:8414))
        (PORT d[1] (4093:4093:4093) (4215:4215:4215))
        (PORT d[2] (3539:3539:3539) (3577:3577:3577))
        (PORT d[3] (5058:5058:5058) (5063:5063:5063))
        (PORT d[4] (3834:3834:3834) (3897:3897:3897))
        (PORT d[5] (6657:6657:6657) (6483:6483:6483))
        (PORT d[6] (7004:7004:7004) (6731:6731:6731))
        (PORT d[7] (5079:5079:5079) (5157:5157:5157))
        (PORT d[8] (8424:8424:8424) (8278:8278:8278))
        (PORT d[9] (7915:7915:7915) (7393:7393:7393))
        (PORT d[10] (5560:5560:5560) (5441:5441:5441))
        (PORT d[11] (3555:3555:3555) (3587:3587:3587))
        (PORT d[12] (6450:6450:6450) (6360:6360:6360))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2775:2775:2775))
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3302:3302:3302))
        (PORT d[1] (5477:5477:5477) (5357:5357:5357))
        (PORT d[2] (6956:6956:6956) (6714:6714:6714))
        (PORT d[3] (3342:3342:3342) (3428:3428:3428))
        (PORT d[4] (6221:6221:6221) (5970:5970:5970))
        (PORT d[5] (6549:6549:6549) (6341:6341:6341))
        (PORT d[6] (2789:2789:2789) (2787:2787:2787))
        (PORT d[7] (3543:3543:3543) (3536:3536:3536))
        (PORT d[8] (2570:2570:2570) (2604:2604:2604))
        (PORT d[9] (6162:6162:6162) (5893:5893:5893))
        (PORT d[10] (2996:2996:2996) (3069:3069:3069))
        (PORT d[11] (6639:6639:6639) (6285:6285:6285))
        (PORT d[12] (4728:4728:4728) (4704:4704:4704))
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (PORT stall (3820:3820:3820) (3754:3754:3754))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a299.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1318:1318:1318))
        (PORT datab (2857:2857:2857) (2748:2748:2748))
        (PORT datac (864:864:864) (928:928:928))
        (PORT datad (2786:2786:2786) (2791:2791:2791))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5501:5501:5501) (5756:5756:5756))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6182:6182:6182) (5931:5931:5931))
        (PORT d[1] (3964:3964:3964) (4005:4005:4005))
        (PORT d[2] (3963:3963:3963) (4026:4026:4026))
        (PORT d[3] (4158:4158:4158) (4177:4177:4177))
        (PORT d[4] (4089:4089:4089) (4183:4183:4183))
        (PORT d[5] (7852:7852:7852) (7765:7765:7765))
        (PORT d[6] (8605:8605:8605) (8549:8549:8549))
        (PORT d[7] (3494:3494:3494) (3633:3633:3633))
        (PORT d[8] (7515:7515:7515) (7352:7352:7352))
        (PORT d[9] (7179:7179:7179) (7076:7076:7076))
        (PORT d[10] (3693:3693:3693) (3771:3771:3771))
        (PORT d[11] (4256:4256:4256) (4307:4307:4307))
        (PORT d[12] (6107:6107:6107) (6045:6045:6045))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3179:3179:3179) (3127:3127:3127))
        (PORT clk (2227:2227:2227) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5825:5825:5825) (5643:5643:5643))
        (PORT d[1] (5677:5677:5677) (5467:5467:5467))
        (PORT d[2] (4150:4150:4150) (4131:4131:4131))
        (PORT d[3] (3720:3720:3720) (3675:3675:3675))
        (PORT d[4] (3534:3534:3534) (3437:3437:3437))
        (PORT d[5] (3562:3562:3562) (3472:3472:3472))
        (PORT d[6] (5129:5129:5129) (5111:5111:5111))
        (PORT d[7] (4038:4038:4038) (4139:4139:4139))
        (PORT d[8] (3736:3736:3736) (3842:3842:3842))
        (PORT d[9] (3208:3208:3208) (3133:3133:3133))
        (PORT d[10] (5936:5936:5936) (5709:5709:5709))
        (PORT d[11] (6692:6692:6692) (6505:6505:6505))
        (PORT d[12] (4118:4118:4118) (4106:4106:4106))
        (PORT clk (2229:2229:2229) (2259:2259:2259))
        (PORT stall (2595:2595:2595) (2601:2601:2601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a307.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4848:4848:4848) (5104:5104:5104))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4841:4841:4841) (4678:4678:4678))
        (PORT d[1] (5093:5093:5093) (5185:5185:5185))
        (PORT d[2] (6279:6279:6279) (6180:6180:6180))
        (PORT d[3] (2970:2970:2970) (2945:2945:2945))
        (PORT d[4] (4608:4608:4608) (4639:4639:4639))
        (PORT d[5] (2578:2578:2578) (2495:2495:2495))
        (PORT d[6] (9027:9027:9027) (9026:9026:9026))
        (PORT d[7] (3712:3712:3712) (3811:3811:3811))
        (PORT d[8] (5655:5655:5655) (5447:5447:5447))
        (PORT d[9] (5420:5420:5420) (5206:5206:5206))
        (PORT d[10] (2907:2907:2907) (2945:2945:2945))
        (PORT d[11] (3037:3037:3037) (3133:3133:3133))
        (PORT d[12] (5131:5131:5131) (5102:5102:5102))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2828:2828:2828))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3661:3661:3661) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3055:3055:3055) (2892:2892:2892))
        (PORT d[1] (5506:5506:5506) (5373:5373:5373))
        (PORT d[2] (3744:3744:3744) (3692:3692:3692))
        (PORT d[3] (4460:4460:4460) (4438:4438:4438))
        (PORT d[4] (3656:3656:3656) (3610:3610:3610))
        (PORT d[5] (4206:4206:4206) (3983:3983:3983))
        (PORT d[6] (2271:2271:2271) (2316:2316:2316))
        (PORT d[7] (4013:4013:4013) (4115:4115:4115))
        (PORT d[8] (2885:2885:2885) (2802:2802:2802))
        (PORT d[9] (3356:3356:3356) (3265:3265:3265))
        (PORT d[10] (2704:2704:2704) (2546:2546:2546))
        (PORT d[11] (2750:2750:2750) (2586:2586:2586))
        (PORT d[12] (4547:4547:4547) (4553:4553:4553))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT stall (2358:2358:2358) (2405:2405:2405))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a315.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2165:2165:2165) (2184:2184:2184))
        (PORT datab (2326:2326:2326) (2257:2257:2257))
        (PORT datac (855:855:855) (916:916:916))
        (PORT datad (1304:1304:1304) (1282:1282:1282))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1148:1148:1148))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (1479:1479:1479) (1387:1387:1387))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5991:5991:5991) (6293:6293:6293))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6122:6122:6122) (5788:5788:5788))
        (PORT d[1] (4173:4173:4173) (4305:4305:4305))
        (PORT d[2] (3530:3530:3530) (3560:3560:3560))
        (PORT d[3] (4115:4115:4115) (4116:4116:4116))
        (PORT d[4] (4141:4141:4141) (4153:4153:4153))
        (PORT d[5] (5392:5392:5392) (5122:5122:5122))
        (PORT d[6] (7100:7100:7100) (6864:6864:6864))
        (PORT d[7] (3333:3333:3333) (3405:3405:3405))
        (PORT d[8] (7753:7753:7753) (7614:7614:7614))
        (PORT d[9] (8640:8640:8640) (8085:8085:8085))
        (PORT d[10] (5747:5747:5747) (5469:5469:5469))
        (PORT d[11] (3739:3739:3739) (3716:3716:3716))
        (PORT d[12] (5500:5500:5500) (5435:5435:5435))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3197:3197:3197))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3692:3692:3692) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2423:2423:2423))
        (PORT d[1] (4185:4185:4185) (4073:4073:4073))
        (PORT d[2] (5380:5380:5380) (5078:5078:5078))
        (PORT d[3] (3332:3332:3332) (3388:3388:3388))
        (PORT d[4] (3911:3911:3911) (3840:3840:3840))
        (PORT d[5] (5626:5626:5626) (5314:5314:5314))
        (PORT d[6] (4662:4662:4662) (4467:4467:4467))
        (PORT d[7] (2862:2862:2862) (2882:2882:2882))
        (PORT d[8] (2627:2627:2627) (2664:2664:2664))
        (PORT d[9] (5239:5239:5239) (5004:5004:5004))
        (PORT d[10] (3360:3360:3360) (3447:3447:3447))
        (PORT d[11] (4390:4390:4390) (4359:4359:4359))
        (PORT d[12] (3397:3397:3397) (3382:3382:3382))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (PORT stall (2985:2985:2985) (3037:3037:3037))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4547:4547:4547) (4687:4687:4687))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6940:6940:6940) (6775:6775:6775))
        (PORT d[1] (6174:6174:6174) (6293:6293:6293))
        (PORT d[2] (6200:6200:6200) (6223:6223:6223))
        (PORT d[3] (4944:4944:4944) (5003:5003:5003))
        (PORT d[4] (4253:4253:4253) (4259:4259:4259))
        (PORT d[5] (7314:7314:7314) (7186:7186:7186))
        (PORT d[6] (6767:6767:6767) (6642:6642:6642))
        (PORT d[7] (5430:5430:5430) (5537:5537:5537))
        (PORT d[8] (6877:6877:6877) (6628:6628:6628))
        (PORT d[9] (5506:5506:5506) (5384:5384:5384))
        (PORT d[10] (3726:3726:3726) (3830:3830:3830))
        (PORT d[11] (5350:5350:5350) (5445:5445:5445))
        (PORT d[12] (6564:6564:6564) (6408:6408:6408))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (2929:2929:2929))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4725:4725:4725) (4644:4644:4644))
        (PORT d[1] (4841:4841:4841) (4708:4708:4708))
        (PORT d[2] (4820:4820:4820) (4761:4761:4761))
        (PORT d[3] (4043:4043:4043) (4115:4115:4115))
        (PORT d[4] (5845:5845:5845) (5851:5851:5851))
        (PORT d[5] (6135:6135:6135) (5999:5999:5999))
        (PORT d[6] (2815:2815:2815) (2806:2806:2806))
        (PORT d[7] (3276:3276:3276) (3328:3328:3328))
        (PORT d[8] (3340:3340:3340) (3410:3410:3410))
        (PORT d[9] (6390:6390:6390) (6335:6335:6335))
        (PORT d[10] (2505:2505:2505) (2531:2531:2531))
        (PORT d[11] (6244:6244:6244) (5994:5994:5994))
        (PORT d[12] (5331:5331:5331) (5388:5388:5388))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (PORT stall (2946:2946:2946) (2945:2945:2945))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1319:1319:1319))
        (PORT datab (2658:2658:2658) (2619:2619:2619))
        (PORT datac (863:863:863) (926:926:926))
        (PORT datad (2271:2271:2271) (2228:2228:2228))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4226:4226:4226) (4382:4382:4382))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7265:7265:7265) (7089:7089:7089))
        (PORT d[1] (6545:6545:6545) (6661:6661:6661))
        (PORT d[2] (6549:6549:6549) (6517:6517:6517))
        (PORT d[3] (5278:5278:5278) (5339:5339:5339))
        (PORT d[4] (4525:4525:4525) (4516:4516:4516))
        (PORT d[5] (7368:7368:7368) (7237:7237:7237))
        (PORT d[6] (7051:7051:7051) (6917:6917:6917))
        (PORT d[7] (4810:4810:4810) (4941:4941:4941))
        (PORT d[8] (7166:7166:7166) (6898:6898:6898))
        (PORT d[9] (5887:5887:5887) (5755:5755:5755))
        (PORT d[10] (3729:3729:3729) (3832:3832:3832))
        (PORT d[11] (5662:5662:5662) (5742:5742:5742))
        (PORT d[12] (6878:6878:6878) (6706:6706:6706))
        (PORT clk (2258:2258:2258) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2742:2742:2742) (2691:2691:2691))
        (PORT clk (2258:2258:2258) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3743:3743:3743))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5042:5042:5042) (4947:4947:4947))
        (PORT d[1] (5153:5153:5153) (5024:5024:5024))
        (PORT d[2] (5413:5413:5413) (5327:5327:5327))
        (PORT d[3] (3730:3730:3730) (3803:3803:3803))
        (PORT d[4] (6181:6181:6181) (6174:6174:6174))
        (PORT d[5] (6450:6450:6450) (6300:6300:6300))
        (PORT d[6] (3150:3150:3150) (3127:3127:3127))
        (PORT d[7] (3551:3551:3551) (3596:3596:3596))
        (PORT d[8] (3608:3608:3608) (3666:3666:3666))
        (PORT d[9] (4650:4650:4650) (4596:4596:4596))
        (PORT d[10] (2473:2473:2473) (2478:2478:2478))
        (PORT d[11] (6567:6567:6567) (6306:6306:6306))
        (PORT d[12] (3570:3570:3570) (3501:3501:3501))
        (PORT clk (2260:2260:2260) (2286:2286:2286))
        (PORT stall (3257:3257:3257) (3268:3268:3268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4915:4915:4915) (5039:5039:5039))
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6365:6365:6365) (6224:6224:6224))
        (PORT d[1] (5787:5787:5787) (5898:5898:5898))
        (PORT d[2] (5671:5671:5671) (5729:5729:5729))
        (PORT d[3] (4591:4591:4591) (4667:4667:4667))
        (PORT d[4] (3887:3887:3887) (3902:3902:3902))
        (PORT d[5] (7682:7682:7682) (7539:7539:7539))
        (PORT d[6] (10984:10984:10984) (10977:10977:10977))
        (PORT d[7] (4782:4782:4782) (4909:4909:4909))
        (PORT d[8] (6558:6558:6558) (6322:6322:6322))
        (PORT d[9] (4985:4985:4985) (4902:4902:4902))
        (PORT d[10] (3696:3696:3696) (3796:3796:3796))
        (PORT d[11] (5030:5030:5030) (5135:5135:5135))
        (PORT d[12] (6233:6233:6233) (6084:6084:6084))
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2657:2657:2657) (2580:2580:2580))
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4400:4400:4400) (4329:4329:4329))
        (PORT d[1] (4739:4739:4739) (4618:4618:4618))
        (PORT d[2] (4470:4470:4470) (4416:4416:4416))
        (PORT d[3] (4645:4645:4645) (4689:4689:4689))
        (PORT d[4] (5488:5488:5488) (5491:5491:5491))
        (PORT d[5] (5767:5767:5767) (5634:5634:5634))
        (PORT d[6] (2519:2519:2519) (2530:2530:2530))
        (PORT d[7] (4276:4276:4276) (4334:4334:4334))
        (PORT d[8] (4641:4641:4641) (4688:4688:4688))
        (PORT d[9] (6054:6054:6054) (6013:6013:6013))
        (PORT d[10] (2461:2461:2461) (2465:2465:2465))
        (PORT d[11] (5923:5923:5923) (5682:5682:5682))
        (PORT d[12] (4954:4954:4954) (5021:5021:5021))
        (PORT clk (2217:2217:2217) (2247:2247:2247))
        (PORT stall (2849:2849:2849) (2866:2866:2866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1321:1321:1321))
        (PORT datab (2059:2059:2059) (2008:2008:2008))
        (PORT datac (861:861:861) (923:923:923))
        (PORT datad (2329:2329:2329) (2289:2289:2289))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5203:5203:5203) (5473:5473:5473))
        (PORT clk (2247:2247:2247) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5830:5830:5830) (5585:5585:5585))
        (PORT d[1] (2925:2925:2925) (2992:2992:2992))
        (PORT d[2] (3960:3960:3960) (4026:4026:4026))
        (PORT d[3] (4072:4072:4072) (4085:4085:4085))
        (PORT d[4] (3763:3763:3763) (3867:3867:3867))
        (PORT d[5] (7760:7760:7760) (7653:7653:7653))
        (PORT d[6] (8257:8257:8257) (8206:8206:8206))
        (PORT d[7] (4076:4076:4076) (4175:4175:4175))
        (PORT d[8] (7186:7186:7186) (7032:7032:7032))
        (PORT d[9] (6690:6690:6690) (6640:6640:6640))
        (PORT d[10] (3360:3360:3360) (3448:3448:3448))
        (PORT d[11] (4277:4277:4277) (4316:4316:4316))
        (PORT d[12] (5797:5797:5797) (5751:5751:5751))
        (PORT clk (2244:2244:2244) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2760:2760:2760) (2720:2720:2720))
        (PORT clk (2244:2244:2244) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5778:5778:5778) (5578:5578:5578))
        (PORT d[1] (5337:5337:5337) (5140:5140:5140))
        (PORT d[2] (3832:3832:3832) (3824:3824:3824))
        (PORT d[3] (3090:3090:3090) (3070:3070:3070))
        (PORT d[4] (3571:3571:3571) (3479:3479:3479))
        (PORT d[5] (3578:3578:3578) (3489:3489:3489))
        (PORT d[6] (4872:4872:4872) (4870:4870:4870))
        (PORT d[7] (4436:4436:4436) (4536:4536:4536))
        (PORT d[8] (5745:5745:5745) (5597:5597:5597))
        (PORT d[9] (4203:4203:4203) (4099:4099:4099))
        (PORT d[10] (5592:5592:5592) (5378:5378:5378))
        (PORT d[11] (6668:6668:6668) (6479:6479:6479))
        (PORT d[12] (3734:3734:3734) (3702:3702:3702))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (PORT stall (2882:2882:2882) (2905:2905:2905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4433:4433:4433) (4649:4649:4649))
        (PORT clk (2278:2278:2278) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3568:3568:3568) (3453:3453:3453))
        (PORT d[1] (3742:3742:3742) (3853:3853:3853))
        (PORT d[2] (4727:4727:4727) (4847:4847:4847))
        (PORT d[3] (3540:3540:3540) (3577:3577:3577))
        (PORT d[4] (3207:3207:3207) (3237:3237:3237))
        (PORT d[5] (4324:4324:4324) (4111:4111:4111))
        (PORT d[6] (9493:9493:9493) (9472:9472:9472))
        (PORT d[7] (4354:4354:4354) (4456:4456:4456))
        (PORT d[8] (4597:4597:4597) (4354:4354:4354))
        (PORT d[9] (4730:4730:4730) (4555:4555:4555))
        (PORT d[10] (2116:2116:2116) (2139:2139:2139))
        (PORT d[11] (4176:4176:4176) (4327:4327:4327))
        (PORT d[12] (4327:4327:4327) (4238:4238:4238))
        (PORT clk (2275:2275:2275) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2298:2298:2298))
        (PORT clk (2275:2275:2275) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3761:3761:3761))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4085:4085:4085) (4050:4050:4050))
        (PORT d[1] (5076:5076:5076) (4930:4930:4930))
        (PORT d[2] (2981:2981:2981) (2926:2926:2926))
        (PORT d[3] (3535:3535:3535) (3577:3577:3577))
        (PORT d[4] (4417:4417:4417) (4370:4370:4370))
        (PORT d[5] (3872:3872:3872) (3658:3658:3658))
        (PORT d[6] (2884:2884:2884) (2920:2920:2920))
        (PORT d[7] (3488:3488:3488) (3521:3521:3521))
        (PORT d[8] (3417:3417:3417) (3224:3224:3224))
        (PORT d[9] (3640:3640:3640) (3602:3602:3602))
        (PORT d[10] (4246:4246:4246) (4053:4053:4053))
        (PORT d[11] (3725:3725:3725) (3530:3530:3530))
        (PORT d[12] (4466:4466:4466) (4464:4464:4464))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (PORT stall (2862:2862:2862) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1324:1324:1324))
        (PORT datab (2123:2123:2123) (2126:2126:2126))
        (PORT datac (856:856:856) (917:917:917))
        (PORT datad (1965:1965:1965) (1903:1903:1903))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4826:4826:4826) (5063:5063:5063))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4835:4835:4835) (4594:4594:4594))
        (PORT d[1] (4159:4159:4159) (4179:4179:4179))
        (PORT d[2] (4265:4265:4265) (4324:4324:4324))
        (PORT d[3] (4412:4412:4412) (4394:4394:4394))
        (PORT d[4] (3390:3390:3390) (3468:3468:3468))
        (PORT d[5] (7029:7029:7029) (6920:6920:6920))
        (PORT d[6] (8275:8275:8275) (8245:8245:8245))
        (PORT d[7] (3341:3341:3341) (3452:3452:3452))
        (PORT d[8] (6724:6724:6724) (6553:6553:6553))
        (PORT d[9] (6033:6033:6033) (5984:5984:5984))
        (PORT d[10] (3171:3171:3171) (3199:3199:3199))
        (PORT d[11] (3357:3357:3357) (3456:3456:3456))
        (PORT d[12] (5848:5848:5848) (5822:5822:5822))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3015:3015:3015) (2927:2927:2927))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3689:3689:3689) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5450:5450:5450) (5248:5248:5248))
        (PORT d[1] (4525:4525:4525) (4423:4423:4423))
        (PORT d[2] (3011:3011:3011) (2968:2968:2968))
        (PORT d[3] (3831:3831:3831) (3834:3834:3834))
        (PORT d[4] (4295:4295:4295) (4234:4234:4234))
        (PORT d[5] (3624:3624:3624) (3577:3577:3577))
        (PORT d[6] (3590:3590:3590) (3635:3635:3635))
        (PORT d[7] (4846:4846:4846) (4998:4998:4998))
        (PORT d[8] (4206:4206:4206) (4076:4076:4076))
        (PORT d[9] (3521:3521:3521) (3520:3520:3520))
        (PORT d[10] (4938:4938:4938) (4726:4726:4726))
        (PORT d[11] (6346:6346:6346) (6120:6120:6120))
        (PORT d[12] (3986:3986:3986) (3939:3939:3939))
        (PORT clk (2233:2233:2233) (2261:2261:2261))
        (PORT stall (3378:3378:3378) (3345:3345:3345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5490:5490:5490) (5704:5704:5704))
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4840:4840:4840) (4593:4593:4593))
        (PORT d[1] (3579:3579:3579) (3646:3646:3646))
        (PORT d[2] (3917:3917:3917) (3985:3985:3985))
        (PORT d[3] (3755:3755:3755) (3752:3752:3752))
        (PORT d[4] (3725:3725:3725) (3787:3787:3787))
        (PORT d[5] (7716:7716:7716) (7559:7559:7559))
        (PORT d[6] (8879:8879:8879) (8811:8811:8811))
        (PORT d[7] (3344:3344:3344) (3449:3449:3449))
        (PORT d[8] (6731:6731:6731) (6564:6564:6564))
        (PORT d[9] (6541:6541:6541) (6444:6444:6444))
        (PORT d[10] (2596:2596:2596) (2659:2659:2659))
        (PORT d[11] (4032:4032:4032) (4135:4135:4135))
        (PORT d[12] (5816:5816:5816) (5801:5801:5801))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2709:2709:2709) (2660:2660:2660))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3706:3706:3706) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4842:4842:4842) (4669:4669:4669))
        (PORT d[1] (4807:4807:4807) (4681:4681:4681))
        (PORT d[2] (3050:3050:3050) (3009:3009:3009))
        (PORT d[3] (3446:3446:3446) (3450:3450:3450))
        (PORT d[4] (3922:3922:3922) (3846:3846:3846))
        (PORT d[5] (3871:3871:3871) (3782:3782:3782))
        (PORT d[6] (3077:3077:3077) (3146:3146:3146))
        (PORT d[7] (4884:4884:4884) (5035:5035:5035))
        (PORT d[8] (5333:5333:5333) (5263:5263:5263))
        (PORT d[9] (4192:4192:4192) (4160:4160:4160))
        (PORT d[10] (4647:4647:4647) (4446:4446:4446))
        (PORT d[11] (6570:6570:6570) (6332:6332:6332))
        (PORT d[12] (3305:3305:3305) (3281:3281:3281))
        (PORT clk (2250:2250:2250) (2277:2277:2277))
        (PORT stall (3294:3294:3294) (3284:3284:3284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2290:2290:2290) (2216:2216:2216))
        (PORT datab (2421:2421:2421) (2322:2322:2322))
        (PORT datac (859:859:859) (921:921:921))
        (PORT datad (1300:1300:1300) (1278:1278:1278))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (807:807:807) (833:833:833))
        (PORT datad (786:786:786) (805:805:805))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1217:1217:1217))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5417:5417:5417) (5683:5683:5683))
        (PORT clk (2258:2258:2258) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7307:7307:7307) (7014:7014:7014))
        (PORT d[1] (3402:3402:3402) (3370:3370:3370))
        (PORT d[2] (2881:2881:2881) (2922:2922:2922))
        (PORT d[3] (4516:4516:4516) (4554:4554:4554))
        (PORT d[4] (5451:5451:5451) (5484:5484:5484))
        (PORT d[5] (8718:8718:8718) (8563:8563:8563))
        (PORT d[6] (9104:9104:9104) (8988:8988:8988))
        (PORT d[7] (2665:2665:2665) (2736:2736:2736))
        (PORT d[8] (3127:3127:3127) (3118:3118:3118))
        (PORT d[9] (6365:6365:6365) (6312:6312:6312))
        (PORT d[10] (4473:4473:4473) (4443:4443:4443))
        (PORT d[11] (2253:2253:2253) (2301:2301:2301))
        (PORT d[12] (8031:8031:8031) (7920:7920:7920))
        (PORT clk (2255:2255:2255) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2325:2325:2325) (2250:2250:2250))
        (PORT clk (2255:2255:2255) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2032:2032:2032) (1983:1983:1983))
        (PORT d[1] (2646:2646:2646) (2434:2434:2434))
        (PORT d[2] (5048:5048:5048) (4942:4942:4942))
        (PORT d[3] (1684:1684:1684) (1639:1639:1639))
        (PORT d[4] (2481:2481:2481) (2367:2367:2367))
        (PORT d[5] (3234:3234:3234) (3055:3055:3055))
        (PORT d[6] (2985:2985:2985) (3037:3037:3037))
        (PORT d[7] (3283:3283:3283) (3347:3347:3347))
        (PORT d[8] (3282:3282:3282) (3327:3327:3327))
        (PORT d[9] (2050:2050:2050) (1999:1999:1999))
        (PORT d[10] (3264:3264:3264) (3308:3308:3308))
        (PORT d[11] (3038:3038:3038) (2995:2995:2995))
        (PORT d[12] (2664:2664:2664) (2621:2621:2621))
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (PORT stall (2289:2289:2289) (2380:2380:2380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5472:5472:5472) (5735:5735:5735))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6642:6642:6642) (6473:6473:6473))
        (PORT d[1] (5902:5902:5902) (6030:6030:6030))
        (PORT d[2] (3583:3583:3583) (3669:3669:3669))
        (PORT d[3] (4785:4785:4785) (4809:4809:4809))
        (PORT d[4] (3226:3226:3226) (3150:3150:3150))
        (PORT d[5] (7098:7098:7098) (6771:6771:6771))
        (PORT d[6] (3977:3977:3977) (3932:3932:3932))
        (PORT d[7] (3778:3778:3778) (3892:3892:3892))
        (PORT d[8] (6956:6956:6956) (6680:6680:6680))
        (PORT d[9] (2734:2734:2734) (2616:2616:2616))
        (PORT d[10] (4277:4277:4277) (4298:4298:4298))
        (PORT d[11] (5669:5669:5669) (5705:5705:5705))
        (PORT d[12] (6048:6048:6048) (5915:5915:5915))
        (PORT clk (2255:2255:2255) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2390:2390:2390))
        (PORT clk (2255:2255:2255) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3697:3697:3697) (3589:3589:3589))
        (PORT d[1] (5118:5118:5118) (4971:4971:4971))
        (PORT d[2] (4975:4975:4975) (4874:4874:4874))
        (PORT d[3] (3759:3759:3759) (3870:3870:3870))
        (PORT d[4] (4659:4659:4659) (4608:4608:4608))
        (PORT d[5] (5717:5717:5717) (5554:5554:5554))
        (PORT d[6] (2503:2503:2503) (2488:2488:2488))
        (PORT d[7] (3856:3856:3856) (3883:3883:3883))
        (PORT d[8] (4307:4307:4307) (4363:4363:4363))
        (PORT d[9] (2631:2631:2631) (2458:2458:2458))
        (PORT d[10] (3024:3024:3024) (2966:2966:2966))
        (PORT d[11] (5121:5121:5121) (4961:4961:4961))
        (PORT d[12] (2448:2448:2448) (2301:2301:2301))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT stall (2879:2879:2879) (2912:2912:2912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1333:1333:1333) (1323:1323:1323))
        (PORT datab (1741:1741:1741) (1618:1618:1618))
        (PORT datac (858:858:858) (920:920:920))
        (PORT datad (2048:2048:2048) (1882:1882:1882))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5638:5638:5638) (5948:5948:5948))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6047:6047:6047) (5808:5808:5808))
        (PORT d[1] (2148:2148:2148) (2160:2160:2160))
        (PORT d[2] (7238:7238:7238) (7104:7104:7104))
        (PORT d[3] (2312:2312:2312) (2293:2293:2293))
        (PORT d[4] (4573:4573:4573) (4560:4560:4560))
        (PORT d[5] (3238:3238:3238) (3121:3121:3121))
        (PORT d[6] (9703:9703:9703) (9679:9679:9679))
        (PORT d[7] (3687:3687:3687) (3788:3788:3788))
        (PORT d[8] (6322:6322:6322) (6100:6100:6100))
        (PORT d[9] (2233:2233:2233) (2167:2167:2167))
        (PORT d[10] (3599:3599:3599) (3634:3634:3634))
        (PORT d[11] (3638:3638:3638) (3708:3708:3708))
        (PORT d[12] (2876:2876:2876) (2780:2780:2780))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2146:2146:2146))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3728:3728:3728) (3551:3551:3551))
        (PORT d[1] (2164:2164:2164) (2024:2024:2024))
        (PORT d[2] (4630:4630:4630) (4529:4529:4529))
        (PORT d[3] (3084:3084:3084) (3085:3085:3085))
        (PORT d[4] (4004:4004:4004) (3957:3957:3957))
        (PORT d[5] (2666:2666:2666) (2492:2492:2492))
        (PORT d[6] (2667:2667:2667) (2728:2728:2728))
        (PORT d[7] (3657:3657:3657) (3712:3712:3712))
        (PORT d[8] (1790:1790:1790) (1669:1669:1669))
        (PORT d[9] (3031:3031:3031) (2939:2939:2939))
        (PORT d[10] (2707:2707:2707) (2793:2793:2793))
        (PORT d[11] (2802:2802:2802) (2656:2656:2656))
        (PORT d[12] (3829:3829:3829) (3819:3819:3819))
        (PORT clk (2255:2255:2255) (2281:2281:2281))
        (PORT stall (2448:2448:2448) (2467:2467:2467))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5963:5963:5963) (6266:6266:6266))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5866:5866:5866) (5552:5552:5552))
        (PORT d[1] (3892:3892:3892) (4035:4035:4035))
        (PORT d[2] (3520:3520:3520) (3552:3552:3552))
        (PORT d[3] (3435:3435:3435) (3460:3460:3460))
        (PORT d[4] (3859:3859:3859) (3917:3917:3917))
        (PORT d[5] (5496:5496:5496) (5224:5224:5224))
        (PORT d[6] (6565:6565:6565) (6380:6380:6380))
        (PORT d[7] (3305:3305:3305) (3376:3376:3376))
        (PORT d[8] (8048:8048:8048) (7892:7892:7892))
        (PORT d[9] (8982:8982:8982) (8418:8418:8418))
        (PORT d[10] (5470:5470:5470) (5208:5208:5208))
        (PORT d[11] (4119:4119:4119) (4090:4090:4090))
        (PORT d[12] (5496:5496:5496) (5430:5430:5430))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2675:2675:2675) (2615:2615:2615))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2798:2798:2798) (2790:2790:2790))
        (PORT d[1] (4442:4442:4442) (4311:4311:4311))
        (PORT d[2] (5371:5371:5371) (5076:5076:5076))
        (PORT d[3] (3000:3000:3000) (3070:3070:3070))
        (PORT d[4] (4220:4220:4220) (4133:4133:4133))
        (PORT d[5] (6209:6209:6209) (5845:5845:5845))
        (PORT d[6] (4713:4713:4713) (4527:4527:4527))
        (PORT d[7] (3134:3134:3134) (3143:3143:3143))
        (PORT d[8] (2668:2668:2668) (2706:2706:2706))
        (PORT d[9] (4496:4496:4496) (4324:4324:4324))
        (PORT d[10] (3350:3350:3350) (3428:3428:3428))
        (PORT d[11] (5046:5046:5046) (4977:4977:4977))
        (PORT d[12] (3714:3714:3714) (3721:3721:3721))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (PORT stall (2758:2758:2758) (2792:2792:2792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1385:1385:1385) (1259:1259:1259))
        (PORT datab (2436:2436:2436) (2429:2429:2429))
        (PORT datac (857:857:857) (919:919:919))
        (PORT datad (1302:1302:1302) (1279:1279:1279))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (810:810:810) (837:837:837))
        (PORT datad (348:348:348) (329:329:329))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5311:5311:5311) (5532:5532:5532))
        (PORT clk (2206:2206:2206) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5911:5911:5911) (5645:5645:5645))
        (PORT d[1] (2483:2483:2483) (2528:2528:2528))
        (PORT d[2] (4641:4641:4641) (4680:4680:4680))
        (PORT d[3] (5364:5364:5364) (5312:5312:5312))
        (PORT d[4] (4450:4450:4450) (4517:4517:4517))
        (PORT d[5] (7809:7809:7809) (7691:7691:7691))
        (PORT d[6] (8950:8950:8950) (8907:8907:8907))
        (PORT d[7] (3049:3049:3049) (3154:3154:3154))
        (PORT d[8] (6425:6425:6425) (6219:6219:6219))
        (PORT d[9] (7023:7023:7023) (6945:6945:6945))
        (PORT d[10] (3813:3813:3813) (3818:3818:3818))
        (PORT d[11] (2975:2975:2975) (3062:3062:3062))
        (PORT d[12] (7368:7368:7368) (7284:7284:7284))
        (PORT clk (2203:2203:2203) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2297:2297:2297) (2221:2221:2221))
        (PORT clk (2203:2203:2203) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3661:3661:3661) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6187:6187:6187) (5981:5981:5981))
        (PORT d[1] (3726:3726:3726) (3586:3586:3586))
        (PORT d[2] (4037:4037:4037) (3961:3961:3961))
        (PORT d[3] (4902:4902:4902) (4886:4886:4886))
        (PORT d[4] (2820:2820:2820) (2715:2715:2715))
        (PORT d[5] (4233:4233:4233) (4170:4170:4170))
        (PORT d[6] (4624:4624:4624) (4640:4640:4640))
        (PORT d[7] (4496:4496:4496) (4640:4640:4640))
        (PORT d[8] (2952:2952:2952) (2874:2874:2874))
        (PORT d[9] (3808:3808:3808) (3792:3792:3792))
        (PORT d[10] (6250:6250:6250) (6003:6003:6003))
        (PORT d[11] (6912:6912:6912) (6669:6669:6669))
        (PORT d[12] (3353:3353:3353) (3314:3314:3314))
        (PORT clk (2205:2205:2205) (2236:2236:2236))
        (PORT stall (2518:2518:2518) (2537:2537:2537))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4556:4556:4556) (4724:4724:4724))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4304:4304:4304) (4199:4199:4199))
        (PORT d[1] (4472:4472:4472) (4607:4607:4607))
        (PORT d[2] (4236:4236:4236) (4309:4309:4309))
        (PORT d[3] (3605:3605:3605) (3677:3677:3677))
        (PORT d[4] (3804:3804:3804) (3792:3792:3792))
        (PORT d[5] (5342:5342:5342) (5018:5018:5018))
        (PORT d[6] (3879:3879:3879) (3825:3825:3825))
        (PORT d[7] (4169:4169:4169) (4318:4318:4318))
        (PORT d[8] (4874:4874:4874) (4614:4614:4614))
        (PORT d[9] (4863:4863:4863) (4729:4729:4729))
        (PORT d[10] (2295:2295:2295) (2351:2351:2351))
        (PORT d[11] (4808:4808:4808) (4930:4930:4930))
        (PORT d[12] (4053:4053:4053) (3988:3988:3988))
        (PORT clk (2268:2268:2268) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2939:2939:2939) (2860:2860:2860))
        (PORT clk (2268:2268:2268) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3609:3609:3609))
        (PORT d[1] (4807:4807:4807) (4684:4684:4684))
        (PORT d[2] (3013:3013:3013) (2940:2940:2940))
        (PORT d[3] (4453:4453:4453) (4592:4592:4592))
        (PORT d[4] (4995:4995:4995) (4961:4961:4961))
        (PORT d[5] (4396:4396:4396) (4128:4128:4128))
        (PORT d[6] (2756:2756:2756) (2734:2734:2734))
        (PORT d[7] (4197:4197:4197) (4267:4267:4267))
        (PORT d[8] (4523:4523:4523) (4298:4298:4298))
        (PORT d[9] (4038:4038:4038) (4031:4031:4031))
        (PORT d[10] (4853:4853:4853) (4634:4634:4634))
        (PORT d[11] (4487:4487:4487) (4227:4227:4227))
        (PORT d[12] (3942:3942:3942) (3991:3991:3991))
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (PORT stall (2831:2831:2831) (2853:2853:2853))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2034:2034:2034) (1995:1995:1995))
        (PORT datab (311:311:311) (392:392:392))
        (PORT datac (299:299:299) (384:384:384))
        (PORT datad (2337:2337:2337) (2308:2308:2308))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7056:7056:7056) (7399:7399:7399))
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9608:9608:9608) (9057:9057:9057))
        (PORT d[1] (6818:6818:6818) (6894:6894:6894))
        (PORT d[2] (3061:3061:3061) (3054:3054:3054))
        (PORT d[3] (5797:5797:5797) (5789:5789:5789))
        (PORT d[4] (4526:4526:4526) (4539:4539:4539))
        (PORT d[5] (8283:8283:8283) (8074:8074:8074))
        (PORT d[6] (8337:8337:8337) (8141:8141:8141))
        (PORT d[7] (4228:4228:4228) (4221:4221:4221))
        (PORT d[8] (9207:9207:9207) (9044:9044:9044))
        (PORT d[9] (12826:12826:12826) (11989:11989:11989))
        (PORT d[10] (6127:6127:6127) (6155:6155:6155))
        (PORT d[11] (6617:6617:6617) (6607:6607:6607))
        (PORT d[12] (8133:8133:8133) (8004:8004:8004))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2623:2623:2623))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5221:5221:5221) (5177:5177:5177))
        (PORT d[1] (4871:4871:4871) (4761:4761:4761))
        (PORT d[2] (6256:6256:6256) (6182:6182:6182))
        (PORT d[3] (3258:3258:3258) (3259:3259:3259))
        (PORT d[4] (3881:3881:3881) (3788:3788:3788))
        (PORT d[5] (3214:3214:3214) (3135:3135:3135))
        (PORT d[6] (5707:5707:5707) (5778:5778:5778))
        (PORT d[7] (3991:3991:3991) (4034:4034:4034))
        (PORT d[8] (3008:3008:3008) (3080:3080:3080))
        (PORT d[9] (3787:3787:3787) (3763:3763:3763))
        (PORT d[10] (4096:4096:4096) (4202:4202:4202))
        (PORT d[11] (2932:2932:2932) (2854:2854:2854))
        (PORT d[12] (3160:3160:3160) (3169:3169:3169))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
        (PORT stall (2549:2549:2549) (2571:2571:2571))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4120:4120:4120) (4356:4356:4356))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (3843:3843:3843))
        (PORT d[1] (4344:4344:4344) (4404:4404:4404))
        (PORT d[2] (4439:4439:4439) (4574:4574:4574))
        (PORT d[3] (3142:3142:3142) (3186:3186:3186))
        (PORT d[4] (2937:2937:2937) (2993:2993:2993))
        (PORT d[5] (3872:3872:3872) (3726:3726:3726))
        (PORT d[6] (9318:9318:9318) (9337:9337:9337))
        (PORT d[7] (4684:4684:4684) (4766:4766:4766))
        (PORT d[8] (4632:4632:4632) (4409:4409:4409))
        (PORT d[9] (4179:4179:4179) (4075:4075:4075))
        (PORT d[10] (2205:2205:2205) (2243:2243:2243))
        (PORT d[11] (4182:4182:4182) (4336:4336:4336))
        (PORT d[12] (4025:4025:4025) (3960:3960:3960))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2437:2437:2437))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4727:4727:4727) (4665:4665:4665))
        (PORT d[1] (4743:4743:4743) (4612:4612:4612))
        (PORT d[2] (2236:2236:2236) (2166:2166:2166))
        (PORT d[3] (3426:3426:3426) (3518:3518:3518))
        (PORT d[4] (4336:4336:4336) (4286:4286:4286))
        (PORT d[5] (3933:3933:3933) (3713:3713:3713))
        (PORT d[6] (2567:2567:2567) (2619:2619:2619))
        (PORT d[7] (3769:3769:3769) (3786:3786:3786))
        (PORT d[8] (3398:3398:3398) (3223:3223:3223))
        (PORT d[9] (3634:3634:3634) (3599:3599:3599))
        (PORT d[10] (4364:4364:4364) (4190:4190:4190))
        (PORT d[11] (3241:3241:3241) (3108:3108:3108))
        (PORT d[12] (4238:4238:4238) (4284:4284:4284))
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (PORT stall (2374:2374:2374) (2441:2441:2441))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2522:2522:2522) (2441:2441:2441))
        (PORT datab (315:315:315) (397:397:397))
        (PORT datac (299:299:299) (383:383:383))
        (PORT datad (2343:2343:2343) (2287:2287:2287))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~314)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (383:383:383))
        (PORT datab (305:305:305) (375:375:375))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (259:259:259) (323:323:323))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1140:1140:1140) (1147:1147:1147))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2001:2001:2001) (1932:1932:1932))
        (PORT datad (645:645:645) (613:613:613))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1113:1113:1113) (1012:1012:1012))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (2004:2004:2004) (1936:1936:1936))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5110:5110:5110) (5352:5352:5352))
        (PORT clk (2229:2229:2229) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6004:6004:6004) (5861:5861:5861))
        (PORT d[1] (5246:5246:5246) (5387:5387:5387))
        (PORT d[2] (4229:4229:4229) (4276:4276:4276))
        (PORT d[3] (3896:3896:3896) (3973:3973:3973))
        (PORT d[4] (2353:2353:2353) (2315:2315:2315))
        (PORT d[5] (6727:6727:6727) (6403:6403:6403))
        (PORT d[6] (3341:3341:3341) (3316:3316:3316))
        (PORT d[7] (4450:4450:4450) (4563:4563:4563))
        (PORT d[8] (6331:6331:6331) (6082:6082:6082))
        (PORT d[9] (3121:3121:3121) (2994:2994:2994))
        (PORT d[10] (3978:3978:3978) (3999:3999:3999))
        (PORT d[11] (5022:5022:5022) (5086:5086:5086))
        (PORT d[12] (5005:5005:5005) (4905:4905:4905))
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2733:2733:2733))
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3684:3684:3684) (3715:3715:3715))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5370:5370:5370) (5240:5240:5240))
        (PORT d[1] (4762:4762:4762) (4622:4622:4622))
        (PORT d[2] (4366:4366:4366) (4277:4277:4277))
        (PORT d[3] (4083:4083:4083) (4190:4190:4190))
        (PORT d[4] (4308:4308:4308) (4271:4271:4271))
        (PORT d[5] (6027:6027:6027) (5860:5860:5860))
        (PORT d[6] (1889:1889:1889) (1904:1904:1904))
        (PORT d[7] (3502:3502:3502) (3538:3538:3538))
        (PORT d[8] (3660:3660:3660) (3743:3743:3743))
        (PORT d[9] (4263:4263:4263) (4194:4194:4194))
        (PORT d[10] (2389:2389:2389) (2352:2352:2352))
        (PORT d[11] (5485:5485:5485) (5216:5216:5216))
        (PORT d[12] (2983:2983:2983) (2934:2934:2934))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
        (PORT stall (2574:2574:2574) (2589:2589:2589))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5891:5891:5891) (6191:6191:6191))
        (PORT clk (2217:2217:2217) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5778:5778:5778) (5518:5518:5518))
        (PORT d[1] (4513:4513:4513) (4612:4612:4612))
        (PORT d[2] (5001:5001:5001) (5056:5056:5056))
        (PORT d[3] (3465:3465:3465) (3505:3505:3505))
        (PORT d[4] (2952:2952:2952) (2984:2984:2984))
        (PORT d[5] (5359:5359:5359) (5162:5162:5162))
        (PORT d[6] (5723:5723:5723) (5457:5457:5457))
        (PORT d[7] (4038:4038:4038) (4101:4101:4101))
        (PORT d[8] (7139:7139:7139) (7011:7011:7011))
        (PORT d[9] (7946:7946:7946) (7468:7468:7468))
        (PORT d[10] (5166:5166:5166) (5001:5001:5001))
        (PORT d[11] (3902:3902:3902) (3924:3924:3924))
        (PORT d[12] (6212:6212:6212) (6132:6132:6132))
        (PORT clk (2214:2214:2214) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2346:2346:2346) (2280:2280:2280))
        (PORT clk (2214:2214:2214) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3672:3672:3672) (3704:3704:3704))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3444:3444:3444) (3411:3411:3411))
        (PORT d[1] (4450:4450:4450) (4278:4278:4278))
        (PORT d[2] (3736:3736:3736) (3527:3527:3527))
        (PORT d[3] (2345:2345:2345) (2329:2329:2329))
        (PORT d[4] (4574:4574:4574) (4499:4499:4499))
        (PORT d[5] (3043:3043:3043) (2879:2879:2879))
        (PORT d[6] (3132:3132:3132) (3228:3228:3228))
        (PORT d[7] (2777:2777:2777) (2774:2774:2774))
        (PORT d[8] (2833:2833:2833) (2821:2821:2821))
        (PORT d[9] (3301:3301:3301) (3117:3117:3117))
        (PORT d[10] (2961:2961:2961) (3047:3047:3047))
        (PORT d[11] (3740:3740:3740) (3558:3558:3558))
        (PORT d[12] (3039:3039:3039) (2998:2998:2998))
        (PORT clk (2216:2216:2216) (2247:2247:2247))
        (PORT stall (2510:2510:2510) (2532:2532:2532))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2592:2592:2592) (2481:2481:2481))
        (PORT datab (334:334:334) (417:417:417))
        (PORT datac (2469:2469:2469) (2377:2377:2377))
        (PORT datad (278:278:278) (353:353:353))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5752:5752:5752) (5998:5998:5998))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6962:6962:6962) (6677:6677:6677))
        (PORT d[1] (3065:3065:3065) (3051:3051:3051))
        (PORT d[2] (2878:2878:2878) (2917:2917:2917))
        (PORT d[3] (4205:4205:4205) (4254:4254:4254))
        (PORT d[4] (5102:5102:5102) (5144:5144:5144))
        (PORT d[5] (8761:8761:8761) (8607:8607:8607))
        (PORT d[6] (8775:8775:8775) (8669:8669:8669))
        (PORT d[7] (2926:2926:2926) (2983:2983:2983))
        (PORT d[8] (2823:2823:2823) (2827:2827:2827))
        (PORT d[9] (6080:6080:6080) (6037:6037:6037))
        (PORT d[10] (4784:4784:4784) (4755:4755:4755))
        (PORT d[11] (3607:3607:3607) (3668:3668:3668))
        (PORT d[12] (5163:5163:5163) (5137:5137:5137))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2541:2541:2541))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2052:2052:2052) (2004:2004:2004))
        (PORT d[1] (4372:4372:4372) (4206:4206:4206))
        (PORT d[2] (4719:4719:4719) (4625:4625:4625))
        (PORT d[3] (2872:2872:2872) (2892:2892:2892))
        (PORT d[4] (2801:2801:2801) (2671:2671:2671))
        (PORT d[5] (3537:3537:3537) (3342:3342:3342))
        (PORT d[6] (2679:2679:2679) (2748:2748:2748))
        (PORT d[7] (3251:3251:3251) (3315:3315:3315))
        (PORT d[8] (3508:3508:3508) (3419:3419:3419))
        (PORT d[9] (2029:2029:2029) (1977:1977:1977))
        (PORT d[10] (3333:3333:3333) (3389:3389:3389))
        (PORT d[11] (3083:3083:3083) (3040:3040:3040))
        (PORT d[12] (3951:3951:3951) (3873:3873:3873))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT stall (2478:2478:2478) (2491:2491:2491))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5477:5477:5477) (5743:5743:5743))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6241:6241:6241) (5896:5896:5896))
        (PORT d[1] (4556:4556:4556) (4602:4602:4602))
        (PORT d[2] (3516:3516:3516) (3548:3548:3548))
        (PORT d[3] (4361:4361:4361) (4393:4393:4393))
        (PORT d[4] (3445:3445:3445) (3471:3471:3471))
        (PORT d[5] (5669:5669:5669) (5496:5496:5496))
        (PORT d[6] (5269:5269:5269) (5083:5083:5083))
        (PORT d[7] (3768:3768:3768) (3872:3872:3872))
        (PORT d[8] (5691:5691:5691) (5380:5380:5380))
        (PORT d[9] (5577:5577:5577) (5279:5279:5279))
        (PORT d[10] (5109:5109:5109) (4955:4955:4955))
        (PORT d[11] (3331:3331:3331) (3346:3346:3346))
        (PORT d[12] (5213:5213:5213) (5167:5167:5167))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2668:2668:2668) (2612:2612:2612))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2229:2229:2229) (2253:2253:2253))
        (PORT d[1] (5448:5448:5448) (5305:5305:5305))
        (PORT d[2] (5948:5948:5948) (5699:5699:5699))
        (PORT d[3] (4731:4731:4731) (4832:4832:4832))
        (PORT d[4] (4987:4987:4987) (4744:4744:4744))
        (PORT d[5] (5787:5787:5787) (5578:5578:5578))
        (PORT d[6] (3051:3051:3051) (3133:3133:3133))
        (PORT d[7] (3683:3683:3683) (3619:3619:3619))
        (PORT d[8] (2890:2890:2890) (2911:2911:2911))
        (PORT d[9] (3589:3589:3589) (3530:3530:3530))
        (PORT d[10] (2445:2445:2445) (2458:2458:2458))
        (PORT d[11] (5624:5624:5624) (5267:5267:5267))
        (PORT d[12] (3448:3448:3448) (3454:3454:3454))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (PORT stall (3682:3682:3682) (3652:3652:3652))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (928:928:928))
        (PORT datab (2164:2164:2164) (2038:2038:2038))
        (PORT datac (767:767:767) (790:790:790))
        (PORT datad (2523:2523:2523) (2502:2502:2502))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7066:7066:7066) (7408:7408:7408))
        (PORT clk (2278:2278:2278) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6524:6524:6524) (6298:6298:6298))
        (PORT d[1] (5227:5227:5227) (5223:5223:5223))
        (PORT d[2] (4451:4451:4451) (4412:4412:4412))
        (PORT d[3] (6005:6005:6005) (5951:5951:5951))
        (PORT d[4] (5699:5699:5699) (5737:5737:5737))
        (PORT d[5] (9415:9415:9415) (9260:9260:9260))
        (PORT d[6] (7135:7135:7135) (7042:7042:7042))
        (PORT d[7] (4674:4674:4674) (4739:4739:4739))
        (PORT d[8] (3479:3479:3479) (3482:3482:3482))
        (PORT d[9] (8813:8813:8813) (8661:8661:8661))
        (PORT d[10] (5425:5425:5425) (5470:5470:5470))
        (PORT d[11] (5968:5968:5968) (5973:5973:5973))
        (PORT d[12] (7694:7694:7694) (7569:7569:7569))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2402:2402:2402) (2321:2321:2321))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3733:3733:3733) (3763:3763:3763))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7573:7573:7573) (7356:7356:7356))
        (PORT d[1] (4463:4463:4463) (4331:4331:4331))
        (PORT d[2] (5568:5568:5568) (5510:5510:5510))
        (PORT d[3] (2094:2094:2094) (2074:2074:2074))
        (PORT d[4] (4143:4143:4143) (4018:4018:4018))
        (PORT d[5] (3857:3857:3857) (3756:3756:3756))
        (PORT d[6] (5702:5702:5702) (5772:5772:5772))
        (PORT d[7] (4686:4686:4686) (4712:4712:4712))
        (PORT d[8] (3655:3655:3655) (3702:3702:3702))
        (PORT d[9] (3084:3084:3084) (3017:3017:3017))
        (PORT d[10] (7207:7207:7207) (6930:6930:6930))
        (PORT d[11] (3254:3254:3254) (3176:3176:3176))
        (PORT d[12] (3495:3495:3495) (3493:3493:3493))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
        (PORT stall (2408:2408:2408) (2458:2458:2458))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5509:5509:5509) (5769:5769:5769))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4671:4671:4671) (4498:4498:4498))
        (PORT d[1] (3777:3777:3777) (3895:3895:3895))
        (PORT d[2] (4798:4798:4798) (4803:4803:4803))
        (PORT d[3] (4155:4155:4155) (4210:4210:4210))
        (PORT d[4] (3871:3871:3871) (3913:3913:3913))
        (PORT d[5] (3483:3483:3483) (3360:3360:3360))
        (PORT d[6] (5300:5300:5300) (5127:5127:5127))
        (PORT d[7] (3770:3770:3770) (3845:3845:3845))
        (PORT d[8] (6574:6574:6574) (6305:6305:6305))
        (PORT d[9] (7855:7855:7855) (7410:7410:7410))
        (PORT d[10] (4547:4547:4547) (4405:4405:4405))
        (PORT d[11] (2547:2547:2547) (2564:2564:2564))
        (PORT d[12] (3495:3495:3495) (3439:3439:3439))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2574:2574:2574) (2451:2451:2451))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3699:3699:3699) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2099:2099:2099) (2071:2071:2071))
        (PORT d[1] (4417:4417:4417) (4285:4285:4285))
        (PORT d[2] (4320:4320:4320) (4088:4088:4088))
        (PORT d[3] (2612:2612:2612) (2669:2669:2669))
        (PORT d[4] (3344:3344:3344) (3238:3238:3238))
        (PORT d[5] (4105:4105:4105) (4126:4126:4126))
        (PORT d[6] (3715:3715:3715) (3774:3774:3774))
        (PORT d[7] (3083:3083:3083) (3049:3049:3049))
        (PORT d[8] (2512:2512:2512) (2505:2505:2505))
        (PORT d[9] (3683:3683:3683) (3481:3481:3481))
        (PORT d[10] (2891:2891:2891) (2941:2941:2941))
        (PORT d[11] (3652:3652:3652) (3449:3449:3449))
        (PORT d[12] (3091:3091:3091) (3103:3103:3103))
        (PORT clk (2243:2243:2243) (2271:2271:2271))
        (PORT stall (3478:3478:3478) (3508:3508:3508))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2034:2034:2034) (1991:1991:1991))
        (PORT datab (2323:2323:2323) (2340:2340:2340))
        (PORT datac (762:762:762) (784:784:784))
        (PORT datad (853:853:853) (886:886:886))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4388:4388:4388) (4608:4608:4608))
        (PORT clk (2273:2273:2273) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3971:3971:3971) (3836:3836:3836))
        (PORT d[1] (4296:4296:4296) (4366:4366:4366))
        (PORT d[2] (4414:4414:4414) (4551:4551:4551))
        (PORT d[3] (3495:3495:3495) (3527:3527:3527))
        (PORT d[4] (2970:2970:2970) (3026:3026:3026))
        (PORT d[5] (4129:4129:4129) (3952:3952:3952))
        (PORT d[6] (9614:9614:9614) (9620:9620:9620))
        (PORT d[7] (4658:4658:4658) (4741:4741:4741))
        (PORT d[8] (4357:4357:4357) (4148:4148:4148))
        (PORT d[9] (4497:4497:4497) (4376:4376:4376))
        (PORT d[10] (2221:2221:2221) (2254:2254:2254))
        (PORT d[11] (4227:4227:4227) (4377:4377:4377))
        (PORT d[12] (4259:4259:4259) (4171:4171:4171))
        (PORT clk (2270:2270:2270) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2638:2638:2638) (2532:2532:2532))
        (PORT clk (2270:2270:2270) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4746:4746:4746) (4681:4681:4681))
        (PORT d[1] (4127:4127:4127) (3976:3976:3976))
        (PORT d[2] (3052:3052:3052) (3015:3015:3015))
        (PORT d[3] (3395:3395:3395) (3485:3485:3485))
        (PORT d[4] (4062:4062:4062) (4036:4036:4036))
        (PORT d[5] (3621:3621:3621) (3417:3417:3417))
        (PORT d[6] (2580:2580:2580) (2633:2633:2633))
        (PORT d[7] (3234:3234:3234) (3283:3283:3283))
        (PORT d[8] (3767:3767:3767) (3588:3588:3588))
        (PORT d[9] (3673:3673:3673) (3638:3638:3638))
        (PORT d[10] (4323:4323:4323) (4149:4149:4149))
        (PORT d[11] (3808:3808:3808) (3629:3629:3629))
        (PORT d[12] (4229:4229:4229) (4274:4274:4274))
        (PORT clk (2272:2272:2272) (2298:2298:2298))
        (PORT stall (2708:2708:2708) (2780:2780:2780))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5569:5569:5569) (5858:5858:5858))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7539:7539:7539) (7165:7165:7165))
        (PORT d[1] (2931:2931:2931) (2995:2995:2995))
        (PORT d[2] (4249:4249:4249) (4268:4268:4268))
        (PORT d[3] (4112:4112:4112) (4117:4117:4117))
        (PORT d[4] (4699:4699:4699) (4680:4680:4680))
        (PORT d[5] (6962:6962:6962) (6734:6734:6734))
        (PORT d[6] (5937:5937:5937) (5754:5754:5754))
        (PORT d[7] (5099:5099:5099) (5163:5163:5163))
        (PORT d[8] (3806:3806:3806) (3642:3642:3642))
        (PORT d[9] (4339:4339:4339) (4096:4096:4096))
        (PORT d[10] (5630:5630:5630) (5503:5503:5503))
        (PORT d[11] (4107:4107:4107) (4096:4096:4096))
        (PORT d[12] (6599:6599:6599) (6522:6522:6522))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1963:1963:1963))
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3670:3670:3670) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3230:3230:3230) (3233:3233:3233))
        (PORT d[1] (6135:6135:6135) (5964:5964:5964))
        (PORT d[2] (5990:5990:5990) (5750:5750:5750))
        (PORT d[3] (2580:2580:2580) (2618:2618:2618))
        (PORT d[4] (6015:6015:6015) (5739:5739:5739))
        (PORT d[5] (5054:5054:5054) (4993:4993:4993))
        (PORT d[6] (2994:2994:2994) (3053:3053:3053))
        (PORT d[7] (2090:2090:2090) (2081:2081:2081))
        (PORT d[8] (2248:2248:2248) (2271:2271:2271))
        (PORT d[9] (3226:3226:3226) (3155:3155:3155))
        (PORT d[10] (2364:2364:2364) (2335:2335:2335))
        (PORT d[11] (6268:6268:6268) (5906:5906:5906))
        (PORT d[12] (4423:4423:4423) (4389:4389:4389))
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (PORT stall (3427:3427:3427) (3380:3380:3380))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (930:930:930))
        (PORT datab (2622:2622:2622) (2582:2582:2582))
        (PORT datac (765:765:765) (787:787:787))
        (PORT datad (2031:2031:2031) (2001:2001:2001))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5649:5649:5649) (5859:5859:5859))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5569:5569:5569) (5318:5318:5318))
        (PORT d[1] (4465:4465:4465) (4476:4476:4476))
        (PORT d[2] (4644:4644:4644) (4680:4680:4680))
        (PORT d[3] (5046:5046:5046) (5000:5000:5000))
        (PORT d[4] (4064:4064:4064) (4131:4131:4131))
        (PORT d[5] (7460:7460:7460) (7351:7351:7351))
        (PORT d[6] (8588:8588:8588) (8560:8560:8560))
        (PORT d[7] (3722:3722:3722) (3796:3796:3796))
        (PORT d[8] (3122:3122:3122) (3113:3113:3113))
        (PORT d[9] (6949:6949:6949) (6858:6858:6858))
        (PORT d[10] (3791:3791:3791) (3794:3794:3794))
        (PORT d[11] (3029:3029:3029) (3116:3116:3116))
        (PORT d[12] (5374:5374:5374) (5319:5319:5319))
        (PORT clk (2195:2195:2195) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (1960:1960:1960))
        (PORT clk (2195:2195:2195) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3653:3653:3653) (3681:3681:3681))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6165:6165:6165) (5956:5956:5956))
        (PORT d[1] (3735:3735:3735) (3592:3592:3592))
        (PORT d[2] (3685:3685:3685) (3622:3622:3622))
        (PORT d[3] (4853:4853:4853) (4836:4836:4836))
        (PORT d[4] (2839:2839:2839) (2735:2735:2735))
        (PORT d[5] (3909:3909:3909) (3851:3851:3851))
        (PORT d[6] (4289:4289:4289) (4310:4310:4310))
        (PORT d[7] (5148:5148:5148) (5286:5286:5286))
        (PORT d[8] (4865:4865:4865) (4714:4714:4714))
        (PORT d[9] (3477:3477:3477) (3471:3471:3471))
        (PORT d[10] (5913:5913:5913) (5674:5674:5674))
        (PORT d[11] (6585:6585:6585) (6354:6354:6354))
        (PORT d[12] (3303:3303:3303) (3248:3248:3248))
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (PORT stall (2523:2523:2523) (2531:2531:2531))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4448:4448:4448) (4668:4668:4668))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2391:2391:2391) (2340:2340:2340))
        (PORT d[1] (4080:4080:4080) (4210:4210:4210))
        (PORT d[2] (5105:5105:5105) (5220:5220:5220))
        (PORT d[3] (4208:4208:4208) (4239:4239:4239))
        (PORT d[4] (3920:3920:3920) (3937:3937:3937))
        (PORT d[5] (4574:4574:4574) (4415:4415:4415))
        (PORT d[6] (2698:2698:2698) (2666:2666:2666))
        (PORT d[7] (5407:5407:5407) (5513:5513:5513))
        (PORT d[8] (4038:4038:4038) (3850:3850:3850))
        (PORT d[9] (5195:5195:5195) (5061:5061:5061))
        (PORT d[10] (2920:2920:2920) (2944:2944:2944))
        (PORT d[11] (3360:3360:3360) (3448:3448:3448))
        (PORT d[12] (5004:5004:5004) (4928:4928:4928))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2474:2474:2474) (2366:2366:2366))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3707:3707:3707))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5116:5116:5116) (5050:5050:5050))
        (PORT d[1] (4394:4394:4394) (4247:4247:4247))
        (PORT d[2] (2183:2183:2183) (2092:2092:2092))
        (PORT d[3] (4348:4348:4348) (4452:4452:4452))
        (PORT d[4] (3977:3977:3977) (3903:3903:3903))
        (PORT d[5] (3074:3074:3074) (2900:2900:2900))
        (PORT d[6] (2220:2220:2220) (2256:2256:2256))
        (PORT d[7] (4129:4129:4129) (4137:4137:4137))
        (PORT d[8] (3519:3519:3519) (3355:3355:3355))
        (PORT d[9] (3288:3288:3288) (3227:3227:3227))
        (PORT d[10] (2892:2892:2892) (2922:2922:2922))
        (PORT d[11] (2892:2892:2892) (2774:2774:2774))
        (PORT d[12] (3856:3856:3856) (3864:3864:3864))
        (PORT clk (2223:2223:2223) (2250:2250:2250))
        (PORT stall (2014:2014:2014) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (929:929:929))
        (PORT datab (988:988:988) (982:982:982))
        (PORT datac (2116:2116:2116) (2022:2022:2022))
        (PORT datad (2155:2155:2155) (2043:2043:2043))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (738:738:738) (747:747:747))
        (PORT datad (708:708:708) (717:717:717))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (405:405:405))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (236:236:236) (259:259:259))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5188:5188:5188) (5435:5435:5435))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5471:5471:5471) (5220:5220:5220))
        (PORT d[1] (2896:2896:2896) (2968:2968:2968))
        (PORT d[2] (3598:3598:3598) (3666:3666:3666))
        (PORT d[3] (3776:3776:3776) (3808:3808:3808))
        (PORT d[4] (3726:3726:3726) (3815:3815:3815))
        (PORT d[5] (7534:7534:7534) (7455:7455:7455))
        (PORT d[6] (7558:7558:7558) (7525:7525:7525))
        (PORT d[7] (3766:3766:3766) (3904:3904:3904))
        (PORT d[8] (6836:6836:6836) (6689:6689:6689))
        (PORT d[9] (6060:6060:6060) (6017:6017:6017))
        (PORT d[10] (2736:2736:2736) (2836:2836:2836))
        (PORT d[11] (3948:3948:3948) (4005:4005:4005))
        (PORT d[12] (5476:5476:5476) (5468:5468:5468))
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3121:3121:3121) (3091:3091:3091))
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3727:3727:3727) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5769:5769:5769) (5566:5566:5566))
        (PORT d[1] (4353:4353:4353) (4190:4190:4190))
        (PORT d[2] (3171:3171:3171) (3176:3176:3176))
        (PORT d[3] (2852:2852:2852) (2859:2859:2859))
        (PORT d[4] (3508:3508:3508) (3430:3430:3430))
        (PORT d[5] (3412:3412:3412) (3305:3305:3305))
        (PORT d[6] (3678:3678:3678) (3742:3742:3742))
        (PORT d[7] (4448:4448:4448) (4565:4565:4565))
        (PORT d[8] (5117:5117:5117) (4996:4996:4996))
        (PORT d[9] (3445:3445:3445) (3405:3405:3405))
        (PORT d[10] (4973:4973:4973) (4786:4786:4786))
        (PORT d[11] (6998:6998:6998) (6781:6781:6781))
        (PORT d[12] (3520:3520:3520) (3531:3531:3531))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (PORT stall (2934:2934:2934) (2932:2932:2932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6293:6293:6293) (6614:6614:6614))
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7758:7758:7758) (7433:7433:7433))
        (PORT d[1] (1758:1758:1758) (1766:1766:1766))
        (PORT d[2] (2146:2146:2146) (2152:2152:2152))
        (PORT d[3] (2600:2600:2600) (2542:2542:2542))
        (PORT d[4] (3911:3911:3911) (3922:3922:3922))
        (PORT d[5] (3852:3852:3852) (3704:3704:3704))
        (PORT d[6] (993:993:993) (974:974:974))
        (PORT d[7] (3261:3261:3261) (3287:3287:3287))
        (PORT d[8] (1988:1988:1988) (1931:1931:1931))
        (PORT d[9] (2922:2922:2922) (2845:2845:2845))
        (PORT d[10] (1949:1949:1949) (1896:1896:1896))
        (PORT d[11] (3148:3148:3148) (3123:3123:3123))
        (PORT d[12] (1034:1034:1034) (1016:1016:1016))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1615:1615:1615))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3737:3737:3737) (3767:3767:3767))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4391:4391:4391) (4190:4190:4190))
        (PORT d[1] (1834:1834:1834) (1703:1703:1703))
        (PORT d[2] (2509:2509:2509) (2357:2357:2357))
        (PORT d[3] (1368:1368:1368) (1344:1344:1344))
        (PORT d[4] (1849:1849:1849) (1729:1729:1729))
        (PORT d[5] (2402:2402:2402) (2254:2254:2254))
        (PORT d[6] (1434:1434:1434) (1329:1329:1329))
        (PORT d[7] (1475:1475:1475) (1383:1383:1383))
        (PORT d[8] (3480:3480:3480) (3470:3470:3470))
        (PORT d[9] (2638:2638:2638) (2563:2563:2563))
        (PORT d[10] (3008:3008:3008) (3079:3079:3079))
        (PORT d[11] (1982:1982:1982) (1882:1882:1882))
        (PORT d[12] (2274:2274:2274) (2199:2199:2199))
        (PORT clk (2281:2281:2281) (2310:2310:2310))
        (PORT stall (2232:2232:2232) (2317:2317:2317))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2566:2566:2566) (2608:2608:2608))
        (PORT datab (332:332:332) (415:415:415))
        (PORT datac (1119:1119:1119) (1002:1002:1002))
        (PORT datad (286:286:286) (362:362:362))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6354:6354:6354) (6679:6679:6679))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7628:7628:7628) (7143:7143:7143))
        (PORT d[1] (4503:4503:4503) (4649:4649:4649))
        (PORT d[2] (4173:4173:4173) (4187:4187:4187))
        (PORT d[3] (4500:4500:4500) (4523:4523:4523))
        (PORT d[4] (4853:4853:4853) (4900:4900:4900))
        (PORT d[5] (6368:6368:6368) (6228:6228:6228))
        (PORT d[6] (6134:6134:6134) (6029:6029:6029))
        (PORT d[7] (3662:3662:3662) (3734:3734:3734))
        (PORT d[8] (7560:7560:7560) (7447:7447:7447))
        (PORT d[9] (10320:10320:10320) (9598:9598:9598))
        (PORT d[10] (6215:6215:6215) (6120:6120:6120))
        (PORT d[11] (4279:4279:4279) (4315:4315:4315))
        (PORT d[12] (5869:5869:5869) (5817:5817:5817))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2875:2875:2875) (2866:2866:2866))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3736:3736:3736))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2948:2948:2948) (2983:2983:2983))
        (PORT d[1] (4543:4543:4543) (4440:4440:4440))
        (PORT d[2] (7422:7422:7422) (6923:6923:6923))
        (PORT d[3] (2590:2590:2590) (2639:2639:2639))
        (PORT d[4] (3923:3923:3923) (3858:3858:3858))
        (PORT d[5] (5154:5154:5154) (4940:4940:4940))
        (PORT d[6] (5354:5354:5354) (5166:5166:5166))
        (PORT d[7] (3596:3596:3596) (3639:3639:3639))
        (PORT d[8] (3317:3317:3317) (3356:3356:3356))
        (PORT d[9] (4867:4867:4867) (4721:4721:4721))
        (PORT d[10] (3626:3626:3626) (3713:3713:3713))
        (PORT d[11] (3736:3736:3736) (3711:3711:3711))
        (PORT d[12] (3556:3556:3556) (3593:3593:3593))
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (PORT stall (3593:3593:3593) (3606:3606:3606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5952:5952:5952) (6246:6246:6246))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5474:5474:5474) (5276:5276:5276))
        (PORT d[1] (5713:5713:5713) (5773:5773:5773))
        (PORT d[2] (7512:7512:7512) (7361:7361:7361))
        (PORT d[3] (3186:3186:3186) (3111:3111:3111))
        (PORT d[4] (5357:5357:5357) (5382:5382:5382))
        (PORT d[5] (3231:3231:3231) (3114:3114:3114))
        (PORT d[6] (9703:9703:9703) (9678:9678:9678))
        (PORT d[7] (3712:3712:3712) (3812:3812:3812))
        (PORT d[8] (6028:6028:6028) (5816:5816:5816))
        (PORT d[9] (1915:1915:1915) (1846:1846:1846))
        (PORT d[10] (3617:3617:3617) (3651:3651:3651))
        (PORT d[11] (1970:1970:1970) (1912:1912:1912))
        (PORT d[12] (3840:3840:3840) (3709:3709:3709))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2135:2135:2135) (1981:1981:1981))
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3717:3717:3717) (3748:3748:3748))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3769:3769:3769) (3590:3590:3590))
        (PORT d[1] (2190:2190:2190) (2051:2051:2051))
        (PORT d[2] (4374:4374:4374) (4298:4298:4298))
        (PORT d[3] (2796:2796:2796) (2807:2807:2807))
        (PORT d[4] (4003:4003:4003) (3956:3956:3956))
        (PORT d[5] (2665:2665:2665) (2491:2491:2491))
        (PORT d[6] (2676:2676:2676) (2737:2737:2737))
        (PORT d[7] (3656:3656:3656) (3711:3711:3711))
        (PORT d[8] (3569:3569:3569) (3472:3472:3472))
        (PORT d[9] (2991:2991:2991) (2898:2898:2898))
        (PORT d[10] (2697:2697:2697) (2786:2786:2786))
        (PORT d[11] (2497:2497:2497) (2359:2359:2359))
        (PORT d[12] (3519:3519:3519) (3524:3524:3524))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
        (PORT stall (2634:2634:2634) (2703:2703:2703))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2802:2802:2802) (2792:2792:2792))
        (PORT datab (1995:1995:1995) (1830:1830:1830))
        (PORT datac (300:300:300) (385:385:385))
        (PORT datad (279:279:279) (354:354:354))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (630:630:630))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (262:262:262) (326:326:326))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5641:5641:5641) (5952:5952:5952))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5425:5425:5425) (5173:5173:5173))
        (PORT d[1] (3865:3865:3865) (3991:3991:3991))
        (PORT d[2] (4278:4278:4278) (4338:4338:4338))
        (PORT d[3] (3174:3174:3174) (3219:3219:3219))
        (PORT d[4] (3896:3896:3896) (3937:3937:3937))
        (PORT d[5] (4710:4710:4710) (4530:4530:4530))
        (PORT d[6] (5086:5086:5086) (4855:4855:4855))
        (PORT d[7] (3405:3405:3405) (3496:3496:3496))
        (PORT d[8] (7558:7558:7558) (7447:7447:7447))
        (PORT d[9] (7608:7608:7608) (7142:7142:7142))
        (PORT d[10] (4975:4975:4975) (4770:4770:4770))
        (PORT d[11] (3271:3271:3271) (3319:3319:3319))
        (PORT d[12] (5496:5496:5496) (5437:5437:5437))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2835:2835:2835) (2702:2702:2702))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3085:3085:3085) (3061:3061:3061))
        (PORT d[1] (3723:3723:3723) (3576:3576:3576))
        (PORT d[2] (4974:4974:4974) (4722:4722:4722))
        (PORT d[3] (2101:2101:2101) (2102:2102:2102))
        (PORT d[4] (4247:4247:4247) (4192:4192:4192))
        (PORT d[5] (3348:3348:3348) (3327:3327:3327))
        (PORT d[6] (3633:3633:3633) (3425:3425:3425))
        (PORT d[7] (3299:3299:3299) (3221:3221:3221))
        (PORT d[8] (3870:3870:3870) (3873:3873:3873))
        (PORT d[9] (3632:3632:3632) (3431:3431:3431))
        (PORT d[10] (3995:3995:3995) (4062:4062:4062))
        (PORT d[11] (3724:3724:3724) (3534:3534:3534))
        (PORT d[12] (3023:3023:3023) (2989:2989:2989))
        (PORT clk (2249:2249:2249) (2280:2280:2280))
        (PORT stall (2468:2468:2468) (2486:2486:2486))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5651:5651:5651) (5957:5957:5957))
        (PORT clk (2270:2270:2270) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2883:2883:2883) (2797:2797:2797))
        (PORT d[1] (3310:3310:3310) (3388:3388:3388))
        (PORT d[2] (3930:3930:3930) (3862:3862:3862))
        (PORT d[3] (3023:3023:3023) (2985:2985:2985))
        (PORT d[4] (3245:3245:3245) (3256:3256:3256))
        (PORT d[5] (4741:4741:4741) (4564:4564:4564))
        (PORT d[6] (1989:1989:1989) (1937:1937:1937))
        (PORT d[7] (2754:2754:2754) (2735:2735:2735))
        (PORT d[8] (4029:4029:4029) (3829:3829:3829))
        (PORT d[9] (9443:9443:9443) (8958:8958:8958))
        (PORT d[10] (2421:2421:2421) (2358:2358:2358))
        (PORT d[11] (1738:1738:1738) (1703:1703:1703))
        (PORT d[12] (2070:2070:2070) (2035:2035:2035))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1842:1842:1842) (1705:1705:1705))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3725:3725:3725) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1667:1667:1667) (1617:1617:1617))
        (PORT d[1] (6155:6155:6155) (5969:5969:5969))
        (PORT d[2] (2811:2811:2811) (2649:2649:2649))
        (PORT d[3] (2559:2559:2559) (2589:2589:2589))
        (PORT d[4] (1764:1764:1764) (1705:1705:1705))
        (PORT d[5] (3953:3953:3953) (3910:3910:3910))
        (PORT d[6] (2574:2574:2574) (2602:2602:2602))
        (PORT d[7] (3046:3046:3046) (3010:3010:3010))
        (PORT d[8] (2122:2122:2122) (2103:2103:2103))
        (PORT d[9] (1962:1962:1962) (1872:1872:1872))
        (PORT d[10] (2797:2797:2797) (2795:2795:2795))
        (PORT d[11] (2166:2166:2166) (2031:2031:2031))
        (PORT d[12] (1994:1994:1994) (1915:1915:1915))
        (PORT clk (2269:2269:2269) (2298:2298:2298))
        (PORT stall (3475:3475:3475) (3519:3519:3519))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1421:1421:1421))
        (PORT datab (2773:2773:2773) (2733:2733:2733))
        (PORT datac (1351:1351:1351) (1353:1353:1353))
        (PORT datad (1212:1212:1212) (1123:1123:1123))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (960:960:960) (909:909:909))
        (PORT datad (1184:1184:1184) (1111:1111:1111))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6656:6656:6656) (6982:6982:6982))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8976:8976:8976) (8450:8450:8450))
        (PORT d[1] (5877:5877:5877) (5991:5991:5991))
        (PORT d[2] (3781:3781:3781) (3765:3765:3765))
        (PORT d[3] (5445:5445:5445) (5432:5432:5432))
        (PORT d[4] (3595:3595:3595) (3647:3647:3647))
        (PORT d[5] (7323:7323:7323) (7143:7143:7143))
        (PORT d[6] (6789:6789:6789) (6671:6671:6671))
        (PORT d[7] (3379:3379:3379) (3440:3440:3440))
        (PORT d[8] (8223:8223:8223) (8099:8099:8099))
        (PORT d[9] (11665:11665:11665) (10897:10897:10897))
        (PORT d[10] (7149:7149:7149) (7024:7024:7024))
        (PORT d[11] (5270:5270:5270) (5275:5275:5275))
        (PORT d[12] (7154:7154:7154) (7058:7058:7058))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2730:2730:2730) (2684:2684:2684))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4228:4228:4228) (4223:4223:4223))
        (PORT d[1] (5830:5830:5830) (5676:5676:5676))
        (PORT d[2] (8703:8703:8703) (8159:8159:8159))
        (PORT d[3] (2524:2524:2524) (2543:2543:2543))
        (PORT d[4] (3217:3217:3217) (3143:3143:3143))
        (PORT d[5] (3496:3496:3496) (3437:3437:3437))
        (PORT d[6] (5744:5744:5744) (5578:5578:5578))
        (PORT d[7] (3584:3584:3584) (3612:3612:3612))
        (PORT d[8] (3000:3000:3000) (3067:3067:3067))
        (PORT d[9] (3464:3464:3464) (3454:3454:3454))
        (PORT d[10] (4951:4951:4951) (4994:4994:4994))
        (PORT d[11] (3376:3376:3376) (3326:3326:3326))
        (PORT d[12] (3212:3212:3212) (3226:3226:3226))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (PORT stall (3055:3055:3055) (3103:3103:3103))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a387.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1016:1016:1016) (967:967:967))
        (PORT datab (3279:3279:3279) (3098:3098:3098))
        (PORT datac (1338:1338:1338) (1336:1336:1336))
        (PORT datad (1344:1344:1344) (1337:1337:1337))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1141:1141:1141) (1148:1148:1148))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (650:650:650) (621:621:621))
        (PORT datad (1174:1174:1174) (1071:1071:1071))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (757:757:757))
        (PORT datab (1113:1113:1113) (1118:1118:1118))
        (PORT datad (369:369:369) (351:351:351))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[42\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (5476:5476:5476) (5777:5777:5777))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[42\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (603:603:603) (672:672:672))
        (PORT clrn (4581:4581:4581) (4332:4332:4332))
        (PORT sload (836:836:836) (907:907:907))
        (PORT ena (1303:1303:1303) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector45\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (280:280:280) (345:345:345))
        (PORT datab (962:962:962) (915:915:915))
        (PORT datad (902:902:902) (864:864:864))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4384:4384:4384) (4562:4562:4562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1011:1011:1011) (988:988:988))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datac (1232:1232:1232) (1190:1190:1190))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (712:712:712) (797:797:797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~1feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4753:4753:4753) (5020:5020:5020))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5687:5687:5687) (6009:6009:6009))
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6226:6226:6226) (6010:6010:6010))
        (PORT d[1] (7205:7205:7205) (7273:7273:7273))
        (PORT d[2] (2826:2826:2826) (2847:2847:2847))
        (PORT d[3] (6362:6362:6362) (6295:6295:6295))
        (PORT d[4] (4851:4851:4851) (4850:4850:4850))
        (PORT d[5] (8628:8628:8628) (8411:8411:8411))
        (PORT d[6] (7167:7167:7167) (7085:7085:7085))
        (PORT d[7] (4325:4325:4325) (4342:4342:4342))
        (PORT d[8] (4109:4109:4109) (4079:4079:4079))
        (PORT d[9] (8853:8853:8853) (8700:8700:8700))
        (PORT d[10] (5407:5407:5407) (5448:5448:5448))
        (PORT d[11] (5969:5969:5969) (5975:5975:5975))
        (PORT d[12] (7713:7713:7713) (7600:7600:7600))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2579:2579:2579) (2485:2485:2485))
        (PORT clk (2277:2277:2277) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3735:3735:3735) (3765:3765:3765))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2361:2361:2361) (2314:2314:2314))
        (PORT d[1] (4482:4482:4482) (4376:4376:4376))
        (PORT d[2] (5886:5886:5886) (5835:5835:5835))
        (PORT d[3] (1843:1843:1843) (1841:1841:1841))
        (PORT d[4] (2820:2820:2820) (2691:2691:2691))
        (PORT d[5] (3849:3849:3849) (3749:3749:3749))
        (PORT d[6] (6266:6266:6266) (6285:6285:6285))
        (PORT d[7] (4287:4287:4287) (4323:4323:4323))
        (PORT d[8] (3359:3359:3359) (3450:3450:3450))
        (PORT d[9] (2744:2744:2744) (2697:2697:2697))
        (PORT d[10] (4414:4414:4414) (4507:4507:4507))
        (PORT d[11] (3365:3365:3365) (3334:3334:3334))
        (PORT d[12] (3487:3487:3487) (3485:3485:3485))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
        (PORT stall (2197:2197:2197) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4682:4682:4682) (4899:4899:4899))
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7121:7121:7121) (6751:6751:6751))
        (PORT d[1] (4839:4839:4839) (4878:4878:4878))
        (PORT d[2] (3820:3820:3820) (3836:3836:3836))
        (PORT d[3] (3437:3437:3437) (3460:3460:3460))
        (PORT d[4] (4093:4093:4093) (4099:4099:4099))
        (PORT d[5] (6576:6576:6576) (6368:6368:6368))
        (PORT d[6] (5593:5593:5593) (5392:5392:5392))
        (PORT d[7] (4472:4472:4472) (4565:4565:4565))
        (PORT d[8] (6078:6078:6078) (5764:5764:5764))
        (PORT d[9] (4952:4952:4952) (4701:4701:4701))
        (PORT d[10] (4960:4960:4960) (4858:4858:4858))
        (PORT d[11] (2835:2835:2835) (2877:2877:2877))
        (PORT d[12] (5511:5511:5511) (5451:5451:5451))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2999:2999:2999) (2891:2891:2891))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2825:2825:2825) (2835:2835:2835))
        (PORT d[1] (4870:4870:4870) (4768:4768:4768))
        (PORT d[2] (5618:5618:5618) (5385:5385:5385))
        (PORT d[3] (5117:5117:5117) (5209:5209:5209))
        (PORT d[4] (5340:5340:5340) (5089:5089:5089))
        (PORT d[5] (4614:4614:4614) (4534:4534:4534))
        (PORT d[6] (3288:3288:3288) (3335:3335:3335))
        (PORT d[7] (2781:2781:2781) (2765:2765:2765))
        (PORT d[8] (3270:3270:3270) (3279:3279:3279))
        (PORT d[9] (3574:3574:3574) (3511:3511:3511))
        (PORT d[10] (2148:2148:2148) (2184:2184:2184))
        (PORT d[11] (6281:6281:6281) (5902:5902:5902))
        (PORT d[12] (3459:3459:3459) (3446:3446:3446))
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (PORT stall (3720:3720:3720) (3687:3687:3687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2588:2588:2588) (2493:2493:2493))
        (PORT datab (1400:1400:1400) (1400:1400:1400))
        (PORT datac (3088:3088:3088) (3004:3004:3004))
        (PORT datad (1696:1696:1696) (1677:1677:1677))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5542:5542:5542) (5828:5828:5828))
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6421:6421:6421) (6139:6139:6139))
        (PORT d[1] (3316:3316:3316) (3379:3379:3379))
        (PORT d[2] (3107:3107:3107) (3142:3142:3142))
        (PORT d[3] (2730:2730:2730) (2739:2739:2739))
        (PORT d[4] (2560:2560:2560) (2601:2601:2601))
        (PORT d[5] (3156:3156:3156) (3044:3044:3044))
        (PORT d[6] (6095:6095:6095) (5821:5821:5821))
        (PORT d[7] (4756:4756:4756) (4808:4808:4808))
        (PORT d[8] (7547:7547:7547) (7416:7416:7416))
        (PORT d[9] (9085:9085:9085) (8531:8531:8531))
        (PORT d[10] (5803:5803:5803) (5614:5614:5614))
        (PORT d[11] (4236:4236:4236) (4247:4247:4247))
        (PORT d[12] (7132:7132:7132) (7020:7020:7020))
        (PORT clk (2227:2227:2227) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2239:2239:2239) (2112:2112:2112))
        (PORT clk (2227:2227:2227) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4081:4081:4081) (4027:4027:4027))
        (PORT d[1] (3695:3695:3695) (3507:3507:3507))
        (PORT d[2] (3730:3730:3730) (3527:3527:3527))
        (PORT d[3] (2038:2038:2038) (2016:2016:2016))
        (PORT d[4] (5181:5181:5181) (5084:5084:5084))
        (PORT d[5] (2997:2997:2997) (2950:2950:2950))
        (PORT d[6] (4137:4137:4137) (4244:4244:4244))
        (PORT d[7] (2212:2212:2212) (2120:2120:2120))
        (PORT d[8] (3439:3439:3439) (3386:3386:3386))
        (PORT d[9] (3038:3038:3038) (2865:2865:2865))
        (PORT d[10] (3328:3328:3328) (3403:3403:3403))
        (PORT d[11] (3403:3403:3403) (3225:3225:3225))
        (PORT d[12] (3238:3238:3238) (3265:3265:3265))
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (PORT stall (2388:2388:2388) (2437:2437:2437))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5312:5312:5312) (5623:5623:5623))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9834:9834:9834) (9264:9264:9264))
        (PORT d[1] (6549:6549:6549) (6647:6647:6647))
        (PORT d[2] (3442:3442:3442) (3441:3441:3441))
        (PORT d[3] (5468:5468:5468) (5469:5469:5469))
        (PORT d[4] (4240:4240:4240) (4280:4280:4280))
        (PORT d[5] (7970:7970:7970) (7769:7769:7769))
        (PORT d[6] (7460:7460:7460) (7322:7322:7322))
        (PORT d[7] (3672:3672:3672) (3713:3713:3713))
        (PORT d[8] (8894:8894:8894) (8747:8747:8747))
        (PORT d[9] (6468:6468:6468) (6468:6468:6468))
        (PORT d[10] (6436:6436:6436) (6457:6457:6457))
        (PORT d[11] (6164:6164:6164) (6117:6117:6117))
        (PORT d[12] (7838:7838:7838) (7720:7720:7720))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2470:2470:2470) (2443:2443:2443))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4910:4910:4910) (4871:4871:4871))
        (PORT d[1] (6454:6454:6454) (6280:6280:6280))
        (PORT d[2] (9332:9332:9332) (8764:8764:8764))
        (PORT d[3] (3206:3206:3206) (3213:3213:3213))
        (PORT d[4] (3558:3558:3558) (3475:3475:3475))
        (PORT d[5] (4145:4145:4145) (4056:4056:4056))
        (PORT d[6] (5682:5682:5682) (5748:5748:5748))
        (PORT d[7] (3566:3566:3566) (3614:3614:3614))
        (PORT d[8] (2987:2987:2987) (3057:3057:3057))
        (PORT d[9] (3438:3438:3438) (3417:3417:3417))
        (PORT d[10] (3727:3727:3727) (3832:3832:3832))
        (PORT d[11] (3054:3054:3054) (2982:2982:2982))
        (PORT d[12] (3124:3124:3124) (3128:3128:3128))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT stall (3053:3053:3053) (3101:3101:3101))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1654:1654:1654) (1646:1646:1646))
        (PORT datab (1773:1773:1773) (1646:1646:1646))
        (PORT datac (2166:2166:2166) (2095:2095:2095))
        (PORT datad (1357:1357:1357) (1351:1351:1351))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4697:4697:4697) (4928:4928:4928))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3185:3185:3185) (3089:3089:3089))
        (PORT d[1] (3646:3646:3646) (3705:3705:3705))
        (PORT d[2] (3926:3926:3926) (3870:3870:3870))
        (PORT d[3] (2339:2339:2339) (2310:2310:2310))
        (PORT d[4] (3219:3219:3219) (3243:3243:3243))
        (PORT d[5] (2061:2061:2061) (2015:2015:2015))
        (PORT d[6] (1968:1968:1968) (1920:1920:1920))
        (PORT d[7] (1981:1981:1981) (1941:1941:1941))
        (PORT d[8] (2095:2095:2095) (2048:2048:2048))
        (PORT d[9] (1927:1927:1927) (1874:1874:1874))
        (PORT d[10] (1754:1754:1754) (1729:1729:1729))
        (PORT d[11] (1756:1756:1756) (1719:1719:1719))
        (PORT d[12] (1804:1804:1804) (1785:1785:1785))
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1822:1822:1822) (1688:1688:1688))
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3730:3730:3730) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1714:1714:1714) (1665:1665:1665))
        (PORT d[1] (1429:1429:1429) (1386:1386:1386))
        (PORT d[2] (3079:3079:3079) (2910:2910:2910))
        (PORT d[3] (2893:2893:2893) (2905:2905:2905))
        (PORT d[4] (1416:1416:1416) (1367:1367:1367))
        (PORT d[5] (3925:3925:3925) (3850:3850:3850))
        (PORT d[6] (1456:1456:1456) (1427:1427:1427))
        (PORT d[7] (3341:3341:3341) (3289:3289:3289))
        (PORT d[8] (2474:2474:2474) (2437:2437:2437))
        (PORT d[9] (1629:1629:1629) (1562:1562:1562))
        (PORT d[10] (2792:2792:2792) (2793:2793:2793))
        (PORT d[11] (3063:3063:3063) (2904:2904:2904))
        (PORT d[12] (1618:1618:1618) (1547:1547:1547))
        (PORT clk (2274:2274:2274) (2302:2302:2302))
        (PORT stall (1858:1858:1858) (1976:1976:1976))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5124:5124:5124) (5389:5389:5389))
        (PORT clk (2248:2248:2248) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7934:7934:7934) (7577:7577:7577))
        (PORT d[1] (2577:2577:2577) (2658:2658:2658))
        (PORT d[2] (3896:3896:3896) (3907:3907:3907))
        (PORT d[3] (5742:5742:5742) (5709:5709:5709))
        (PORT d[4] (3563:3563:3563) (3610:3610:3610))
        (PORT d[5] (7329:7329:7329) (7137:7137:7137))
        (PORT d[6] (7504:7504:7504) (7411:7411:7411))
        (PORT d[7] (2589:2589:2589) (2627:2627:2627))
        (PORT d[8] (10437:10437:10437) (10224:10224:10224))
        (PORT d[9] (10895:10895:10895) (10268:10268:10268))
        (PORT d[10] (7131:7131:7131) (6975:6975:6975))
        (PORT d[11] (2586:2586:2586) (2610:2610:2610))
        (PORT d[12] (8213:8213:8213) (8079:8079:8079))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2347:2347:2347) (2257:2257:2257))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3733:3733:3733))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (2053:2053:2053))
        (PORT d[1] (4418:4418:4418) (4250:4250:4250))
        (PORT d[2] (7844:7844:7844) (7501:7501:7501))
        (PORT d[3] (3079:3079:3079) (3043:3043:3043))
        (PORT d[4] (2809:2809:2809) (2688:2688:2688))
        (PORT d[5] (3923:3923:3923) (3850:3850:3850))
        (PORT d[6] (3833:3833:3833) (3964:3964:3964))
        (PORT d[7] (3188:3188:3188) (3217:3217:3217))
        (PORT d[8] (2607:2607:2607) (2654:2654:2654))
        (PORT d[9] (3707:3707:3707) (3668:3668:3668))
        (PORT d[10] (4321:4321:4321) (4410:4410:4410))
        (PORT d[11] (2670:2670:2670) (2588:2588:2588))
        (PORT d[12] (3977:3977:3977) (3993:3993:3993))
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (PORT stall (2455:2455:2455) (2473:2473:2473))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (940:940:940) (870:870:870))
        (PORT datab (1897:1897:1897) (1819:1819:1819))
        (PORT datac (1365:1365:1365) (1368:1368:1368))
        (PORT datad (1691:1691:1691) (1670:1670:1670))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (5256:5256:5256))
        (PORT clk (2211:2211:2211) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9019:9019:9019) (8392:8392:8392))
        (PORT d[1] (4423:4423:4423) (4529:4529:4529))
        (PORT d[2] (3856:3856:3856) (3890:3890:3890))
        (PORT d[3] (5038:5038:5038) (5033:5033:5033))
        (PORT d[4] (3818:3818:3818) (3883:3883:3883))
        (PORT d[5] (6626:6626:6626) (6453:6453:6453))
        (PORT d[6] (6760:6760:6760) (6501:6501:6501))
        (PORT d[7] (5072:5072:5072) (5149:5149:5149))
        (PORT d[8] (8425:8425:8425) (8279:8279:8279))
        (PORT d[9] (7631:7631:7631) (7130:7130:7130))
        (PORT d[10] (4757:4757:4757) (4876:4876:4876))
        (PORT d[11] (3501:3501:3501) (3536:3536:3536))
        (PORT d[12] (6427:6427:6427) (6338:6338:6338))
        (PORT clk (2208:2208:2208) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2753:2753:2753) (2729:2729:2729))
        (PORT clk (2208:2208:2208) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3698:3698:3698))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3288:3288:3288) (3310:3310:3310))
        (PORT d[1] (5783:5783:5783) (5645:5645:5645))
        (PORT d[2] (7015:7015:7015) (6774:6774:6774))
        (PORT d[3] (3651:3651:3651) (3709:3709:3709))
        (PORT d[4] (7508:7508:7508) (7208:7208:7208))
        (PORT d[5] (6550:6550:6550) (6342:6342:6342))
        (PORT d[6] (3072:3072:3072) (3061:3061:3061))
        (PORT d[7] (2817:2817:2817) (2822:2822:2822))
        (PORT d[8] (2590:2590:2590) (2622:2622:2622))
        (PORT d[9] (6163:6163:6163) (5894:5894:5894))
        (PORT d[10] (2996:2996:2996) (3069:3069:3069))
        (PORT d[11] (7200:7200:7200) (6814:6814:6814))
        (PORT d[12] (4738:4738:4738) (4707:4707:4707))
        (PORT clk (2210:2210:2210) (2241:2241:2241))
        (PORT stall (3844:3844:3844) (3781:3781:3781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5326:5326:5326) (5546:5546:5546))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6015:6015:6015) (5888:5888:5888))
        (PORT d[1] (5546:5546:5546) (5690:5690:5690))
        (PORT d[2] (5628:5628:5628) (5692:5692:5692))
        (PORT d[3] (4602:4602:4602) (4665:4665:4665))
        (PORT d[4] (3589:3589:3589) (3615:3615:3615))
        (PORT d[5] (9236:9236:9236) (9045:9045:9045))
        (PORT d[6] (10873:10873:10873) (10842:10842:10842))
        (PORT d[7] (4756:4756:4756) (4882:4882:4882))
        (PORT d[8] (5991:5991:5991) (5774:5774:5774))
        (PORT d[9] (7030:7030:7030) (6817:6817:6817))
        (PORT d[10] (3619:3619:3619) (3671:3671:3671))
        (PORT d[11] (5024:5024:5024) (5119:5119:5119))
        (PORT d[12] (5400:5400:5400) (5311:5311:5311))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3076:3076:3076) (3039:3039:3039))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3664:3664:3664) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (3974:3974:3974))
        (PORT d[1] (6499:6499:6499) (6344:6344:6344))
        (PORT d[2] (4139:4139:4139) (4099:4099:4099))
        (PORT d[3] (5386:5386:5386) (5460:5460:5460))
        (PORT d[4] (5157:5157:5157) (5171:5171:5171))
        (PORT d[5] (5859:5859:5859) (5750:5750:5750))
        (PORT d[6] (2850:2850:2850) (2862:2862:2862))
        (PORT d[7] (3936:3936:3936) (4000:4000:4000))
        (PORT d[8] (4322:4322:4322) (4385:4385:4385))
        (PORT d[9] (5694:5694:5694) (5656:5656:5656))
        (PORT d[10] (2477:2477:2477) (2483:2483:2483))
        (PORT d[11] (5537:5537:5537) (5302:5302:5302))
        (PORT d[12] (5199:5199:5199) (5243:5243:5243))
        (PORT clk (2208:2208:2208) (2235:2235:2235))
        (PORT stall (2948:2948:2948) (2956:2956:2956))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2069:2069:2069) (2043:2043:2043))
        (PORT datab (1742:1742:1742) (1712:1712:1712))
        (PORT datac (1363:1363:1363) (1366:1366:1366))
        (PORT datad (2689:2689:2689) (2649:2649:2649))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1379:1379:1379) (1359:1359:1359))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1354:1354:1354) (1328:1328:1328))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5528:5528:5528) (5785:5785:5785))
        (PORT clk (2259:2259:2259) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2592:2592:2592) (2519:2519:2519))
        (PORT d[1] (2978:2978:2978) (3063:3063:3063))
        (PORT d[2] (3615:3615:3615) (3563:3563:3563))
        (PORT d[3] (2645:2645:2645) (2625:2625:2625))
        (PORT d[4] (2912:2912:2912) (2931:2931:2931))
        (PORT d[5] (2046:2046:2046) (1999:1999:1999))
        (PORT d[6] (4352:4352:4352) (4181:4181:4181))
        (PORT d[7] (2409:2409:2409) (2395:2395:2395))
        (PORT d[8] (3672:3672:3672) (3486:3486:3486))
        (PORT d[9] (9151:9151:9151) (8666:8666:8666))
        (PORT d[10] (2126:2126:2126) (2094:2094:2094))
        (PORT d[11] (2104:2104:2104) (2090:2090:2090))
        (PORT d[12] (2082:2082:2082) (2030:2030:2030))
        (PORT clk (2256:2256:2256) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (1745:1745:1745))
        (PORT clk (2256:2256:2256) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1703:1703:1703))
        (PORT d[1] (5823:5823:5823) (5653:5653:5653))
        (PORT d[2] (2520:2520:2520) (2369:2369:2369))
        (PORT d[3] (2796:2796:2796) (2787:2787:2787))
        (PORT d[4] (2082:2082:2082) (2019:2019:2019))
        (PORT d[5] (3618:3618:3618) (3578:3578:3578))
        (PORT d[6] (3036:3036:3036) (2856:2856:2856))
        (PORT d[7] (2736:2736:2736) (2710:2710:2710))
        (PORT d[8] (2718:2718:2718) (2649:2649:2649))
        (PORT d[9] (2765:2765:2765) (2597:2597:2597))
        (PORT d[10] (2781:2781:2781) (2778:2778:2778))
        (PORT d[11] (2725:2725:2725) (2573:2573:2573))
        (PORT d[12] (3812:3812:3812) (3815:3815:3815))
        (PORT clk (2258:2258:2258) (2289:2289:2289))
        (PORT stall (3166:3166:3166) (3196:3196:3196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5026:5026:5026) (5223:5223:5223))
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6861:6861:6861) (6506:6506:6506))
        (PORT d[1] (5180:5180:5180) (5203:5203:5203))
        (PORT d[2] (3495:3495:3495) (3530:3530:3530))
        (PORT d[3] (3445:3445:3445) (3468:3468:3468))
        (PORT d[4] (4052:4052:4052) (4059:4059:4059))
        (PORT d[5] (5972:5972:5972) (5790:5790:5790))
        (PORT d[6] (5881:5881:5881) (5671:5671:5671))
        (PORT d[7] (4473:4473:4473) (4566:4566:4566))
        (PORT d[8] (6385:6385:6385) (6054:6054:6054))
        (PORT d[9] (4945:4945:4945) (4693:4693:4693))
        (PORT d[10] (4986:4986:4986) (4883:4883:4883))
        (PORT d[11] (3174:3174:3174) (3205:3205:3205))
        (PORT d[12] (5870:5870:5870) (5806:5806:5806))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2561:2561:2561))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3671:3671:3671) (3700:3700:3700))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2578:2578:2578) (2600:2600:2600))
        (PORT d[1] (4811:4811:4811) (4694:4694:4694))
        (PORT d[2] (5334:5334:5334) (5119:5119:5119))
        (PORT d[3] (5465:5465:5465) (5549:5549:5549))
        (PORT d[4] (5366:5366:5366) (5116:5116:5116))
        (PORT d[5] (4622:4622:4622) (4542:4542:4542))
        (PORT d[6] (3008:3008:3008) (3072:3072:3072))
        (PORT d[7] (2512:2512:2512) (2510:2510:2510))
        (PORT d[8] (3264:3264:3264) (3273:3273:3273))
        (PORT d[9] (3248:3248:3248) (3178:3178:3178))
        (PORT d[10] (2432:2432:2432) (2431:2431:2431))
        (PORT d[11] (5962:5962:5962) (5605:5605:5605))
        (PORT d[12] (3417:3417:3417) (3412:3412:3412))
        (PORT clk (2215:2215:2215) (2243:2243:2243))
        (PORT stall (3737:3737:3737) (3707:3707:3707))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2243:2243:2243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1566:1566:1566) (1475:1475:1475))
        (PORT datab (1741:1741:1741) (1710:1710:1710))
        (PORT datac (1364:1364:1364) (1367:1367:1367))
        (PORT datad (1707:1707:1707) (1672:1672:1672))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5502:5502:5502) (5777:5777:5777))
        (PORT clk (2223:2223:2223) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7249:7249:7249) (6908:6908:6908))
        (PORT d[1] (5793:5793:5793) (5852:5852:5852))
        (PORT d[2] (3203:3203:3203) (3216:3216:3216))
        (PORT d[3] (5095:5095:5095) (5080:5080:5080))
        (PORT d[4] (3204:3204:3204) (3245:3245:3245))
        (PORT d[5] (6662:6662:6662) (6489:6489:6489))
        (PORT d[6] (6984:6984:6984) (6804:6804:6804))
        (PORT d[7] (2913:2913:2913) (2942:2942:2942))
        (PORT d[8] (9740:9740:9740) (9540:9540:9540))
        (PORT d[9] (10164:10164:10164) (9554:9554:9554))
        (PORT d[10] (6483:6483:6483) (6352:6352:6352))
        (PORT d[11] (5468:5468:5468) (5404:5404:5404))
        (PORT d[12] (7243:7243:7243) (7140:7140:7140))
        (PORT clk (2220:2220:2220) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2626:2626:2626))
        (PORT clk (2220:2220:2220) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3678:3678:3678) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4376:4376:4376) (4313:4313:4313))
        (PORT d[1] (5485:5485:5485) (5326:5326:5326))
        (PORT d[2] (7125:7125:7125) (6786:6786:6786))
        (PORT d[3] (3997:3997:3997) (4034:4034:4034))
        (PORT d[4] (4001:4001:4001) (3944:3944:3944))
        (PORT d[5] (4324:4324:4324) (4290:4290:4290))
        (PORT d[6] (6329:6329:6329) (6086:6086:6086))
        (PORT d[7] (2899:2899:2899) (2939:2939:2939))
        (PORT d[8] (2898:2898:2898) (2895:2895:2895))
        (PORT d[9] (3143:3143:3143) (3145:3145:3145))
        (PORT d[10] (5104:5104:5104) (5143:5143:5143))
        (PORT d[11] (2947:2947:2947) (2869:2869:2869))
        (PORT d[12] (3239:3239:3239) (3270:3270:3270))
        (PORT clk (2222:2222:2222) (2255:2255:2255))
        (PORT stall (2117:2117:2117) (2155:2155:2155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5096:5096:5096) (5351:5351:5351))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4375:4375:4375) (4214:4214:4214))
        (PORT d[1] (3512:3512:3512) (3637:3637:3637))
        (PORT d[2] (4101:4101:4101) (4120:4120:4120))
        (PORT d[3] (3785:3785:3785) (3849:3849:3849))
        (PORT d[4] (3202:3202:3202) (3266:3266:3266))
        (PORT d[5] (3552:3552:3552) (3450:3450:3450))
        (PORT d[6] (4681:4681:4681) (4505:4505:4505))
        (PORT d[7] (3074:3074:3074) (3171:3171:3171))
        (PORT d[8] (5749:5749:5749) (5468:5468:5468))
        (PORT d[9] (7148:7148:7148) (6726:6726:6726))
        (PORT d[10] (4481:4481:4481) (4327:4327:4327))
        (PORT d[11] (2555:2555:2555) (2577:2577:2577))
        (PORT d[12] (4257:4257:4257) (4197:4197:4197))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2001:2001:2001) (1941:1941:1941))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (2016:2016:2016))
        (PORT d[1] (4650:4650:4650) (4489:4489:4489))
        (PORT d[2] (4299:4299:4299) (4069:4069:4069))
        (PORT d[3] (2612:2612:2612) (2668:2668:2668))
        (PORT d[4] (4011:4011:4011) (3876:3876:3876))
        (PORT d[5] (4448:4448:4448) (4469:4469:4469))
        (PORT d[6] (3069:3069:3069) (3150:3150:3150))
        (PORT d[7] (3247:3247:3247) (3135:3135:3135))
        (PORT d[8] (2420:2420:2420) (2381:2381:2381))
        (PORT d[9] (4576:4576:4576) (4331:4331:4331))
        (PORT d[10] (3185:3185:3185) (3196:3196:3196))
        (PORT d[11] (4784:4784:4784) (4507:4507:4507))
        (PORT d[12] (3938:3938:3938) (3889:3889:3889))
        (PORT clk (2263:2263:2263) (2290:2290:2290))
        (PORT stall (3731:3731:3731) (3765:3765:3765))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2051:2051:2051))
        (PORT datab (1745:1745:1745) (1715:1715:1715))
        (PORT datac (1362:1362:1362) (1365:1365:1365))
        (PORT datad (2524:2524:2524) (2412:2412:2412))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1388:1388:1388) (1343:1343:1343))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1380:1380:1380) (1359:1359:1359))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (886:886:886) (843:843:843))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5274:5274:5274) (5570:5570:5570))
        (PORT clk (2227:2227:2227) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7567:7567:7567) (7214:7214:7214))
        (PORT d[1] (6105:6105:6105) (6156:6156:6156))
        (PORT d[2] (3190:3190:3190) (3227:3227:3227))
        (PORT d[3] (5100:5100:5100) (5092:5092:5092))
        (PORT d[4] (3215:3215:3215) (3260:3260:3260))
        (PORT d[5] (6663:6663:6663) (6490:6490:6490))
        (PORT d[6] (6979:6979:6979) (6796:6796:6796))
        (PORT d[7] (2959:2959:2959) (2987:2987:2987))
        (PORT d[8] (10054:10054:10054) (9834:9834:9834))
        (PORT d[9] (10217:10217:10217) (9611:9611:9611))
        (PORT d[10] (7002:7002:7002) (6827:6827:6827))
        (PORT d[11] (5798:5798:5798) (5719:5719:5719))
        (PORT d[12] (7190:7190:7190) (7081:7081:7081))
        (PORT clk (2224:2224:2224) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2483:2483:2483))
        (PORT clk (2224:2224:2224) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3682:3682:3682) (3716:3716:3716))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4407:4407:4407) (4344:4344:4344))
        (PORT d[1] (3767:3767:3767) (3625:3625:3625))
        (PORT d[2] (7129:7129:7129) (6795:6795:6795))
        (PORT d[3] (2169:2169:2169) (2177:2177:2177))
        (PORT d[4] (3976:3976:3976) (3919:3919:3919))
        (PORT d[5] (4363:4363:4363) (4327:4327:4327))
        (PORT d[6] (6341:6341:6341) (6097:6097:6097))
        (PORT d[7] (2900:2900:2900) (2939:2939:2939))
        (PORT d[8] (2893:2893:2893) (2896:2896:2896))
        (PORT d[9] (3135:3135:3135) (3137:3137:3137))
        (PORT d[10] (5136:5136:5136) (5176:5176:5176))
        (PORT d[11] (2939:2939:2939) (2860:2860:2860))
        (PORT d[12] (3255:3255:3255) (3286:3286:3286))
        (PORT clk (2226:2226:2226) (2259:2259:2259))
        (PORT stall (3073:3073:3073) (3126:3126:3126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5485:5485:5485) (5756:5756:5756))
        (PORT clk (2247:2247:2247) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5499:5499:5499) (5199:5199:5199))
        (PORT d[1] (4162:4162:4162) (4296:4296:4296))
        (PORT d[2] (3248:3248:3248) (3296:3296:3296))
        (PORT d[3] (4116:4116:4116) (4117:4117:4117))
        (PORT d[4] (3884:3884:3884) (3937:3937:3937))
        (PORT d[5] (5974:5974:5974) (5649:5649:5649))
        (PORT d[6] (7087:7087:7087) (6851:6851:6851))
        (PORT d[7] (3025:3025:3025) (3109:3109:3109))
        (PORT d[8] (8034:8034:8034) (7877:7877:7877))
        (PORT d[9] (8010:8010:8010) (7477:7477:7477))
        (PORT d[10] (4883:4883:4883) (4660:4660:4660))
        (PORT d[11] (3773:3773:3773) (3748:3748:3748))
        (PORT d[12] (5279:5279:5279) (5226:5226:5226))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2921:2921:2921) (2833:2833:2833))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2791:2791:2791) (2781:2781:2781))
        (PORT d[1] (4178:4178:4178) (4064:4064:4064))
        (PORT d[2] (5048:5048:5048) (4763:4763:4763))
        (PORT d[3] (3332:3332:3332) (3387:3387:3387))
        (PORT d[4] (3886:3886:3886) (3815:3815:3815))
        (PORT d[5] (5939:5939:5939) (5615:5615:5615))
        (PORT d[6] (4414:4414:4414) (4233:4233:4233))
        (PORT d[7] (3135:3135:3135) (3139:3139:3139))
        (PORT d[8] (2667:2667:2667) (2705:2705:2705))
        (PORT d[9] (4497:4497:4497) (4325:4325:4325))
        (PORT d[10] (3336:3336:3336) (3424:3424:3424))
        (PORT d[11] (4693:4693:4693) (4639:4639:4639))
        (PORT d[12] (3632:3632:3632) (3607:3607:3607))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (PORT stall (2787:2787:2787) (2830:2830:2830))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1377:1377:1377))
        (PORT datab (2052:2052:2052) (1998:1998:1998))
        (PORT datac (2931:2931:2931) (2855:2855:2855))
        (PORT datad (2013:2013:2013) (1978:1978:1978))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4833:4833:4833) (5087:5087:5087))
        (PORT clk (2283:2283:2283) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1754:1754:1754) (1728:1728:1728))
        (PORT d[1] (3427:3427:3427) (3542:3542:3542))
        (PORT d[2] (1398:1398:1398) (1387:1387:1387))
        (PORT d[3] (1674:1674:1674) (1632:1632:1632))
        (PORT d[4] (1538:1538:1538) (1530:1530:1530))
        (PORT d[5] (2938:2938:2938) (2841:2841:2841))
        (PORT d[6] (1961:1961:1961) (1915:1915:1915))
        (PORT d[7] (2024:2024:2024) (1977:1977:1977))
        (PORT d[8] (2809:2809:2809) (2675:2675:2675))
        (PORT d[9] (2970:2970:2970) (2871:2871:2871))
        (PORT d[10] (3894:3894:3894) (3881:3881:3881))
        (PORT d[11] (1738:1738:1738) (1687:1687:1687))
        (PORT d[12] (3563:3563:3563) (3444:3444:3444))
        (PORT clk (2280:2280:2280) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2003:2003:2003))
        (PORT clk (2280:2280:2280) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3738:3738:3738) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2284:2284:2284) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (3813:3813:3813))
        (PORT d[1] (4624:4624:4624) (4433:4433:4433))
        (PORT d[2] (3204:3204:3204) (3069:3069:3069))
        (PORT d[3] (1665:1665:1665) (1596:1596:1596))
        (PORT d[4] (4654:4654:4654) (4572:4572:4572))
        (PORT d[5] (2865:2865:2865) (2718:2718:2718))
        (PORT d[6] (1450:1450:1450) (1414:1414:1414))
        (PORT d[7] (1421:1421:1421) (1384:1384:1384))
        (PORT d[8] (2377:2377:2377) (2293:2293:2293))
        (PORT d[9] (3259:3259:3259) (3206:3206:3206))
        (PORT d[10] (2572:2572:2572) (2596:2596:2596))
        (PORT d[11] (1389:1389:1389) (1339:1339:1339))
        (PORT d[12] (1380:1380:1380) (1337:1337:1337))
        (PORT clk (2282:2282:2282) (2309:2309:2309))
        (PORT stall (1970:1970:1970) (2066:2066:2066))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4723:4723:4723) (4947:4947:4947))
        (PORT clk (2253:2253:2253) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10605:10605:10605) (9916:9916:9916))
        (PORT d[1] (4499:4499:4499) (4638:4638:4638))
        (PORT d[2] (4862:4862:4862) (4873:4873:4873))
        (PORT d[3] (6393:6393:6393) (6352:6352:6352))
        (PORT d[4] (4536:4536:4536) (4591:4591:4591))
        (PORT d[5] (7018:7018:7018) (6872:6872:6872))
        (PORT d[6] (8031:8031:8031) (7729:7729:7729))
        (PORT d[7] (6398:6398:6398) (6435:6435:6435))
        (PORT d[8] (9786:9786:9786) (9603:9603:9603))
        (PORT d[9] (9505:9505:9505) (8920:8920:8920))
        (PORT d[10] (4157:4157:4157) (4279:4279:4279))
        (PORT d[11] (4788:4788:4788) (4780:4780:4780))
        (PORT d[12] (7409:7409:7409) (7290:7290:7290))
        (PORT clk (2250:2250:2250) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2592:2592:2592))
        (PORT clk (2250:2250:2250) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4275:4275:4275))
        (PORT d[1] (6755:6755:6755) (6597:6597:6597))
        (PORT d[2] (7975:7975:7975) (7711:7711:7711))
        (PORT d[3] (3581:3581:3581) (3599:3599:3599))
        (PORT d[4] (7147:7147:7147) (6842:6842:6842))
        (PORT d[5] (7835:7835:7835) (7589:7589:7589))
        (PORT d[6] (2953:2953:2953) (3018:3018:3018))
        (PORT d[7] (2852:2852:2852) (2892:2892:2892))
        (PORT d[8] (3511:3511:3511) (3510:3510:3510))
        (PORT d[9] (4325:4325:4325) (4264:4264:4264))
        (PORT d[10] (3311:3311:3311) (3383:3383:3383))
        (PORT d[11] (8163:8163:8163) (7733:7733:7733))
        (PORT d[12] (5071:5071:5071) (5039:5039:5039))
        (PORT clk (2252:2252:2252) (2285:2285:2285))
        (PORT stall (3921:3921:3921) (3925:3925:3925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1579:1579:1579) (1489:1489:1489))
        (PORT datab (2056:2056:2056) (2009:2009:2009))
        (PORT datac (3927:3927:3927) (3815:3815:3815))
        (PORT datad (1301:1301:1301) (1336:1336:1336))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (661:661:661))
        (PORT datab (1239:1239:1239) (1148:1148:1148))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4083:4083:4083) (4325:4325:4325))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (3672:3672:3672))
        (PORT d[1] (4080:4080:4080) (4190:4190:4190))
        (PORT d[2] (5049:5049:5049) (5011:5011:5011))
        (PORT d[3] (2687:2687:2687) (2701:2701:2701))
        (PORT d[4] (3953:3953:3953) (3999:3999:3999))
        (PORT d[5] (4833:4833:4833) (4638:4638:4638))
        (PORT d[6] (8353:8353:8353) (8376:8376:8376))
        (PORT d[7] (4307:4307:4307) (4395:4395:4395))
        (PORT d[8] (2780:2780:2780) (2789:2789:2789))
        (PORT d[9] (4447:4447:4447) (4268:4268:4268))
        (PORT d[10] (2633:2633:2633) (2697:2697:2697))
        (PORT d[11] (3640:3640:3640) (3707:3707:3707))
        (PORT d[12] (4138:4138:4138) (3996:3996:3996))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2572:2572:2572))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4085:4085:4085) (3896:3896:3896))
        (PORT d[1] (4763:4763:4763) (4641:4641:4641))
        (PORT d[2] (2774:2774:2774) (2755:2755:2755))
        (PORT d[3] (3840:3840:3840) (3846:3846:3846))
        (PORT d[4] (3988:3988:3988) (3954:3954:3954))
        (PORT d[5] (3247:3247:3247) (3057:3057:3057))
        (PORT d[6] (3255:3255:3255) (3280:3280:3280))
        (PORT d[7] (3988:3988:3988) (4070:4070:4070))
        (PORT d[8] (3830:3830:3830) (3701:3701:3701))
        (PORT d[9] (4355:4355:4355) (4337:4337:4337))
        (PORT d[10] (4475:4475:4475) (4220:4220:4220))
        (PORT d[11] (3730:3730:3730) (3533:3533:3533))
        (PORT d[12] (3942:3942:3942) (3974:3974:3974))
        (PORT clk (2255:2255:2255) (2281:2281:2281))
        (PORT stall (2824:2824:2824) (2847:2847:2847))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a272.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5178:5178:5178) (5454:5454:5454))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4704:4704:4704) (4524:4524:4524))
        (PORT d[1] (3441:3441:3441) (3573:3573:3573))
        (PORT d[2] (5142:5142:5142) (5137:5137:5137))
        (PORT d[3] (4480:4480:4480) (4524:4524:4524))
        (PORT d[4] (4204:4204:4204) (4236:4236:4236))
        (PORT d[5] (3473:3473:3473) (3351:3351:3351))
        (PORT d[6] (5263:5263:5263) (5078:5078:5078))
        (PORT d[7] (3755:3755:3755) (3834:3834:3834))
        (PORT d[8] (6518:6518:6518) (6248:6248:6248))
        (PORT d[9] (8458:8458:8458) (7992:7992:7992))
        (PORT d[10] (3047:3047:3047) (2980:2980:2980))
        (PORT d[11] (2497:2497:2497) (2518:2518:2518))
        (PORT d[12] (3447:3447:3447) (3385:3385:3385))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3542:3542:3542) (3433:3433:3433))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3718:3718:3718))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1780:1780:1780) (1758:1758:1758))
        (PORT d[1] (4732:4732:4732) (4582:4582:4582))
        (PORT d[2] (3402:3402:3402) (3208:3208:3208))
        (PORT d[3] (2949:2949:2949) (2987:2987:2987))
        (PORT d[4] (3041:3041:3041) (2944:2944:2944))
        (PORT d[5] (4427:4427:4427) (4424:4424:4424))
        (PORT d[6] (4109:4109:4109) (4165:4165:4165))
        (PORT d[7] (2780:2780:2780) (2765:2765:2765))
        (PORT d[8] (2825:2825:2825) (2803:2803:2803))
        (PORT d[9] (4310:4310:4310) (4077:4077:4077))
        (PORT d[10] (2890:2890:2890) (2942:2942:2942))
        (PORT d[11] (3687:3687:3687) (3487:3487:3487))
        (PORT d[12] (3686:3686:3686) (3657:3657:3657))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT stall (3793:3793:3793) (3836:3836:3836))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a256.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2606:2606:2606) (2552:2552:2552))
        (PORT datab (1832:1832:1832) (1865:1865:1865))
        (PORT datac (1618:1618:1618) (1602:1602:1602))
        (PORT datad (2391:2391:2391) (2374:2374:2374))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6050:6050:6050) (6388:6388:6388))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6929:6929:6929) (6642:6642:6642))
        (PORT d[1] (3022:3022:3022) (2987:2987:2987))
        (PORT d[2] (2893:2893:2893) (2933:2933:2933))
        (PORT d[3] (4491:4491:4491) (4520:4520:4520))
        (PORT d[4] (5138:5138:5138) (5189:5189:5189))
        (PORT d[5] (8430:8430:8430) (8290:8290:8290))
        (PORT d[6] (8774:8774:8774) (8669:8669:8669))
        (PORT d[7] (2998:2998:2998) (3054:3054:3054))
        (PORT d[8] (2877:2877:2877) (2899:2899:2899))
        (PORT d[9] (6047:6047:6047) (6004:6004:6004))
        (PORT d[10] (4771:4771:4771) (4740:4740:4740))
        (PORT d[11] (3341:3341:3341) (3420:3420:3420))
        (PORT d[12] (7672:7672:7672) (7576:7576:7576))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2564:2564:2564) (2443:2443:2443))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2078:2078:2078) (2030:2030:2030))
        (PORT d[1] (4350:4350:4350) (4185:4185:4185))
        (PORT d[2] (4694:4694:4694) (4600:4600:4600))
        (PORT d[3] (2881:2881:2881) (2903:2903:2903))
        (PORT d[4] (2806:2806:2806) (2676:2676:2676))
        (PORT d[5] (3582:3582:3582) (3384:3384:3384))
        (PORT d[6] (3274:3274:3274) (3318:3318:3318))
        (PORT d[7] (3290:3290:3290) (3352:3352:3352))
        (PORT d[8] (3290:3290:3290) (3214:3214:3214))
        (PORT d[9] (2069:2069:2069) (2016:2016:2016))
        (PORT d[10] (2685:2685:2685) (2757:2757:2757))
        (PORT d[11] (4366:4366:4366) (4075:4075:4075))
        (PORT d[12] (3912:3912:3912) (3836:3836:3836))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (PORT stall (2497:2497:2497) (2513:2513:2513))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a280.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4049:4049:4049) (4273:4273:4273))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2322:2322:2322))
        (PORT d[1] (3399:3399:3399) (3520:3520:3520))
        (PORT d[2] (5463:5463:5463) (5566:5566:5566))
        (PORT d[3] (4549:4549:4549) (4562:4562:4562))
        (PORT d[4] (4219:4219:4219) (4225:4225:4225))
        (PORT d[5] (2627:2627:2627) (2540:2540:2540))
        (PORT d[6] (2336:2336:2336) (2299:2299:2299))
        (PORT d[7] (6018:6018:6018) (6098:6098:6098))
        (PORT d[8] (3083:3083:3083) (2937:2937:2937))
        (PORT d[9] (2391:2391:2391) (2375:2375:2375))
        (PORT d[10] (3258:3258:3258) (3277:3277:3277))
        (PORT d[11] (4068:4068:4068) (4141:4141:4141))
        (PORT d[12] (2935:2935:2935) (2845:2845:2845))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2538:2538:2538) (2438:2438:2438))
        (PORT clk (2243:2243:2243) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3701:3701:3701) (3732:3732:3732))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2508:2508:2508) (2387:2387:2387))
        (PORT d[1] (4028:4028:4028) (3860:3860:3860))
        (PORT d[2] (1919:1919:1919) (1853:1853:1853))
        (PORT d[3] (2325:2325:2325) (2232:2232:2232))
        (PORT d[4] (3928:3928:3928) (3869:3869:3869))
        (PORT d[5] (3418:3418:3418) (3233:3233:3233))
        (PORT d[6] (2825:2825:2825) (2824:2824:2824))
        (PORT d[7] (2107:2107:2107) (2041:2041:2041))
        (PORT d[8] (1965:1965:1965) (1885:1885:1885))
        (PORT d[9] (3309:3309:3309) (3249:3249:3249))
        (PORT d[10] (2760:2760:2760) (2601:2601:2601))
        (PORT d[11] (2929:2929:2929) (2817:2817:2817))
        (PORT d[12] (3818:3818:3818) (3836:3836:3836))
        (PORT clk (2245:2245:2245) (2275:2275:2275))
        (PORT stall (2586:2586:2586) (2694:2694:2694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a264.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1670:1670:1670) (1645:1645:1645))
        (PORT datab (1829:1829:1829) (1862:1862:1862))
        (PORT datac (1645:1645:1645) (1532:1532:1532))
        (PORT datad (1553:1553:1553) (1463:1463:1463))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5685:5685:5685) (5998:5998:5998))
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6437:6437:6437) (6175:6175:6175))
        (PORT d[1] (4953:4953:4953) (4967:4967:4967))
        (PORT d[2] (3799:3799:3799) (3778:3778:3778))
        (PORT d[3] (5393:5393:5393) (5363:5363:5363))
        (PORT d[4] (5073:5073:5073) (5139:5139:5139))
        (PORT d[5] (8760:8760:8760) (8639:8639:8639))
        (PORT d[6] (7889:7889:7889) (7816:7816:7816))
        (PORT d[7] (4044:4044:4044) (4125:4125:4125))
        (PORT d[8] (3134:3134:3134) (3142:3142:3142))
        (PORT d[9] (8495:8495:8495) (8355:8355:8355))
        (PORT d[10] (4737:4737:4737) (4796:4796:4796))
        (PORT d[11] (5276:5276:5276) (5294:5294:5294))
        (PORT d[12] (7360:7360:7360) (7262:7262:7262))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2629:2629:2629) (2535:2535:2535))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6888:6888:6888) (6690:6690:6690))
        (PORT d[1] (4455:4455:4455) (4319:4319:4319))
        (PORT d[2] (5181:5181:5181) (5140:5140:5140))
        (PORT d[3] (2435:2435:2435) (2424:2424:2424))
        (PORT d[4] (3805:3805:3805) (3686:3686:3686))
        (PORT d[5] (4211:4211:4211) (4105:4105:4105))
        (PORT d[6] (5664:5664:5664) (5708:5708:5708))
        (PORT d[7] (3984:3984:3984) (4050:4050:4050))
        (PORT d[8] (3356:3356:3356) (3444:3444:3444))
        (PORT d[9] (2986:2986:2986) (2921:2921:2921))
        (PORT d[10] (6896:6896:6896) (6631:6631:6631))
        (PORT d[11] (6720:6720:6720) (6551:6551:6551))
        (PORT d[12] (3454:3454:3454) (3440:3440:3440))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
        (PORT stall (2483:2483:2483) (2497:2497:2497))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a344.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4793:4793:4793) (5044:5044:5044))
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6668:6668:6668) (6498:6498:6498))
        (PORT d[1] (5936:5936:5936) (6063:6063:6063))
        (PORT d[2] (3877:3877:3877) (3949:3949:3949))
        (PORT d[3] (4509:4509:4509) (4560:4560:4560))
        (PORT d[4] (2964:2964:2964) (2902:2902:2902))
        (PORT d[5] (7099:7099:7099) (6772:6772:6772))
        (PORT d[6] (4010:4010:4010) (3964:3964:3964))
        (PORT d[7] (4784:4784:4784) (4879:4879:4879))
        (PORT d[8] (6955:6955:6955) (6680:6680:6680))
        (PORT d[9] (3002:3002:3002) (2852:2852:2852))
        (PORT d[10] (4836:4836:4836) (4812:4812:4812))
        (PORT d[11] (4293:4293:4293) (4342:4342:4342))
        (PORT d[12] (6038:6038:6038) (5903:5903:5903))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2804:2804:2804) (2776:2776:2776))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3687:3687:3687) (3592:3592:3592))
        (PORT d[1] (5465:5465:5465) (5307:5307:5307))
        (PORT d[2] (5012:5012:5012) (4915:4915:4915))
        (PORT d[3] (4115:4115:4115) (4231:4231:4231))
        (PORT d[4] (4650:4650:4650) (4598:4598:4598))
        (PORT d[5] (5996:5996:5996) (5827:5827:5827))
        (PORT d[6] (2456:2456:2456) (2440:2440:2440))
        (PORT d[7] (3840:3840:3840) (3868:3868:3868))
        (PORT d[8] (4615:4615:4615) (4653:4653:4653))
        (PORT d[9] (2346:2346:2346) (2179:2179:2179))
        (PORT d[10] (3103:3103:3103) (3056:3056:3056))
        (PORT d[11] (5453:5453:5453) (5282:5282:5282))
        (PORT d[12] (2441:2441:2441) (2293:2293:2293))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (PORT stall (2893:2893:2893) (2901:2901:2901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a328.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1634:1634:1634))
        (PORT datab (1836:1836:1836) (1871:1871:1871))
        (PORT datac (1957:1957:1957) (1979:1979:1979))
        (PORT datad (1672:1672:1672) (1628:1628:1628))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5964:5964:5964) (6267:6267:6267))
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6452:6452:6452) (6223:6223:6223))
        (PORT d[1] (4906:4906:4906) (4917:4917:4917))
        (PORT d[2] (5202:5202:5202) (5216:5216:5216))
        (PORT d[3] (5673:5673:5673) (5628:5628:5628))
        (PORT d[4] (5386:5386:5386) (5440:5440:5440))
        (PORT d[5] (9063:9063:9063) (8927:8927:8927))
        (PORT d[6] (8184:8184:8184) (8102:8102:8102))
        (PORT d[7] (4065:4065:4065) (4150:4150:4150))
        (PORT d[8] (8788:8788:8788) (8581:8581:8581))
        (PORT d[9] (8868:8868:8868) (8709:8709:8709))
        (PORT d[10] (5069:5069:5069) (5118:5118:5118))
        (PORT d[11] (5278:5278:5278) (5296:5296:5296))
        (PORT d[12] (7388:7388:7388) (7278:7278:7278))
        (PORT clk (2265:2265:2265) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3001:3001:3001) (2934:2934:2934))
        (PORT clk (2265:2265:2265) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3754:3754:3754))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7237:7237:7237) (7034:7034:7034))
        (PORT d[1] (4468:4468:4468) (4358:4358:4358))
        (PORT d[2] (5226:5226:5226) (5174:5174:5174))
        (PORT d[3] (2415:2415:2415) (2378:2378:2378))
        (PORT d[4] (3843:3843:3843) (3735:3735:3735))
        (PORT d[5] (4251:4251:4251) (4144:4144:4144))
        (PORT d[6] (5319:5319:5319) (5368:5368:5368))
        (PORT d[7] (4674:4674:4674) (4760:4760:4760))
        (PORT d[8] (3379:3379:3379) (3471:3471:3471))
        (PORT d[9] (2770:2770:2770) (2719:2719:2719))
        (PORT d[10] (6884:6884:6884) (6623:6623:6623))
        (PORT d[11] (8110:8110:8110) (7882:7882:7882))
        (PORT d[12] (3436:3436:3436) (3424:3424:3424))
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (PORT stall (2489:2489:2489) (2502:2502:2502))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a320.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3932:3932:3932) (4121:4121:4121))
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4688:4688:4688) (4582:4582:4582))
        (PORT d[1] (4171:4171:4171) (4327:4327:4327))
        (PORT d[2] (4012:4012:4012) (4125:4125:4125))
        (PORT d[3] (3864:3864:3864) (3924:3924:3924))
        (PORT d[4] (3839:3839:3839) (3837:3837:3837))
        (PORT d[5] (5481:5481:5481) (5205:5205:5205))
        (PORT d[6] (9384:9384:9384) (9445:9445:9445))
        (PORT d[7] (4459:4459:4459) (4598:4598:4598))
        (PORT d[8] (5458:5458:5458) (5167:5167:5167))
        (PORT d[9] (4219:4219:4219) (4114:4114:4114))
        (PORT d[10] (2588:2588:2588) (2632:2632:2632))
        (PORT d[11] (5129:5129:5129) (5239:5239:5239))
        (PORT d[12] (4327:4327:4327) (4252:4252:4252))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3007:3007:3007) (2964:2964:2964))
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3715:3715:3715) (3747:3747:3747))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4073:4073:4073) (3989:3989:3989))
        (PORT d[1] (4782:4782:4782) (4657:4657:4657))
        (PORT d[2] (3011:3011:3011) (2948:2948:2948))
        (PORT d[3] (4498:4498:4498) (4646:4646:4646))
        (PORT d[4] (4385:4385:4385) (4377:4377:4377))
        (PORT d[5] (5589:5589:5589) (5230:5230:5230))
        (PORT d[6] (3045:3045:3045) (2998:2998:2998))
        (PORT d[7] (4189:4189:4189) (4261:4261:4261))
        (PORT d[8] (4898:4898:4898) (4668:4668:4668))
        (PORT d[9] (4350:4350:4350) (4329:4329:4329))
        (PORT d[10] (4611:4611:4611) (4419:4419:4419))
        (PORT d[11] (5291:5291:5291) (4968:4968:4968))
        (PORT d[12] (3979:3979:3979) (4030:4030:4030))
        (PORT clk (2259:2259:2259) (2290:2290:2290))
        (PORT stall (2951:2951:2951) (2954:2954:2954))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a336.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1666:1666:1666) (1641:1641:1641))
        (PORT datab (1832:1832:1832) (1866:1866:1866))
        (PORT datac (1930:1930:1930) (1874:1874:1874))
        (PORT datad (2326:2326:2326) (2274:2274:2274))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1481:1481:1481))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (1904:1904:1904) (1900:1900:1900))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1062:1062:1062) (1037:1037:1037))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4789:4789:4789) (5035:5035:5035))
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6308:6308:6308) (6146:6146:6146))
        (PORT d[1] (5866:5866:5866) (5982:5982:5982))
        (PORT d[2] (3855:3855:3855) (3908:3908:3908))
        (PORT d[3] (4515:4515:4515) (4564:4564:4564))
        (PORT d[4] (2967:2967:2967) (2904:2904:2904))
        (PORT d[5] (7116:7116:7116) (6788:6788:6788))
        (PORT d[6] (4252:4252:4252) (4192:4192:4192))
        (PORT d[7] (3752:3752:3752) (3868:3868:3868))
        (PORT d[8] (6940:6940:6940) (6666:6666:6666))
        (PORT d[9] (2757:2757:2757) (2646:2646:2646))
        (PORT d[10] (4335:4335:4335) (4355:4355:4355))
        (PORT d[11] (3940:3940:3940) (4002:4002:4002))
        (PORT d[12] (5893:5893:5893) (5726:5726:5726))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2280:2280:2280) (2190:2190:2190))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3653:3653:3653) (3556:3556:3556))
        (PORT d[1] (5127:5127:5127) (4968:4968:4968))
        (PORT d[2] (4691:4691:4691) (4608:4608:4608))
        (PORT d[3] (4117:4117:4117) (4220:4220:4220))
        (PORT d[4] (4643:4643:4643) (4590:4590:4590))
        (PORT d[5] (5425:5425:5425) (5284:5284:5284))
        (PORT d[6] (2430:2430:2430) (2412:2412:2412))
        (PORT d[7] (3820:3820:3820) (3848:3848:3848))
        (PORT d[8] (4307:4307:4307) (4363:4363:4363))
        (PORT d[9] (3654:3654:3654) (3615:3615:3615))
        (PORT d[10] (2765:2765:2765) (2731:2731:2731))
        (PORT d[11] (5121:5121:5121) (4960:4960:4960))
        (PORT d[12] (2474:2474:2474) (2326:2326:2326))
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (PORT stall (2888:2888:2888) (2919:2919:2919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a360.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5378:5378:5378) (5593:5593:5593))
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6350:6350:6350) (6210:6210:6210))
        (PORT d[1] (5584:5584:5584) (5730:5730:5730))
        (PORT d[2] (5538:5538:5538) (5588:5588:5588))
        (PORT d[3] (4628:4628:4628) (4690:4690:4690))
        (PORT d[4] (3840:3840:3840) (3849:3849:3849))
        (PORT d[5] (9237:9237:9237) (9045:9045:9045))
        (PORT d[6] (10720:10720:10720) (10721:10721:10721))
        (PORT d[7] (4829:4829:4829) (4955:4955:4955))
        (PORT d[8] (6583:6583:6583) (6345:6345:6345))
        (PORT d[9] (7037:7037:7037) (6824:6824:6824))
        (PORT d[10] (3714:3714:3714) (3814:3814:3814))
        (PORT d[11] (4989:4989:4989) (5093:5093:5093))
        (PORT d[12] (5400:5400:5400) (5312:5312:5312))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (2983:2983:2983))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3684:3684:3684))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4416:4416:4416) (4344:4344:4344))
        (PORT d[1] (6531:6531:6531) (6376:6376:6376))
        (PORT d[2] (4140:4140:4140) (4100:4100:4100))
        (PORT d[3] (5362:5362:5362) (5437:5437:5437))
        (PORT d[4] (5139:5139:5139) (5158:5158:5158))
        (PORT d[5] (5799:5799:5799) (5658:5658:5658))
        (PORT d[6] (2870:2870:2870) (2869:2869:2869))
        (PORT d[7] (4174:4174:4174) (4204:4204:4204))
        (PORT d[8] (3642:3642:3642) (3723:3723:3723))
        (PORT d[9] (5728:5728:5728) (5689:5689:5689))
        (PORT d[10] (2796:2796:2796) (2824:2824:2824))
        (PORT d[11] (6136:6136:6136) (5881:5881:5881))
        (PORT d[12] (4944:4944:4944) (5005:5005:5005))
        (PORT clk (2199:2199:2199) (2227:2227:2227))
        (PORT stall (2909:2909:2909) (2917:2917:2917))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a376.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1671:1671:1671) (1646:1646:1646))
        (PORT datab (1829:1829:1829) (1862:1862:1862))
        (PORT datac (1890:1890:1890) (1816:1816:1816))
        (PORT datad (2112:2112:2112) (2110:2110:2110))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4422:4422:4422) (4660:4660:4660))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6321:6321:6321) (6167:6167:6167))
        (PORT d[1] (5559:5559:5559) (5689:5689:5689))
        (PORT d[2] (3888:3888:3888) (3951:3951:3951))
        (PORT d[3] (4239:4239:4239) (4308:4308:4308))
        (PORT d[4] (2685:2685:2685) (2635:2635:2635))
        (PORT d[5] (6779:6779:6779) (6461:6461:6461))
        (PORT d[6] (3644:3644:3644) (3613:3613:3613))
        (PORT d[7] (4083:4083:4083) (4176:4176:4176))
        (PORT d[8] (6650:6650:6650) (6395:6395:6395))
        (PORT d[9] (2777:2777:2777) (2668:2668:2668))
        (PORT d[10] (3963:3963:3963) (3997:3997:3997))
        (PORT d[11] (4274:4274:4274) (4324:4324:4324))
        (PORT d[12] (5548:5548:5548) (5399:5399:5399))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2721:2721:2721) (2647:2647:2647))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3253:3253:3253))
        (PORT d[1] (4771:4771:4771) (4632:4632:4632))
        (PORT d[2] (4648:4648:4648) (4557:4557:4557))
        (PORT d[3] (3812:3812:3812) (3941:3941:3941))
        (PORT d[4] (4364:4364:4364) (4311:4311:4311))
        (PORT d[5] (5984:5984:5984) (5809:5809:5809))
        (PORT d[6] (2169:2169:2169) (2162:2162:2162))
        (PORT d[7] (3490:3490:3490) (3517:3517:3517))
        (PORT d[8] (3934:3934:3934) (4002:4002:4002))
        (PORT d[9] (3934:3934:3934) (3873:3873:3873))
        (PORT d[10] (2669:2669:2669) (2630:2630:2630))
        (PORT d[11] (4788:4788:4788) (4640:4640:4640))
        (PORT d[12] (3346:3346:3346) (3283:3283:3283))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (PORT stall (2584:2584:2584) (2598:2598:2598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a352.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (4150:4150:4150))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3248:3248:3248) (3154:3154:3154))
        (PORT d[1] (4457:4457:4457) (4570:4570:4570))
        (PORT d[2] (4748:4748:4748) (4871:4871:4871))
        (PORT d[3] (3884:3884:3884) (3921:3921:3921))
        (PORT d[4] (3561:3561:3561) (3574:3574:3574))
        (PORT d[5] (4252:4252:4252) (4108:4108:4108))
        (PORT d[6] (2670:2670:2670) (2642:2642:2642))
        (PORT d[7] (5391:5391:5391) (5494:5494:5494))
        (PORT d[8] (4004:4004:4004) (3817:3817:3817))
        (PORT d[9] (2928:2928:2928) (2816:2816:2816))
        (PORT d[10] (2868:2868:2868) (2891:2891:2891))
        (PORT d[11] (3651:3651:3651) (3723:3723:3723))
        (PORT d[12] (3518:3518:3518) (3393:3393:3393))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1965:1965:1965) (1888:1888:1888))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3695:3695:3695) (3726:3726:3726))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3775:3775:3775) (3739:3739:3739))
        (PORT d[1] (4032:4032:4032) (3891:3891:3891))
        (PORT d[2] (1975:1975:1975) (1903:1903:1903))
        (PORT d[3] (4346:4346:4346) (4398:4398:4398))
        (PORT d[4] (4393:4393:4393) (4356:4356:4356))
        (PORT d[5] (2717:2717:2717) (2551:2551:2551))
        (PORT d[6] (2615:2615:2615) (2666:2666:2666))
        (PORT d[7] (4122:4122:4122) (4129:4129:4129))
        (PORT d[8] (3156:3156:3156) (3002:3002:3002))
        (PORT d[9] (3645:3645:3645) (3616:3616:3616))
        (PORT d[10] (2657:2657:2657) (2708:2708:2708))
        (PORT d[11] (2613:2613:2613) (2512:2512:2512))
        (PORT d[12] (4940:4940:4940) (4970:4970:4970))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (PORT stall (2664:2664:2664) (2748:2748:2748))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a368.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1662:1662:1662) (1635:1635:1635))
        (PORT datab (1836:1836:1836) (1870:1870:1870))
        (PORT datac (2576:2576:2576) (2359:2359:2359))
        (PORT datad (2280:2280:2280) (2175:2175:2175))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (217:217:217) (242:242:242))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1437:1437:1437) (1438:1438:1438))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5582:5582:5582) (5860:5860:5860))
        (PORT clk (2200:2200:2200) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6537:6537:6537) (6212:6212:6212))
        (PORT d[1] (5437:5437:5437) (5521:5521:5521))
        (PORT d[2] (3849:3849:3849) (3870:3870:3870))
        (PORT d[3] (4429:4429:4429) (4429:4429:4429))
        (PORT d[4] (4845:4845:4845) (4868:4868:4868))
        (PORT d[5] (5991:5991:5991) (5837:5837:5837))
        (PORT d[6] (5983:5983:5983) (5837:5837:5837))
        (PORT d[7] (3991:3991:3991) (4042:4042:4042))
        (PORT d[8] (8728:8728:8728) (8549:8549:8549))
        (PORT d[9] (9268:9268:9268) (8700:8700:8700))
        (PORT d[10] (5828:5828:5828) (5717:5717:5717))
        (PORT d[11] (4782:4782:4782) (4736:4736:4736))
        (PORT d[12] (6556:6556:6556) (6466:6466:6466))
        (PORT clk (2197:2197:2197) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3120:3120:3120))
        (PORT clk (2197:2197:2197) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3655:3655:3655) (3687:3687:3687))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3713:3713:3713))
        (PORT d[1] (4829:4829:4829) (4696:4696:4696))
        (PORT d[2] (6443:6443:6443) (6133:6133:6133))
        (PORT d[3] (3340:3340:3340) (3404:3404:3404))
        (PORT d[4] (3641:3641:3641) (3593:3593:3593))
        (PORT d[5] (3672:3672:3672) (3656:3656:3656))
        (PORT d[6] (5402:5402:5402) (5194:5194:5194))
        (PORT d[7] (2832:2832:2832) (2831:2831:2831))
        (PORT d[8] (2262:2262:2262) (2290:2290:2290))
        (PORT d[9] (3997:3997:3997) (3950:3950:3950))
        (PORT d[10] (4422:4422:4422) (4479:4479:4479))
        (PORT d[11] (2993:2993:2993) (2924:2924:2924))
        (PORT d[12] (3592:3592:3592) (3609:3609:3609))
        (PORT clk (2199:2199:2199) (2230:2230:2230))
        (PORT stall (2887:2887:2887) (2880:2880:2880))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a304.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4785:4785:4785) (5030:5030:5030))
        (PORT clk (2273:2273:2273) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7646:7646:7646) (7466:7466:7466))
        (PORT d[1] (5547:5547:5547) (5667:5667:5667))
        (PORT d[2] (6126:6126:6126) (6086:6086:6086))
        (PORT d[3] (5619:5619:5619) (5674:5674:5674))
        (PORT d[4] (5167:5167:5167) (5128:5128:5128))
        (PORT d[5] (7342:7342:7342) (7209:7209:7209))
        (PORT d[6] (7016:7016:7016) (6885:6885:6885))
        (PORT d[7] (3774:3774:3774) (3908:3908:3908))
        (PORT d[8] (8472:8472:8472) (8157:8157:8157))
        (PORT d[9] (6497:6497:6497) (6344:6344:6344))
        (PORT d[10] (4084:4084:4084) (4204:4204:4204))
        (PORT d[11] (5760:5760:5760) (5722:5722:5722))
        (PORT d[12] (7516:7516:7516) (7314:7314:7314))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2690:2690:2690) (2632:2632:2632))
        (PORT clk (2270:2270:2270) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3758:3758:3758))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5682:5682:5682) (5559:5559:5559))
        (PORT d[1] (5479:5479:5479) (5340:5340:5340))
        (PORT d[2] (5773:5773:5773) (5675:5675:5675))
        (PORT d[3] (3392:3392:3392) (3479:3479:3479))
        (PORT d[4] (5104:5104:5104) (5096:5096:5096))
        (PORT d[5] (6794:6794:6794) (6655:6655:6655))
        (PORT d[6] (2804:2804:2804) (2790:2790:2790))
        (PORT d[7] (4202:4202:4202) (4176:4176:4176))
        (PORT d[8] (3698:3698:3698) (3729:3729:3729))
        (PORT d[9] (4294:4294:4294) (4287:4287:4287))
        (PORT d[10] (2189:2189:2189) (2195:2195:2195))
        (PORT d[11] (6847:6847:6847) (6573:6573:6573))
        (PORT d[12] (3920:3920:3920) (3844:3844:3844))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (PORT stall (3267:3267:3267) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a312.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1331:1331:1331) (1379:1379:1379))
        (PORT datab (2330:2330:2330) (2341:2341:2341))
        (PORT datac (2527:2527:2527) (2440:2440:2440))
        (PORT datad (2011:2011:2011) (1975:1975:1975))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4814:4814:4814) (5070:5070:5070))
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3345:3345:3345) (3143:3143:3143))
        (PORT d[1] (4365:4365:4365) (4420:4420:4420))
        (PORT d[2] (4220:4220:4220) (4224:4224:4224))
        (PORT d[3] (5419:5419:5419) (5380:5380:5380))
        (PORT d[4] (3082:3082:3082) (3039:3039:3039))
        (PORT d[5] (8512:8512:8512) (8214:8214:8214))
        (PORT d[6] (6356:6356:6356) (6209:6209:6209))
        (PORT d[7] (3829:3829:3829) (3971:3971:3971))
        (PORT d[8] (3625:3625:3625) (3438:3438:3438))
        (PORT d[9] (2386:2386:2386) (2261:2261:2261))
        (PORT d[10] (5264:5264:5264) (5252:5252:5252))
        (PORT d[11] (4358:4358:4358) (4398:4398:4398))
        (PORT d[12] (2771:2771:2771) (2615:2615:2615))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2612:2612:2612) (2523:2523:2523))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3729:3729:3729) (3759:3759:3759))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4687:4687:4687) (4558:4558:4558))
        (PORT d[1] (4375:4375:4375) (4230:4230:4230))
        (PORT d[2] (5687:5687:5687) (5568:5568:5568))
        (PORT d[3] (4078:4078:4078) (4187:4187:4187))
        (PORT d[4] (3645:3645:3645) (3449:3449:3449))
        (PORT d[5] (4921:4921:4921) (4826:4826:4826))
        (PORT d[6] (1775:1775:1775) (1756:1756:1756))
        (PORT d[7] (3512:3512:3512) (3480:3480:3480))
        (PORT d[8] (2581:2581:2581) (2612:2612:2612))
        (PORT d[9] (3016:3016:3016) (2843:2843:2843))
        (PORT d[10] (1714:1714:1714) (1685:1685:1685))
        (PORT d[11] (3829:3829:3829) (3574:3574:3574))
        (PORT d[12] (2097:2097:2097) (1970:1970:1970))
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (PORT stall (3703:3703:3703) (3691:3691:3691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a296.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4706:4706:4706) (4929:4929:4929))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7950:7950:7950) (7757:7757:7757))
        (PORT d[1] (4852:4852:4852) (4973:4973:4973))
        (PORT d[2] (5583:5583:5583) (5583:5583:5583))
        (PORT d[3] (6999:6999:6999) (6947:6947:6947))
        (PORT d[4] (5236:5236:5236) (5270:5270:5270))
        (PORT d[5] (7032:7032:7032) (6894:6894:6894))
        (PORT d[6] (8692:8692:8692) (8372:8372:8372))
        (PORT d[7] (7044:7044:7044) (7063:7063:7063))
        (PORT d[8] (8795:8795:8795) (8474:8474:8474))
        (PORT d[9] (6880:6880:6880) (6720:6720:6720))
        (PORT d[10] (4123:4123:4123) (4250:4250:4250))
        (PORT d[11] (5780:5780:5780) (5729:5729:5729))
        (PORT d[12] (8106:8106:8106) (7966:7966:7966))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2025:2025:2025) (1973:1973:1973))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5265:5265:5265) (5243:5243:5243))
        (PORT d[1] (7422:7422:7422) (7240:7240:7240))
        (PORT d[2] (8619:8619:8619) (8327:8327:8327))
        (PORT d[3] (3361:3361:3361) (3457:3457:3457))
        (PORT d[4] (7617:7617:7617) (7320:7320:7320))
        (PORT d[5] (6155:6155:6155) (6038:6038:6038))
        (PORT d[6] (2475:2475:2475) (2474:2474:2474))
        (PORT d[7] (3915:3915:3915) (3902:3902:3902))
        (PORT d[8] (3326:3326:3326) (3374:3374:3374))
        (PORT d[9] (4339:4339:4339) (4336:4336:4336))
        (PORT d[10] (2167:2167:2167) (2179:2179:2179))
        (PORT d[11] (7029:7029:7029) (6695:6695:6695))
        (PORT d[12] (5726:5726:5726) (5668:5668:5668))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (PORT stall (3360:3360:3360) (3345:3345:3345))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a288.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1376:1376:1376))
        (PORT datab (1817:1817:1817) (1792:1792:1792))
        (PORT datac (2129:2129:2129) (2101:2101:2101))
        (PORT datad (2014:2014:2014) (1979:1979:1979))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1139:1139:1139) (1163:1163:1163))
        (PORT datac (1199:1199:1199) (1116:1116:1116))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4652:4652:4652) (4857:4857:4857))
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4562:4562:4562) (4326:4326:4326))
        (PORT d[1] (3270:3270:3270) (3355:3355:3355))
        (PORT d[2] (3937:3937:3937) (4008:4008:4008))
        (PORT d[3] (4062:4062:4062) (4057:4057:4057))
        (PORT d[4] (3352:3352:3352) (3431:3431:3431))
        (PORT d[5] (7363:7363:7363) (7238:7238:7238))
        (PORT d[6] (8776:8776:8776) (8710:8710:8710))
        (PORT d[7] (3693:3693:3693) (3794:3794:3794))
        (PORT d[8] (6765:6765:6765) (6585:6585:6585))
        (PORT d[9] (5660:5660:5660) (5614:5614:5614))
        (PORT d[10] (2640:2640:2640) (2729:2729:2729))
        (PORT d[11] (4071:4071:4071) (4177:4177:4177))
        (PORT d[12] (5482:5482:5482) (5480:5480:5480))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (2892:2892:2892))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4814:4814:4814) (4632:4632:4632))
        (PORT d[1] (4502:4502:4502) (4397:4397:4397))
        (PORT d[2] (2731:2731:2731) (2706:2706:2706))
        (PORT d[3] (3495:3495:3495) (3501:3501:3501))
        (PORT d[4] (3945:3945:3945) (3897:3897:3897))
        (PORT d[5] (4178:4178:4178) (4079:4079:4079))
        (PORT d[6] (3327:3327:3327) (3384:3384:3384))
        (PORT d[7] (4871:4871:4871) (5020:5020:5020))
        (PORT d[8] (3819:3819:3819) (3696:3696:3696))
        (PORT d[9] (3881:3881:3881) (3868:3868:3868))
        (PORT d[10] (4919:4919:4919) (4712:4712:4712))
        (PORT d[11] (6864:6864:6864) (6609:6609:6609))
        (PORT d[12] (3645:3645:3645) (3605:3605:3605))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT stall (3647:3647:3647) (3628:3628:3628))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5251:5251:5251) (5548:5548:5548))
        (PORT clk (2218:2218:2218) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7223:7223:7223) (6882:6882:6882))
        (PORT d[1] (5767:5767:5767) (5826:5826:5826))
        (PORT d[2] (2886:2886:2886) (2928:2928:2928))
        (PORT d[3] (5094:5094:5094) (5079:5079:5079))
        (PORT d[4] (3241:3241:3241) (3282:3282:3282))
        (PORT d[5] (6686:6686:6686) (6512:6512:6512))
        (PORT d[6] (6940:6940:6940) (6753:6753:6753))
        (PORT d[7] (2304:2304:2304) (2358:2358:2358))
        (PORT d[8] (9394:9394:9394) (9196:9196:9196))
        (PORT d[9] (9876:9876:9876) (9285:9285:9285))
        (PORT d[10] (6476:6476:6476) (6340:6340:6340))
        (PORT d[11] (5467:5467:5467) (5403:5403:5403))
        (PORT d[12] (7243:7243:7243) (7139:7139:7139))
        (PORT clk (2215:2215:2215) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2340:2340:2340) (2248:2248:2248))
        (PORT clk (2215:2215:2215) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3673:3673:3673) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4413:4413:4413) (4349:4349:4349))
        (PORT d[1] (5459:5459:5459) (5300:5300:5300))
        (PORT d[2] (6783:6783:6783) (6458:6458:6458))
        (PORT d[3] (4013:4013:4013) (4057:4057:4057))
        (PORT d[4] (3992:3992:3992) (3934:3934:3934))
        (PORT d[5] (4311:4311:4311) (4276:4276:4276))
        (PORT d[6] (6062:6062:6062) (5834:5834:5834))
        (PORT d[7] (2867:2867:2867) (2909:2909:2909))
        (PORT d[8] (2853:2853:2853) (2854:2854:2854))
        (PORT d[9] (3489:3489:3489) (3474:3474:3474))
        (PORT d[10] (3965:3965:3965) (4072:4072:4072))
        (PORT d[11] (3008:3008:3008) (2935:2935:2935))
        (PORT d[12] (3173:3173:3173) (3196:3196:3196))
        (PORT clk (2217:2217:2217) (2249:2249:2249))
        (PORT stall (3067:3067:3067) (3120:3120:3120))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2091:2091:2091) (2075:2075:2075))
        (PORT datab (2010:2010:2010) (1962:1962:1962))
        (PORT datac (1337:1337:1337) (1335:1335:1335))
        (PORT datad (1344:1344:1344) (1337:1337:1337))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5212:5212:5212) (5500:5500:5500))
        (PORT clk (2206:2206:2206) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6110:6110:6110) (5840:5840:5840))
        (PORT d[1] (4829:4829:4829) (4915:4915:4915))
        (PORT d[2] (5331:5331:5331) (5369:5369:5369))
        (PORT d[3] (3778:3778:3778) (3802:3802:3802))
        (PORT d[4] (2613:2613:2613) (2656:2656:2656))
        (PORT d[5] (3199:3199:3199) (3087:3087:3087))
        (PORT d[6] (6072:6072:6072) (5796:5796:5796))
        (PORT d[7] (4416:4416:4416) (4477:4477:4477))
        (PORT d[8] (7209:7209:7209) (7087:7087:7087))
        (PORT d[9] (9101:9101:9101) (8545:8545:8545))
        (PORT d[10] (5781:5781:5781) (5589:5589:5589))
        (PORT d[11] (3920:3920:3920) (3944:3944:3944))
        (PORT d[12] (6819:6819:6819) (6722:6722:6722))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2671:2671:2671))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3661:3661:3661) (3691:3691:3691))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3757:3757:3757) (3707:3707:3707))
        (PORT d[1] (4036:4036:4036) (3865:3865:3865))
        (PORT d[2] (3731:3731:3731) (3516:3516:3516))
        (PORT d[3] (2345:2345:2345) (2336:2336:2336))
        (PORT d[4] (3923:3923:3923) (3852:3852:3852))
        (PORT d[5] (2733:2733:2733) (2585:2585:2585))
        (PORT d[6] (2947:2947:2947) (2765:2765:2765))
        (PORT d[7] (3160:3160:3160) (3149:3149:3149))
        (PORT d[8] (3100:3100:3100) (3058:3058:3058))
        (PORT d[9] (2770:2770:2770) (2605:2605:2605))
        (PORT d[10] (3018:3018:3018) (3108:3108:3108))
        (PORT d[11] (3395:3395:3395) (3216:3216:3216))
        (PORT d[12] (3528:3528:3528) (3535:3535:3535))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (PORT stall (3112:3112:3112) (3155:3155:3155))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5969:5969:5969) (6274:6274:6274))
        (PORT clk (2273:2273:2273) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6502:6502:6502) (6274:6274:6274))
        (PORT d[1] (5290:5290:5290) (5287:5287:5287))
        (PORT d[2] (4370:4370:4370) (4317:4317:4317))
        (PORT d[3] (5723:5723:5723) (5683:5683:5683))
        (PORT d[4] (5377:5377:5377) (5427:5427:5427))
        (PORT d[5] (9398:9398:9398) (9242:9242:9242))
        (PORT d[6] (6826:6826:6826) (6761:6761:6761))
        (PORT d[7] (4366:4366:4366) (4432:4432:4432))
        (PORT d[8] (3161:3161:3161) (3176:3176:3176))
        (PORT d[9] (8531:8531:8531) (8390:8390:8390))
        (PORT d[10] (5079:5079:5079) (5129:5129:5129))
        (PORT d[11] (5630:5630:5630) (5641:5641:5641))
        (PORT d[12] (7385:7385:7385) (7283:7283:7283))
        (PORT clk (2270:2270:2270) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2691:2691:2691) (2628:2628:2628))
        (PORT clk (2270:2270:2270) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3728:3728:3728) (3760:3760:3760))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7203:7203:7203) (6988:6988:6988))
        (PORT d[1] (4488:4488:4488) (4376:4376:4376))
        (PORT d[2] (5523:5523:5523) (5476:5476:5476))
        (PORT d[3] (2762:2762:2762) (2724:2724:2724))
        (PORT d[4] (4119:4119:4119) (3996:3996:3996))
        (PORT d[5] (4529:4529:4529) (4408:4408:4408))
        (PORT d[6] (5332:5332:5332) (5381:5381:5381))
        (PORT d[7] (4715:4715:4715) (4799:4799:4799))
        (PORT d[8] (3432:3432:3432) (3524:3524:3524))
        (PORT d[9] (2436:2436:2436) (2408:2408:2408))
        (PORT d[10] (7220:7220:7220) (6940:6940:6940))
        (PORT d[11] (7028:7028:7028) (6840:6840:6840))
        (PORT d[12] (3772:3772:3772) (3741:3741:3741))
        (PORT clk (2272:2272:2272) (2303:2303:2303))
        (PORT stall (2403:2403:2403) (2450:2450:2450))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2225:2225:2225) (2157:2157:2157))
        (PORT datab (1876:1876:1876) (1861:1861:1861))
        (PORT datac (1336:1336:1336) (1333:1333:1333))
        (PORT datad (1348:1348:1348) (1341:1341:1341))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~316)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1285:1285:1285) (1253:1253:1253))
        (PORT datad (1279:1279:1279) (1251:1251:1251))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5899:5899:5899) (6163:6163:6163))
        (PORT clk (2241:2241:2241) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6442:6442:6442) (6162:6162:6162))
        (PORT d[1] (2978:2978:2978) (3050:3050:3050))
        (PORT d[2] (3155:3155:3155) (3190:3190:3190))
        (PORT d[3] (2713:2713:2713) (2724:2724:2724))
        (PORT d[4] (2621:2621:2621) (2671:2671:2671))
        (PORT d[5] (5989:5989:5989) (5766:5766:5766))
        (PORT d[6] (6376:6376:6376) (6092:6092:6092))
        (PORT d[7] (5086:5086:5086) (5126:5126:5126))
        (PORT d[8] (7587:7587:7587) (7456:7456:7456))
        (PORT d[9] (9439:9439:9439) (8874:8874:8874))
        (PORT d[10] (3138:3138:3138) (3023:3023:3023))
        (PORT d[11] (2715:2715:2715) (2687:2687:2687))
        (PORT d[12] (7159:7159:7159) (7047:7047:7047))
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2393:2393:2393) (2340:2340:2340))
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4411:4411:4411) (4347:4347:4347))
        (PORT d[1] (3674:3674:3674) (3484:3484:3484))
        (PORT d[2] (4056:4056:4056) (3850:3850:3850))
        (PORT d[3] (2050:2050:2050) (2019:2019:2019))
        (PORT d[4] (4238:4238:4238) (4158:4158:4158))
        (PORT d[5] (2424:2424:2424) (2290:2290:2290))
        (PORT d[6] (3838:3838:3838) (3962:3962:3962))
        (PORT d[7] (2538:2538:2538) (2443:2443:2443))
        (PORT d[8] (2571:2571:2571) (2601:2601:2601))
        (PORT d[9] (3077:3077:3077) (2901:2901:2901))
        (PORT d[10] (3357:3357:3357) (3433:3433:3433))
        (PORT d[11] (3743:3743:3743) (3558:3558:3558))
        (PORT d[12] (3244:3244:3244) (3275:3275:3275))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (PORT stall (2411:2411:2411) (2463:2463:2463))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4110:4110:4110) (4352:4352:4352))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5204:5204:5204) (4959:4959:4959))
        (PORT d[1] (4167:4167:4167) (4189:4189:4189))
        (PORT d[2] (4570:4570:4570) (4611:4611:4611))
        (PORT d[3] (4411:4411:4411) (4403:4403:4403))
        (PORT d[4] (3697:3697:3697) (3746:3746:3746))
        (PORT d[5] (7427:7427:7427) (7305:7305:7305))
        (PORT d[6] (7948:7948:7948) (7947:7947:7947))
        (PORT d[7] (3370:3370:3370) (3483:3483:3483))
        (PORT d[8] (3446:3446:3446) (3421:3421:3421))
        (PORT d[9] (6333:6333:6333) (6272:6272:6272))
        (PORT d[10] (3174:3174:3174) (3203:3203:3203))
        (PORT d[11] (3776:3776:3776) (3907:3907:3907))
        (PORT d[12] (6125:6125:6125) (6089:6089:6089))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3005:3005:3005) (2905:2905:2905))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3722:3722:3722))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5496:5496:5496) (5303:5303:5303))
        (PORT d[1] (4841:4841:4841) (4722:4722:4722))
        (PORT d[2] (3349:3349:3349) (3294:3294:3294))
        (PORT d[3] (4211:4211:4211) (4212:4212:4212))
        (PORT d[4] (4304:4304:4304) (4245:4245:4245))
        (PORT d[5] (3901:3901:3901) (3839:3839:3839))
        (PORT d[6] (3902:3902:3902) (3936:3936:3936))
        (PORT d[7] (4822:4822:4822) (4974:4974:4974))
        (PORT d[8] (4215:4215:4215) (4087:4087:4087))
        (PORT d[9] (3229:3229:3229) (3240:3240:3240))
        (PORT d[10] (5271:5271:5271) (5052:5052:5052))
        (PORT d[11] (6010:6010:6010) (5815:5815:5815))
        (PORT d[12] (4318:4318:4318) (4248:4248:4248))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT stall (3356:3356:3356) (3324:3324:3324))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1371:1371:1371) (1371:1371:1371))
        (PORT datab (1752:1752:1752) (1645:1645:1645))
        (PORT datac (2333:2333:2333) (2270:2270:2270))
        (PORT datad (1350:1350:1350) (1344:1344:1344))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4425:4425:4425) (4650:4650:4650))
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (3699:3699:3699))
        (PORT d[1] (4010:4010:4010) (4097:4097:4097))
        (PORT d[2] (4193:4193:4193) (4206:4206:4206))
        (PORT d[3] (2999:2999:2999) (2992:2992:2992))
        (PORT d[4] (3751:3751:3751) (3765:3765:3765))
        (PORT d[5] (4147:4147:4147) (3973:3973:3973))
        (PORT d[6] (8658:8658:8658) (8665:8665:8665))
        (PORT d[7] (3979:3979:3979) (4074:4074:4074))
        (PORT d[8] (6817:6817:6817) (6666:6666:6666))
        (PORT d[9] (4123:4123:4123) (3955:3955:3955))
        (PORT d[10] (3161:3161:3161) (3172:3172:3172))
        (PORT d[11] (4807:4807:4807) (4919:4919:4919))
        (PORT d[12] (3891:3891:3891) (3757:3757:3757))
        (PORT clk (2266:2266:2266) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2780:2780:2780) (2748:2748:2748))
        (PORT clk (2266:2266:2266) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3724:3724:3724) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4455:4455:4455) (4259:4259:4259))
        (PORT d[1] (4542:4542:4542) (4440:4440:4440))
        (PORT d[2] (2982:2982:2982) (2921:2921:2921))
        (PORT d[3] (3199:3199:3199) (3229:3229:3229))
        (PORT d[4] (4009:4009:4009) (3974:3974:3974))
        (PORT d[5] (4358:4358:4358) (4187:4187:4187))
        (PORT d[6] (2683:2683:2683) (2734:2734:2734))
        (PORT d[7] (3661:3661:3661) (3743:3743:3743))
        (PORT d[8] (3740:3740:3740) (3584:3584:3584))
        (PORT d[9] (4684:4684:4684) (4650:4650:4650))
        (PORT d[10] (4187:4187:4187) (3940:3940:3940))
        (PORT d[11] (3988:3988:3988) (3774:3774:3774))
        (PORT d[12] (3499:3499:3499) (3531:3531:3531))
        (PORT clk (2268:2268:2268) (2294:2294:2294))
        (PORT stall (2668:2668:2668) (2713:2713:2713))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4110:4110:4110) (4341:4341:4341))
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4501:4501:4501) (4345:4345:4345))
        (PORT d[1] (4348:4348:4348) (4445:4445:4445))
        (PORT d[2] (5677:5677:5677) (5616:5616:5616))
        (PORT d[3] (2964:2964:2964) (2946:2946:2946))
        (PORT d[4] (3965:3965:3965) (4018:4018:4018))
        (PORT d[5] (5154:5154:5154) (4960:4960:4960))
        (PORT d[6] (8364:8364:8364) (8388:8388:8388))
        (PORT d[7] (4988:4988:4988) (5055:5055:5055))
        (PORT d[8] (2457:2457:2457) (2454:2454:2454))
        (PORT d[9] (3122:3122:3122) (2991:2991:2991))
        (PORT d[10] (2565:2565:2565) (2611:2611:2611))
        (PORT d[11] (4523:4523:4523) (4665:4665:4665))
        (PORT d[12] (5432:5432:5432) (5376:5376:5376))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2272:2272:2272))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3698:3698:3698) (3730:3730:3730))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3763:3763:3763) (3578:3578:3578))
        (PORT d[1] (5134:5134:5134) (5005:5005:5005))
        (PORT d[2] (3380:3380:3380) (3338:3338:3338))
        (PORT d[3] (4149:4149:4149) (4150:4150:4150))
        (PORT d[4] (4363:4363:4363) (4317:4317:4317))
        (PORT d[5] (3910:3910:3910) (3707:3707:3707))
        (PORT d[6] (2606:2606:2606) (2636:2636:2636))
        (PORT d[7] (3586:3586:3586) (3670:3670:3670))
        (PORT d[8] (4495:4495:4495) (4355:4355:4355))
        (PORT d[9] (4050:4050:4050) (4036:4036:4036))
        (PORT d[10] (3711:3711:3711) (3510:3510:3510))
        (PORT d[11] (4302:4302:4302) (4071:4071:4071))
        (PORT d[12] (4254:4254:4254) (4280:4280:4280))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (PORT stall (2740:2740:2740) (2769:2769:2769))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1730:1730:1730))
        (PORT datab (1973:1973:1973) (1924:1924:1924))
        (PORT datac (1761:1761:1761) (1718:1718:1718))
        (PORT datad (1672:1672:1672) (1656:1656:1656))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1322:1322:1322) (1289:1289:1289))
        (PORT datac (869:869:869) (796:796:796))
        (PORT datad (1275:1275:1275) (1247:1247:1247))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5676:5676:5676) (6000:6000:6000))
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6243:6243:6243) (6031:6031:6031))
        (PORT d[1] (5289:5289:5289) (5286:5286:5286))
        (PORT d[2] (4114:4114:4114) (4085:4085:4085))
        (PORT d[3] (5973:5973:5973) (5912:5912:5912))
        (PORT d[4] (5387:5387:5387) (5441:5441:5441))
        (PORT d[5] (9388:9388:9388) (9230:9230:9230))
        (PORT d[6] (8218:8218:8218) (8132:8132:8132))
        (PORT d[7] (4376:4376:4376) (4449:4449:4449))
        (PORT d[8] (8822:8822:8822) (8611:8611:8611))
        (PORT d[9] (8548:8548:8548) (8406:8406:8406))
        (PORT d[10] (5390:5390:5390) (5421:5421:5421))
        (PORT d[11] (5577:5577:5577) (5573:5573:5573))
        (PORT d[12] (7414:7414:7414) (7318:7318:7318))
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2700:2700:2700) (2623:2623:2623))
        (PORT clk (2269:2269:2269) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3727:3727:3727) (3756:3756:3756))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2302:2302:2302))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7244:7244:7244) (7042:7042:7042))
        (PORT d[1] (4419:4419:4419) (4306:4306:4306))
        (PORT d[2] (5554:5554:5554) (5506:5506:5506))
        (PORT d[3] (2393:2393:2393) (2356:2356:2356))
        (PORT d[4] (4144:4144:4144) (4015:4015:4015))
        (PORT d[5] (4517:4517:4517) (4396:4396:4396))
        (PORT d[6] (5351:5351:5351) (5398:5398:5398))
        (PORT d[7] (4681:4681:4681) (4768:4768:4768))
        (PORT d[8] (3426:3426:3426) (3517:3517:3517))
        (PORT d[9] (2686:2686:2686) (2633:2633:2633))
        (PORT d[10] (6885:6885:6885) (6623:6623:6623))
        (PORT d[11] (7030:7030:7030) (6839:6839:6839))
        (PORT d[12] (3793:3793:3793) (3759:3759:3759))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (PORT stall (2501:2501:2501) (2514:2514:2514))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4738:4738:4738) (4953:4953:4953))
        (PORT clk (2216:2216:2216) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5958:5958:5958) (5800:5800:5800))
        (PORT d[1] (5212:5212:5212) (5353:5353:5353))
        (PORT d[2] (4236:4236:4236) (4285:4285:4285))
        (PORT d[3] (4213:4213:4213) (4274:4274:4274))
        (PORT d[4] (4864:4864:4864) (4832:4832:4832))
        (PORT d[5] (6453:6453:6453) (6150:6150:6150))
        (PORT d[6] (6358:6358:6358) (6229:6229:6229))
        (PORT d[7] (3814:3814:3814) (3942:3942:3942))
        (PORT d[8] (6296:6296:6296) (6047:6047:6047))
        (PORT d[9] (3443:3443:3443) (3309:3309:3309))
        (PORT d[10] (3910:3910:3910) (3930:3930:3930))
        (PORT d[11] (5060:5060:5060) (5124:5124:5124))
        (PORT d[12] (5383:5383:5383) (5269:5269:5269))
        (PORT clk (2213:2213:2213) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2551:2551:2551))
        (PORT clk (2213:2213:2213) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3671:3671:3671) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5014:5014:5014) (4893:4893:4893))
        (PORT d[1] (4451:4451:4451) (4317:4317:4317))
        (PORT d[2] (4005:4005:4005) (3928:3928:3928))
        (PORT d[3] (5093:5093:5093) (5216:5216:5216))
        (PORT d[4] (5410:5410:5410) (5371:5371:5371))
        (PORT d[5] (6260:6260:6260) (5911:5911:5911))
        (PORT d[6] (4019:4019:4019) (3948:3948:3948))
        (PORT d[7] (4648:4648:4648) (4688:4688:4688))
        (PORT d[8] (4112:4112:4112) (3971:3971:3971))
        (PORT d[9] (4578:4578:4578) (4497:4497:4497))
        (PORT d[10] (2371:2371:2371) (2335:2335:2335))
        (PORT d[11] (4463:4463:4463) (4327:4327:4327))
        (PORT d[12] (3948:3948:3948) (3969:3969:3969))
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (PORT stall (2418:2418:2418) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1400:1400:1400) (1384:1384:1384))
        (PORT datab (2282:2282:2282) (2220:2220:2220))
        (PORT datac (1337:1337:1337) (1334:1334:1334))
        (PORT datad (1951:1951:1951) (1881:1881:1881))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5144:5144:5144) (5378:5378:5378))
        (PORT clk (2290:2290:2290) (2319:2319:2319))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1361:1361:1361) (1332:1332:1332))
        (PORT d[1] (1603:1603:1603) (1555:1555:1555))
        (PORT d[2] (1092:1092:1092) (1087:1087:1087))
        (PORT d[3] (1285:1285:1285) (1248:1248:1248))
        (PORT d[4] (1663:1663:1663) (1591:1591:1591))
        (PORT d[5] (2634:2634:2634) (2569:2569:2569))
        (PORT d[6] (2040:2040:2040) (2005:2005:2005))
        (PORT d[7] (1182:1182:1182) (1182:1182:1182))
        (PORT d[8] (1425:1425:1425) (1397:1397:1397))
        (PORT d[9] (3303:3303:3303) (3193:3193:3193))
        (PORT d[10] (1824:1824:1824) (1833:1833:1833))
        (PORT d[11] (1346:1346:1346) (1314:1314:1314))
        (PORT d[12] (1380:1380:1380) (1347:1347:1347))
        (PORT clk (2287:2287:2287) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1224:1224:1224))
        (PORT clk (2287:2287:2287) (2315:2315:2315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2319:2319:2319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3745:3745:3745) (3774:3774:3774))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2291:2291:2291) (2320:2320:2320))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (807:807:807) (791:791:791))
        (PORT d[1] (1072:1072:1072) (1030:1030:1030))
        (PORT d[2] (1790:1790:1790) (1655:1655:1655))
        (PORT d[3] (1349:1349:1349) (1294:1294:1294))
        (PORT d[4] (1380:1380:1380) (1324:1324:1324))
        (PORT d[5] (3409:3409:3409) (3237:3237:3237))
        (PORT d[6] (1117:1117:1117) (1091:1091:1091))
        (PORT d[7] (1077:1077:1077) (1045:1045:1045))
        (PORT d[8] (2048:2048:2048) (1983:1983:1983))
        (PORT d[9] (1604:1604:1604) (1506:1506:1506))
        (PORT d[10] (1262:1262:1262) (1179:1179:1179))
        (PORT d[11] (1089:1089:1089) (1049:1049:1049))
        (PORT d[12] (1738:1738:1738) (1679:1679:1679))
        (PORT clk (2289:2289:2289) (2317:2317:2317))
        (PORT stall (1619:1619:1619) (1704:1704:1704))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2289:2289:2289) (2317:2317:2317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2290:2290:2290) (2318:2318:2318))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4866:4866:4866) (5125:5125:5125))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2938:2938:2938) (2858:2858:2858))
        (PORT d[1] (3379:3379:3379) (3488:3488:3488))
        (PORT d[2] (4026:4026:4026) (4130:4130:4130))
        (PORT d[3] (2023:2023:2023) (1976:1976:1976))
        (PORT d[4] (1826:1826:1826) (1805:1805:1805))
        (PORT d[5] (2683:2683:2683) (2596:2596:2596))
        (PORT d[6] (1984:1984:1984) (1952:1952:1952))
        (PORT d[7] (6326:6326:6326) (6392:6392:6392))
        (PORT d[8] (3799:3799:3799) (3627:3627:3627))
        (PORT d[9] (2647:2647:2647) (2561:2561:2561))
        (PORT d[10] (3964:3964:3964) (3966:3966:3966))
        (PORT d[11] (4412:4412:4412) (4475:4475:4475))
        (PORT d[12] (3255:3255:3255) (3153:3153:3153))
        (PORT clk (2268:2268:2268) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1467:1467:1467))
        (PORT clk (2268:2268:2268) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3757:3757:3757))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1853:1853:1853) (1752:1752:1752))
        (PORT d[1] (4333:4333:4333) (4152:4152:4152))
        (PORT d[2] (2866:2866:2866) (2741:2741:2741))
        (PORT d[3] (2519:2519:2519) (2391:2391:2391))
        (PORT d[4] (4315:4315:4315) (4245:4245:4245))
        (PORT d[5] (2513:2513:2513) (2374:2374:2374))
        (PORT d[6] (1760:1760:1760) (1717:1717:1717))
        (PORT d[7] (1744:1744:1744) (1695:1695:1695))
        (PORT d[8] (2039:2039:2039) (1965:1965:1965))
        (PORT d[9] (3254:3254:3254) (3196:3196:3196))
        (PORT d[10] (2906:2906:2906) (2934:2934:2934))
        (PORT d[11] (1688:1688:1688) (1618:1618:1618))
        (PORT d[12] (1688:1688:1688) (1629:1629:1629))
        (PORT clk (2270:2270:2270) (2300:2300:2300))
        (PORT stall (1902:1902:1902) (2002:2002:2002))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1376:1376:1376))
        (PORT datab (1252:1252:1252) (1144:1144:1144))
        (PORT datac (1840:1840:1840) (1722:1722:1722))
        (PORT datad (1340:1340:1340) (1332:1332:1332))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (966:966:966))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4345:4345:4345) (4564:4564:4564))
        (PORT clk (2219:2219:2219) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5231:5231:5231) (4985:4985:4985))
        (PORT d[1] (4145:4145:4145) (4169:4169:4169))
        (PORT d[2] (4298:4298:4298) (4346:4346:4346))
        (PORT d[3] (4740:4740:4740) (4713:4713:4713))
        (PORT d[4] (3748:3748:3748) (3827:3827:3827))
        (PORT d[5] (7088:7088:7088) (6984:6984:6984))
        (PORT d[6] (8307:8307:8307) (8292:8292:8292))
        (PORT d[7] (3079:3079:3079) (3179:3179:3179))
        (PORT d[8] (3145:3145:3145) (3138:3138:3138))
        (PORT d[9] (6368:6368:6368) (6309:6309:6309))
        (PORT d[10] (3175:3175:3175) (3208:3208:3208))
        (PORT d[11] (4093:4093:4093) (4211:4211:4211))
        (PORT d[12] (4766:4766:4766) (4746:4746:4746))
        (PORT clk (2216:2216:2216) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2831:2831:2831) (2705:2705:2705))
        (PORT clk (2216:2216:2216) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3674:3674:3674) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5473:5473:5473) (5273:5273:5273))
        (PORT d[1] (4051:4051:4051) (3889:3889:3889))
        (PORT d[2] (3372:3372:3372) (3318:3318:3318))
        (PORT d[3] (4548:4548:4548) (4538:4538:4538))
        (PORT d[4] (4603:4603:4603) (4529:4529:4529))
        (PORT d[5] (4824:4824:4824) (4695:4695:4695))
        (PORT d[6] (3983:3983:3983) (4017:4017:4017))
        (PORT d[7] (5129:5129:5129) (5266:5266:5266))
        (PORT d[8] (4555:4555:4555) (4416:4416:4416))
        (PORT d[9] (3174:3174:3174) (3182:3182:3182))
        (PORT d[10] (5574:5574:5574) (5345:5345:5345))
        (PORT d[11] (6268:6268:6268) (6056:6056:6056))
        (PORT d[12] (3615:3615:3615) (3577:3577:3577))
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (PORT stall (3300:3300:3300) (3272:3272:3272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5280:5280:5280) (5574:5574:5574))
        (PORT clk (2241:2241:2241) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6147:6147:6147) (5817:5817:5817))
        (PORT d[1] (4475:4475:4475) (4603:4603:4603))
        (PORT d[2] (3236:3236:3236) (3278:3278:3278))
        (PORT d[3] (3433:3433:3433) (3452:3452:3452))
        (PORT d[4] (4200:4200:4200) (4239:4239:4239))
        (PORT d[5] (5753:5753:5753) (5470:5470:5470))
        (PORT d[6] (6221:6221:6221) (6058:6058:6058))
        (PORT d[7] (3570:3570:3570) (3618:3618:3618))
        (PORT d[8] (6144:6144:6144) (5888:5888:5888))
        (PORT d[9] (9014:9014:9014) (8450:8450:8450))
        (PORT d[10] (5217:5217:5217) (4978:4978:4978))
        (PORT d[11] (4152:4152:4152) (4123:4123:4123))
        (PORT d[12] (5495:5495:5495) (5429:5429:5429))
        (PORT clk (2238:2238:2238) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2634:2634:2634))
        (PORT clk (2238:2238:2238) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3696:3696:3696) (3731:3731:3731))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2792:2792:2792))
        (PORT d[1] (4075:4075:4075) (3936:3936:3936))
        (PORT d[2] (5719:5719:5719) (5395:5395:5395))
        (PORT d[3] (2994:2994:2994) (3064:3064:3064))
        (PORT d[4] (4233:4233:4233) (4147:4147:4147))
        (PORT d[5] (6210:6210:6210) (5846:5846:5846))
        (PORT d[6] (4993:4993:4993) (4790:4790:4790))
        (PORT d[7] (3407:3407:3407) (3402:3402:3402))
        (PORT d[8] (2571:2571:2571) (2606:2606:2606))
        (PORT d[9] (4496:4496:4496) (4324:4324:4324))
        (PORT d[10] (3691:3691:3691) (3757:3757:3757))
        (PORT d[11] (5067:5067:5067) (5000:5000:5000))
        (PORT d[12] (3095:3095:3095) (3100:3100:3100))
        (PORT clk (2240:2240:2240) (2274:2274:2274))
        (PORT stall (2751:2751:2751) (2781:2781:2781))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1373:1373:1373))
        (PORT datab (2541:2541:2541) (2485:2485:2485))
        (PORT datac (2369:2369:2369) (2347:2347:2347))
        (PORT datad (1348:1348:1348) (1342:1342:1342))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5477:5477:5477) (5744:5744:5744))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2540:2540:2540) (2438:2438:2438))
        (PORT d[1] (2762:2762:2762) (2752:2752:2752))
        (PORT d[2] (2498:2498:2498) (2498:2498:2498))
        (PORT d[3] (3555:3555:3555) (3474:3474:3474))
        (PORT d[4] (3920:3920:3920) (3932:3932:3932))
        (PORT d[5] (3822:3822:3822) (3677:3677:3677))
        (PORT d[6] (1680:1680:1680) (1637:1637:1637))
        (PORT d[7] (3649:3649:3649) (3672:3672:3672))
        (PORT d[8] (2016:2016:2016) (1961:1961:1961))
        (PORT d[9] (2564:2564:2564) (2492:2492:2492))
        (PORT d[10] (2337:2337:2337) (2275:2275:2275))
        (PORT d[11] (3131:3131:3131) (3107:3107:3107))
        (PORT d[12] (4451:4451:4451) (4287:4287:4287))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1640:1640:1640))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3736:3736:3736) (3766:3766:3766))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4395:4395:4395) (4193:4193:4193))
        (PORT d[1] (1830:1830:1830) (1700:1700:1700))
        (PORT d[2] (2460:2460:2460) (2305:2305:2305))
        (PORT d[3] (1392:1392:1392) (1368:1368:1368))
        (PORT d[4] (1819:1819:1819) (1693:1693:1693))
        (PORT d[5] (2395:2395:2395) (2247:2247:2247))
        (PORT d[6] (2697:2697:2697) (2763:2763:2763))
        (PORT d[7] (1504:1504:1504) (1392:1392:1392))
        (PORT d[8] (3846:3846:3846) (3830:3830:3830))
        (PORT d[9] (2307:2307:2307) (2241:2241:2241))
        (PORT d[10] (3035:3035:3035) (3102:3102:3102))
        (PORT d[11] (1588:1588:1588) (1494:1494:1494))
        (PORT d[12] (2220:2220:2220) (2147:2147:2147))
        (PORT clk (2280:2280:2280) (2309:2309:2309))
        (PORT stall (2278:2278:2278) (2363:2363:2363))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5973:5973:5973) (6272:6272:6272))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6551:6551:6551) (6325:6325:6325))
        (PORT d[1] (5612:5612:5612) (5608:5608:5608))
        (PORT d[2] (4426:4426:4426) (4388:4388:4388))
        (PORT d[3] (6059:6059:6059) (6010:6010:6010))
        (PORT d[4] (5700:5700:5700) (5738:5738:5738))
        (PORT d[5] (8953:8953:8953) (8716:8716:8716))
        (PORT d[6] (7103:7103:7103) (7016:7016:7016))
        (PORT d[7] (4644:4644:4644) (4698:4698:4698))
        (PORT d[8] (9113:9113:9113) (8886:8886:8886))
        (PORT d[9] (8870:8870:8870) (8722:8722:8722))
        (PORT d[10] (5406:5406:5406) (5447:5447:5447))
        (PORT d[11] (5943:5943:5943) (5951:5951:5951))
        (PORT d[12] (7730:7730:7730) (7616:7616:7616))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2235:2235:2235))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7579:7579:7579) (7363:7363:7363))
        (PORT d[1] (4477:4477:4477) (4357:4357:4357))
        (PORT d[2] (5903:5903:5903) (5850:5850:5850))
        (PORT d[3] (2079:2079:2079) (2059:2059:2059))
        (PORT d[4] (2801:2801:2801) (2688:2688:2688))
        (PORT d[5] (3856:3856:3856) (3756:3756:3756))
        (PORT d[6] (5667:5667:5667) (5736:5736:5736))
        (PORT d[7] (4621:4621:4621) (4650:4650:4650))
        (PORT d[8] (3408:3408:3408) (3499:3499:3499))
        (PORT d[9] (2711:2711:2711) (2667:2667:2667))
        (PORT d[10] (7207:7207:7207) (6931:6931:6931))
        (PORT d[11] (3288:3288:3288) (3198:3198:3198))
        (PORT d[12] (3526:3526:3526) (3524:3524:3524))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
        (PORT stall (2136:2136:2136) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1372:1372:1372))
        (PORT datab (613:613:613) (567:567:567))
        (PORT datac (2492:2492:2492) (2410:2410:2410))
        (PORT datad (1349:1349:1349) (1343:1343:1343))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1276:1276:1276) (1247:1247:1247))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (931:931:931))
        (PORT datab (1140:1140:1140) (1164:1164:1164))
        (PORT datac (1000:1000:1000) (997:997:997))
        (PORT datad (917:917:917) (865:865:865))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1914:1914:1914) (1910:1910:1910))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (999:999:999) (996:996:996))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5203:5203:5203) (5497:5497:5497))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6089:6089:6089) (5817:5817:5817))
        (PORT d[1] (4533:4533:4533) (4634:4634:4634))
        (PORT d[2] (5336:5336:5336) (5373:5373:5373))
        (PORT d[3] (3779:3779:3779) (3802:3802:3802))
        (PORT d[4] (2910:2910:2910) (2942:2942:2942))
        (PORT d[5] (5401:5401:5401) (5204:5204:5204))
        (PORT d[6] (5743:5743:5743) (5482:5482:5482))
        (PORT d[7] (4408:4408:4408) (4468:4468:4468))
        (PORT d[8] (7154:7154:7154) (7030:7030:7030))
        (PORT d[9] (8774:8774:8774) (8235:8235:8235))
        (PORT d[10] (5466:5466:5466) (5292:5292:5292))
        (PORT d[11] (3920:3920:3920) (3941:3941:3941))
        (PORT d[12] (6473:6473:6473) (6385:6385:6385))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2547:2547:2547) (2454:2454:2454))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3656:3656:3656) (3685:3685:3685))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3679:3679:3679))
        (PORT d[1] (3998:3998:3998) (3824:3824:3824))
        (PORT d[2] (3384:3384:3384) (3192:3192:3192))
        (PORT d[3] (2378:2378:2378) (2355:2355:2355))
        (PORT d[4] (4875:4875:4875) (4794:4794:4794))
        (PORT d[5] (3069:3069:3069) (2901:2901:2901))
        (PORT d[6] (3415:3415:3415) (3485:3485:3485))
        (PORT d[7] (3133:3133:3133) (3118:3118:3118))
        (PORT d[8] (2480:2480:2480) (2484:2484:2484))
        (PORT d[9] (3634:3634:3634) (3433:3433:3433))
        (PORT d[10] (2971:2971:2971) (3060:3060:3060))
        (PORT d[11] (3066:3066:3066) (2899:2899:2899))
        (PORT d[12] (3341:3341:3341) (3284:3284:3284))
        (PORT clk (2200:2200:2200) (2228:2228:2228))
        (PORT stall (2919:2919:2919) (2910:2910:2910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a384.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1335:1335:1335) (1383:1383:1383))
        (PORT datab (2055:2055:2055) (2007:2007:2007))
        (PORT datac (2298:2298:2298) (2132:2132:2132))
        (PORT datad (1013:1013:1013) (983:983:983))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1109:1109:1109) (1136:1136:1136))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (755:755:755))
        (PORT datab (1200:1200:1200) (1134:1134:1134))
        (PORT datad (1065:1065:1065) (1081:1081:1081))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[39\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (4767:4767:4767) (5034:5034:5034))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[39\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (604:604:604) (672:672:672))
        (PORT clrn (4581:4581:4581) (4332:4332:4332))
        (PORT sload (836:836:836) (907:907:907))
        (PORT ena (1303:1303:1303) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector48\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (336:336:336))
        (PORT datab (959:959:959) (911:911:911))
        (PORT datad (877:877:877) (837:837:837))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4384:4384:4384) (4562:4562:4562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE dout_adc\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5315:5315:5315) (5624:5624:5624))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4358:4358:4358) (4199:4199:4199))
        (PORT d[1] (3765:3765:3765) (3876:3876:3876))
        (PORT d[2] (3853:3853:3853) (3880:3880:3880))
        (PORT d[3] (4338:4338:4338) (4353:4353:4353))
        (PORT d[4] (3176:3176:3176) (3221:3221:3221))
        (PORT d[5] (5249:5249:5249) (5049:5049:5049))
        (PORT d[6] (4331:4331:4331) (4135:4135:4135))
        (PORT d[7] (3026:3026:3026) (3111:3111:3111))
        (PORT d[8] (6202:6202:6202) (5931:5931:5931))
        (PORT d[9] (6562:6562:6562) (6182:6182:6182))
        (PORT d[10] (4254:4254:4254) (4121:4121:4121))
        (PORT d[11] (2783:2783:2783) (2776:2776:2776))
        (PORT d[12] (4482:4482:4482) (4414:4414:4414))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2577:2577:2577) (2478:2478:2478))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3721:3721:3721) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2039:2039:2039))
        (PORT d[1] (4647:4647:4647) (4480:4480:4480))
        (PORT d[2] (4344:4344:4344) (4110:4110:4110))
        (PORT d[3] (3200:3200:3200) (3190:3190:3190))
        (PORT d[4] (4006:4006:4006) (3875:3875:3875))
        (PORT d[5] (4421:4421:4421) (4435:4435:4435))
        (PORT d[6] (3326:3326:3326) (3382:3382:3382))
        (PORT d[7] (2620:2620:2620) (2549:2549:2549))
        (PORT d[8] (2926:2926:2926) (2980:2980:2980))
        (PORT d[9] (4893:4893:4893) (4629:4629:4629))
        (PORT d[10] (3164:3164:3164) (3174:3174:3174))
        (PORT d[11] (4802:4802:4802) (4524:4524:4524))
        (PORT d[12] (3943:3943:3943) (3893:3893:3893))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
        (PORT stall (3224:3224:3224) (3218:3218:3218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a385.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1499:1499:1499) (1495:1495:1495))
        (PORT datab (1624:1624:1624) (1546:1546:1546))
        (PORT datac (1098:1098:1098) (1106:1106:1106))
        (PORT datad (2985:2985:2985) (2808:2808:2808))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4885:4885:4885) (5157:5157:5157))
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8107:8107:8107) (7692:7692:7692))
        (PORT d[1] (3260:3260:3260) (3315:3315:3315))
        (PORT d[2] (3486:3486:3486) (3496:3496:3496))
        (PORT d[3] (4460:4460:4460) (4458:4458:4458))
        (PORT d[4] (2139:2139:2139) (2142:2142:2142))
        (PORT d[5] (7498:7498:7498) (7227:7227:7227))
        (PORT d[6] (5589:5589:5589) (5417:5417:5417))
        (PORT d[7] (5443:5443:5443) (5499:5499:5499))
        (PORT d[8] (3442:3442:3442) (3285:3285:3285))
        (PORT d[9] (3115:3115:3115) (3002:3002:3002))
        (PORT d[10] (6356:6356:6356) (6228:6228:6228))
        (PORT d[11] (3598:3598:3598) (3638:3638:3638))
        (PORT d[12] (6904:6904:6904) (6822:6822:6822))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2129:2129:2129) (2072:2072:2072))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3688:3688:3688) (3720:3720:3720))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3833:3833:3833) (3811:3811:3811))
        (PORT d[1] (5840:5840:5840) (5688:5688:5688))
        (PORT d[2] (6350:6350:6350) (6109:6109:6109))
        (PORT d[3] (2606:2606:2606) (2662:2662:2662))
        (PORT d[4] (6361:6361:6361) (6075:6075:6075))
        (PORT d[5] (5065:5065:5065) (5010:5010:5010))
        (PORT d[6] (3336:3336:3336) (3392:3392:3392))
        (PORT d[7] (2144:2144:2144) (2146:2146:2146))
        (PORT d[8] (2579:2579:2579) (2595:2595:2595))
        (PORT d[9] (3245:3245:3245) (3156:3156:3156))
        (PORT d[10] (2384:2384:2384) (2357:2357:2357))
        (PORT d[11] (6586:6586:6586) (6216:6216:6216))
        (PORT d[12] (4441:4441:4441) (4407:4407:4407))
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (PORT stall (3794:3794:3794) (3753:3753:3753))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (3941:3941:3941))
        (PORT clk (2256:2256:2256) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6960:6960:6960) (6797:6797:6797))
        (PORT d[1] (6510:6510:6510) (6625:6625:6625))
        (PORT d[2] (6230:6230:6230) (6253:6253:6253))
        (PORT d[3] (4955:4955:4955) (5027:5027:5027))
        (PORT d[4] (4543:4543:4543) (4536:4536:4536))
        (PORT d[5] (7319:7319:7319) (7192:7192:7192))
        (PORT d[6] (6743:6743:6743) (6617:6617:6617))
        (PORT d[7] (4783:4783:4783) (4920:4920:4920))
        (PORT d[8] (7211:7211:7211) (6942:6942:6942))
        (PORT d[9] (5886:5886:5886) (5754:5754:5754))
        (PORT d[10] (3774:3774:3774) (3878:3878:3878))
        (PORT d[11] (5661:5661:5661) (5738:5738:5738))
        (PORT d[12] (6875:6875:6875) (6706:6706:6706))
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2699:2699:2699) (2614:2614:2614))
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5065:5065:5065) (4977:4977:4977))
        (PORT d[1] (5169:5169:5169) (5040:5040:5040))
        (PORT d[2] (5112:5112:5112) (5042:5042:5042))
        (PORT d[3] (4021:4021:4021) (4091:4091:4091))
        (PORT d[4] (5798:5798:5798) (5797:5797:5797))
        (PORT d[5] (6469:6469:6469) (6324:6324:6324))
        (PORT d[6] (2888:2888:2888) (2883:2883:2883))
        (PORT d[7] (3550:3550:3550) (3596:3596:3596))
        (PORT d[8] (3673:3673:3673) (3729:3729:3729))
        (PORT d[9] (4037:4037:4037) (4018:4018:4018))
        (PORT d[10] (2201:2201:2201) (2229:2229:2229))
        (PORT d[11] (6566:6566:6566) (6305:6305:6305))
        (PORT d[12] (3073:3073:3073) (3049:3049:3049))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT stall (3257:3257:3257) (3267:3267:3267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1497:1497:1497))
        (PORT datab (1137:1137:1137) (1142:1142:1142))
        (PORT datac (2413:2413:2413) (2397:2397:2397))
        (PORT datad (3412:3412:3412) (3250:3250:3250))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5447:5447:5447) (5804:5804:5804))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6264:6264:6264) (5931:5931:5931))
        (PORT d[1] (4514:4514:4514) (4562:4562:4562))
        (PORT d[2] (3510:3510:3510) (3543:3543:3543))
        (PORT d[3] (4695:4695:4695) (4716:4716:4716))
        (PORT d[4] (3752:3752:3752) (3770:3770:3770))
        (PORT d[5] (5662:5662:5662) (5490:5490:5490))
        (PORT d[6] (5947:5947:5947) (5726:5726:5726))
        (PORT d[7] (4277:4277:4277) (4325:4325:4325))
        (PORT d[8] (5715:5715:5715) (5407:5407:5407))
        (PORT d[9] (5314:5314:5314) (5054:5054:5054))
        (PORT d[10] (4614:4614:4614) (4517:4517:4517))
        (PORT d[11] (4017:4017:4017) (3999:3999:3999))
        (PORT d[12] (5191:5191:5191) (5144:5144:5144))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2792:2792:2792))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3723:3723:3723))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2514:2514:2514) (2527:2527:2527))
        (PORT d[1] (5455:5455:5455) (5314:5314:5314))
        (PORT d[2] (5893:5893:5893) (5658:5658:5658))
        (PORT d[3] (4766:4766:4766) (4866:4866:4866))
        (PORT d[4] (5012:5012:5012) (4771:4771:4771))
        (PORT d[5] (5840:5840:5840) (5632:5632:5632))
        (PORT d[6] (3366:3366:3366) (3427:3427:3427))
        (PORT d[7] (3692:3692:3692) (3628:3628:3628))
        (PORT d[8] (2945:2945:2945) (2970:2970:2970))
        (PORT d[9] (3573:3573:3573) (3519:3519:3519))
        (PORT d[10] (2455:2455:2455) (2457:2457:2457))
        (PORT d[11] (5678:5678:5678) (5322:5322:5322))
        (PORT d[12] (3345:3345:3345) (3329:3329:3329))
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (PORT stall (3989:3989:3989) (3967:3967:3967))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5399:5399:5399) (5745:5745:5745))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5598:5598:5598) (5288:5288:5288))
        (PORT d[1] (3881:3881:3881) (3946:3946:3946))
        (PORT d[2] (3505:3505:3505) (3525:3525:3525))
        (PORT d[3] (4034:4034:4034) (4078:4078:4078))
        (PORT d[4] (3466:3466:3466) (3489:3489:3489))
        (PORT d[5] (5629:5629:5629) (5449:5449:5449))
        (PORT d[6] (5253:5253:5253) (5066:5066:5066))
        (PORT d[7] (3741:3741:3741) (3819:3819:3819))
        (PORT d[8] (5051:5051:5051) (4762:4762:4762))
        (PORT d[9] (5837:5837:5837) (5525:5525:5525))
        (PORT d[10] (4571:4571:4571) (4466:4466:4466))
        (PORT d[11] (3432:3432:3432) (3425:3425:3425))
        (PORT d[12] (5133:5133:5133) (5073:5073:5073))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2853:2853:2853) (2759:2759:2759))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2460:2460:2460) (2445:2445:2445))
        (PORT d[1] (4786:4786:4786) (4670:4670:4670))
        (PORT d[2] (5879:5879:5879) (5618:5618:5618))
        (PORT d[3] (4074:4074:4074) (4188:4188:4188))
        (PORT d[4] (5145:5145:5145) (4855:4855:4855))
        (PORT d[5] (5532:5532:5532) (5338:5338:5338))
        (PORT d[6] (3369:3369:3369) (3438:3438:3438))
        (PORT d[7] (3056:3056:3056) (3017:3017:3017))
        (PORT d[8] (2818:2818:2818) (2830:2830:2830))
        (PORT d[9] (3639:3639:3639) (3581:3581:3581))
        (PORT d[10] (2444:2444:2444) (2434:2434:2434))
        (PORT d[11] (5610:5610:5610) (5247:5247:5247))
        (PORT d[12] (3412:3412:3412) (3404:3404:3404))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (PORT stall (3566:3566:3566) (3567:3567:3567))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1494:1494:1494))
        (PORT datab (1134:1134:1134) (1139:1139:1139))
        (PORT datac (3081:3081:3081) (2915:2915:2915))
        (PORT datad (4019:4019:4019) (3830:3830:3830))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4681:4681:4681) (5008:5008:5008))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8251:8251:8251) (7882:7882:7882))
        (PORT d[1] (2626:2626:2626) (2704:2704:2704))
        (PORT d[2] (4147:4147:4147) (4142:4142:4142))
        (PORT d[3] (5749:5749:5749) (5721:5721:5721))
        (PORT d[4] (3299:3299:3299) (3371:3371:3371))
        (PORT d[5] (7362:7362:7362) (7170:7170:7170))
        (PORT d[6] (7495:7495:7495) (7398:7398:7398))
        (PORT d[7] (2628:2628:2628) (2665:2665:2665))
        (PORT d[8] (7148:7148:7148) (7023:7023:7023))
        (PORT d[9] (6126:6126:6126) (6117:6117:6117))
        (PORT d[10] (7116:7116:7116) (6963:6963:6963))
        (PORT d[11] (2590:2590:2590) (2613:2613:2613))
        (PORT d[12] (8259:8259:8259) (8132:8132:8132))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2507:2507:2507) (2385:2385:2385))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2024:2024:2024) (1983:1983:1983))
        (PORT d[1] (4397:4397:4397) (4231:4231:4231))
        (PORT d[2] (8169:8169:8169) (7801:7801:7801))
        (PORT d[3] (3068:3068:3068) (3033:3033:3033))
        (PORT d[4] (2782:2782:2782) (2663:2663:2663))
        (PORT d[5] (3963:3963:3963) (3889:3889:3889))
        (PORT d[6] (3841:3841:3841) (3974:3974:3974))
        (PORT d[7] (2890:2890:2890) (2934:2934:2934))
        (PORT d[8] (3547:3547:3547) (3524:3524:3524))
        (PORT d[9] (2670:2670:2670) (2594:2594:2594))
        (PORT d[10] (4295:4295:4295) (4387:4387:4387))
        (PORT d[11] (2663:2663:2663) (2579:2579:2579))
        (PORT d[12] (3978:3978:3978) (3993:3993:3993))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (PORT stall (2275:2275:2275) (2337:2337:2337))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5352:5352:5352) (5698:5698:5698))
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6072:6072:6072) (5784:5784:5784))
        (PORT d[1] (4476:4476:4476) (4577:4577:4577))
        (PORT d[2] (4977:4977:4977) (5031:5031:5031))
        (PORT d[3] (3803:3803:3803) (3824:3824:3824))
        (PORT d[4] (4554:4554:4554) (4571:4571:4571))
        (PORT d[5] (5368:5368:5368) (5171:5171:5171))
        (PORT d[6] (6067:6067:6067) (5779:5779:5779))
        (PORT d[7] (2803:2803:2803) (2809:2809:2809))
        (PORT d[8] (8121:8121:8121) (7974:7974:7974))
        (PORT d[9] (9076:9076:9076) (8512:8512:8512))
        (PORT d[10] (5461:5461:5461) (5286:5286:5286))
        (PORT d[11] (3934:3934:3934) (3954:3954:3954))
        (PORT d[12] (6180:6180:6180) (6102:6102:6102))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2337:2337:2337))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3663:3663:3663) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (3710:3710:3710))
        (PORT d[1] (4425:4425:4425) (4253:4253:4253))
        (PORT d[2] (3698:3698:3698) (3490:3490:3490))
        (PORT d[3] (2066:2066:2066) (2071:2071:2071))
        (PORT d[4] (3587:3587:3587) (3531:3531:3531))
        (PORT d[5] (3336:3336:3336) (3297:3297:3297))
        (PORT d[6] (3110:3110:3110) (3211:3211:3211))
        (PORT d[7] (2798:2798:2798) (2798:2798:2798))
        (PORT d[8] (2830:2830:2830) (2814:2814:2814))
        (PORT d[9] (4264:4264:4264) (4034:4034:4034))
        (PORT d[10] (2990:2990:2990) (3079:3079:3079))
        (PORT d[11] (3971:3971:3971) (3772:3772:3772))
        (PORT d[12] (2992:2992:2992) (2948:2948:2948))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (PORT stall (2783:2783:2783) (2814:2814:2814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1421:1421:1421))
        (PORT datab (1815:1815:1815) (1635:1635:1635))
        (PORT datac (1345:1345:1345) (1346:1346:1346))
        (PORT datad (1403:1403:1403) (1309:1309:1309))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6310:6310:6310) (6627:6627:6627))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7530:7530:7530) (7154:7154:7154))
        (PORT d[1] (5473:5473:5473) (5487:5487:5487))
        (PORT d[2] (4198:4198:4198) (4218:4218:4218))
        (PORT d[3] (4103:4103:4103) (4107:4107:4107))
        (PORT d[4] (4681:4681:4681) (4662:4662:4662))
        (PORT d[5] (6634:6634:6634) (6433:6433:6433))
        (PORT d[6] (5616:5616:5616) (5448:5448:5448))
        (PORT d[7] (5106:5106:5106) (5174:5174:5174))
        (PORT d[8] (3727:3727:3727) (3553:3553:3553))
        (PORT d[9] (4030:4030:4030) (3819:3819:3819))
        (PORT d[10] (5604:5604:5604) (5478:5478:5478))
        (PORT d[11] (4938:4938:4938) (4873:4873:4873))
        (PORT d[12] (6565:6565:6565) (6491:6491:6491))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2595:2595:2595))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3653:3653:3653) (3682:3682:3682))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3486:3486:3486))
        (PORT d[1] (5521:5521:5521) (5386:5386:5386))
        (PORT d[2] (5989:5989:5989) (5749:5749:5749))
        (PORT d[3] (5805:5805:5805) (5879:5879:5879))
        (PORT d[4] (6039:6039:6039) (5770:5770:5770))
        (PORT d[5] (4745:4745:4745) (4699:4699:4699))
        (PORT d[6] (2993:2993:2993) (3052:3052:3052))
        (PORT d[7] (2132:2132:2132) (2137:2137:2137))
        (PORT d[8] (2208:2208:2208) (2231:2231:2231))
        (PORT d[9] (3545:3545:3545) (3475:3475:3475))
        (PORT d[10] (2061:2061:2061) (2047:2047:2047))
        (PORT d[11] (6279:6279:6279) (5915:5915:5915))
        (PORT d[12] (4101:4101:4101) (4077:4077:4077))
        (PORT clk (2197:2197:2197) (2225:2225:2225))
        (PORT stall (3442:3442:3442) (3396:3396:3396))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5800:5800:5800) (6183:6183:6183))
        (PORT clk (2258:2258:2258) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7230:7230:7230) (6742:6742:6742))
        (PORT d[1] (4856:4856:4856) (4993:4993:4993))
        (PORT d[2] (3798:3798:3798) (3819:3819:3819))
        (PORT d[3] (3844:3844:3844) (3884:3884:3884))
        (PORT d[4] (4523:4523:4523) (4584:4584:4584))
        (PORT d[5] (6690:6690:6690) (6535:6535:6535))
        (PORT d[6] (6369:6369:6369) (6268:6268:6268))
        (PORT d[7] (3361:3361:3361) (3446:3446:3446))
        (PORT d[8] (7846:7846:7846) (7720:7720:7720))
        (PORT d[9] (10044:10044:10044) (9328:9328:9328))
        (PORT d[10] (6506:6506:6506) (6413:6413:6413))
        (PORT d[11] (3954:3954:3954) (3990:3990:3990))
        (PORT d[12] (5871:5871:5871) (5817:5817:5817))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2892:2892:2892) (2883:2883:2883))
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3713:3713:3713) (3746:3746:3746))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2632:2632:2632) (2666:2666:2666))
        (PORT d[1] (4407:4407:4407) (4287:4287:4287))
        (PORT d[2] (7163:7163:7163) (6678:6678:6678))
        (PORT d[3] (2595:2595:2595) (2646:2646:2646))
        (PORT d[4] (3509:3509:3509) (3436:3436:3436))
        (PORT d[5] (5135:5135:5135) (4924:4924:4924))
        (PORT d[6] (5083:5083:5083) (4904:4904:4904))
        (PORT d[7] (3252:3252:3252) (3307:3307:3307))
        (PORT d[8] (2998:2998:2998) (3055:3055:3055))
        (PORT d[9] (4858:4858:4858) (4710:4710:4710))
        (PORT d[10] (3470:3470:3470) (3586:3586:3586))
        (PORT d[11] (3746:3746:3746) (3717:3717:3717))
        (PORT d[12] (3581:3581:3581) (3620:3620:3620))
        (PORT clk (2257:2257:2257) (2289:2289:2289))
        (PORT stall (3310:3310:3310) (3315:3315:3315))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1421:1421:1421))
        (PORT datab (2888:2888:2888) (2786:2786:2786))
        (PORT datac (1346:1346:1346) (1347:1347:1347))
        (PORT datad (2452:2452:2452) (2457:2457:2457))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5788:5788:5788) (6137:6137:6137))
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6125:6125:6125) (5882:5882:5882))
        (PORT d[1] (4623:4623:4623) (4646:4646:4646))
        (PORT d[2] (3158:3158:3158) (3171:3171:3171))
        (PORT d[3] (5078:5078:5078) (5060:5060:5060))
        (PORT d[4] (4738:4738:4738) (4811:4811:4811))
        (PORT d[5] (8484:8484:8484) (8373:8373:8373))
        (PORT d[6] (9246:9246:9246) (9155:9155:9155))
        (PORT d[7] (3435:3435:3435) (3567:3567:3567))
        (PORT d[8] (3114:3114:3114) (3120:3120:3120))
        (PORT d[9] (7832:7832:7832) (7709:7709:7709))
        (PORT d[10] (4394:4394:4394) (4458:4458:4458))
        (PORT d[11] (4964:4964:4964) (4993:4993:4993))
        (PORT d[12] (6748:6748:6748) (6670:6670:6670))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2428:2428:2428))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3728:3728:3728))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6565:6565:6565) (6377:6377:6377))
        (PORT d[1] (4148:4148:4148) (4029:4029:4029))
        (PORT d[2] (4839:4839:4839) (4806:4806:4806))
        (PORT d[3] (4346:4346:4346) (4280:4280:4280))
        (PORT d[4] (3483:3483:3483) (3379:3379:3379))
        (PORT d[5] (3208:3208:3208) (3138:3138:3138))
        (PORT d[6] (5350:5350:5350) (5400:5400:5400))
        (PORT d[7] (4058:4058:4058) (4174:4174:4174))
        (PORT d[8] (3426:3426:3426) (3518:3518:3518))
        (PORT d[9] (3852:3852:3852) (3747:3747:3747))
        (PORT d[10] (6576:6576:6576) (6323:6323:6323))
        (PORT d[11] (7698:7698:7698) (7482:7482:7482))
        (PORT d[12] (3144:3144:3144) (3142:3142:3142))
        (PORT clk (2241:2241:2241) (2271:2271:2271))
        (PORT stall (2555:2555:2555) (2570:2570:2570))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4633:4633:4633) (4940:4940:4940))
        (PORT clk (2239:2239:2239) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5355:5355:5355) (5164:5164:5164))
        (PORT d[1] (2685:2685:2685) (2775:2775:2775))
        (PORT d[2] (3256:3256:3256) (3208:3208:3208))
        (PORT d[3] (5167:5167:5167) (5194:5194:5194))
        (PORT d[4] (2521:2521:2521) (2551:2551:2551))
        (PORT d[5] (4180:4180:4180) (4032:4032:4032))
        (PORT d[6] (4036:4036:4036) (3884:3884:3884))
        (PORT d[7] (2056:2056:2056) (2053:2053:2053))
        (PORT d[8] (7574:7574:7574) (7269:7269:7269))
        (PORT d[9] (8828:8828:8828) (8360:8360:8360))
        (PORT d[10] (5499:5499:5499) (5323:5323:5323))
        (PORT d[11] (2113:2113:2113) (2100:2100:2100))
        (PORT d[12] (2824:2824:2824) (2780:2780:2780))
        (PORT clk (2236:2236:2236) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2282:2282:2282))
        (PORT clk (2236:2236:2236) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3694:3694:3694) (3721:3721:3721))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2741:2741:2741) (2689:2689:2689))
        (PORT d[1] (5490:5490:5490) (5328:5328:5328))
        (PORT d[2] (2824:2824:2824) (2664:2664:2664))
        (PORT d[3] (2532:2532:2532) (2528:2528:2528))
        (PORT d[4] (3046:3046:3046) (2946:2946:2946))
        (PORT d[5] (4485:4485:4485) (4497:4497:4497))
        (PORT d[6] (4071:4071:4071) (4148:4148:4148))
        (PORT d[7] (2364:2364:2364) (2351:2351:2351))
        (PORT d[8] (2062:2062:2062) (2024:2024:2024))
        (PORT d[9] (2784:2784:2784) (2620:2620:2620))
        (PORT d[10] (3265:3265:3265) (3301:3301:3301))
        (PORT d[11] (3065:3065:3065) (2893:2893:2893))
        (PORT d[12] (3429:3429:3429) (3446:3446:3446))
        (PORT clk (2238:2238:2238) (2264:2264:2264))
        (PORT stall (2909:2909:2909) (2929:2929:2929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1420:1420:1420))
        (PORT datab (2410:2410:2410) (2380:2380:2380))
        (PORT datac (1351:1351:1351) (1352:1352:1352))
        (PORT datad (1616:1616:1616) (1528:1528:1528))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5473:5473:5473) (5827:5827:5827))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8279:8279:8279) (7774:7774:7774))
        (PORT d[1] (5540:5540:5540) (5663:5663:5663))
        (PORT d[2] (4847:4847:4847) (4833:4833:4833))
        (PORT d[3] (4830:4830:4830) (4851:4851:4851))
        (PORT d[4] (3599:3599:3599) (3644:3644:3644))
        (PORT d[5] (6966:6966:6966) (6798:6798:6798))
        (PORT d[6] (6802:6802:6802) (6678:6678:6678))
        (PORT d[7] (3036:3036:3036) (3101:3101:3101))
        (PORT d[8] (7886:7886:7886) (7767:7767:7767))
        (PORT d[9] (11554:11554:11554) (10768:10768:10768))
        (PORT d[10] (6519:6519:6519) (6415:6415:6415))
        (PORT d[11] (4922:4922:4922) (4931:4931:4931))
        (PORT d[12] (7132:7132:7132) (7035:7035:7035))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (3017:3017:3017))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3706:3706:3706))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3964:3964:3964) (3964:3964:3964))
        (PORT d[1] (5515:5515:5515) (5381:5381:5381))
        (PORT d[2] (8386:8386:8386) (7858:7858:7858))
        (PORT d[3] (2520:2520:2520) (2540:2540:2540))
        (PORT d[4] (3271:3271:3271) (3190:3190:3190))
        (PORT d[5] (3591:3591:3591) (3534:3534:3534))
        (PORT d[6] (5720:5720:5720) (5546:5546:5546))
        (PORT d[7] (3246:3246:3246) (3308:3308:3308))
        (PORT d[8] (2959:2959:2959) (3025:3025:3025))
        (PORT d[9] (3480:3480:3480) (3491:3491:3491))
        (PORT d[10] (4619:4619:4619) (4678:4678:4678))
        (PORT d[11] (3374:3374:3374) (3325:3325:3325))
        (PORT d[12] (3863:3863:3863) (3887:3887:3887))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
        (PORT stall (3278:3278:3278) (3261:3261:3261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4554:4554:4554) (4827:4827:4827))
        (PORT clk (2238:2238:2238) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10278:10278:10278) (9599:9599:9599))
        (PORT d[1] (4153:4153:4153) (4301:4301:4301))
        (PORT d[2] (4219:4219:4219) (4243:4243:4243))
        (PORT d[3] (6074:6074:6074) (6048:6048:6048))
        (PORT d[4] (4206:4206:4206) (4272:4272:4272))
        (PORT d[5] (6879:6879:6879) (6678:6678:6678))
        (PORT d[6] (7732:7732:7732) (7432:7432:7432))
        (PORT d[7] (6046:6046:6046) (6099:6099:6099))
        (PORT d[8] (9452:9452:9452) (9281:9281:9281))
        (PORT d[9] (9657:9657:9657) (9038:9038:9038))
        (PORT d[10] (4493:4493:4493) (4605:4605:4605))
        (PORT d[11] (4474:4474:4474) (4484:4484:4484))
        (PORT d[12] (7077:7077:7077) (6967:6967:6967))
        (PORT clk (2235:2235:2235) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (2921:2921:2921))
        (PORT clk (2235:2235:2235) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3693:3693:3693) (3727:3727:3727))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (3940:3940:3940))
        (PORT d[1] (6421:6421:6421) (6268:6268:6268))
        (PORT d[2] (7646:7646:7646) (7389:7389:7389))
        (PORT d[3] (3270:3270:3270) (3313:3313:3313))
        (PORT d[4] (6832:6832:6832) (6541:6541:6541))
        (PORT d[5] (7158:7158:7158) (6923:6923:6923))
        (PORT d[6] (3891:3891:3891) (3891:3891:3891))
        (PORT d[7] (2838:2838:2838) (2847:2847:2847))
        (PORT d[8] (3178:3178:3178) (3189:3189:3189))
        (PORT d[9] (3641:3641:3641) (3593:3593:3593))
        (PORT d[10] (2985:2985:2985) (3065:3065:3065))
        (PORT d[11] (7835:7835:7835) (7421:7421:7421))
        (PORT d[12] (4748:4748:4748) (4727:4727:4727))
        (PORT clk (2237:2237:2237) (2270:2270:2270))
        (PORT stall (4103:4103:4103) (4054:4054:4054))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2435:2435:2435) (2399:2399:2399))
        (PORT datab (2336:2336:2336) (2272:2272:2272))
        (PORT datac (1350:1350:1350) (1352:1352:1352))
        (PORT datad (1377:1377:1377) (1375:1375:1375))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5130:5130:5130) (5471:5471:5471))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10160:10160:10160) (9566:9566:9566))
        (PORT d[1] (6864:6864:6864) (6946:6946:6946))
        (PORT d[2] (2740:2740:2740) (2728:2728:2728))
        (PORT d[3] (5789:5789:5789) (5774:5774:5774))
        (PORT d[4] (4559:4559:4559) (4582:4582:4582))
        (PORT d[5] (8315:8315:8315) (8106:8106:8106))
        (PORT d[6] (8375:8375:8375) (8177:8177:8177))
        (PORT d[7] (3995:3995:3995) (4024:4024:4024))
        (PORT d[8] (9215:9215:9215) (9052:9052:9052))
        (PORT d[9] (9190:9190:9190) (9025:9025:9025))
        (PORT d[10] (5757:5757:5757) (5789:5789:5789))
        (PORT d[11] (6604:6604:6604) (6594:6594:6594))
        (PORT d[12] (7981:7981:7981) (7857:7857:7857))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2409:2409:2409) (2356:2356:2356))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5228:5228:5228) (5184:5184:5184))
        (PORT d[1] (4870:4870:4870) (4758:4758:4758))
        (PORT d[2] (6212:6212:6212) (6150:6150:6150))
        (PORT d[3] (2169:2169:2169) (2167:2167:2167))
        (PORT d[4] (3877:3877:3877) (3781:3781:3781))
        (PORT d[5] (4445:4445:4445) (4347:4347:4347))
        (PORT d[6] (5724:5724:5724) (5793:5793:5793))
        (PORT d[7] (3935:3935:3935) (3979:3979:3979))
        (PORT d[8] (3312:3312:3312) (3370:3370:3370))
        (PORT d[9] (3795:3795:3795) (3772:3772:3772))
        (PORT d[10] (4097:4097:4097) (4203:4203:4203))
        (PORT d[11] (2691:2691:2691) (2635:2635:2635))
        (PORT d[12] (3152:3152:3152) (3163:3163:3163))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (PORT stall (2541:2541:2541) (2564:2564:2564))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4174:4174:4174) (4465:4465:4465))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8545:8545:8545) (8137:8137:8137))
        (PORT d[1] (3681:3681:3681) (3749:3749:3749))
        (PORT d[2] (3219:3219:3219) (3273:3273:3273))
        (PORT d[3] (5083:5083:5083) (5056:5056:5056))
        (PORT d[4] (2466:2466:2466) (2460:2460:2460))
        (PORT d[5] (8163:8163:8163) (7873:7873:7873))
        (PORT d[6] (6009:6009:6009) (5867:5867:5867))
        (PORT d[7] (3836:3836:3836) (3985:3985:3985))
        (PORT d[8] (3275:3275:3275) (3096:3096:3096))
        (PORT d[9] (2439:2439:2439) (2344:2344:2344))
        (PORT d[10] (7014:7014:7014) (6864:6864:6864))
        (PORT d[11] (3919:3919:3919) (3961:3961:3961))
        (PORT d[12] (7561:7561:7561) (7450:7450:7450))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2316:2316:2316) (2215:2215:2215))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3714:3714:3714) (3742:3742:3742))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4202:4202:4202) (4168:4168:4168))
        (PORT d[1] (4675:4675:4675) (4503:4503:4503))
        (PORT d[2] (7378:7378:7378) (7100:7100:7100))
        (PORT d[3] (3328:3328:3328) (3366:3366:3366))
        (PORT d[4] (3334:3334:3334) (3148:3148:3148))
        (PORT d[5] (4273:4273:4273) (4198:4198:4198))
        (PORT d[6] (2268:2268:2268) (2306:2306:2306))
        (PORT d[7] (2049:2049:2049) (2029:2029:2029))
        (PORT d[8] (3501:3501:3501) (3481:3481:3481))
        (PORT d[9] (3220:3220:3220) (3124:3124:3124))
        (PORT d[10] (2831:2831:2831) (2809:2809:2809))
        (PORT d[11] (3461:3461:3461) (3209:3209:3209))
        (PORT d[12] (2456:2456:2456) (2319:2319:2319))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (PORT stall (3364:3364:3364) (3346:3346:3346))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1421:1421:1421))
        (PORT datab (1806:1806:1806) (1808:1808:1808))
        (PORT datac (1345:1345:1345) (1346:1346:1346))
        (PORT datad (1621:1621:1621) (1469:1469:1469))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4157:4157:4157) (4409:4409:4409))
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2387:2387:2387) (2325:2325:2325))
        (PORT d[1] (4727:4727:4727) (4830:4830:4830))
        (PORT d[2] (5455:5455:5455) (5555:5555:5555))
        (PORT d[3] (2342:2342:2342) (2278:2278:2278))
        (PORT d[4] (4211:4211:4211) (4199:4199:4199))
        (PORT d[5] (2343:2343:2343) (2270:2270:2270))
        (PORT d[6] (2305:2305:2305) (2260:2260:2260))
        (PORT d[7] (6038:6038:6038) (6117:6117:6117))
        (PORT d[8] (2977:2977:2977) (2801:2801:2801))
        (PORT d[9] (2300:2300:2300) (2217:2217:2217))
        (PORT d[10] (1505:1505:1505) (1523:1523:1523))
        (PORT d[11] (4053:4053:4053) (4117:4117:4117))
        (PORT d[12] (2943:2943:2943) (2854:2854:2854))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1952:1952:1952) (1841:1841:1841))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3298:3298:3298) (3211:3211:3211))
        (PORT d[1] (4052:4052:4052) (3883:3883:3883))
        (PORT d[2] (2533:2533:2533) (2422:2422:2422))
        (PORT d[3] (2342:2342:2342) (2254:2254:2254))
        (PORT d[4] (4009:4009:4009) (3942:3942:3942))
        (PORT d[5] (2048:2048:2048) (1921:1921:1921))
        (PORT d[6] (2793:2793:2793) (2794:2794:2794))
        (PORT d[7] (2790:2790:2790) (2818:2818:2818))
        (PORT d[8] (2202:2202:2202) (2085:2085:2085))
        (PORT d[9] (3238:3238:3238) (3179:3179:3179))
        (PORT d[10] (2437:2437:2437) (2291:2291:2291))
        (PORT d[11] (2974:2974:2974) (2862:2862:2862))
        (PORT d[12] (3851:3851:3851) (3868:3868:3868))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT stall (2618:2618:2618) (2726:2726:2726))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3709:3709:3709))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4758:4758:4758) (4683:4683:4683))
        (PORT d[1] (4521:4521:4521) (4697:4697:4697))
        (PORT d[2] (4334:4334:4334) (4456:4456:4456))
        (PORT d[3] (3921:3921:3921) (4008:4008:4008))
        (PORT d[4] (3143:3143:3143) (3147:3147:3147))
        (PORT d[5] (8224:8224:8224) (8066:8066:8066))
        (PORT d[6] (9723:9723:9723) (9761:9761:9761))
        (PORT d[7] (4786:4786:4786) (4937:4937:4937))
        (PORT d[8] (6471:6471:6471) (6212:6212:6212))
        (PORT d[9] (5727:5727:5727) (5570:5570:5570))
        (PORT d[10] (2691:2691:2691) (2786:2786:2786))
        (PORT d[11] (4136:4136:4136) (4281:4281:4281))
        (PORT d[12] (4666:4666:4666) (4598:4598:4598))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3145:3145:3145) (3108:3108:3108))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3749:3749:3749))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3772:3772:3772) (3733:3733:3733))
        (PORT d[1] (5476:5476:5476) (5351:5351:5351))
        (PORT d[2] (3102:3102:3102) (3085:3085:3085))
        (PORT d[3] (4006:4006:4006) (4110:4110:4110))
        (PORT d[4] (4774:4774:4774) (4789:4789:4789))
        (PORT d[5] (5844:5844:5844) (5744:5744:5744))
        (PORT d[6] (3278:3278:3278) (3284:3284:3284))
        (PORT d[7] (3937:3937:3937) (3993:3993:3993))
        (PORT d[8] (5470:5470:5470) (5221:5221:5221))
        (PORT d[9] (4667:4667:4667) (4652:4652:4652))
        (PORT d[10] (2537:2537:2537) (2590:2590:2590))
        (PORT d[11] (6180:6180:6180) (5926:5926:5926))
        (PORT d[12] (4866:4866:4866) (4880:4880:4880))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (PORT stall (3309:3309:3309) (3297:3297:3297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1421:1421:1421))
        (PORT datab (2281:2281:2281) (2164:2164:2164))
        (PORT datac (1348:1348:1348) (1349:1349:1349))
        (PORT datad (3123:3123:3123) (3138:3138:3138))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1605:1605:1605) (1545:1545:1545))
        (PORT datad (1986:1986:1986) (1940:1940:1940))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1345:1345:1345) (1304:1304:1304))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2042:2042:2042) (1988:1988:1988))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (996:996:996) (928:928:928))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (931:931:931) (867:867:867))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5466:5466:5466) (5829:5829:5829))
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7229:7229:7229) (6949:6949:6949))
        (PORT d[1] (4586:4586:4586) (4608:4608:4608))
        (PORT d[2] (4900:4900:4900) (4930:4930:4930))
        (PORT d[3] (5356:5356:5356) (5322:5322:5322))
        (PORT d[4] (5064:5064:5064) (5131:5131:5131))
        (PORT d[5] (8788:8788:8788) (8663:8663:8663))
        (PORT d[6] (7849:7849:7849) (7779:7779:7779))
        (PORT d[7] (3713:3713:3713) (3802:3802:3802))
        (PORT d[8] (3432:3432:3432) (3421:3421:3421))
        (PORT d[9] (8479:8479:8479) (8327:8327:8327))
        (PORT d[10] (4729:4729:4729) (4787:4787:4787))
        (PORT d[11] (4972:4972:4972) (5001:5001:5001))
        (PORT d[12] (7081:7081:7081) (6986:6986:6986))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3188:3188:3188) (3132:3132:3132))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3708:3708:3708) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6905:6905:6905) (6713:6713:6713))
        (PORT d[1] (4481:4481:4481) (4352:4352:4352))
        (PORT d[2] (4883:4883:4883) (4840:4840:4840))
        (PORT d[3] (4365:4365:4365) (4299:4299:4299))
        (PORT d[4] (3527:3527:3527) (3428:3428:3428))
        (PORT d[5] (3933:3933:3933) (3838:3838:3838))
        (PORT d[6] (5392:5392:5392) (5443:5443:5443))
        (PORT d[7] (4357:4357:4357) (4458:4458:4458))
        (PORT d[8] (3414:3414:3414) (3504:3504:3504))
        (PORT d[9] (3067:3067:3067) (3003:3003:3003))
        (PORT d[10] (6561:6561:6561) (6312:6312:6312))
        (PORT d[11] (7719:7719:7719) (7505:7505:7505))
        (PORT d[12] (3119:3119:3119) (3120:3120:3120))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT stall (2530:2530:2530) (2547:2547:2547))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a305.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4257:4257:4257) (4559:4559:4559))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8216:8216:8216) (7820:7820:7820))
        (PORT d[1] (3318:3318:3318) (3394:3394:3394))
        (PORT d[2] (3535:3535:3535) (3556:3556:3556))
        (PORT d[3] (4754:4754:4754) (4737:4737:4737))
        (PORT d[4] (2161:2161:2161) (2153:2153:2153))
        (PORT d[5] (8164:8164:8164) (7870:7870:7870))
        (PORT d[6] (6653:6653:6653) (6458:6458:6458))
        (PORT d[7] (3825:3825:3825) (3966:3966:3966))
        (PORT d[8] (3375:3375:3375) (3208:3208:3208))
        (PORT d[9] (2496:2496:2496) (2403:2403:2403))
        (PORT d[10] (6701:6701:6701) (6566:6566:6566))
        (PORT d[11] (3619:3619:3619) (3667:3667:3667))
        (PORT d[12] (7247:7247:7247) (7152:7152:7152))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1960:1960:1960) (1880:1880:1880))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3707:3707:3707) (3738:3738:3738))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4157:4157:4157))
        (PORT d[1] (4393:4393:4393) (4236:4236:4236))
        (PORT d[2] (7040:7040:7040) (6786:6786:6786))
        (PORT d[3] (2985:2985:2985) (3024:3024:3024))
        (PORT d[4] (2983:2983:2983) (2803:2803:2803))
        (PORT d[5] (4220:4220:4220) (4146:4146:4146))
        (PORT d[6] (4030:4030:4030) (4074:4074:4074))
        (PORT d[7] (2814:2814:2814) (2796:2796:2796))
        (PORT d[8] (3189:3189:3189) (3185:3185:3185))
        (PORT d[9] (2908:2908:2908) (2821:2821:2821))
        (PORT d[10] (2496:2496:2496) (2483:2483:2483))
        (PORT d[11] (3090:3090:3090) (2848:2848:2848))
        (PORT d[12] (2788:2788:2788) (2640:2640:2640))
        (PORT clk (2251:2251:2251) (2281:2281:2281))
        (PORT stall (3033:3033:3033) (3006:3006:3006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a289.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1502:1502:1502) (1499:1499:1499))
        (PORT datab (1139:1139:1139) (1145:1145:1145))
        (PORT datac (2382:2382:2382) (2353:2353:2353))
        (PORT datad (1733:1733:1733) (1604:1604:1604))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5729:5729:5729) (6072:6072:6072))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6893:6893:6893) (6539:6539:6539))
        (PORT d[1] (5161:5161:5161) (5186:5186:5186))
        (PORT d[2] (3528:3528:3528) (3562:3562:3562))
        (PORT d[3] (3446:3446:3446) (3469:3469:3469))
        (PORT d[4] (4066:4066:4066) (4075:4075:4075))
        (PORT d[5] (6618:6618:6618) (6402:6402:6402))
        (PORT d[6] (5896:5896:5896) (5689:5689:5689))
        (PORT d[7] (4439:4439:4439) (4526:4526:4526))
        (PORT d[8] (6387:6387:6387) (6054:6054:6054))
        (PORT d[9] (5497:5497:5497) (5194:5194:5194))
        (PORT d[10] (5352:5352:5352) (5244:5244:5244))
        (PORT d[11] (3221:3221:3221) (3254:3254:3254))
        (PORT d[12] (6209:6209:6209) (6126:6126:6126))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2381:2381:2381) (2304:2304:2304))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3666:3666:3666) (3693:3693:3693))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2581:2581:2581))
        (PORT d[1] (5138:5138:5138) (5011:5011:5011))
        (PORT d[2] (5622:5622:5622) (5389:5389:5389))
        (PORT d[3] (5431:5431:5431) (5516:5516:5516))
        (PORT d[4] (5653:5653:5653) (5394:5394:5394))
        (PORT d[5] (4622:4622:4622) (4542:4542:4542))
        (PORT d[6] (3001:3001:3001) (3059:3059:3059))
        (PORT d[7] (2511:2511:2511) (2509:2509:2509))
        (PORT d[8] (2201:2201:2201) (2220:2220:2220))
        (PORT d[9] (3297:3297:3297) (3237:3237:3237))
        (PORT d[10] (2134:2134:2134) (2168:2168:2168))
        (PORT d[11] (6334:6334:6334) (5954:5954:5954))
        (PORT d[12] (3666:3666:3666) (3629:3629:3629))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
        (PORT stall (3418:3418:3418) (3369:3369:3369))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a297.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5994:5994:5994) (6328:6328:6328))
        (PORT clk (2209:2209:2209) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7433:7433:7433) (7032:7032:7032))
        (PORT d[1] (5164:5164:5164) (5195:5195:5195))
        (PORT d[2] (3875:3875:3875) (3904:3904:3904))
        (PORT d[3] (3767:3767:3767) (3779:3779:3779))
        (PORT d[4] (4371:4371:4371) (4366:4366:4366))
        (PORT d[5] (6936:6936:6936) (6705:6705:6705))
        (PORT d[6] (5328:5328:5328) (5171:5171:5171))
        (PORT d[7] (4806:4806:4806) (4890:4890:4890))
        (PORT d[8] (6393:6393:6393) (6061:6061:6061))
        (PORT d[9] (4337:4337:4337) (4111:4111:4111))
        (PORT d[10] (5329:5329:5329) (5222:5222:5222))
        (PORT d[11] (3230:3230:3230) (3263:3263:3263))
        (PORT d[12] (6181:6181:6181) (6106:6106:6106))
        (PORT clk (2206:2206:2206) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2371:2371:2371) (2300:2300:2300))
        (PORT clk (2206:2206:2206) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3664:3664:3664) (3695:3695:3695))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3178:3178:3178) (3173:3173:3173))
        (PORT d[1] (5183:5183:5183) (5058:5058:5058))
        (PORT d[2] (5645:5645:5645) (5415:5415:5415))
        (PORT d[3] (5465:5465:5465) (5550:5550:5550))
        (PORT d[4] (5711:5711:5711) (5452:5452:5452))
        (PORT d[5] (4347:4347:4347) (4304:4304:4304))
        (PORT d[6] (2950:2950:2950) (3008:3008:3008))
        (PORT d[7] (2523:2523:2523) (2513:2513:2513))
        (PORT d[8] (2219:2219:2219) (2236:2236:2236))
        (PORT d[9] (3283:3283:3283) (3227:3227:3227))
        (PORT d[10] (2422:2422:2422) (2421:2421:2421))
        (PORT d[11] (6582:6582:6582) (6188:6188:6188))
        (PORT d[12] (3768:3768:3768) (3749:3749:3749))
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (PORT stall (3408:3408:3408) (3361:3361:3361))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a313.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1498:1498:1498))
        (PORT datab (1139:1139:1139) (1144:1144:1144))
        (PORT datac (2744:2744:2744) (2705:2705:2705))
        (PORT datad (2301:2301:2301) (2244:2244:2244))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (953:953:953) (892:892:892))
        (PORT datad (1005:1005:1005) (1007:1007:1007))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4598:4598:4598) (4912:4912:4912))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2517:2517:2517) (2426:2426:2426))
        (PORT d[1] (2724:2724:2724) (2713:2713:2713))
        (PORT d[2] (2506:2506:2506) (2508:2508:2508))
        (PORT d[3] (3529:3529:3529) (3448:3448:3448))
        (PORT d[4] (4230:4230:4230) (4231:4231:4231))
        (PORT d[5] (3526:3526:3526) (3401:3401:3401))
        (PORT d[6] (1366:1366:1366) (1336:1336:1336))
        (PORT d[7] (3618:3618:3618) (3641:3641:3641))
        (PORT d[8] (2300:2300:2300) (2225:2225:2225))
        (PORT d[9] (2597:2597:2597) (2520:2520:2520))
        (PORT d[10] (2344:2344:2344) (2282:2282:2282))
        (PORT d[11] (1309:1309:1309) (1282:1282:1282))
        (PORT d[12] (4460:4460:4460) (4299:4299:4299))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2413:2413:2413))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3734:3734:3734) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4081:4081:4081) (3893:3893:3893))
        (PORT d[1] (1829:1829:1829) (1690:1690:1690))
        (PORT d[2] (2187:2187:2187) (2051:2051:2051))
        (PORT d[3] (1404:1404:1404) (1380:1380:1380))
        (PORT d[4] (1835:1835:1835) (1711:1711:1711))
        (PORT d[5] (2386:2386:2386) (2225:2225:2225))
        (PORT d[6] (2664:2664:2664) (2732:2732:2732))
        (PORT d[7] (1485:1485:1485) (1375:1375:1375))
        (PORT d[8] (3822:3822:3822) (3807:3807:3807))
        (PORT d[9] (2324:2324:2324) (2257:2257:2257))
        (PORT d[10] (2698:2698:2698) (2785:2785:2785))
        (PORT d[11] (1570:1570:1570) (1479:1479:1479))
        (PORT d[12] (2233:2233:2233) (2160:2160:2160))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
        (PORT stall (2255:2255:2255) (2339:2339:2339))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a361.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4470:4470:4470) (4741:4741:4741))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5329:5329:5329) (5116:5116:5116))
        (PORT d[1] (5012:5012:5012) (5095:5095:5095))
        (PORT d[2] (6581:6581:6581) (6464:6464:6464))
        (PORT d[3] (2634:2634:2634) (2590:2590:2590))
        (PORT d[4] (4648:4648:4648) (4686:4686:4686))
        (PORT d[5] (2570:2570:2570) (2486:2486:2486))
        (PORT d[6] (9002:9002:9002) (9002:9002:9002))
        (PORT d[7] (3702:3702:3702) (3803:3803:3803))
        (PORT d[8] (2354:2354:2354) (2324:2324:2324))
        (PORT d[9] (5435:5435:5435) (5223:5223:5223))
        (PORT d[10] (2947:2947:2947) (3000:3000:3000))
        (PORT d[11] (3325:3325:3325) (3404:3404:3404))
        (PORT d[12] (2891:2891:2891) (2792:2792:2792))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2247:2247:2247))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3679:3679:3679) (3710:3710:3710))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (2921:2921:2921))
        (PORT d[1] (3842:3842:3842) (3613:3613:3613))
        (PORT d[2] (3738:3738:3738) (3689:3689:3689))
        (PORT d[3] (4757:4757:4757) (4728:4728:4728))
        (PORT d[4] (3662:3662:3662) (3615:3615:3615))
        (PORT d[5] (2661:2661:2661) (2485:2485:2485))
        (PORT d[6] (2976:2976:2976) (3028:3028:3028))
        (PORT d[7] (3997:3997:3997) (4097:4097:4097))
        (PORT d[8] (2919:2919:2919) (2836:2836:2836))
        (PORT d[9] (3045:3045:3045) (2963:2963:2963))
        (PORT d[10] (3620:3620:3620) (3422:3422:3422))
        (PORT d[11] (2418:2418:2418) (2279:2279:2279))
        (PORT d[12] (3158:3158:3158) (3170:3170:3170))
        (PORT clk (2223:2223:2223) (2253:2253:2253))
        (PORT stall (2106:2106:2106) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a377.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1173:1173:1173) (1080:1080:1080))
        (PORT datab (2085:2085:2085) (1929:1929:1929))
        (PORT datac (760:760:760) (781:781:781))
        (PORT datad (854:854:854) (887:887:887))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3823:3823:3823) (4092:4092:4092))
        (PORT clk (2216:2216:2216) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5626:5626:5626) (5487:5487:5487))
        (PORT d[1] (4872:4872:4872) (5015:5015:5015))
        (PORT d[2] (4947:4947:4947) (5021:5021:5021))
        (PORT d[3] (4199:4199:4199) (4268:4268:4268))
        (PORT d[4] (4531:4531:4531) (4513:4513:4513))
        (PORT d[5] (6128:6128:6128) (5829:5829:5829))
        (PORT d[6] (10036:10036:10036) (10072:10072:10072))
        (PORT d[7] (4775:4775:4775) (4893:4893:4893))
        (PORT d[8] (5951:5951:5951) (5708:5708:5708))
        (PORT d[9] (3733:3733:3733) (3590:3590:3590))
        (PORT d[10] (3310:3310:3310) (3366:3366:3366))
        (PORT d[11] (4682:4682:4682) (4749:4749:4749))
        (PORT d[12] (5045:5045:5045) (4952:4952:4952))
        (PORT clk (2213:2213:2213) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2621:2621:2621) (2522:2522:2522))
        (PORT clk (2213:2213:2213) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3671:3671:3671) (3701:3701:3701))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4684:4684:4684) (4576:4576:4576))
        (PORT d[1] (5460:5460:5460) (5315:5315:5315))
        (PORT d[2] (3680:3680:3680) (3619:3619:3619))
        (PORT d[3] (5108:5108:5108) (5221:5221:5221))
        (PORT d[4] (5085:5085:5085) (5062:5062:5062))
        (PORT d[5] (5980:5980:5980) (5646:5646:5646))
        (PORT d[6] (3712:3712:3712) (3658:3658:3658))
        (PORT d[7] (4316:4316:4316) (4372:4372:4372))
        (PORT d[8] (4149:4149:4149) (4024:4024:4024))
        (PORT d[9] (5357:5357:5357) (5306:5306:5306))
        (PORT d[10] (2384:2384:2384) (2352:2352:2352))
        (PORT d[11] (4190:4190:4190) (4067:4067:4067))
        (PORT d[12] (3593:3593:3593) (3629:3629:3629))
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (PORT stall (2526:2526:2526) (2536:2536:2536))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a337.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5444:5444:5444) (5798:5798:5798))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8617:8617:8617) (8246:8246:8246))
        (PORT d[1] (3012:3012:3012) (3087:3087:3087))
        (PORT d[2] (4576:4576:4576) (4568:4568:4568))
        (PORT d[3] (4845:4845:4845) (4871:4871:4871))
        (PORT d[4] (3294:3294:3294) (3360:3360:3360))
        (PORT d[5] (8009:8009:8009) (7795:7795:7795))
        (PORT d[6] (7805:7805:7805) (7700:7700:7700))
        (PORT d[7] (2662:2662:2662) (2735:2735:2735))
        (PORT d[8] (2927:2927:2927) (2962:2962:2962))
        (PORT d[9] (6709:6709:6709) (6637:6637:6637))
        (PORT d[10] (5443:5443:5443) (5396:5396:5396))
        (PORT d[11] (2825:2825:2825) (2834:2834:2834))
        (PORT d[12] (5467:5467:5467) (5437:5437:5437))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2255:2255:2255) (2153:2153:2153))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3719:3719:3719) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1699:1699:1699) (1664:1664:1664))
        (PORT d[1] (2552:2552:2552) (2338:2338:2338))
        (PORT d[2] (5387:5387:5387) (5269:5269:5269))
        (PORT d[3] (1687:1687:1687) (1644:1644:1644))
        (PORT d[4] (2469:2469:2469) (2361:2361:2361))
        (PORT d[5] (2889:2889:2889) (2722:2722:2722))
        (PORT d[6] (4476:4476:4476) (4570:4570:4570))
        (PORT d[7] (3563:3563:3563) (3587:3587:3587))
        (PORT d[8] (3254:3254:3254) (3275:3275:3275))
        (PORT d[9] (2361:2361:2361) (2303:2303:2303))
        (PORT d[10] (3580:3580:3580) (3616:3616:3616))
        (PORT d[11] (2867:2867:2867) (2757:2757:2757))
        (PORT d[12] (2672:2672:2672) (2622:2622:2622))
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (PORT stall (1928:1928:1928) (2006:2006:2006))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a321.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (931:931:931))
        (PORT datab (1715:1715:1715) (1682:1682:1682))
        (PORT datac (761:761:761) (782:782:782))
        (PORT datad (1518:1518:1518) (1348:1348:1348))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5657:5657:5657) (5994:5994:5994))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7240:7240:7240) (6896:6896:6896))
        (PORT d[1] (5734:5734:5734) (5794:5794:5794))
        (PORT d[2] (2872:2872:2872) (2915:2915:2915))
        (PORT d[3] (5098:5098:5098) (5072:5072:5072))
        (PORT d[4] (5189:5189:5189) (5199:5199:5199))
        (PORT d[5] (6672:6672:6672) (6496:6496:6496))
        (PORT d[6] (6671:6671:6671) (6504:6504:6504))
        (PORT d[7] (2360:2360:2360) (2413:2413:2413))
        (PORT d[8] (9418:9418:9418) (9219:9219:9219))
        (PORT d[9] (9870:9870:9870) (9278:9278:9278))
        (PORT d[10] (6464:6464:6464) (6332:6332:6332))
        (PORT d[11] (2732:2732:2732) (2720:2720:2720))
        (PORT d[12] (7210:7210:7210) (7108:7108:7108))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2320:2320:2320) (2239:2239:2239))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3668:3668:3668) (3695:3695:3695))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4083:4083:4083) (4036:4036:4036))
        (PORT d[1] (5477:5477:5477) (5317:5317:5317))
        (PORT d[2] (6801:6801:6801) (6480:6480:6480))
        (PORT d[3] (4041:4041:4041) (4076:4076:4076))
        (PORT d[4] (3977:3977:3977) (3917:3917:3917))
        (PORT d[5] (4006:4006:4006) (3987:3987:3987))
        (PORT d[6] (6029:6029:6029) (5801:5801:5801))
        (PORT d[7] (3148:3148:3148) (3137:3137:3137))
        (PORT d[8] (2555:2555:2555) (2573:2573:2573))
        (PORT d[9] (4339:4339:4339) (4278:4278:4278))
        (PORT d[10] (5054:5054:5054) (5094:5094:5094))
        (PORT d[11] (2672:2672:2672) (2618:2618:2618))
        (PORT d[12] (3236:3236:3236) (3265:3265:3265))
        (PORT clk (2212:2212:2212) (2238:2238:2238))
        (PORT stall (3025:3025:3025) (3074:3074:3074))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a345.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4164:4164:4164) (4461:4461:4461))
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4445:4445:4445) (4204:4204:4204))
        (PORT d[1] (6266:6266:6266) (6381:6381:6381))
        (PORT d[2] (3596:3596:3596) (3662:3662:3662))
        (PORT d[3] (5075:5075:5075) (5081:5081:5081))
        (PORT d[4] (3339:3339:3339) (3261:3261:3261))
        (PORT d[5] (8839:8839:8839) (8529:8529:8529))
        (PORT d[6] (5234:5234:5234) (5133:5133:5133))
        (PORT d[7] (3411:3411:3411) (3520:3520:3520))
        (PORT d[8] (3951:3951:3951) (3752:3752:3752))
        (PORT d[9] (2110:2110:2110) (2021:2021:2021))
        (PORT d[10] (4942:4942:4942) (4930:4930:4930))
        (PORT d[11] (4279:4279:4279) (4317:4317:4317))
        (PORT d[12] (6355:6355:6355) (6202:6202:6202))
        (PORT clk (2268:2268:2268) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2070:2070:2070) (2005:2005:2005))
        (PORT clk (2268:2268:2268) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3726:3726:3726) (3755:3755:3755))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4034:4034:4034) (3931:3931:3931))
        (PORT d[1] (5781:5781:5781) (5611:5611:5611))
        (PORT d[2] (5365:5365:5365) (5249:5249:5249))
        (PORT d[3] (3754:3754:3754) (3877:3877:3877))
        (PORT d[4] (4960:4960:4960) (4890:4890:4890))
        (PORT d[5] (4950:4950:4950) (4857:4857:4857))
        (PORT d[6] (2830:2830:2830) (2805:2805:2805))
        (PORT d[7] (3836:3836:3836) (3790:3790:3790))
        (PORT d[8] (2908:2908:2908) (2926:2926:2926))
        (PORT d[9] (2691:2691:2691) (2531:2531:2531))
        (PORT d[10] (1666:1666:1666) (1638:1638:1638))
        (PORT d[11] (4116:4116:4116) (3837:3837:3837))
        (PORT d[12] (2449:2449:2449) (2293:2293:2293))
        (PORT clk (2270:2270:2270) (2298:2298:2298))
        (PORT stall (3260:3260:3260) (3273:3273:3273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a329.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (933:933:933))
        (PORT datab (1774:1774:1774) (1759:1759:1759))
        (PORT datac (1583:1583:1583) (1570:1570:1570))
        (PORT datad (957:957:957) (945:945:945))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (785:785:785))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (702:702:702) (711:711:711))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4916:4916:4916) (5232:5232:5232))
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8369:8369:8369) (7777:7777:7777))
        (PORT d[1] (3754:3754:3754) (3881:3881:3881))
        (PORT d[2] (3547:3547:3547) (3623:3623:3623))
        (PORT d[3] (4061:4061:4061) (4089:4089:4089))
        (PORT d[4] (3488:3488:3488) (3532:3532:3532))
        (PORT d[5] (6448:6448:6448) (6214:6214:6214))
        (PORT d[6] (6098:6098:6098) (5862:5862:5862))
        (PORT d[7] (4386:4386:4386) (4486:4486:4486))
        (PORT d[8] (7799:7799:7799) (7685:7685:7685))
        (PORT d[9] (6990:6990:6990) (6525:6525:6525))
        (PORT d[10] (5152:5152:5152) (5022:5022:5022))
        (PORT d[11] (3498:3498:3498) (3541:3541:3541))
        (PORT d[12] (5797:5797:5797) (5727:5727:5727))
        (PORT clk (2251:2251:2251) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (3468:3468:3468))
        (PORT clk (2251:2251:2251) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3709:3709:3709) (3741:3741:3741))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2630:2630:2630) (2678:2678:2678))
        (PORT d[1] (5135:5135:5135) (5020:5020:5020))
        (PORT d[2] (6309:6309:6309) (6081:6081:6081))
        (PORT d[3] (3287:3287:3287) (3356:3356:3356))
        (PORT d[4] (6832:6832:6832) (6558:6558:6558))
        (PORT d[5] (6214:6214:6214) (6018:6018:6018))
        (PORT d[6] (2896:2896:2896) (2919:2919:2919))
        (PORT d[7] (2842:2842:2842) (2868:2868:2868))
        (PORT d[8] (3234:3234:3234) (3250:3250:3250))
        (PORT d[9] (5546:5546:5546) (5299:5299:5299))
        (PORT d[10] (2569:2569:2569) (2622:2622:2622))
        (PORT d[11] (7154:7154:7154) (6791:6791:6791))
        (PORT d[12] (4117:4117:4117) (4106:4106:4106))
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (PORT stall (4165:4165:4165) (4092:4092:4092))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a257.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5692:5692:5692) (6007:6007:6007))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5125:5125:5125) (4879:4879:4879))
        (PORT d[1] (3540:3540:3540) (3678:3678:3678))
        (PORT d[2] (3628:3628:3628) (3711:3711:3711))
        (PORT d[3] (3668:3668:3668) (3664:3664:3664))
        (PORT d[4] (3244:3244:3244) (3304:3304:3304))
        (PORT d[5] (4390:4390:4390) (4213:4213:4213))
        (PORT d[6] (5973:5973:5973) (5841:5841:5841))
        (PORT d[7] (3056:3056:3056) (3144:3144:3144))
        (PORT d[8] (5272:5272:5272) (5046:5046:5046))
        (PORT d[9] (7836:7836:7836) (7349:7349:7349))
        (PORT d[10] (4423:4423:4423) (4265:4265:4265))
        (PORT d[11] (3220:3220:3220) (3242:3242:3242))
        (PORT d[12] (4943:4943:4943) (4912:4912:4912))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (2900:2900:2900))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2436:2436:2436) (2416:2416:2416))
        (PORT d[1] (4298:4298:4298) (4107:4107:4107))
        (PORT d[2] (4666:4666:4666) (4431:4431:4431))
        (PORT d[3] (3981:3981:3981) (4048:4048:4048))
        (PORT d[4] (3990:3990:3990) (3940:3940:3940))
        (PORT d[5] (5414:5414:5414) (5178:5178:5178))
        (PORT d[6] (4225:4225:4225) (3996:3996:3996))
        (PORT d[7] (2625:2625:2625) (2561:2561:2561))
        (PORT d[8] (3247:3247:3247) (3276:3276:3276))
        (PORT d[9] (4388:4388:4388) (4175:4175:4175))
        (PORT d[10] (3302:3302:3302) (3390:3390:3390))
        (PORT d[11] (4348:4348:4348) (4132:4132:4132))
        (PORT d[12] (3016:3016:3016) (2987:2987:2987))
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (PORT stall (3450:3450:3450) (3457:3457:3457))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a273.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (931:931:931))
        (PORT datab (2747:2747:2747) (2728:2728:2728))
        (PORT datac (761:761:761) (783:783:783))
        (PORT datad (1915:1915:1915) (1834:1834:1834))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5374:5374:5374) (5725:5725:5725))
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5757:5757:5757) (5495:5495:5495))
        (PORT d[1] (4174:4174:4174) (4286:4286:4286))
        (PORT d[2] (5003:5003:5003) (5053:5053:5053))
        (PORT d[3] (3507:3507:3507) (3544:3544:3544))
        (PORT d[4] (4242:4242:4242) (4275:4275:4275))
        (PORT d[5] (5068:5068:5068) (4877:4877:4877))
        (PORT d[6] (5409:5409:5409) (5163:5163:5163))
        (PORT d[7] (4054:4054:4054) (4124:4124:4124))
        (PORT d[8] (7897:7897:7897) (7773:7773:7773))
        (PORT d[9] (7939:7939:7939) (7460:7460:7460))
        (PORT d[10] (5143:5143:5143) (4979:4979:4979))
        (PORT d[11] (3599:3599:3599) (3637:3637:3637))
        (PORT d[12] (5848:5848:5848) (5777:5777:5777))
        (PORT clk (2227:2227:2227) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2549:2549:2549) (2445:2445:2445))
        (PORT clk (2227:2227:2227) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3712:3712:3712))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3448:3448:3448))
        (PORT d[1] (4403:4403:4403) (4231:4231:4231))
        (PORT d[2] (5302:5302:5302) (5048:5048:5048))
        (PORT d[3] (2099:2099:2099) (2097:2097:2097))
        (PORT d[4] (4561:4561:4561) (4493:4493:4493))
        (PORT d[5] (3374:3374:3374) (3355:3355:3355))
        (PORT d[6] (3145:3145:3145) (3242:3242:3242))
        (PORT d[7] (2749:2749:2749) (2757:2757:2757))
        (PORT d[8] (2558:2558:2558) (2563:2563:2563))
        (PORT d[9] (3955:3955:3955) (3741:3741:3741))
        (PORT d[10] (2979:2979:2979) (3065:3065:3065))
        (PORT d[11] (3724:3724:3724) (3541:3541:3541))
        (PORT d[12] (3241:3241:3241) (3185:3185:3185))
        (PORT clk (2229:2229:2229) (2255:2255:2255))
        (PORT stall (3098:3098:3098) (3143:3143:3143))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a265.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4908:4908:4908) (5190:5190:5190))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5627:5627:5627) (5420:5420:5420))
        (PORT d[1] (4090:4090:4090) (4195:4195:4195))
        (PORT d[2] (3250:3250:3250) (3197:3197:3197))
        (PORT d[3] (2333:2333:2333) (2327:2327:2327))
        (PORT d[4] (2560:2560:2560) (2606:2606:2606))
        (PORT d[5] (4434:4434:4434) (4276:4276:4276))
        (PORT d[6] (4313:4313:4313) (4144:4144:4144))
        (PORT d[7] (2405:2405:2405) (2393:2393:2393))
        (PORT d[8] (4635:4635:4635) (4408:4408:4408))
        (PORT d[9] (9098:9098:9098) (8616:8616:8616))
        (PORT d[10] (2342:2342:2342) (2287:2287:2287))
        (PORT d[11] (2092:2092:2092) (2079:2079:2079))
        (PORT d[12] (2519:2519:2519) (2487:2487:2487))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1950:1950:1950) (1829:1829:1829))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3705:3705:3705) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1372:1372:1372))
        (PORT d[1] (5789:5789:5789) (5618:5618:5618))
        (PORT d[2] (2816:2816:2816) (2656:2656:2656))
        (PORT d[3] (2230:2230:2230) (2263:2263:2263))
        (PORT d[4] (2358:2358:2358) (2285:2285:2285))
        (PORT d[5] (3353:3353:3353) (3322:3322:3322))
        (PORT d[6] (3013:3013:3013) (2831:2831:2831))
        (PORT d[7] (1961:1961:1961) (1886:1886:1886))
        (PORT d[8] (2095:2095:2095) (2070:2070:2070))
        (PORT d[9] (2763:2763:2763) (2598:2598:2598))
        (PORT d[10] (3270:3270:3270) (3307:3307:3307))
        (PORT d[11] (3072:3072:3072) (2896:2896:2896))
        (PORT d[12] (3772:3772:3772) (3776:3776:3776))
        (PORT clk (2249:2249:2249) (2280:2280:2280))
        (PORT stall (2536:2536:2536) (2546:2546:2546))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a281.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (929:929:929))
        (PORT datab (2164:2164:2164) (2085:2085:2085))
        (PORT datac (765:765:765) (788:788:788))
        (PORT datad (2152:2152:2152) (2052:2052:2052))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (240:240:240) (263:263:263))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6478:6478:6478) (6809:6809:6809))
        (PORT clk (2222:2222:2222) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6208:6208:6208) (5957:5957:5957))
        (PORT d[1] (3940:3940:3940) (3982:3982:3982))
        (PORT d[2] (4270:4270:4270) (4320:4320:4320))
        (PORT d[3] (4394:4394:4394) (4395:4395:4395))
        (PORT d[4] (4074:4074:4074) (4161:4161:4161))
        (PORT d[5] (8115:8115:8115) (8006:8006:8006))
        (PORT d[6] (8613:8613:8613) (8558:8558:8558))
        (PORT d[7] (3684:3684:3684) (3774:3774:3774))
        (PORT d[8] (7516:7516:7516) (7353:7353:7353))
        (PORT d[9] (7003:7003:7003) (6936:6936:6936))
        (PORT d[10] (3701:3701:3701) (3780:3780:3780))
        (PORT d[11] (4492:4492:4492) (4504:4504:4504))
        (PORT d[12] (6042:6042:6042) (5983:5983:5983))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3662:3662:3662))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3708:3708:3708))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5858:5858:5858) (5676:5676:5676))
        (PORT d[1] (5659:5659:5659) (5451:5451:5451))
        (PORT d[2] (4157:4157:4157) (4138:4138:4138))
        (PORT d[3] (3693:3693:3693) (3650:3650:3650))
        (PORT d[4] (3237:3237:3237) (3158:3158:3158))
        (PORT d[5] (3273:3273:3273) (3194:3194:3194))
        (PORT d[6] (4976:4976:4976) (5000:5000:5000))
        (PORT d[7] (4380:4380:4380) (4471:4471:4471))
        (PORT d[8] (3724:3724:3724) (3831:3831:3831))
        (PORT d[9] (3492:3492:3492) (3401:3401:3401))
        (PORT d[10] (4071:4071:4071) (4135:4135:4135))
        (PORT d[11] (7064:7064:7064) (6871:6871:6871))
        (PORT d[12] (4119:4119:4119) (4106:4106:4106))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
        (PORT stall (2562:2562:2562) (2568:2568:2568))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a369.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5775:5775:5775) (6124:6124:6124))
        (PORT clk (2247:2247:2247) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6151:6151:6151) (5906:5906:5906))
        (PORT d[1] (4599:4599:4599) (4622:4622:4622))
        (PORT d[2] (3725:3725:3725) (3700:3700:3700))
        (PORT d[3] (5028:5028:5028) (5002:5002:5002))
        (PORT d[4] (5049:5049:5049) (5113:5113:5113))
        (PORT d[5] (8749:8749:8749) (8625:8625:8625))
        (PORT d[6] (7558:7558:7558) (7496:7496:7496))
        (PORT d[7] (3668:3668:3668) (3759:3759:3759))
        (PORT d[8] (8156:8156:8156) (7965:7965:7965))
        (PORT d[9] (7865:7865:7865) (7741:7741:7741))
        (PORT d[10] (4452:4452:4452) (4514:4514:4514))
        (PORT d[11] (4938:4938:4938) (4970:4970:4970))
        (PORT d[12] (6728:6728:6728) (6640:6640:6640))
        (PORT clk (2244:2244:2244) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2692:2692:2692))
        (PORT clk (2244:2244:2244) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3702:3702:3702) (3734:3734:3734))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6807:6807:6807) (6607:6607:6607))
        (PORT d[1] (4476:4476:4476) (4345:4345:4345))
        (PORT d[2] (4847:4847:4847) (4816:4816:4816))
        (PORT d[3] (4381:4381:4381) (4313:4313:4313))
        (PORT d[4] (3496:3496:3496) (3397:3397:3397))
        (PORT d[5] (3899:3899:3899) (3807:3807:3807))
        (PORT d[6] (5334:5334:5334) (5386:5386:5386))
        (PORT d[7] (4332:4332:4332) (4425:4425:4425))
        (PORT d[8] (3395:3395:3395) (3487:3487:3487))
        (PORT d[9] (3011:3011:3011) (2948:2948:2948))
        (PORT d[10] (3405:3405:3405) (3489:3489:3489))
        (PORT d[11] (7737:7737:7737) (7521:7521:7521))
        (PORT d[12] (3119:3119:3119) (3119:3119:3119))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
        (PORT stall (2495:2495:2495) (2510:2510:2510))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a353.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1601:1601:1601) (1552:1552:1552))
        (PORT datab (1299:1299:1299) (1282:1282:1282))
        (PORT datac (2042:2042:2042) (2023:2023:2023))
        (PORT datad (2363:2363:2363) (2340:2340:2340))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (950:950:950) (889:889:889))
        (PORT datad (706:706:706) (715:715:715))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4225:4225:4225) (4527:4527:4527))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8486:8486:8486) (8079:8079:8079))
        (PORT d[1] (3896:3896:3896) (3919:3919:3919))
        (PORT d[2] (3853:3853:3853) (3857:3857:3857))
        (PORT d[3] (5087:5087:5087) (5057:5057:5057))
        (PORT d[4] (2427:2427:2427) (2400:2400:2400))
        (PORT d[5] (8516:8516:8516) (8210:8210:8210))
        (PORT d[6] (6659:6659:6659) (6464:6464:6464))
        (PORT d[7] (4092:4092:4092) (4223:4223:4223))
        (PORT d[8] (2706:2706:2706) (2552:2552:2552))
        (PORT d[9] (2463:2463:2463) (2370:2370:2370))
        (PORT d[10] (7048:7048:7048) (6906:6906:6906))
        (PORT d[11] (3620:3620:3620) (3668:3668:3668))
        (PORT d[12] (2584:2584:2584) (2457:2457:2457))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2703:2703:2703) (2642:2642:2642))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3711:3711:3711) (3740:3740:3740))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4225:4225:4225) (4195:4195:4195))
        (PORT d[1] (4341:4341:4341) (4197:4197:4197))
        (PORT d[2] (7048:7048:7048) (6793:6793:6793))
        (PORT d[3] (2975:2975:2975) (3025:3025:3025))
        (PORT d[4] (2981:2981:2981) (2791:2791:2791))
        (PORT d[5] (4261:4261:4261) (4182:4182:4182))
        (PORT d[6] (4031:4031:4031) (4075:4075:4075))
        (PORT d[7] (2822:2822:2822) (2804:2804:2804))
        (PORT d[8] (3190:3190:3190) (3186:3186:3186))
        (PORT d[9] (3216:3216:3216) (3107:3107:3107))
        (PORT d[10] (2831:2831:2831) (2807:2807:2807))
        (PORT d[11] (3405:3405:3405) (3151:3151:3151))
        (PORT d[12] (2748:2748:2748) (2601:2601:2601))
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (PORT stall (3370:3370:3370) (3354:3354:3354))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4547:4547:4547) (4836:4836:4836))
        (PORT clk (2249:2249:2249) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8437:8437:8437) (8012:8012:8012))
        (PORT d[1] (3589:3589:3589) (3634:3634:3634))
        (PORT d[2] (3788:3788:3788) (3794:3794:3794))
        (PORT d[3] (4767:4767:4767) (4750:4750:4750))
        (PORT d[4] (2484:2484:2484) (2478:2478:2478))
        (PORT d[5] (7830:7830:7830) (7549:7549:7549))
        (PORT d[6] (6322:6322:6322) (6138:6138:6138))
        (PORT d[7] (3807:3807:3807) (3948:3948:3948))
        (PORT d[8] (3067:3067:3067) (2905:2905:2905))
        (PORT d[9] (2806:2806:2806) (2710:2710:2710))
        (PORT d[10] (6714:6714:6714) (6581:6581:6581))
        (PORT d[11] (3289:3289:3289) (3348:3348:3348))
        (PORT d[12] (7217:7217:7217) (7119:7119:7119))
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2832:2832:2832) (2668:2668:2668))
        (PORT clk (2246:2246:2246) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3704:3704:3704) (3737:3737:3737))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3908:3908:3908) (3891:3891:3891))
        (PORT d[1] (4661:4661:4661) (4489:4489:4489))
        (PORT d[2] (6699:6699:6699) (6450:6450:6450))
        (PORT d[3] (2950:2950:2950) (2998:2998:2998))
        (PORT d[4] (2979:2979:2979) (2796:2796:2796))
        (PORT d[5] (5371:5371:5371) (5298:5298:5298))
        (PORT d[6] (3677:3677:3677) (3723:3723:3723))
        (PORT d[7] (2489:2489:2489) (2485:2485:2485))
        (PORT d[8] (2911:2911:2911) (2920:2920:2920))
        (PORT d[9] (3177:3177:3177) (3083:3083:3083))
        (PORT d[10] (2455:2455:2455) (2442:2442:2442))
        (PORT d[11] (6913:6913:6913) (6530:6530:6530))
        (PORT d[12] (3066:3066:3066) (2898:2898:2898))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
        (PORT stall (3024:3024:3024) (2998:2998:2998))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1420:1420:1420))
        (PORT datab (1405:1405:1405) (1381:1381:1381))
        (PORT datac (1350:1350:1350) (1351:1351:1351))
        (PORT datad (2177:2177:2177) (2076:2076:2076))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4642:4642:4642) (4965:4965:4965))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7404:7404:7404) (7075:7075:7075))
        (PORT d[1] (2986:2986:2986) (3062:3062:3062))
        (PORT d[2] (4158:4158:4158) (4161:4161:4161))
        (PORT d[3] (2605:2605:2605) (2544:2544:2544))
        (PORT d[4] (3302:3302:3302) (3329:3329:3329))
        (PORT d[5] (2467:2467:2467) (2371:2371:2371))
        (PORT d[6] (7079:7079:7079) (6770:6770:6770))
        (PORT d[7] (2888:2888:2888) (2912:2912:2912))
        (PORT d[8] (7139:7139:7139) (6990:6990:6990))
        (PORT d[9] (3258:3258:3258) (3165:3165:3165))
        (PORT d[10] (6757:6757:6757) (6532:6532:6532))
        (PORT d[11] (2417:2417:2417) (2400:2400:2400))
        (PORT d[12] (1973:1973:1973) (1933:1933:1933))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2115:2115:2115) (1951:1951:1951))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3722:3722:3722) (3751:3751:3751))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5050:5050:5050) (4958:4958:4958))
        (PORT d[1] (4052:4052:4052) (3858:3858:3858))
        (PORT d[2] (2127:2127:2127) (1981:1981:1981))
        (PORT d[3] (2568:2568:2568) (2496:2496:2496))
        (PORT d[4] (2188:2188:2188) (2061:2061:2061))
        (PORT d[5] (1839:1839:1839) (1720:1720:1720))
        (PORT d[6] (3388:3388:3388) (3457:3457:3457))
        (PORT d[7] (2478:2478:2478) (2345:2345:2345))
        (PORT d[8] (3474:3474:3474) (3455:3455:3455))
        (PORT d[9] (3065:3065:3065) (2886:2886:2886))
        (PORT d[10] (3068:3068:3068) (3175:3175:3175))
        (PORT d[11] (4433:4433:4433) (4223:4223:4223))
        (PORT d[12] (3934:3934:3934) (3943:3943:3943))
        (PORT clk (2266:2266:2266) (2294:2294:2294))
        (PORT stall (2620:2620:2620) (2692:2692:2692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2294:2294:2294))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5395:5395:5395) (5757:5757:5757))
        (PORT clk (2236:2236:2236) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5865:5865:5865) (5554:5554:5554))
        (PORT d[1] (4836:4836:4836) (4947:4947:4947))
        (PORT d[2] (3565:3565:3565) (3598:3598:3598))
        (PORT d[3] (4037:4037:4037) (4041:4041:4041))
        (PORT d[4] (4208:4208:4208) (4247:4247:4247))
        (PORT d[5] (6325:6325:6325) (6023:6023:6023))
        (PORT d[6] (6552:6552:6552) (6371:6371:6371))
        (PORT d[7] (3326:3326:3326) (3398:3398:3398))
        (PORT d[8] (8396:8396:8396) (8227:8227:8227))
        (PORT d[9] (8973:8973:8973) (8410:8410:8410))
        (PORT d[10] (5828:5828:5828) (5713:5713:5713))
        (PORT d[11] (4450:4450:4450) (4411:4411:4411))
        (PORT d[12] (5861:5861:5861) (5784:5784:5784))
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2684:2684:2684) (2612:2612:2612))
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3691:3691:3691) (3724:3724:3724))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3120:3120:3120) (3103:3103:3103))
        (PORT d[1] (4171:4171:4171) (4057:4057:4057))
        (PORT d[2] (5422:5422:5422) (5128:5128:5128))
        (PORT d[3] (2884:2884:2884) (2940:2940:2940))
        (PORT d[4] (4215:4215:4215) (4130:4130:4130))
        (PORT d[5] (4759:4759:4759) (4498:4498:4498))
        (PORT d[6] (4768:4768:4768) (4585:4585:4585))
        (PORT d[7] (3459:3459:3459) (3453:3453:3453))
        (PORT d[8] (2537:2537:2537) (2568:2568:2568))
        (PORT d[9] (4513:4513:4513) (4333:4333:4333))
        (PORT d[10] (3715:3715:3715) (3785:3785:3785))
        (PORT d[11] (5075:5075:5075) (5009:5009:5009))
        (PORT d[12] (3740:3740:3740) (3746:3746:3746))
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (PORT stall (3080:3080:3080) (3127:3127:3127))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (943:943:943) (853:853:853))
        (PORT datab (2318:2318:2318) (2242:2242:2242))
        (PORT datac (1352:1352:1352) (1353:1353:1353))
        (PORT datad (1377:1377:1377) (1375:1375:1375))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~313)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (222:222:222) (249:249:249))
        (PORT datac (1607:1607:1607) (1547:1547:1547))
        (PORT datad (1989:1989:1989) (1944:1944:1944))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4452:4452:4452) (4718:4718:4718))
        (PORT clk (2268:2268:2268) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (2926:2926:2926))
        (PORT d[1] (4106:4106:4106) (4230:4230:4230))
        (PORT d[2] (4700:4700:4700) (4804:4804:4804))
        (PORT d[3] (3500:3500:3500) (3536:3536:3536))
        (PORT d[4] (3558:3558:3558) (3575:3575:3575))
        (PORT d[5] (3930:3930:3930) (3797:3797:3797))
        (PORT d[6] (9638:9638:9638) (9643:9643:9643))
        (PORT d[7] (4755:4755:4755) (4879:4879:4879))
        (PORT d[8] (3997:3997:3997) (3807:3807:3807))
        (PORT d[9] (4491:4491:4491) (4375:4375:4375))
        (PORT d[10] (2449:2449:2449) (2470:2470:2470))
        (PORT d[11] (4204:4204:4204) (4358:4358:4358))
        (PORT d[12] (4695:4695:4695) (4626:4626:4626))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2712:2712:2712) (2551:2551:2551))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3723:3723:3723) (3753:3753:3753))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2299:2299:2299))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4457:4457:4457) (4415:4415:4415))
        (PORT d[1] (4439:4439:4439) (4291:4291:4291))
        (PORT d[2] (3387:3387:3387) (3347:3347:3347))
        (PORT d[3] (4004:4004:4004) (4070:4070:4070))
        (PORT d[4] (4066:4066:4066) (4043:4043:4043))
        (PORT d[5] (3712:3712:3712) (3509:3509:3509))
        (PORT d[6] (2807:2807:2807) (2820:2820:2820))
        (PORT d[7] (3182:3182:3182) (3239:3239:3239))
        (PORT d[8] (2881:2881:2881) (2758:2758:2758))
        (PORT d[9] (3979:3979:3979) (3933:3933:3933))
        (PORT d[10] (4733:4733:4733) (4547:4547:4547))
        (PORT d[11] (2930:2930:2930) (2813:2813:2813))
        (PORT d[12] (4613:4613:4613) (4652:4652:4652))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT stall (2383:2383:2383) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4605:4605:4605) (4894:4894:4894))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7887:7887:7887) (7501:7501:7501))
        (PORT d[1] (3016:3016:3016) (3102:3102:3102))
        (PORT d[2] (3212:3212:3212) (3243:3243:3243))
        (PORT d[3] (4431:4431:4431) (4425:4425:4425))
        (PORT d[4] (2465:2465:2465) (2457:2457:2457))
        (PORT d[5] (7833:7833:7833) (7548:7548:7548))
        (PORT d[6] (5983:5983:5983) (5809:5809:5809))
        (PORT d[7] (3858:3858:3858) (4002:4002:4002))
        (PORT d[8] (3425:3425:3425) (3262:3262:3262))
        (PORT d[9] (3171:3171:3171) (3062:3062:3062))
        (PORT d[10] (6367:6367:6367) (6239:6239:6239))
        (PORT d[11] (4422:4422:4422) (4396:4396:4396))
        (PORT d[12] (6899:6899:6899) (6806:6806:6806))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2309:2309:2309) (2235:2235:2235))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3697:3697:3697) (3729:3729:3729))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3865:3865:3865) (3847:3847:3847))
        (PORT d[1] (4657:4657:4657) (4487:4487:4487))
        (PORT d[2] (6690:6690:6690) (6442:6442:6442))
        (PORT d[3] (2641:2641:2641) (2688:2688:2688))
        (PORT d[4] (3025:3025:3025) (2844:2844:2844))
        (PORT d[5] (3883:3883:3883) (3809:3809:3809))
        (PORT d[6] (3668:3668:3668) (3713:3713:3713))
        (PORT d[7] (2481:2481:2481) (2476:2476:2476))
        (PORT d[8] (2842:2842:2842) (2840:2840:2840))
        (PORT d[9] (2910:2910:2910) (2828:2828:2828))
        (PORT d[10] (1795:1795:1795) (1795:1795:1795))
        (PORT d[11] (6593:6593:6593) (6223:6223:6223))
        (PORT d[12] (4719:4719:4719) (4673:4673:4673))
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (PORT stall (2902:2902:2902) (2896:2896:2896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1494:1494:1494))
        (PORT datab (2586:2586:2586) (2483:2483:2483))
        (PORT datac (1098:1098:1098) (1105:1105:1105))
        (PORT datad (1989:1989:1989) (1932:1932:1932))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6135:6135:6135) (6477:6477:6477))
        (PORT clk (2222:2222:2222) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5867:5867:5867) (5636:5636:5636))
        (PORT d[1] (4277:4277:4277) (4311:4311:4311))
        (PORT d[2] (4587:4587:4587) (4628:4628:4628))
        (PORT d[3] (4718:4718:4718) (4708:4708:4708))
        (PORT d[4] (4727:4727:4727) (4795:4795:4795))
        (PORT d[5] (8434:8434:8434) (8309:8309:8309))
        (PORT d[6] (7217:7217:7217) (7174:7174:7174))
        (PORT d[7] (3486:3486:3486) (3615:3615:3615))
        (PORT d[8] (7848:7848:7848) (7675:7675:7675))
        (PORT d[9] (7298:7298:7298) (7227:7227:7227))
        (PORT d[10] (4048:4048:4048) (4118:4118:4118))
        (PORT d[11] (4918:4918:4918) (4933:4933:4933))
        (PORT d[12] (6413:6413:6413) (6342:6342:6342))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (3148:3148:3148))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3677:3677:3677) (3708:3708:3708))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6468:6468:6468) (6275:6275:6275))
        (PORT d[1] (4110:4110:4110) (3976:3976:3976))
        (PORT d[2] (4481:4481:4481) (4452:4452:4452))
        (PORT d[3] (4061:4061:4061) (4010:4010:4010))
        (PORT d[4] (3171:3171:3171) (3084:3084:3084))
        (PORT d[5] (3197:3197:3197) (3128:3128:3128))
        (PORT d[6] (5278:5278:5278) (5322:5322:5322))
        (PORT d[7] (4032:4032:4032) (4147:4147:4147))
        (PORT d[8] (4590:4590:4590) (4485:4485:4485))
        (PORT d[9] (3328:3328:3328) (3250:3250:3250))
        (PORT d[10] (6240:6240:6240) (6004:6004:6004))
        (PORT d[11] (7401:7401:7401) (7197:7197:7197))
        (PORT d[12] (3100:3100:3100) (3099:3099:3099))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
        (PORT stall (2552:2552:2552) (2566:2566:2566))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4553:4553:4553) (4832:4832:4832))
        (PORT clk (2277:2277:2277) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3219:3219:3219) (3123:3123:3123))
        (PORT d[1] (1686:1686:1686) (1645:1645:1645))
        (PORT d[2] (1055:1055:1055) (1041:1041:1041))
        (PORT d[3] (2648:2648:2648) (2617:2617:2617))
        (PORT d[4] (1196:1196:1196) (1194:1194:1194))
        (PORT d[5] (2020:2020:2020) (1975:1975:1975))
        (PORT d[6] (1345:1345:1345) (1329:1329:1329))
        (PORT d[7] (2060:2060:2060) (2018:2018:2018))
        (PORT d[8] (1852:1852:1852) (1758:1758:1758))
        (PORT d[9] (2255:2255:2255) (2190:2190:2190))
        (PORT d[10] (2101:2101:2101) (2050:2050:2050))
        (PORT d[11] (1424:1424:1424) (1401:1401:1401))
        (PORT d[12] (1440:1440:1440) (1416:1416:1416))
        (PORT clk (2274:2274:2274) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1475:1475:1475))
        (PORT clk (2274:2274:2274) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3732:3732:3732) (3764:3764:3764))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (817:817:817) (806:806:806))
        (PORT d[1] (1385:1385:1385) (1341:1341:1341))
        (PORT d[2] (3136:3136:3136) (2971:2971:2971))
        (PORT d[3] (2875:2875:2875) (2888:2888:2888))
        (PORT d[4] (1425:1425:1425) (1378:1378:1378))
        (PORT d[5] (4033:4033:4033) (3993:3993:3993))
        (PORT d[6] (1472:1472:1472) (1439:1439:1439))
        (PORT d[7] (1978:1978:1978) (1880:1880:1880))
        (PORT d[8] (1401:1401:1401) (1353:1353:1353))
        (PORT d[9] (2424:2424:2424) (2269:2269:2269))
        (PORT d[10] (3118:3118:3118) (3103:3103:3103))
        (PORT d[11] (1857:1857:1857) (1733:1733:1733))
        (PORT d[12] (1661:1661:1661) (1595:1595:1595))
        (PORT clk (2276:2276:2276) (2307:2307:2307))
        (PORT stall (1664:1664:1664) (1747:1747:1747))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1545:1545:1545) (1499:1499:1499))
        (PORT datab (2441:2441:2441) (2407:2407:2407))
        (PORT datac (897:897:897) (823:823:823))
        (PORT datad (1290:1290:1290) (1273:1273:1273))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5639:5639:5639) (5976:5976:5976))
        (PORT clk (2188:2188:2188) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6907:6907:6907) (6574:6574:6574))
        (PORT d[1] (5457:5457:5457) (5518:5518:5518))
        (PORT d[2] (3199:3199:3199) (3219:3219:3219))
        (PORT d[3] (4765:4765:4765) (4757:4757:4757))
        (PORT d[4] (5232:5232:5232) (5240:5240:5240))
        (PORT d[5] (6386:6386:6386) (6222:6222:6222))
        (PORT d[6] (6662:6662:6662) (6486:6486:6486))
        (PORT d[7] (2672:2672:2672) (2716:2716:2716))
        (PORT d[8] (9397:9397:9397) (9196:9196:9196))
        (PORT d[9] (9585:9585:9585) (9005:9005:9005))
        (PORT d[10] (6160:6160:6160) (6041:6041:6041))
        (PORT d[11] (5153:5153:5153) (5097:5097:5097))
        (PORT d[12] (6869:6869:6869) (6774:6774:6774))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2871:2871:2871) (2850:2850:2850))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3643:3643:3643) (3674:3674:3674))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (4025:4025:4025))
        (PORT d[1] (5112:5112:5112) (4958:4958:4958))
        (PORT d[2] (6768:6768:6768) (6448:6448:6448))
        (PORT d[3] (3679:3679:3679) (3734:3734:3734))
        (PORT d[4] (3656:3656:3656) (3607:3607:3607))
        (PORT d[5] (3998:3998:3998) (3978:3978:3978))
        (PORT d[6] (6007:6007:6007) (5778:5778:5778))
        (PORT d[7] (2837:2837:2837) (2875:2875:2875))
        (PORT d[8] (2534:2534:2534) (2549:2549:2549))
        (PORT d[9] (4321:4321:4321) (4260:4260:4260))
        (PORT d[10] (4764:4764:4764) (4812:4812:4812))
        (PORT d[11] (2946:2946:2946) (2871:2871:2871))
        (PORT d[12] (3259:3259:3259) (3291:3291:3291))
        (PORT clk (2187:2187:2187) (2217:2217:2217))
        (PORT stall (2453:2453:2453) (2487:2487:2487))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2217:2217:2217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (4061:4061:4061))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6665:6665:6665) (6513:6513:6513))
        (PORT d[1] (5923:5923:5923) (6059:6059:6059))
        (PORT d[2] (5932:5932:5932) (5983:5983:5983))
        (PORT d[3] (4615:4615:4615) (4697:4697:4697))
        (PORT d[4] (4182:4182:4182) (4188:4188:4188))
        (PORT d[5] (7333:7333:7333) (7205:7205:7205))
        (PORT d[6] (11168:11168:11168) (11117:11117:11117))
        (PORT d[7] (5191:5191:5191) (5314:5314:5314))
        (PORT d[8] (6893:6893:6893) (6640:6640:6640))
        (PORT d[9] (4971:4971:4971) (4882:4882:4882))
        (PORT d[10] (4067:4067:4067) (4148:4148:4148))
        (PORT d[11] (5316:5316:5316) (5406:5406:5406))
        (PORT d[12] (6493:6493:6493) (6326:6326:6326))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2704:2704:2704) (2651:2651:2651))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3686:3686:3686) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4747:4747:4747) (4671:4671:4671))
        (PORT d[1] (5052:5052:5052) (4912:4912:4912))
        (PORT d[2] (4478:4478:4478) (4424:4424:4424))
        (PORT d[3] (4339:4339:4339) (4402:4402:4402))
        (PORT d[4] (5473:5473:5473) (5483:5483:5483))
        (PORT d[5] (5771:5771:5771) (5632:5632:5632))
        (PORT d[6] (2501:2501:2501) (2510:2510:2510))
        (PORT d[7] (4641:4641:4641) (4685:4685:4685))
        (PORT d[8] (3672:3672:3672) (3730:3730:3730))
        (PORT d[9] (6064:6064:6064) (6023:6023:6023))
        (PORT d[10] (2212:2212:2212) (2246:2246:2246))
        (PORT d[11] (6268:6268:6268) (6017:6017:6017))
        (PORT d[12] (5009:5009:5009) (5076:5076:5076))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (PORT stall (2968:2968:2968) (2969:2969:2969))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2456:2456:2456) (2364:2364:2364))
        (PORT datab (1138:1138:1138) (1144:1144:1144))
        (PORT datac (2065:2065:2065) (2058:2058:2058))
        (PORT datad (1446:1446:1446) (1452:1452:1452))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5125:5125:5125) (5477:5477:5477))
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6201:6201:6201) (5987:5987:5987))
        (PORT d[1] (7203:7203:7203) (7267:7267:7267))
        (PORT d[2] (2821:2821:2821) (2841:2841:2841))
        (PORT d[3] (6115:6115:6115) (6091:6091:6091))
        (PORT d[4] (4585:4585:4585) (4608:4608:4608))
        (PORT d[5] (8290:8290:8290) (8083:8083:8083))
        (PORT d[6] (8360:8360:8360) (8158:8158:8158))
        (PORT d[7] (5023:5023:5023) (5068:5068:5068))
        (PORT d[8] (9183:9183:9183) (9022:9022:9022))
        (PORT d[9] (9157:9157:9157) (8993:8993:8993))
        (PORT d[10] (5756:5756:5756) (5788:5788:5788))
        (PORT d[11] (6313:6313:6313) (6308:6308:6308))
        (PORT d[12] (8135:8135:8135) (8007:8007:8007))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2315:2315:2315))
        (PORT clk (2260:2260:2260) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3718:3718:3718) (3750:3750:3750))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5229:5229:5229) (5186:5186:5186))
        (PORT d[1] (4863:4863:4863) (4750:4750:4750))
        (PORT d[2] (6465:6465:6465) (6385:6385:6385))
        (PORT d[3] (2141:2141:2141) (2130:2130:2130))
        (PORT d[4] (4174:4174:4174) (4063:4063:4063))
        (PORT d[5] (3538:3538:3538) (3443:3443:3443))
        (PORT d[6] (5721:5721:5721) (5787:5787:5787))
        (PORT d[7] (4280:4280:4280) (4313:4313:4313))
        (PORT d[8] (3383:3383:3383) (3475:3475:3475))
        (PORT d[9] (3795:3795:3795) (3773:3773:3773))
        (PORT d[10] (4413:4413:4413) (4505:4505:4505))
        (PORT d[11] (3266:3266:3266) (3176:3176:3176))
        (PORT d[12] (3353:3353:3353) (3329:3329:3329))
        (PORT clk (2262:2262:2262) (2293:2293:2293))
        (PORT stall (2230:2230:2230) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4484:4484:4484) (4753:4753:4753))
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10916:10916:10916) (10210:10210:10210))
        (PORT d[1] (4843:4843:4843) (4973:4973:4973))
        (PORT d[2] (5201:5201:5201) (5204:5204:5204))
        (PORT d[3] (6722:6722:6722) (6673:6673:6673))
        (PORT d[4] (4866:4866:4866) (4907:4907:4907))
        (PORT d[5] (7264:7264:7264) (7102:7102:7102))
        (PORT d[6] (8711:8711:8711) (8386:8386:8386))
        (PORT d[7] (6714:6714:6714) (6747:6747:6747))
        (PORT d[8] (10077:10077:10077) (9880:9880:9880))
        (PORT d[9] (9994:9994:9994) (9366:9366:9366))
        (PORT d[10] (4171:4171:4171) (4298:4298:4298))
        (PORT d[11] (5118:5118:5118) (5105:5105:5105))
        (PORT d[12] (8085:8085:8085) (7944:7944:7944))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2051:2051:2051) (1972:1972:1972))
        (PORT clk (2258:2258:2258) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3716:3716:3716) (3745:3745:3745))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4572:4572:4572) (4574:4574:4574))
        (PORT d[1] (7098:7098:7098) (6924:6924:6924))
        (PORT d[2] (8299:8299:8299) (8022:8022:8022))
        (PORT d[3] (3990:3990:3990) (4047:4047:4047))
        (PORT d[4] (7459:7459:7459) (7136:7136:7136))
        (PORT d[5] (8164:8164:8164) (7903:7903:7903))
        (PORT d[6] (4671:4671:4671) (4656:4656:4656))
        (PORT d[7] (3555:3555:3555) (3542:3542:3542))
        (PORT d[8] (3834:3834:3834) (3817:3817:3817))
        (PORT d[9] (4655:4655:4655) (4579:4579:4579))
        (PORT d[10] (3633:3633:3633) (3691:3691:3691))
        (PORT d[11] (7628:7628:7628) (7265:7265:7265))
        (PORT d[12] (5386:5386:5386) (5338:5338:5338))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (PORT stall (3909:3909:3909) (3912:3912:3912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1384:1384:1384) (1387:1387:1387))
        (PORT datab (1861:1861:1861) (1845:1845:1845))
        (PORT datac (1910:1910:1910) (1858:1858:1858))
        (PORT datad (1377:1377:1377) (1375:1375:1375))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5682:5682:5682) (6018:6018:6018))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6536:6536:6536) (6211:6211:6211))
        (PORT d[1] (5114:5114:5114) (5216:5216:5216))
        (PORT d[2] (3216:3216:3216) (3260:3260:3260))
        (PORT d[3] (4428:4428:4428) (4428:4428:4428))
        (PORT d[4] (4855:4855:4855) (4878:4878:4878))
        (PORT d[5] (6421:6421:6421) (6116:6116:6116))
        (PORT d[6] (6005:6005:6005) (5860:5860:5860))
        (PORT d[7] (3990:3990:3990) (4041:4041:4041))
        (PORT d[8] (8759:8759:8759) (8580:8580:8580))
        (PORT d[9] (9247:9247:9247) (8680:8680:8680))
        (PORT d[10] (5853:5853:5853) (5740:5740:5740))
        (PORT d[11] (4781:4781:4781) (4735:4735:4735))
        (PORT d[12] (6522:6522:6522) (6432:6432:6432))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2670:2670:2670) (2580:2580:2580))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3661:3661:3661) (3690:3690:3690))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3446:3446:3446) (3423:3423:3423))
        (PORT d[1] (4803:4803:4803) (4669:4669:4669))
        (PORT d[2] (6129:6129:6129) (5828:5828:5828))
        (PORT d[3] (3654:3654:3654) (3687:3687:3687))
        (PORT d[4] (3632:3632:3632) (3585:3585:3585))
        (PORT d[5] (3597:3597:3597) (3572:3572:3572))
        (PORT d[6] (5410:5410:5410) (5200:5200:5200))
        (PORT d[7] (2509:2509:2509) (2537:2537:2537))
        (PORT d[8] (2240:2240:2240) (2260:2260:2260))
        (PORT d[9] (3745:3745:3745) (3704:3704:3704))
        (PORT d[10] (3654:3654:3654) (3739:3739:3739))
        (PORT d[11] (2994:2994:2994) (2925:2925:2925))
        (PORT d[12] (3650:3650:3650) (3665:3665:3665))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT stall (2426:2426:2426) (2452:2452:2452))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4559:4559:4559) (4859:4859:4859))
        (PORT clk (2230:2230:2230) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10338:10338:10338) (9668:9668:9668))
        (PORT d[1] (4722:4722:4722) (4815:4815:4815))
        (PORT d[2] (4206:4206:4206) (4236:4236:4236))
        (PORT d[3] (5724:5724:5724) (5712:5712:5712))
        (PORT d[4] (3885:3885:3885) (3960:3960:3960))
        (PORT d[5] (6968:6968:6968) (6812:6812:6812))
        (PORT d[6] (7400:7400:7400) (7119:7119:7119))
        (PORT d[7] (6021:6021:6021) (6071:6071:6071))
        (PORT d[8] (9135:9135:9135) (8975:8975:8975))
        (PORT d[9] (9154:9154:9154) (8581:8581:8581))
        (PORT d[10] (6523:6523:6523) (6362:6362:6362))
        (PORT d[11] (4155:4155:4155) (4175:4175:4175))
        (PORT d[12] (7095:7095:7095) (6991:6991:6991))
        (PORT clk (2227:2227:2227) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2473:2473:2473) (2456:2456:2456))
        (PORT clk (2227:2227:2227) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3685:3685:3685) (3717:3717:3717))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3936:3936:3936) (3952:3952:3952))
        (PORT d[1] (6128:6128:6128) (5991:5991:5991))
        (PORT d[2] (7662:7662:7662) (7394:7394:7394))
        (PORT d[3] (3497:3497:3497) (3525:3525:3525))
        (PORT d[4] (6253:6253:6253) (6008:6008:6008))
        (PORT d[5] (7174:7174:7174) (6948:6948:6948))
        (PORT d[6] (3636:3636:3636) (3647:3647:3647))
        (PORT d[7] (2820:2820:2820) (2806:2806:2806))
        (PORT d[8] (3192:3192:3192) (3199:3199:3199))
        (PORT d[9] (3632:3632:3632) (3584:3584:3584))
        (PORT d[10] (2976:2976:2976) (3054:3054:3054))
        (PORT d[11] (7529:7529:7529) (7129:7129:7129))
        (PORT d[12] (4765:4765:4765) (4744:4744:4744))
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (PORT stall (3360:3360:3360) (3331:3331:3331))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1410:1410:1410) (1420:1420:1420))
        (PORT datab (2634:2634:2634) (2559:2559:2559))
        (PORT datac (1352:1352:1352) (1353:1353:1353))
        (PORT datad (2085:2085:2085) (2086:2086:2086))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2040:2040:2040) (1986:1986:1986))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1605:1605:1605) (1545:1545:1545))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3676:3676:3676) (3921:3921:3921))
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6325:6325:6325) (6186:6186:6186))
        (PORT d[1] (5838:5838:5838) (5968:5968:5968))
        (PORT d[2] (5589:5589:5589) (5638:5638:5638))
        (PORT d[3] (4271:4271:4271) (4363:4363:4363))
        (PORT d[4] (3878:3878:3878) (3886:3886:3886))
        (PORT d[5] (7676:7676:7676) (7540:7540:7540))
        (PORT d[6] (10696:10696:10696) (10698:10698:10698))
        (PORT d[7] (4837:4837:4837) (4964:4964:4964))
        (PORT d[8] (6580:6580:6580) (6339:6339:6339))
        (PORT d[9] (7005:7005:7005) (6794:6794:6794))
        (PORT d[10] (3732:3732:3732) (3827:3827:3827))
        (PORT d[11] (4997:4997:4997) (5102:5102:5102))
        (PORT d[12] (6484:6484:6484) (6323:6323:6323))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2679:2679:2679) (2603:2603:2603))
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3664:3664:3664) (3692:3692:3692))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4399:4399:4399) (4328:4328:4328))
        (PORT d[1] (4766:4766:4766) (4639:4639:4639))
        (PORT d[2] (4440:4440:4440) (4375:4375:4375))
        (PORT d[3] (4658:4658:4658) (4700:4700:4700))
        (PORT d[4] (5140:5140:5140) (5159:5159:5159))
        (PORT d[5] (5780:5780:5780) (5643:5643:5643))
        (PORT d[6] (2242:2242:2242) (2275:2275:2275))
        (PORT d[7] (4308:4308:4308) (4364:4364:4364))
        (PORT d[8] (4601:4601:4601) (4650:4650:4650))
        (PORT d[9] (5704:5704:5704) (5666:5666:5666))
        (PORT d[10] (2176:2176:2176) (2217:2217:2217))
        (PORT d[11] (5914:5914:5914) (5671:5671:5671))
        (PORT d[12] (3910:3910:3910) (3935:3935:3935))
        (PORT clk (2208:2208:2208) (2235:2235:2235))
        (PORT stall (2895:2895:2895) (2903:2903:2903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2235:2235:2235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4202:4202:4202) (4491:4491:4491))
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (10667:10667:10667) (9983:9983:9983))
        (PORT d[1] (4151:4151:4151) (4301:4301:4301))
        (PORT d[2] (4574:4574:4574) (4596:4596:4596))
        (PORT d[3] (6042:6042:6042) (6018:6018:6018))
        (PORT d[4] (4233:4233:4233) (4291:4291:4291))
        (PORT d[5] (7000:7000:7000) (6853:6853:6853))
        (PORT d[6] (7713:7713:7713) (7415:7415:7415))
        (PORT d[7] (6359:6359:6359) (6398:6398:6398))
        (PORT d[8] (9435:9435:9435) (9266:9266:9266))
        (PORT d[9] (9672:9672:9672) (9059:9059:9059))
        (PORT d[10] (4511:4511:4511) (4622:4622:4622))
        (PORT d[11] (4482:4482:4482) (4494:4494:4494))
        (PORT d[12] (7405:7405:7405) (7284:7284:7284))
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2727:2727:2727))
        (PORT clk (2245:2245:2245) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3703:3703:3703) (3735:3735:3735))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4283:4283:4283) (4277:4277:4277))
        (PORT d[1] (6452:6452:6452) (6307:6307:6307))
        (PORT d[2] (7992:7992:7992) (7717:7717:7717))
        (PORT d[3] (3258:3258:3258) (3307:3307:3307))
        (PORT d[4] (6599:6599:6599) (6345:6345:6345))
        (PORT d[5] (7507:7507:7507) (7271:7271:7271))
        (PORT d[6] (3972:3972:3972) (3971:3971:3971))
        (PORT d[7] (2860:2860:2860) (2871:2871:2871))
        (PORT d[8] (3522:3522:3522) (3518:3518:3518))
        (PORT d[9] (3978:3978:3978) (3923:3923:3923))
        (PORT d[10] (3356:3356:3356) (3428:3428:3428))
        (PORT d[11] (7855:7855:7855) (7443:7443:7443))
        (PORT d[12] (5088:5088:5088) (5057:5057:5057))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
        (PORT stall (3670:3670:3670) (3642:3642:3642))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
      (HOLD stall (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE my_memory_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1496:1496:1496))
        (PORT datab (1137:1137:1137) (1142:1142:1142))
        (PORT datac (2854:2854:2854) (2872:2872:2872))
        (PORT datad (2296:2296:2296) (2245:2245:2245))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1623:1623:1623) (1545:1545:1545))
        (PORT datac (895:895:895) (841:841:841))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (592:592:592) (557:557:557))
        (PORT datac (1661:1661:1661) (1649:1649:1649))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1772:1772:1772) (1665:1665:1665))
        (PORT datab (1050:1050:1050) (1042:1042:1042))
        (PORT datac (1141:1141:1141) (1069:1069:1069))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|_\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1771:1771:1771) (1664:1664:1664))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1161:1161:1161) (1075:1075:1075))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (996:996:996))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory\~2feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (4160:4160:4160) (4452:4452:4452))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory\~2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1967:1967:1967))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1342:1342:1342) (1289:1289:1289))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_wdata_reg\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1172:1172:1172))
        (PORT datab (429:429:429) (460:460:460))
        (PORT datad (1064:1064:1064) (1079:1079:1079))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE my_memory_rtl_0_bypass\[40\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (4157:4157:4157) (4451:4451:4451))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE my_memory_rtl_0_bypass\[40\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_wdata_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1953:1953:1953) (1970:1970:1970))
        (PORT d (80:80:80) (90:90:90))
        (PORT asdata (602:602:602) (671:671:671))
        (PORT clrn (4581:4581:4581) (4332:4332:4332))
        (PORT sload (836:836:836) (907:907:907))
        (PORT ena (1303:1303:1303) (1240:1240:1240))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector47\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (338:338:338))
        (PORT datab (959:959:959) (912:912:912))
        (PORT datad (676:676:676) (656:656:656))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|wdata_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1947:1947:1947) (1964:1964:1964))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (4384:4384:4384) (4562:4562:4562))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (260:260:260))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (230:230:230) (301:301:301))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (918:918:918))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE u_uart_tx\|Selector40\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (227:227:227) (257:257:257))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (914:914:914) (840:840:840))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE u_uart_tx\|tx_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5525:5525:5525) (5284:5284:5284))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE nrst_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (5233:5233:5233) (4997:4997:4997))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE calib_ena_FPGA\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE adc_ena_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (935:935:935) (884:884:884))
        (PORT datad (896:896:896) (838:838:838))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE adc_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1938:1938:1938) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4557:4557:4557) (4297:4297:4297))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3291:3291:3291) (3447:3447:3447))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4446:4446:4446) (4222:4222:4222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3209:3209:3209) (3344:3344:3344))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4446:4446:4446) (4222:4222:4222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3173:3173:3173) (3305:3305:3305))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4446:4446:4446) (4222:4222:4222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3194:3194:3194) (3335:3335:3335))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4446:4446:4446) (4222:4222:4222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT asdata (3532:3532:3532) (3674:3674:3674))
        (PORT clrn (4446:4446:4446) (4222:4222:4222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT asdata (3284:3284:3284) (3426:3426:3426))
        (PORT clrn (4446:4446:4446) (4222:4222:4222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (684:684:684) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2965:2965:2965) (3123:3123:3123))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4446:4446:4446) (4222:4222:4222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT asdata (3599:3599:3599) (3728:3728:3728))
        (PORT clrn (4446:4446:4446) (4222:4222:4222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE sw_NOWA\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE NOWA_adc_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2922:2922:2922) (3067:3067:3067))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE NOWA_adc_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1930:1930:1930) (1942:1942:1942))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4446:4446:4446) (4222:4222:4222))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
)
