<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="143" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Processors and Peripherals/Hard Processor Systems,Library/University Program/Clock,Library/University Program,Library/Processors and Peripherals,Library,Project,Library/Basic Functions/Simulation; Debug and Verification,Library/Basic Functions,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance" />
 <window width="1140" height="1017" x="780" y="15" />
 <generation synthesis="VHDL" simulation="VHDL" />
</preferences>
