Classic Timing Analyzer report for fetch_system
Thu Mar 31 19:31:12 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'CP'
  6. Clock Setup: 'PCCP'
  7. Clock Setup: 'ROMI5'
  8. Clock Setup: 'ROMDFF'
  9. Clock Setup: 'ROMI4'
 10. Clock Setup: 'ROMI3'
 11. Clock Setup: 'ROMCLRN'
 12. Clock Setup: 'ROMI0'
 13. Clock Setup: 'ROMI1'
 14. Clock Setup: 'ROMI2'
 15. Clock Setup: 'ROMI6'
 16. Clock Hold: 'ROMDFF'
 17. Clock Hold: 'ROMCLRN'
 18. tsu
 19. tco
 20. tpd
 21. th
 22. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.727 ns                                       ; ROMDFF                                                               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; --         ; ROMCLRN  ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 29.550 ns                                      ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7                                                                ; ROMDFF     ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 15.674 ns                                      ; ROMDFF                                                               ; ROMA7                                                                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 16.187 ns                                      ; ROMCLRN                                                              ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; --         ; ROMDFF   ; 0            ;
; Clock Setup: 'ROMDFF'        ; N/A                                      ; None          ; 48.91 MHz ( period = 20.445 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF     ; ROMDFF   ; 0            ;
; Clock Setup: 'ROMCLRN'       ; N/A                                      ; None          ; 50.71 MHz ( period = 19.719 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN    ; ROMCLRN  ; 0            ;
; Clock Setup: 'ROMI2'         ; N/A                                      ; None          ; 309.21 MHz ( period = 3.234 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2      ; ROMI2    ; 0            ;
; Clock Setup: 'ROMI1'         ; N/A                                      ; None          ; 309.21 MHz ( period = 3.234 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1      ; ROMI1    ; 0            ;
; Clock Setup: 'ROMI0'         ; N/A                                      ; None          ; 309.21 MHz ( period = 3.234 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0      ; ROMI0    ; 0            ;
; Clock Setup: 'CP'            ; N/A                                      ; None          ; 309.21 MHz ( period = 3.234 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CP         ; CP       ; 0            ;
; Clock Setup: 'ROMI6'         ; N/A                                      ; None          ; 324.57 MHz ( period = 3.081 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI6      ; ROMI6    ; 0            ;
; Clock Setup: 'ROMI3'         ; N/A                                      ; None          ; 324.57 MHz ( period = 3.081 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI3      ; ROMI3    ; 0            ;
; Clock Setup: 'ROMI4'         ; N/A                                      ; None          ; 324.57 MHz ( period = 3.081 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI4      ; ROMI4    ; 0            ;
; Clock Setup: 'ROMI5'         ; N/A                                      ; None          ; 324.57 MHz ( period = 3.081 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI5      ; ROMI5    ; 0            ;
; Clock Setup: 'PCCP'          ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; PCCP       ; PCCP     ; 0            ;
; Clock Hold: 'ROMDFF'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF     ; ROMDFF   ; 6            ;
; Clock Hold: 'ROMCLRN'        ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN    ; ROMCLRN  ; 6            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                                                      ;                                                                      ;            ;          ; 12           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; PCCP            ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; MARCP           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; MBRCP           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMI5           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMDFF          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMI4           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMI3           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMCLRN         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMI0           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMI1           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMI2           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ROMI6           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP'                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 309.21 MHz ( period = 3.234 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CP         ; CP       ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 324.57 MHz ( period = 3.081 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CP         ; CP       ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CP         ; CP       ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 328.08 MHz ( period = 3.048 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CP         ; CP       ; None                        ; None                      ; 2.784 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CP         ; CP       ; None                        ; None                      ; 1.527 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CP         ; CP       ; None                        ; None                      ; 1.518 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CP         ; CP       ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CP         ; CP       ; None                        ; None                      ; 1.318 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst4             ; counter_with_set_256:inst|counter_with_set_16:inst|inst4             ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst2             ; counter_with_set_256:inst|counter_with_set_16:inst|inst2             ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst              ; counter_with_set_256:inst|counter_with_set_16:inst|inst              ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6            ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6            ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4            ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4            ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2            ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2            ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst             ; counter_with_set_256:inst|counter_with_set_16:inst1|inst             ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCCP'                                                                                                                                                                                                                                                                        ;
+-------+------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                      ; To                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst4  ; counter_with_set_256:inst|counter_with_set_16:inst|inst4  ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst2  ; counter_with_set_256:inst|counter_with_set_16:inst|inst2  ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst   ; counter_with_set_256:inst|counter_with_set_16:inst|inst   ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6 ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6 ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4 ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4 ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2 ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2 ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst1|inst  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst  ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst|counter_with_set_16:inst|inst6  ; counter_with_set_256:inst|counter_with_set_16:inst|inst6  ; PCCP       ; PCCP     ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMI5'                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 324.57 MHz ( period = 3.081 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI5      ; ROMI5    ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated ; ROMI5      ; ROMI5    ; None                        ; None                      ; 1.337 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMDFF'                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 48.91 MHz ( period = 20.445 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF     ; ROMDFF   ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; 58.13 MHz ( period = 17.202 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF     ; ROMDFF   ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; 65.60 MHz ( period = 15.245 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF     ; ROMDFF   ; None                        ; None                      ; 2.784 ns                ;
; N/A   ; 91.73 MHz ( period = 10.902 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF     ; ROMDFF   ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 117.01 MHz ( period = 8.546 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF     ; ROMDFF   ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 264.41 MHz ( period = 3.782 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF     ; ROMDFF   ; None                        ; None                      ; 1.318 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMDFF     ; ROMDFF   ; None                        ; None                      ; 1.527 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMI4'                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 324.57 MHz ( period = 3.081 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI4      ; ROMI4    ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; 328.08 MHz ( period = 3.048 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated ; ROMI4      ; ROMI4    ; None                        ; None                      ; 2.784 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated ; ROMI4      ; ROMI4    ; None                        ; None                      ; 1.337 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMI3'                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 324.57 MHz ( period = 3.081 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI3      ; ROMI3    ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated  ; ROMI3      ; ROMI3    ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 328.08 MHz ( period = 3.048 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated ; ROMI3      ; ROMI3    ; None                        ; None                      ; 2.784 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated ; ROMI3      ; ROMI3    ; None                        ; None                      ; 1.337 ns                ;
+-------+------------------------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMCLRN'                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 50.71 MHz ( period = 19.719 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN    ; ROMCLRN  ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; 61.41 MHz ( period = 16.283 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN    ; ROMCLRN  ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; 69.79 MHz ( period = 14.328 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN    ; ROMCLRN  ; None                        ; None                      ; 2.784 ns                ;
; N/A   ; 91.39 MHz ( period = 10.942 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN    ; ROMCLRN  ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 122.97 MHz ( period = 8.132 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN    ; ROMCLRN  ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 268.96 MHz ( period = 3.718 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN    ; ROMCLRN  ; None                        ; None                      ; 1.318 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMCLRN    ; ROMCLRN  ; None                        ; None                      ; 1.527 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMI0'                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 309.21 MHz ( period = 3.234 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0      ; ROMI0    ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 324.57 MHz ( period = 3.081 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI0      ; ROMI0    ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI0      ; ROMI0    ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 328.08 MHz ( period = 3.048 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI0      ; ROMI0    ; None                        ; None                      ; 2.784 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMI0      ; ROMI0    ; None                        ; None                      ; 1.527 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI0      ; ROMI0    ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI0      ; ROMI0    ; None                        ; None                      ; 1.318 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMI1'                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 309.21 MHz ( period = 3.234 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1      ; ROMI1    ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 324.57 MHz ( period = 3.081 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI1      ; ROMI1    ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI1      ; ROMI1    ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 328.08 MHz ( period = 3.048 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI1      ; ROMI1    ; None                        ; None                      ; 2.784 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI1      ; ROMI1    ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI1      ; ROMI1    ; None                        ; None                      ; 1.318 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMI2'                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 309.21 MHz ( period = 3.234 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2      ; ROMI2    ; None                        ; None                      ; 2.970 ns                ;
; N/A   ; 324.57 MHz ( period = 3.081 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI2      ; ROMI2    ; None                        ; None                      ; 2.817 ns                ;
; N/A   ; 327.01 MHz ( period = 3.058 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI2      ; ROMI2    ; None                        ; None                      ; 2.794 ns                ;
; N/A   ; 328.08 MHz ( period = 3.048 ns )               ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI2      ; ROMI2    ; None                        ; None                      ; 2.784 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI2      ; ROMI2    ; None                        ; None                      ; 1.337 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ROMI6'                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                                                                ; To                                                                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 324.57 MHz ( period = 3.081 ns ) ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated ; ROMI6      ; ROMI6    ; None                        ; None                      ; 2.817 ns                ;
+-------+----------------------------------+---------------------------------------------------------------------+---------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ROMDFF'                                                                                                                                                                                                                                                                                ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF     ; ROMDFF   ; None                       ; None                       ; 2.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF     ; ROMDFF   ; None                       ; None                       ; 1.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF     ; ROMDFF   ; None                       ; None                       ; 2.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF     ; ROMDFF   ; None                       ; None                       ; 2.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF     ; ROMDFF   ; None                       ; None                       ; 2.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF     ; ROMDFF   ; None                       ; None                       ; 1.318 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ROMCLRN'                                                                                                                                                                                                                                                                               ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN    ; ROMCLRN  ; None                       ; None                       ; 2.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN    ; ROMCLRN  ; None                       ; None                       ; 1.337 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN    ; ROMCLRN  ; None                       ; None                       ; 2.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN    ; ROMCLRN  ; None                       ; None                       ; 2.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN    ; ROMCLRN  ; None                       ; None                       ; 2.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN    ; ROMCLRN  ; None                       ; None                       ; 1.318 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                           ;
+-------+--------------+------------+---------+----------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                                   ; To Clock ;
+-------+--------------+------------+---------+----------------------------------------------------------------------+----------+
; N/A   ; None         ; 6.727 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN  ;
; N/A   ; None         ; 6.610 ns   ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN  ;
; N/A   ; None         ; 6.569 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF   ;
; N/A   ; None         ; 6.452 ns   ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF   ;
; N/A   ; None         ; 6.213 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI6    ;
; N/A   ; None         ; 6.096 ns   ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI6    ;
; N/A   ; None         ; 5.058 ns   ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN  ;
; N/A   ; None         ; 4.900 ns   ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF   ;
; N/A   ; None         ; 4.544 ns   ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI6    ;
; N/A   ; None         ; 4.300 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI5    ;
; N/A   ; None         ; 4.183 ns   ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI5    ;
; N/A   ; None         ; 2.631 ns   ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI5    ;
; N/A   ; None         ; 1.911 ns   ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN  ;
; N/A   ; None         ; 1.887 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CP       ;
; N/A   ; None         ; 1.644 ns   ; ROMI0   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CP       ;
; N/A   ; None         ; 1.533 ns   ; RAMD7   ; register8_with_clrn:inst1|inst                                       ; CP       ;
; N/A   ; None         ; 1.501 ns   ; RAMD6   ; register8_with_clrn:inst1|inst7                                      ; CP       ;
; N/A   ; None         ; 1.441 ns   ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF   ;
; N/A   ; None         ; 1.172 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN  ;
; N/A   ; None         ; 1.152 ns   ; RAMD4   ; register8_with_clrn:inst1|inst11                                     ; CP       ;
; N/A   ; None         ; 1.058 ns   ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2    ;
; N/A   ; None         ; 1.003 ns   ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CP       ;
; N/A   ; None         ; 0.899 ns   ; RAMD7   ; register8_with_clrn:inst1|inst                                       ; MARCP    ;
; N/A   ; None         ; 0.880 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI4    ;
; N/A   ; None         ; 0.867 ns   ; RAMD6   ; register8_with_clrn:inst1|inst7                                      ; MARCP    ;
; N/A   ; None         ; 0.802 ns   ; RAMD0   ; register8_with_clrn:inst1|inst16                                     ; CP       ;
; N/A   ; None         ; 0.797 ns   ; RAMD1   ; register8_with_clrn:inst1|inst14                                     ; CP       ;
; N/A   ; None         ; 0.790 ns   ; RAMD2   ; register8_with_clrn:inst1|inst15                                     ; CP       ;
; N/A   ; None         ; 0.763 ns   ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI4    ;
; N/A   ; None         ; 0.702 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF   ;
; N/A   ; None         ; 0.618 ns   ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMCLRN  ;
; N/A   ; None         ; 0.570 ns   ; RAMD7   ; register8_with_clrn_tri:inst3|inst                                   ; CP       ;
; N/A   ; None         ; 0.518 ns   ; RAMD4   ; register8_with_clrn:inst1|inst11                                     ; MARCP    ;
; N/A   ; None         ; 0.475 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMCLRN  ;
; N/A   ; None         ; 0.414 ns   ; RAMD6   ; register8_with_clrn_tri:inst3|inst7                                  ; CP       ;
; N/A   ; None         ; 0.319 ns   ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2    ;
; N/A   ; None         ; 0.248 ns   ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN  ;
; N/A   ; None         ; 0.236 ns   ; RAMD4   ; register8_with_clrn_tri:inst3|inst11                                 ; CP       ;
; N/A   ; None         ; 0.194 ns   ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF   ;
; N/A   ; None         ; 0.168 ns   ; RAMD0   ; register8_with_clrn:inst1|inst16                                     ; MARCP    ;
; N/A   ; None         ; 0.163 ns   ; RAMD1   ; register8_with_clrn:inst1|inst14                                     ; MARCP    ;
; N/A   ; None         ; 0.159 ns   ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN  ;
; N/A   ; None         ; 0.156 ns   ; RAMD2   ; register8_with_clrn:inst1|inst15                                     ; MARCP    ;
; N/A   ; None         ; 0.151 ns   ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN  ;
; N/A   ; None         ; 0.150 ns   ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF   ;
; N/A   ; None         ; 0.117 ns   ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN  ;
; N/A   ; None         ; -0.023 ns  ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMI0    ;
; N/A   ; None         ; -0.121 ns  ; RAMD1   ; register8_with_clrn_tri:inst3|inst14                                 ; CP       ;
; N/A   ; None         ; -0.126 ns  ; RAMD0   ; register8_with_clrn_tri:inst3|inst16                                 ; CP       ;
; N/A   ; None         ; -0.161 ns  ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CP       ;
; N/A   ; None         ; -0.162 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF   ;
; N/A   ; None         ; -0.166 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMI0    ;
; N/A   ; None         ; -0.197 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN  ;
; N/A   ; None         ; -0.222 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF   ;
; N/A   ; None         ; -0.266 ns  ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMDFF   ;
; N/A   ; None         ; -0.304 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CP       ;
; N/A   ; None         ; -0.312 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI5    ;
; N/A   ; None         ; -0.320 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF   ;
; N/A   ; None         ; -0.321 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF   ;
; N/A   ; None         ; -0.327 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN  ;
; N/A   ; None         ; -0.338 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN  ;
; N/A   ; None         ; -0.345 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMCLRN  ;
; N/A   ; None         ; -0.354 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN  ;
; N/A   ; None         ; -0.355 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN  ;
; N/A   ; None         ; -0.356 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF   ;
; N/A   ; None         ; -0.371 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN  ;
; N/A   ; None         ; -0.372 ns  ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI4    ;
; N/A   ; None         ; -0.384 ns  ; RAMD2   ; register8_with_clrn_tri:inst3|inst15                                 ; CP       ;
; N/A   ; None         ; -0.389 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN  ;
; N/A   ; None         ; -0.404 ns  ; RAMD7   ; register8_with_clrn_tri:inst3|inst                                   ; MBRCP    ;
; N/A   ; None         ; -0.409 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMDFF   ;
; N/A   ; None         ; -0.560 ns  ; RAMD6   ; register8_with_clrn_tri:inst3|inst7                                  ; MBRCP    ;
; N/A   ; None         ; -0.605 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2    ;
; N/A   ; None         ; -0.668 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI5    ;
; N/A   ; None         ; -0.710 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN  ;
; N/A   ; None         ; -0.738 ns  ; RAMD4   ; register8_with_clrn_tri:inst3|inst11                                 ; MBRCP    ;
; N/A   ; None         ; -0.773 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF   ;
; N/A   ; None         ; -0.789 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI4    ;
; N/A   ; None         ; -0.826 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI5    ;
; N/A   ; None         ; -0.843 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI4    ;
; N/A   ; None         ; -0.878 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI4    ;
; N/A   ; None         ; -0.986 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMI0    ;
; N/A   ; None         ; -1.095 ns  ; RAMD1   ; register8_with_clrn_tri:inst3|inst14                                 ; MBRCP    ;
; N/A   ; None         ; -1.100 ns  ; RAMD0   ; register8_with_clrn_tri:inst3|inst16                                 ; MBRCP    ;
; N/A   ; None         ; -1.124 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CP       ;
; N/A   ; None         ; -1.147 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF   ;
; N/A   ; None         ; -1.180 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN  ;
; N/A   ; None         ; -1.229 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMDFF   ;
; N/A   ; None         ; -1.262 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF   ;
; N/A   ; None         ; -1.290 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI1    ;
; N/A   ; None         ; -1.295 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF   ;
; N/A   ; None         ; -1.358 ns  ; RAMD2   ; register8_with_clrn_tri:inst3|inst15                                 ; MBRCP    ;
; N/A   ; None         ; -1.512 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI3    ;
; N/A   ; None         ; -1.530 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF   ;
; N/A   ; None         ; -1.673 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI1    ;
; N/A   ; None         ; -1.814 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1    ;
; N/A   ; None         ; -2.000 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF   ;
; N/A   ; None         ; -2.001 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI3    ;
; N/A   ; None         ; -2.034 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI3    ;
; N/A   ; None         ; -2.143 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI1    ;
; N/A   ; None         ; -2.553 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1    ;
; N/A   ; None         ; -3.104 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI0    ;
; N/A   ; None         ; -3.242 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CP       ;
; N/A   ; None         ; -3.477 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1    ;
; N/A   ; None         ; -3.487 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI0    ;
; N/A   ; None         ; -3.625 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CP       ;
; N/A   ; None         ; -3.628 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0    ;
; N/A   ; None         ; -3.688 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI2    ;
; N/A   ; None         ; -3.690 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI3    ;
; N/A   ; None         ; -3.732 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI4    ;
; N/A   ; None         ; -3.766 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CP       ;
; N/A   ; None         ; -3.807 ns  ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI3    ;
; N/A   ; None         ; -3.957 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI0    ;
; N/A   ; None         ; -4.088 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI4    ;
; N/A   ; None         ; -4.095 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CP       ;
; N/A   ; None         ; -4.177 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI2    ;
; N/A   ; None         ; -4.210 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI2    ;
; N/A   ; None         ; -4.246 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI4    ;
; N/A   ; None         ; -4.367 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0    ;
; N/A   ; None         ; -4.505 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CP       ;
; N/A   ; None         ; -4.942 ns  ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI3    ;
; N/A   ; None         ; -5.291 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0    ;
; N/A   ; None         ; -5.359 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI3    ;
; N/A   ; None         ; -5.413 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI3    ;
; N/A   ; None         ; -5.429 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CP       ;
; N/A   ; None         ; -5.448 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI3    ;
; N/A   ; None         ; -5.866 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI2    ;
; N/A   ; None         ; -5.983 ns  ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI2    ;
; N/A   ; None         ; -6.560 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI1    ;
; N/A   ; None         ; -7.049 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI1    ;
; N/A   ; None         ; -7.082 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI1    ;
; N/A   ; None         ; -7.118 ns  ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI2    ;
; N/A   ; None         ; -7.535 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI2    ;
; N/A   ; None         ; -7.589 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI2    ;
; N/A   ; None         ; -7.624 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI2    ;
; N/A   ; None         ; -8.302 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI3    ;
; N/A   ; None         ; -8.374 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI0    ;
; N/A   ; None         ; -8.512 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CP       ;
; N/A   ; None         ; -8.658 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI3    ;
; N/A   ; None         ; -8.738 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI1    ;
; N/A   ; None         ; -8.816 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI3    ;
; N/A   ; None         ; -8.855 ns  ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI1    ;
; N/A   ; None         ; -8.863 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI0    ;
; N/A   ; None         ; -8.896 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI0    ;
; N/A   ; None         ; -9.001 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CP       ;
; N/A   ; None         ; -9.034 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CP       ;
; N/A   ; None         ; -9.990 ns  ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI1    ;
; N/A   ; None         ; -10.407 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI1    ;
; N/A   ; None         ; -10.461 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI1    ;
; N/A   ; None         ; -10.478 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI2    ;
; N/A   ; None         ; -10.496 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI1    ;
; N/A   ; None         ; -10.552 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI0    ;
; N/A   ; None         ; -10.669 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI0    ;
; N/A   ; None         ; -10.690 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CP       ;
; N/A   ; None         ; -10.807 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CP       ;
; N/A   ; None         ; -10.834 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI2    ;
; N/A   ; None         ; -10.992 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI2    ;
; N/A   ; None         ; -11.804 ns ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI0    ;
; N/A   ; None         ; -11.942 ns ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CP       ;
; N/A   ; None         ; -12.221 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI0    ;
; N/A   ; None         ; -12.275 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI0    ;
; N/A   ; None         ; -12.310 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI0    ;
; N/A   ; None         ; -12.359 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CP       ;
; N/A   ; None         ; -12.413 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CP       ;
; N/A   ; None         ; -12.448 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CP       ;
; N/A   ; None         ; -13.350 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI1    ;
; N/A   ; None         ; -13.706 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI1    ;
; N/A   ; None         ; -13.864 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI1    ;
; N/A   ; None         ; -15.164 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI0    ;
; N/A   ; None         ; -15.302 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CP       ;
; N/A   ; None         ; -15.520 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI0    ;
; N/A   ; None         ; -15.658 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CP       ;
; N/A   ; None         ; -15.678 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI0    ;
; N/A   ; None         ; -15.816 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CP       ;
+-------+--------------+------------+---------+----------------------------------------------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                           ;
+-------+--------------+------------+----------------------------------------------------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                 ; To    ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------+-------+------------+
; N/A   ; None         ; 29.550 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMDFF     ;
; N/A   ; None         ; 29.445 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; CP         ;
; N/A   ; None         ; 29.307 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMI0      ;
; N/A   ; None         ; 28.666 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMCLRN    ;
; N/A   ; None         ; 27.578 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; RAMA7 ; PCCP       ;
; N/A   ; None         ; 27.493 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMI1      ;
; N/A   ; None         ; 26.847 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMDFF     ;
; N/A   ; None         ; 26.742 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; CP         ;
; N/A   ; None         ; 26.604 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMI0      ;
; N/A   ; None         ; 26.598 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst6             ; RAMA7 ; CP         ;
; N/A   ; None         ; 26.552 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst4             ; RAMA6 ; PCCP       ;
; N/A   ; None         ; 25.963 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMCLRN    ;
; N/A   ; None         ; 25.572 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst4             ; RAMA6 ; CP         ;
; N/A   ; None         ; 24.920 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; ROMDFF     ;
; N/A   ; None         ; 24.815 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; CP         ;
; N/A   ; None         ; 24.790 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMI1      ;
; N/A   ; None         ; 24.677 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; ROMI0      ;
; N/A   ; None         ; 24.644 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst2             ; RAMA5 ; PCCP       ;
; N/A   ; None         ; 24.621 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMI2      ;
; N/A   ; None         ; 24.036 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; ROMCLRN    ;
; N/A   ; None         ; 23.664 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst2             ; RAMA5 ; CP         ;
; N/A   ; None         ; 22.863 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; ROMI1      ;
; N/A   ; None         ; 22.823 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst              ; RAMA4 ; PCCP       ;
; N/A   ; None         ; 22.445 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMI3      ;
; N/A   ; None         ; 21.918 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMI2      ;
; N/A   ; None         ; 21.843 ns  ; counter_with_set_256:inst|counter_with_set_16:inst|inst              ; RAMA4 ; CP         ;
; N/A   ; None         ; 21.377 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6            ; RAMA3 ; PCCP       ;
; N/A   ; None         ; 21.113 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; ROMDFF     ;
; N/A   ; None         ; 21.008 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; CP         ;
; N/A   ; None         ; 20.870 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; ROMI0      ;
; N/A   ; None         ; 20.397 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst6            ; RAMA3 ; CP         ;
; N/A   ; None         ; 20.229 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; ROMCLRN    ;
; N/A   ; None         ; 19.991 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; ROMI2      ;
; N/A   ; None         ; 19.742 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMI3      ;
; N/A   ; None         ; 19.368 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4            ; RAMA2 ; PCCP       ;
; N/A   ; None         ; 19.056 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; ROMI1      ;
; N/A   ; None         ; 18.466 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2            ; RAMA1 ; PCCP       ;
; N/A   ; None         ; 18.388 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst4            ; RAMA2 ; CP         ;
; N/A   ; None         ; 18.076 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMA3 ; ROMDFF     ;
; N/A   ; None         ; 17.971 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMA3 ; CP         ;
; N/A   ; None         ; 17.875 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMI4      ;
; N/A   ; None         ; 17.833 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMA3 ; ROMI0      ;
; N/A   ; None         ; 17.815 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; ROMI3      ;
; N/A   ; None         ; 17.486 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst2            ; RAMA1 ; CP         ;
; N/A   ; None         ; 17.192 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMA3 ; ROMCLRN    ;
; N/A   ; None         ; 16.184 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; ROMI2      ;
; N/A   ; None         ; 16.019 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMA3 ; ROMI1      ;
; N/A   ; None         ; 15.172 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMI4      ;
; N/A   ; None         ; 15.141 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst             ; RAMA0 ; PCCP       ;
; N/A   ; None         ; 14.838 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMA2 ; ROMDFF     ;
; N/A   ; None         ; 14.733 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMA2 ; CP         ;
; N/A   ; None         ; 14.595 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMA2 ; ROMI0      ;
; N/A   ; None         ; 14.455 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMI5      ;
; N/A   ; None         ; 14.161 ns  ; counter_with_set_256:inst|counter_with_set_16:inst1|inst             ; RAMA0 ; CP         ;
; N/A   ; None         ; 14.008 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMA4 ; ROMI3      ;
; N/A   ; None         ; 13.954 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMA2 ; ROMCLRN    ;
; N/A   ; None         ; 13.931 ns  ; register8_with_clrn:inst1|inst16                                     ; RAMA0 ; MARCP      ;
; N/A   ; None         ; 13.927 ns  ; register8_with_clrn:inst1|inst14                                     ; RAMA1 ; MARCP      ;
; N/A   ; None         ; 13.573 ns  ; register8_with_clrn:inst1|inst11                                     ; RAMA4 ; MARCP      ;
; N/A   ; None         ; 13.467 ns  ; register8_with_clrn:inst1|inst15                                     ; RAMA2 ; MARCP      ;
; N/A   ; None         ; 13.420 ns  ; register8_with_clrn_tri:inst3|inst7                                  ; RAMD6 ; MBRCP      ;
; N/A   ; None         ; 13.414 ns  ; register8_with_clrn_tri:inst3|inst                                   ; RAMD7 ; MBRCP      ;
; N/A   ; None         ; 13.297 ns  ; register8_with_clrn:inst1|inst16                                     ; RAMA0 ; CP         ;
; N/A   ; None         ; 13.293 ns  ; register8_with_clrn:inst1|inst14                                     ; RAMA1 ; CP         ;
; N/A   ; None         ; 13.245 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMA5 ; ROMI4      ;
; N/A   ; None         ; 13.209 ns  ; register8_with_clrn:inst1|inst7                                      ; RAMA6 ; MARCP      ;
; N/A   ; None         ; 13.147 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMA3 ; ROMI2      ;
; N/A   ; None         ; 13.066 ns  ; register8_with_clrn_tri:inst3|inst11                                 ; RAMD4 ; MBRCP      ;
; N/A   ; None         ; 12.939 ns  ; register8_with_clrn:inst1|inst11                                     ; RAMA4 ; CP         ;
; N/A   ; None         ; 12.862 ns  ; register8_with_clrn:inst1|inst                                       ; RAMA7 ; MARCP      ;
; N/A   ; None         ; 12.833 ns  ; register8_with_clrn:inst1|inst15                                     ; RAMA2 ; CP         ;
; N/A   ; None         ; 12.781 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMA2 ; ROMI1      ;
; N/A   ; None         ; 12.722 ns  ; register8_with_clrn_tri:inst3|inst14                                 ; RAMD1 ; MBRCP      ;
; N/A   ; None         ; 12.720 ns  ; register8_with_clrn_tri:inst3|inst16                                 ; RAMD0 ; MBRCP      ;
; N/A   ; None         ; 12.700 ns  ; register8_with_clrn_tri:inst3|inst15                                 ; RAMD2 ; MBRCP      ;
; N/A   ; None         ; 12.575 ns  ; register8_with_clrn:inst1|inst7                                      ; RAMA6 ; CP         ;
; N/A   ; None         ; 12.542 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMA7 ; ROMI6      ;
; N/A   ; None         ; 12.446 ns  ; register8_with_clrn_tri:inst3|inst7                                  ; RAMD6 ; CP         ;
; N/A   ; None         ; 12.440 ns  ; register8_with_clrn_tri:inst3|inst                                   ; RAMD7 ; CP         ;
; N/A   ; None         ; 12.228 ns  ; register8_with_clrn:inst1|inst                                       ; RAMA7 ; CP         ;
; N/A   ; None         ; 12.226 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMA1 ; ROMDFF     ;
; N/A   ; None         ; 12.121 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMA1 ; CP         ;
; N/A   ; None         ; 12.092 ns  ; register8_with_clrn_tri:inst3|inst11                                 ; RAMD4 ; CP         ;
; N/A   ; None         ; 11.983 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMA1 ; ROMI0      ;
; N/A   ; None         ; 11.752 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMA6 ; ROMI5      ;
; N/A   ; None         ; 11.748 ns  ; register8_with_clrn_tri:inst3|inst14                                 ; RAMD1 ; CP         ;
; N/A   ; None         ; 11.746 ns  ; register8_with_clrn_tri:inst3|inst16                                 ; RAMD0 ; CP         ;
; N/A   ; None         ; 11.726 ns  ; register8_with_clrn_tri:inst3|inst15                                 ; RAMD2 ; CP         ;
; N/A   ; None         ; 11.342 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMA1 ; ROMCLRN    ;
; N/A   ; None         ; 10.092 ns  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; ROMA0 ; CP         ;
+-------+--------------+------------+----------------------------------------------------------------------+-------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+---------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From    ; To    ;
+-------+-------------------+-----------------+---------+-------+
; N/A   ; None              ; 15.674 ns       ; ROMDFF  ; ROMA7 ;
; N/A   ; None              ; 15.557 ns       ; ROMI7   ; ROMA7 ;
; N/A   ; None              ; 15.042 ns       ; MARY    ; RAMA0 ;
; N/A   ; None              ; 15.038 ns       ; MARY    ; RAMA1 ;
; N/A   ; None              ; 14.684 ns       ; MARY    ; RAMA4 ;
; N/A   ; None              ; 14.580 ns       ; MARY    ; RAMA2 ;
; N/A   ; None              ; 14.323 ns       ; MARY    ; RAMA6 ;
; N/A   ; None              ; 14.219 ns       ; PCY     ; RAMA0 ;
; N/A   ; None              ; 14.216 ns       ; PCY     ; RAMA1 ;
; N/A   ; None              ; 14.061 ns       ; PCY     ; RAMA3 ;
; N/A   ; None              ; 14.005 ns       ; ROMCLRN ; ROMA7 ;
; N/A   ; None              ; 13.974 ns       ; MARY    ; RAMA7 ;
; N/A   ; None              ; 13.861 ns       ; PCY     ; RAMA4 ;
; N/A   ; None              ; 13.819 ns       ; PCY     ; RAMA5 ;
; N/A   ; None              ; 13.757 ns       ; PCY     ; RAMA2 ;
; N/A   ; None              ; 13.500 ns       ; PCY     ; RAMA6 ;
; N/A   ; None              ; 13.150 ns       ; PCY     ; RAMA7 ;
; N/A   ; None              ; 11.489 ns       ; EN_MBR  ; RAMD7 ;
; N/A   ; None              ; 11.156 ns       ; EN_MBR  ; RAMD6 ;
; N/A   ; None              ; 11.151 ns       ; EN_MBR  ; RAMD0 ;
; N/A   ; None              ; 11.151 ns       ; EN_MBR  ; RAMD1 ;
; N/A   ; None              ; 11.145 ns       ; EN_MBR  ; RAMD4 ;
; N/A   ; None              ; 11.131 ns       ; EN_MBR  ; RAMD2 ;
; N/A   ; None              ; 10.991 ns       ; RDI     ; RDO   ;
; N/A   ; None              ; 10.971 ns       ; ROMI3   ; ROMA3 ;
; N/A   ; None              ; 10.852 ns       ; WRI     ; WRO   ;
; N/A   ; None              ; 10.232 ns       ; ROMDFF  ; ROMA3 ;
; N/A   ; None              ; 10.197 ns       ; ROMDFF  ; ROMA0 ;
; N/A   ; None              ; 10.169 ns       ; ROMI1   ; ROMA1 ;
; N/A   ; None              ; 10.026 ns       ; ROMDFF  ; ROMA1 ;
; N/A   ; None              ; 9.954 ns        ; ROMI0   ; ROMA0 ;
; N/A   ; None              ; 9.909 ns        ; ROMI2   ; ROMA2 ;
; N/A   ; None              ; 9.839 ns        ; ROMI6   ; ROMA6 ;
; N/A   ; None              ; 9.825 ns        ; ROMI5   ; ROMA5 ;
; N/A   ; None              ; 9.526 ns        ; ROMDFF  ; ROMA2 ;
; N/A   ; None              ; 9.483 ns        ; ROMDFF  ; ROMA6 ;
; N/A   ; None              ; 9.438 ns        ; ROMI4   ; ROMA4 ;
; N/A   ; None              ; 9.354 ns        ; ROMCLRN ; ROMA5 ;
; N/A   ; None              ; 9.325 ns        ; ROMCLRN ; ROMA6 ;
; N/A   ; None              ; 9.319 ns        ; ROMDFF  ; ROMA5 ;
; N/A   ; None              ; 9.313 ns        ; ROMCLRN ; ROMA0 ;
; N/A   ; None              ; 9.308 ns        ; ROMCLRN ; ROMA3 ;
; N/A   ; None              ; 9.206 ns        ; ROMCLRN ; ROMA1 ;
; N/A   ; None              ; 9.056 ns        ; ROMCLRN ; ROMA2 ;
; N/A   ; None              ; 8.949 ns        ; ROMCLRN ; ROMA4 ;
; N/A   ; None              ; 8.916 ns        ; ROMDFF  ; ROMA4 ;
; N/A   ; None              ; 6.946 ns        ; CP      ; uRD   ;
; N/A   ; None              ; 6.944 ns        ; CP      ; CPuIR ;
+-------+-------------------+-----------------+---------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                  ;
+---------------+-------------+-----------+---------+----------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                                   ; To Clock ;
+---------------+-------------+-----------+---------+----------------------------------------------------------------------+----------+
; N/A           ; None        ; 16.187 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF   ;
; N/A           ; None        ; 16.082 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CP       ;
; N/A           ; None        ; 16.029 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF   ;
; N/A           ; None        ; 15.944 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI0    ;
; N/A           ; None        ; 15.924 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CP       ;
; N/A           ; None        ; 15.786 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI0    ;
; N/A           ; None        ; 15.673 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMDFF   ;
; N/A           ; None        ; 15.568 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; CP       ;
; N/A           ; None        ; 15.430 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI0    ;
; N/A           ; None        ; 15.303 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN  ;
; N/A           ; None        ; 15.145 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN  ;
; N/A           ; None        ; 14.789 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMCLRN  ;
; N/A           ; None        ; 14.130 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI1    ;
; N/A           ; None        ; 13.972 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI1    ;
; N/A           ; None        ; 13.616 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI1    ;
; N/A           ; None        ; 12.819 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF   ;
; N/A           ; None        ; 12.784 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF   ;
; N/A           ; None        ; 12.730 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF   ;
; N/A           ; None        ; 12.714 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CP       ;
; N/A           ; None        ; 12.679 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CP       ;
; N/A           ; None        ; 12.625 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CP       ;
; N/A           ; None        ; 12.576 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI0    ;
; N/A           ; None        ; 12.541 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI0    ;
; N/A           ; None        ; 12.487 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI0    ;
; N/A           ; None        ; 12.313 ns ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMDFF   ;
; N/A           ; None        ; 12.208 ns ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; CP       ;
; N/A           ; None        ; 12.070 ns ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI0    ;
; N/A           ; None        ; 11.935 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN  ;
; N/A           ; None        ; 11.900 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN  ;
; N/A           ; None        ; 11.846 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN  ;
; N/A           ; None        ; 11.429 ns ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMCLRN  ;
; N/A           ; None        ; 11.258 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI2    ;
; N/A           ; None        ; 11.178 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF   ;
; N/A           ; None        ; 11.100 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI2    ;
; N/A           ; None        ; 11.073 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CP       ;
; N/A           ; None        ; 11.061 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMDFF   ;
; N/A           ; None        ; 10.956 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; CP       ;
; N/A           ; None        ; 10.935 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI0    ;
; N/A           ; None        ; 10.818 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI0    ;
; N/A           ; None        ; 10.762 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI1    ;
; N/A           ; None        ; 10.744 ns ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI2    ;
; N/A           ; None        ; 10.727 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI1    ;
; N/A           ; None        ; 10.673 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI1    ;
; N/A           ; None        ; 10.294 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN  ;
; N/A           ; None        ; 10.256 ns ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI1    ;
; N/A           ; None        ; 10.177 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMCLRN  ;
; N/A           ; None        ; 9.405 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF   ;
; N/A           ; None        ; 9.372 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF   ;
; N/A           ; None        ; 9.300 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CP       ;
; N/A           ; None        ; 9.267 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CP       ;
; N/A           ; None        ; 9.162 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI0    ;
; N/A           ; None        ; 9.129 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI0    ;
; N/A           ; None        ; 9.121 ns  ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI1    ;
; N/A           ; None        ; 9.082 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI3    ;
; N/A           ; None        ; 9.004 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI1    ;
; N/A           ; None        ; 8.924 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI3    ;
; N/A           ; None        ; 8.883 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMDFF   ;
; N/A           ; None        ; 8.778 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; CP       ;
; N/A           ; None        ; 8.640 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI0    ;
; N/A           ; None        ; 8.568 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI3    ;
; N/A           ; None        ; 8.521 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN  ;
; N/A           ; None        ; 8.488 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN  ;
; N/A           ; None        ; 7.999 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMCLRN  ;
; N/A           ; None        ; 7.890 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI2    ;
; N/A           ; None        ; 7.855 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI2    ;
; N/A           ; None        ; 7.801 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI2    ;
; N/A           ; None        ; 7.384 ns  ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI2    ;
; N/A           ; None        ; 7.348 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI1    ;
; N/A           ; None        ; 7.315 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI1    ;
; N/A           ; None        ; 6.826 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI1    ;
; N/A           ; None        ; 6.249 ns  ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI2    ;
; N/A           ; None        ; 6.132 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI2    ;
; N/A           ; None        ; 5.800 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF   ;
; N/A           ; None        ; 5.714 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI3    ;
; N/A           ; None        ; 5.695 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CP       ;
; N/A           ; None        ; 5.679 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI3    ;
; N/A           ; None        ; 5.625 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI3    ;
; N/A           ; None        ; 5.557 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0    ;
; N/A           ; None        ; 5.208 ns  ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI3    ;
; N/A           ; None        ; 4.916 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN  ;
; N/A           ; None        ; 4.876 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF   ;
; N/A           ; None        ; 4.771 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CP       ;
; N/A           ; None        ; 4.633 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0    ;
; N/A           ; None        ; 4.512 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI4    ;
; N/A           ; None        ; 4.476 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI2    ;
; N/A           ; None        ; 4.466 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF   ;
; N/A           ; None        ; 4.443 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI2    ;
; N/A           ; None        ; 4.361 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CP       ;
; N/A           ; None        ; 4.354 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI4    ;
; N/A           ; None        ; 4.223 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI0    ;
; N/A           ; None        ; 4.137 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMDFF   ;
; N/A           ; None        ; 4.073 ns  ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI3    ;
; N/A           ; None        ; 4.032 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; CP       ;
; N/A           ; None        ; 3.998 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI4    ;
; N/A           ; None        ; 3.996 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF   ;
; N/A           ; None        ; 3.992 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN  ;
; N/A           ; None        ; 3.956 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI3    ;
; N/A           ; None        ; 3.954 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI2    ;
; N/A           ; None        ; 3.894 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI0    ;
; N/A           ; None        ; 3.891 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CP       ;
; N/A           ; None        ; 3.753 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI0    ;
; N/A           ; None        ; 3.743 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1    ;
; N/A           ; None        ; 3.613 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMDFF   ;
; N/A           ; None        ; 3.582 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN  ;
; N/A           ; None        ; 3.508 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; CP       ;
; N/A           ; None        ; 3.370 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI0    ;
; N/A           ; None        ; 3.253 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMCLRN  ;
; N/A           ; None        ; 3.112 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN  ;
; N/A           ; None        ; 2.819 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1    ;
; N/A           ; None        ; 2.729 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMCLRN  ;
; N/A           ; None        ; 2.409 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI1    ;
; N/A           ; None        ; 2.300 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI3    ;
; N/A           ; None        ; 2.267 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI3    ;
; N/A           ; None        ; 2.080 ns  ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI1    ;
; N/A           ; None        ; 1.939 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI1    ;
; N/A           ; None        ; 1.778 ns  ; ROMI4   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated   ; ROMI3    ;
; N/A           ; None        ; 1.624 ns  ; RAMD2   ; register8_with_clrn_tri:inst3|inst15                                 ; MBRCP    ;
; N/A           ; None        ; 1.556 ns  ; ROMI2   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated ; ROMI1    ;
; N/A           ; None        ; 1.495 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMDFF   ;
; N/A           ; None        ; 1.390 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CP       ;
; N/A           ; None        ; 1.366 ns  ; RAMD0   ; register8_with_clrn_tri:inst3|inst16                                 ; MBRCP    ;
; N/A           ; None        ; 1.361 ns  ; RAMD1   ; register8_with_clrn_tri:inst3|inst14                                 ; MBRCP    ;
; N/A           ; None        ; 1.252 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMI0    ;
; N/A           ; None        ; 1.144 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI4    ;
; N/A           ; None        ; 1.109 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI4    ;
; N/A           ; None        ; 1.092 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI5    ;
; N/A           ; None        ; 1.055 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI4    ;
; N/A           ; None        ; 1.004 ns  ; RAMD4   ; register8_with_clrn_tri:inst3|inst11                                 ; MBRCP    ;
; N/A           ; None        ; 0.934 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI5    ;
; N/A           ; None        ; 0.871 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2    ;
; N/A           ; None        ; 0.826 ns  ; RAMD6   ; register8_with_clrn_tri:inst3|inst7                                  ; MBRCP    ;
; N/A           ; None        ; 0.675 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMDFF   ;
; N/A           ; None        ; 0.670 ns  ; RAMD7   ; register8_with_clrn_tri:inst3|inst                                   ; MBRCP    ;
; N/A           ; None        ; 0.650 ns  ; RAMD2   ; register8_with_clrn_tri:inst3|inst15                                 ; CP       ;
; N/A           ; None        ; 0.638 ns  ; ROMI5   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated  ; ROMI4    ;
; N/A           ; None        ; 0.611 ns  ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMCLRN  ;
; N/A           ; None        ; 0.578 ns  ; ROMI6   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated  ; ROMI5    ;
; N/A           ; None        ; 0.570 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CP       ;
; N/A           ; None        ; 0.532 ns  ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMDFF   ;
; N/A           ; None        ; 0.432 ns  ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMI0    ;
; N/A           ; None        ; 0.427 ns  ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; CP       ;
; N/A           ; None        ; 0.392 ns  ; RAMD0   ; register8_with_clrn_tri:inst3|inst16                                 ; CP       ;
; N/A           ; None        ; 0.387 ns  ; RAMD1   ; register8_with_clrn_tri:inst3|inst14                                 ; CP       ;
; N/A           ; None        ; 0.289 ns  ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMI0    ;
; N/A           ; None        ; 0.110 ns  ; RAMD2   ; register8_with_clrn:inst1|inst15                                     ; MARCP    ;
; N/A           ; None        ; 0.103 ns  ; RAMD1   ; register8_with_clrn:inst1|inst14                                     ; MARCP    ;
; N/A           ; None        ; 0.098 ns  ; RAMD0   ; register8_with_clrn:inst1|inst16                                     ; MARCP    ;
; N/A           ; None        ; 0.030 ns  ; RAMD4   ; register8_with_clrn_tri:inst3|inst11                                 ; CP       ;
; N/A           ; None        ; -0.053 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2    ;
; N/A           ; None        ; -0.148 ns ; RAMD6   ; register8_with_clrn_tri:inst3|inst7                                  ; CP       ;
; N/A           ; None        ; -0.209 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMCLRN  ;
; N/A           ; None        ; -0.252 ns ; RAMD4   ; register8_with_clrn:inst1|inst11                                     ; MARCP    ;
; N/A           ; None        ; -0.304 ns ; RAMD7   ; register8_with_clrn_tri:inst3|inst                                   ; CP       ;
; N/A           ; None        ; -0.352 ns ; ROMI1   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated ; ROMCLRN  ;
; N/A           ; None        ; -0.497 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI4    ;
; N/A           ; None        ; -0.524 ns ; RAMD2   ; register8_with_clrn:inst1|inst15                                     ; CP       ;
; N/A           ; None        ; -0.531 ns ; RAMD1   ; register8_with_clrn:inst1|inst14                                     ; CP       ;
; N/A           ; None        ; -0.536 ns ; RAMD0   ; register8_with_clrn:inst1|inst16                                     ; CP       ;
; N/A           ; None        ; -0.601 ns ; RAMD6   ; register8_with_clrn:inst1|inst7                                      ; MARCP    ;
; N/A           ; None        ; -0.614 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI4    ;
; N/A           ; None        ; -0.633 ns ; RAMD7   ; register8_with_clrn:inst1|inst                                       ; MARCP    ;
; N/A           ; None        ; -0.737 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CP       ;
; N/A           ; None        ; -0.792 ns ; ROMI3   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated ; ROMI2    ;
; N/A           ; None        ; -0.886 ns ; RAMD4   ; register8_with_clrn:inst1|inst11                                     ; CP       ;
; N/A           ; None        ; -1.235 ns ; RAMD6   ; register8_with_clrn:inst1|inst7                                      ; CP       ;
; N/A           ; None        ; -1.267 ns ; RAMD7   ; register8_with_clrn:inst1|inst                                       ; CP       ;
; N/A           ; None        ; -1.378 ns ; ROMI0   ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CP       ;
; N/A           ; None        ; -1.621 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated  ; CP       ;
; N/A           ; None        ; -2.365 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI5    ;
; N/A           ; None        ; -3.917 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI5    ;
; N/A           ; None        ; -4.034 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI5    ;
; N/A           ; None        ; -4.278 ns ; ROMCLRN ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI6    ;
; N/A           ; None        ; -5.830 ns ; ROMI7   ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI6    ;
; N/A           ; None        ; -5.947 ns ; ROMDFF  ; counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated  ; ROMI6    ;
+---------------+-------------+-----------+---------+----------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Thu Mar 31 19:31:11 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off fetch_system -c fetch_system --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst1|inst~latch" is a latch
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst|inst4~latch" is a latch
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~latch" is a latch
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst|inst2~latch" is a latch
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst|inst~latch" is a latch
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~latch" is a latch
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~latch" is a latch
    Warning: Node "counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~latch" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
    Info: Assuming node "PCCP" is an undefined clock
    Info: Assuming node "MARCP" is an undefined clock
    Info: Assuming node "MBRCP" is an undefined clock
    Info: Assuming node "ROMI5" is an undefined clock
    Info: Assuming node "ROMDFF" is an undefined clock
    Info: Assuming node "ROMI4" is an undefined clock
    Info: Assuming node "ROMI3" is an undefined clock
    Info: Assuming node "ROMCLRN" is an undefined clock
    Info: Assuming node "ROMI0" is an undefined clock
    Info: Assuming node "ROMI1" is an undefined clock
    Info: Assuming node "ROMI2" is an undefined clock
    Info: Assuming node "ROMI6" is an undefined clock
Warning: Found 38 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst2~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst4~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst~latch" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst13" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst14" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst15" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst8" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst13" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst14" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut" as buffer
    Info: Detected gated clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst8" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated" as buffer
    Info: Detected gated clock "inst27" as buffer
    Info: Detected gated clock "inst25" as buffer
    Info: Detected gated clock "inst26" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst|counter_with_set_16:inst1|inst" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst|counter_with_set_16:inst1|inst2" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst|counter_with_set_16:inst1|inst4" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst|counter_with_set_16:inst1|inst6" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst|counter_with_set_16:inst|inst" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst|counter_with_set_16:inst|inst2" as buffer
    Info: Detected ripple clock "counter_with_set_256:inst|counter_with_set_16:inst|inst4" as buffer
Info: Clock "CP" has Internal fmax of 309.21 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated" (period= 3.234 ns)
    Info: + Longest register to register delay is 2.970 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
        Info: 2: + IC(1.173 ns) + CELL(0.370 ns) = 1.543 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
        Info: 3: + IC(1.113 ns) + CELL(0.206 ns) = 2.862 ns; Loc. = LCCOMB_X16_Y12_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.970 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
        Info: Total cell delay = 0.684 ns ( 23.03 % )
        Info: Total interconnect delay = 2.286 ns ( 76.97 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CP" to destination register is 10.729 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'
            Info: 2: + IC(1.608 ns) + CELL(0.970 ns) = 3.728 ns; Loc. = LCFF_X16_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated'
            Info: 3: + IC(0.439 ns) + CELL(0.370 ns) = 4.537 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.357 ns) + CELL(0.970 ns) = 5.864 ns; Loc. = LCFF_X16_Y7_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.674 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 6: + IC(1.457 ns) + CELL(0.970 ns) = 9.101 ns; Loc. = LCFF_X16_Y12_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 7: + IC(0.425 ns) + CELL(0.206 ns) = 9.732 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 8: + IC(0.331 ns) + CELL(0.666 ns) = 10.729 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: Total cell delay = 5.672 ns ( 52.87 % )
            Info: Total interconnect delay = 5.057 ns ( 47.13 % )
        Info: - Longest clock path from clock "CP" to source register is 10.729 ns
            Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_132; Fanout = 6; CLK Node = 'CP'
            Info: 2: + IC(1.608 ns) + CELL(0.970 ns) = 3.728 ns; Loc. = LCFF_X16_Y7_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~_emulated'
            Info: 3: + IC(0.439 ns) + CELL(0.370 ns) = 4.537 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.357 ns) + CELL(0.970 ns) = 5.864 ns; Loc. = LCFF_X16_Y7_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.674 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 6: + IC(1.457 ns) + CELL(0.970 ns) = 9.101 ns; Loc. = LCFF_X16_Y12_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 7: + IC(0.425 ns) + CELL(0.206 ns) = 9.732 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 8: + IC(0.331 ns) + CELL(0.666 ns) = 10.729 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: Total cell delay = 5.672 ns ( 52.87 % )
            Info: Total interconnect delay = 5.057 ns ( 47.13 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "PCCP" Internal fmax is restricted to 360.1 MHz between source register "counter_with_set_256:inst|counter_with_set_16:inst|inst4" and destination register "counter_with_set_256:inst|counter_with_set_16:inst|inst4"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.501 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y17_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst4'
            Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X13_Y17_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst4~2'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X13_Y17_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst4'
            Info: Total cell delay = 0.501 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "PCCP" to destination register is 19.343 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'PCCP'
                Info: 2: + IC(2.559 ns) + CELL(0.623 ns) = 4.156 ns; Loc. = LCCOMB_X16_Y7_N4; Fanout = 1; COMB Node = 'inst26'
                Info: 3: + IC(2.343 ns) + CELL(0.970 ns) = 7.469 ns; Loc. = LCFF_X10_Y18_N17; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst'
                Info: 4: + IC(1.547 ns) + CELL(0.970 ns) = 9.986 ns; Loc. = LCFF_X9_Y11_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst2'
                Info: 5: + IC(0.393 ns) + CELL(0.970 ns) = 11.349 ns; Loc. = LCFF_X9_Y11_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst4'
                Info: 6: + IC(1.477 ns) + CELL(0.970 ns) = 13.796 ns; Loc. = LCFF_X10_Y16_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst6'
                Info: 7: + IC(0.393 ns) + CELL(0.970 ns) = 15.159 ns; Loc. = LCFF_X10_Y16_N17; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst'
                Info: 8: + IC(1.459 ns) + CELL(0.970 ns) = 17.588 ns; Loc. = LCFF_X12_Y18_N11; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst2'
                Info: 9: + IC(1.089 ns) + CELL(0.666 ns) = 19.343 ns; Loc. = LCFF_X13_Y17_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst4'
                Info: Total cell delay = 8.083 ns ( 41.79 % )
                Info: Total interconnect delay = 11.260 ns ( 58.21 % )
            Info: - Longest clock path from clock "PCCP" to source register is 19.343 ns
                Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_99; Fanout = 1; CLK Node = 'PCCP'
                Info: 2: + IC(2.559 ns) + CELL(0.623 ns) = 4.156 ns; Loc. = LCCOMB_X16_Y7_N4; Fanout = 1; COMB Node = 'inst26'
                Info: 3: + IC(2.343 ns) + CELL(0.970 ns) = 7.469 ns; Loc. = LCFF_X10_Y18_N17; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst'
                Info: 4: + IC(1.547 ns) + CELL(0.970 ns) = 9.986 ns; Loc. = LCFF_X9_Y11_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst2'
                Info: 5: + IC(0.393 ns) + CELL(0.970 ns) = 11.349 ns; Loc. = LCFF_X9_Y11_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst4'
                Info: 6: + IC(1.477 ns) + CELL(0.970 ns) = 13.796 ns; Loc. = LCFF_X10_Y16_N27; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst1|inst6'
                Info: 7: + IC(0.393 ns) + CELL(0.970 ns) = 15.159 ns; Loc. = LCFF_X10_Y16_N17; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst'
                Info: 8: + IC(1.459 ns) + CELL(0.970 ns) = 17.588 ns; Loc. = LCFF_X12_Y18_N11; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst2'
                Info: 9: + IC(1.089 ns) + CELL(0.666 ns) = 19.343 ns; Loc. = LCFF_X13_Y17_N1; Fanout = 3; REG Node = 'counter_with_set_256:inst|counter_with_set_16:inst|inst4'
                Info: Total cell delay = 8.083 ns ( 41.79 % )
                Info: Total interconnect delay = 11.260 ns ( 58.21 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: No valid register-to-register data paths exist for clock "MARCP"
Info: No valid register-to-register data paths exist for clock "MBRCP"
Info: Clock "ROMI5" has Internal fmax of 324.57 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 3.081 ns)
    Info: + Longest register to register delay is 2.817 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.175 ns) + CELL(0.206 ns) = 1.381 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.122 ns) + CELL(0.206 ns) = 2.709 ns; Loc. = LCCOMB_X15_Y8_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.817 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 18.46 % )
        Info: Total interconnect delay = 2.297 ns ( 81.54 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ROMI5" to destination register is 7.337 ns
            Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; CLK Node = 'ROMI5'
            Info: 2: + IC(2.628 ns) + CELL(0.206 ns) = 3.798 ns; Loc. = LCCOMB_X15_Y8_N26; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst13'
            Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 4.384 ns; Loc. = LCCOMB_X15_Y8_N6; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 4: + IC(0.334 ns) + CELL(0.970 ns) = 5.688 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 5: + IC(0.435 ns) + CELL(0.206 ns) = 6.329 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 6: + IC(0.342 ns) + CELL(0.666 ns) = 7.337 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 3.218 ns ( 43.86 % )
            Info: Total interconnect delay = 4.119 ns ( 56.14 % )
        Info: - Longest clock path from clock "ROMI5" to source register is 7.337 ns
            Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_86; Fanout = 1; CLK Node = 'ROMI5'
            Info: 2: + IC(2.628 ns) + CELL(0.206 ns) = 3.798 ns; Loc. = LCCOMB_X15_Y8_N26; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst13'
            Info: 3: + IC(0.380 ns) + CELL(0.206 ns) = 4.384 ns; Loc. = LCCOMB_X15_Y8_N6; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 4: + IC(0.334 ns) + CELL(0.970 ns) = 5.688 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 5: + IC(0.435 ns) + CELL(0.206 ns) = 6.329 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 6: + IC(0.342 ns) + CELL(0.666 ns) = 7.337 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 3.218 ns ( 43.86 % )
            Info: Total interconnect delay = 4.119 ns ( 56.14 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMDFF" has Internal fmax of 48.91 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 20.445 ns)
    Info: + Longest register to register delay is 2.817 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.175 ns) + CELL(0.206 ns) = 1.381 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.122 ns) + CELL(0.206 ns) = 2.709 ns; Loc. = LCCOMB_X15_Y8_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.817 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 18.46 % )
        Info: Total interconnect delay = 2.297 ns ( 81.54 % )
    Info: - Smallest clock skew is -17.364 ns
        Info: + Shortest clock path from clock "ROMDFF" to destination register is 5.068 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'
            Info: 2: + IC(1.928 ns) + CELL(0.370 ns) = 3.292 ns; Loc. = LCCOMB_X15_Y8_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst14'
            Info: 3: + IC(0.398 ns) + CELL(0.370 ns) = 4.060 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 4: + IC(0.342 ns) + CELL(0.666 ns) = 5.068 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.400 ns ( 47.36 % )
            Info: Total interconnect delay = 2.668 ns ( 52.64 % )
        Info: - Longest clock path from clock "ROMDFF" to source register is 22.432 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'
            Info: 2: + IC(2.221 ns) + CELL(0.370 ns) = 3.585 ns; Loc. = LCCOMB_X16_Y7_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst8'
            Info: 3: + IC(0.406 ns) + CELL(0.651 ns) = 4.642 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.357 ns) + CELL(0.970 ns) = 5.969 ns; Loc. = LCFF_X16_Y7_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.779 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 6: + IC(1.457 ns) + CELL(0.970 ns) = 9.206 ns; Loc. = LCFF_X16_Y12_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 7: + IC(0.425 ns) + CELL(0.206 ns) = 9.837 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 8: + IC(0.331 ns) + CELL(0.970 ns) = 11.138 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 9: + IC(1.173 ns) + CELL(0.370 ns) = 12.681 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 10: + IC(0.973 ns) + CELL(0.970 ns) = 14.624 ns; Loc. = LCFF_X13_Y8_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 11: + IC(1.080 ns) + CELL(0.370 ns) = 16.074 ns; Loc. = LCCOMB_X15_Y8_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 12: + IC(0.984 ns) + CELL(0.970 ns) = 18.028 ns; Loc. = LCFF_X13_Y8_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 13: + IC(1.081 ns) + CELL(0.370 ns) = 19.479 ns; Loc. = LCCOMB_X15_Y8_N6; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 14: + IC(0.334 ns) + CELL(0.970 ns) = 20.783 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 15: + IC(0.435 ns) + CELL(0.206 ns) = 21.424 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 16: + IC(0.342 ns) + CELL(0.666 ns) = 22.432 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 10.393 ns ( 46.33 % )
            Info: Total interconnect delay = 12.039 ns ( 53.67 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMI4" has Internal fmax of 324.57 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 3.081 ns)
    Info: + Longest register to register delay is 2.817 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.175 ns) + CELL(0.206 ns) = 1.381 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.122 ns) + CELL(0.206 ns) = 2.709 ns; Loc. = LCCOMB_X15_Y8_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.817 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 18.46 % )
        Info: Total interconnect delay = 2.297 ns ( 81.54 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ROMI4" to destination register is 10.757 ns
            Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; CLK Node = 'ROMI4'
            Info: 2: + IC(2.645 ns) + CELL(0.206 ns) = 3.815 ns; Loc. = LCCOMB_X15_Y8_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst8'
            Info: 3: + IC(0.378 ns) + CELL(0.206 ns) = 4.399 ns; Loc. = LCCOMB_X15_Y8_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 4: + IC(0.984 ns) + CELL(0.970 ns) = 6.353 ns; Loc. = LCFF_X13_Y8_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 5: + IC(1.081 ns) + CELL(0.370 ns) = 7.804 ns; Loc. = LCCOMB_X15_Y8_N6; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 6: + IC(0.334 ns) + CELL(0.970 ns) = 9.108 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 7: + IC(0.435 ns) + CELL(0.206 ns) = 9.749 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 8: + IC(0.342 ns) + CELL(0.666 ns) = 10.757 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 4.558 ns ( 42.37 % )
            Info: Total interconnect delay = 6.199 ns ( 57.63 % )
        Info: - Longest clock path from clock "ROMI4" to source register is 10.757 ns
            Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_84; Fanout = 1; CLK Node = 'ROMI4'
            Info: 2: + IC(2.645 ns) + CELL(0.206 ns) = 3.815 ns; Loc. = LCCOMB_X15_Y8_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst8'
            Info: 3: + IC(0.378 ns) + CELL(0.206 ns) = 4.399 ns; Loc. = LCCOMB_X15_Y8_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 4: + IC(0.984 ns) + CELL(0.970 ns) = 6.353 ns; Loc. = LCFF_X13_Y8_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 5: + IC(1.081 ns) + CELL(0.370 ns) = 7.804 ns; Loc. = LCCOMB_X15_Y8_N6; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 6: + IC(0.334 ns) + CELL(0.970 ns) = 9.108 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 7: + IC(0.435 ns) + CELL(0.206 ns) = 9.749 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 8: + IC(0.342 ns) + CELL(0.666 ns) = 10.757 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 4.558 ns ( 42.37 % )
            Info: Total interconnect delay = 6.199 ns ( 57.63 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMI3" has Internal fmax of 324.57 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 3.081 ns)
    Info: + Longest register to register delay is 2.817 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.175 ns) + CELL(0.206 ns) = 1.381 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.122 ns) + CELL(0.206 ns) = 2.709 ns; Loc. = LCCOMB_X15_Y8_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.817 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 18.46 % )
        Info: Total interconnect delay = 2.297 ns ( 81.54 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ROMI3" to destination register is 15.327 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'ROMI3'
            Info: 2: + IC(2.642 ns) + CELL(0.651 ns) = 4.267 ns; Loc. = LCCOMB_X16_Y12_N26; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst15'
            Info: 3: + IC(1.103 ns) + CELL(0.206 ns) = 5.576 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 4: + IC(0.973 ns) + CELL(0.970 ns) = 7.519 ns; Loc. = LCFF_X13_Y8_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 5: + IC(1.080 ns) + CELL(0.370 ns) = 8.969 ns; Loc. = LCCOMB_X15_Y8_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 6: + IC(0.984 ns) + CELL(0.970 ns) = 10.923 ns; Loc. = LCFF_X13_Y8_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 7: + IC(1.081 ns) + CELL(0.370 ns) = 12.374 ns; Loc. = LCCOMB_X15_Y8_N6; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 8: + IC(0.334 ns) + CELL(0.970 ns) = 13.678 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 9: + IC(0.435 ns) + CELL(0.206 ns) = 14.319 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 10: + IC(0.342 ns) + CELL(0.666 ns) = 15.327 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 6.353 ns ( 41.45 % )
            Info: Total interconnect delay = 8.974 ns ( 58.55 % )
        Info: - Longest clock path from clock "ROMI3" to source register is 15.327 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_82; Fanout = 1; CLK Node = 'ROMI3'
            Info: 2: + IC(2.642 ns) + CELL(0.651 ns) = 4.267 ns; Loc. = LCCOMB_X16_Y12_N26; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst15'
            Info: 3: + IC(1.103 ns) + CELL(0.206 ns) = 5.576 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 4: + IC(0.973 ns) + CELL(0.970 ns) = 7.519 ns; Loc. = LCFF_X13_Y8_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 5: + IC(1.080 ns) + CELL(0.370 ns) = 8.969 ns; Loc. = LCCOMB_X15_Y8_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 6: + IC(0.984 ns) + CELL(0.970 ns) = 10.923 ns; Loc. = LCFF_X13_Y8_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 7: + IC(1.081 ns) + CELL(0.370 ns) = 12.374 ns; Loc. = LCCOMB_X15_Y8_N6; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 8: + IC(0.334 ns) + CELL(0.970 ns) = 13.678 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 9: + IC(0.435 ns) + CELL(0.206 ns) = 14.319 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 10: + IC(0.342 ns) + CELL(0.666 ns) = 15.327 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 6.353 ns ( 41.45 % )
            Info: Total interconnect delay = 8.974 ns ( 58.55 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMCLRN" has Internal fmax of 50.71 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 19.719 ns)
    Info: + Longest register to register delay is 2.817 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.175 ns) + CELL(0.206 ns) = 1.381 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.122 ns) + CELL(0.206 ns) = 2.709 ns; Loc. = LCCOMB_X15_Y8_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.817 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 18.46 % )
        Info: Total interconnect delay = 2.297 ns ( 81.54 % )
    Info: - Smallest clock skew is -16.638 ns
        Info: + Shortest clock path from clock "ROMCLRN" to destination register is 4.910 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'
            Info: 2: + IC(2.293 ns) + CELL(0.615 ns) = 3.902 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 3: + IC(0.342 ns) + CELL(0.666 ns) = 4.910 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.275 ns ( 46.33 % )
            Info: Total interconnect delay = 2.635 ns ( 53.67 % )
        Info: - Longest clock path from clock "ROMCLRN" to source register is 21.548 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'
            Info: 2: + IC(2.558 ns) + CELL(0.206 ns) = 3.758 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 3: + IC(0.357 ns) + CELL(0.970 ns) = 5.085 ns; Loc. = LCFF_X16_Y7_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 4: + IC(0.440 ns) + CELL(0.370 ns) = 5.895 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 5: + IC(1.457 ns) + CELL(0.970 ns) = 8.322 ns; Loc. = LCFF_X16_Y12_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 6: + IC(0.425 ns) + CELL(0.206 ns) = 8.953 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 7: + IC(0.331 ns) + CELL(0.970 ns) = 10.254 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 8: + IC(1.173 ns) + CELL(0.370 ns) = 11.797 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 9: + IC(0.973 ns) + CELL(0.970 ns) = 13.740 ns; Loc. = LCFF_X13_Y8_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 10: + IC(1.080 ns) + CELL(0.370 ns) = 15.190 ns; Loc. = LCCOMB_X15_Y8_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 11: + IC(0.984 ns) + CELL(0.970 ns) = 17.144 ns; Loc. = LCFF_X13_Y8_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 12: + IC(1.081 ns) + CELL(0.370 ns) = 18.595 ns; Loc. = LCCOMB_X15_Y8_N6; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 13: + IC(0.334 ns) + CELL(0.970 ns) = 19.899 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 14: + IC(0.435 ns) + CELL(0.206 ns) = 20.540 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 15: + IC(0.342 ns) + CELL(0.666 ns) = 21.548 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 9.578 ns ( 44.45 % )
            Info: Total interconnect delay = 11.970 ns ( 55.55 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMI0" has Internal fmax of 309.21 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated" (period= 3.234 ns)
    Info: + Longest register to register delay is 2.970 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
        Info: 2: + IC(1.173 ns) + CELL(0.370 ns) = 1.543 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
        Info: 3: + IC(1.113 ns) + CELL(0.206 ns) = 2.862 ns; Loc. = LCCOMB_X16_Y12_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.970 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
        Info: Total cell delay = 0.684 ns ( 23.03 % )
        Info: Total interconnect delay = 2.286 ns ( 76.97 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ROMI0" to destination register is 10.591 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'ROMI0'
            Info: 2: + IC(2.162 ns) + CELL(0.206 ns) = 3.342 ns; Loc. = LCCOMB_X16_Y7_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst8'
            Info: 3: + IC(0.406 ns) + CELL(0.651 ns) = 4.399 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.357 ns) + CELL(0.970 ns) = 5.726 ns; Loc. = LCFF_X16_Y7_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.536 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 6: + IC(1.457 ns) + CELL(0.970 ns) = 8.963 ns; Loc. = LCFF_X16_Y12_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 7: + IC(0.425 ns) + CELL(0.206 ns) = 9.594 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 8: + IC(0.331 ns) + CELL(0.666 ns) = 10.591 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: Total cell delay = 5.013 ns ( 47.33 % )
            Info: Total interconnect delay = 5.578 ns ( 52.67 % )
        Info: - Longest clock path from clock "ROMI0" to source register is 10.591 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_77; Fanout = 1; CLK Node = 'ROMI0'
            Info: 2: + IC(2.162 ns) + CELL(0.206 ns) = 3.342 ns; Loc. = LCCOMB_X16_Y7_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst8'
            Info: 3: + IC(0.406 ns) + CELL(0.651 ns) = 4.399 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.357 ns) + CELL(0.970 ns) = 5.726 ns; Loc. = LCFF_X16_Y7_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.536 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 6: + IC(1.457 ns) + CELL(0.970 ns) = 8.963 ns; Loc. = LCFF_X16_Y12_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 7: + IC(0.425 ns) + CELL(0.206 ns) = 9.594 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 8: + IC(0.331 ns) + CELL(0.666 ns) = 10.591 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: Total cell delay = 5.013 ns ( 47.33 % )
            Info: Total interconnect delay = 5.578 ns ( 52.67 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMI1" has Internal fmax of 309.21 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated" (period= 3.234 ns)
    Info: + Longest register to register delay is 2.970 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
        Info: 2: + IC(1.173 ns) + CELL(0.370 ns) = 1.543 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
        Info: 3: + IC(1.113 ns) + CELL(0.206 ns) = 2.862 ns; Loc. = LCCOMB_X16_Y12_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.970 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
        Info: Total cell delay = 0.684 ns ( 23.03 % )
        Info: Total interconnect delay = 2.286 ns ( 76.97 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ROMI1" to destination register is 8.777 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'ROMI1'
            Info: 2: + IC(2.538 ns) + CELL(0.206 ns) = 3.728 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst13'
            Info: 3: + IC(0.370 ns) + CELL(0.624 ns) = 4.722 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 4: + IC(1.457 ns) + CELL(0.970 ns) = 7.149 ns; Loc. = LCFF_X16_Y12_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 5: + IC(0.425 ns) + CELL(0.206 ns) = 7.780 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 6: + IC(0.331 ns) + CELL(0.666 ns) = 8.777 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: Total cell delay = 3.656 ns ( 41.65 % )
            Info: Total interconnect delay = 5.121 ns ( 58.35 % )
        Info: - Longest clock path from clock "ROMI1" to source register is 8.777 ns
            Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'ROMI1'
            Info: 2: + IC(2.538 ns) + CELL(0.206 ns) = 3.728 ns; Loc. = LCCOMB_X16_Y7_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst13'
            Info: 3: + IC(0.370 ns) + CELL(0.624 ns) = 4.722 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 4: + IC(1.457 ns) + CELL(0.970 ns) = 7.149 ns; Loc. = LCFF_X16_Y12_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 5: + IC(0.425 ns) + CELL(0.206 ns) = 7.780 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 6: + IC(0.331 ns) + CELL(0.666 ns) = 8.777 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: Total cell delay = 3.656 ns ( 41.65 % )
            Info: Total interconnect delay = 5.121 ns ( 58.35 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMI2" has Internal fmax of 309.21 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated" (period= 3.234 ns)
    Info: + Longest register to register delay is 2.970 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
        Info: 2: + IC(1.173 ns) + CELL(0.370 ns) = 1.543 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
        Info: 3: + IC(1.113 ns) + CELL(0.206 ns) = 2.862 ns; Loc. = LCCOMB_X16_Y12_N24; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.970 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
        Info: Total cell delay = 0.684 ns ( 23.03 % )
        Info: Total interconnect delay = 2.286 ns ( 76.97 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ROMI2" to destination register is 5.905 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'ROMI2'
            Info: 2: + IC(2.567 ns) + CELL(0.370 ns) = 3.911 ns; Loc. = LCCOMB_X16_Y12_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst14'
            Info: 3: + IC(0.374 ns) + CELL(0.623 ns) = 4.908 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 5.905 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: Total cell delay = 2.633 ns ( 44.59 % )
            Info: Total interconnect delay = 3.272 ns ( 55.41 % )
        Info: - Longest clock path from clock "ROMI2" to source register is 5.905 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_81; Fanout = 1; CLK Node = 'ROMI2'
            Info: 2: + IC(2.567 ns) + CELL(0.370 ns) = 3.911 ns; Loc. = LCCOMB_X16_Y12_N30; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst14'
            Info: 3: + IC(0.374 ns) + CELL(0.623 ns) = 4.908 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 4: + IC(0.331 ns) + CELL(0.666 ns) = 5.905 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: Total cell delay = 2.633 ns ( 44.59 % )
            Info: Total interconnect delay = 3.272 ns ( 55.41 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "ROMI6" has Internal fmax of 324.57 MHz between source register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (period= 3.081 ns)
    Info: + Longest register to register delay is 2.817 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.175 ns) + CELL(0.206 ns) = 1.381 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.122 ns) + CELL(0.206 ns) = 2.709 ns; Loc. = LCCOMB_X15_Y8_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.817 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 18.46 % )
        Info: Total interconnect delay = 2.297 ns ( 81.54 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "ROMI6" to destination register is 5.424 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'ROMI6'
            Info: 2: + IC(2.468 ns) + CELL(0.206 ns) = 3.648 ns; Loc. = LCCOMB_X15_Y8_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst14'
            Info: 3: + IC(0.398 ns) + CELL(0.370 ns) = 4.416 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 4: + IC(0.342 ns) + CELL(0.666 ns) = 5.424 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.216 ns ( 40.86 % )
            Info: Total interconnect delay = 3.208 ns ( 59.14 % )
        Info: - Longest clock path from clock "ROMI6" to source register is 5.424 ns
            Info: 1: + IC(0.000 ns) + CELL(0.974 ns) = 0.974 ns; Loc. = PIN_87; Fanout = 1; CLK Node = 'ROMI6'
            Info: 2: + IC(2.468 ns) + CELL(0.206 ns) = 3.648 ns; Loc. = LCCOMB_X15_Y8_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst14'
            Info: 3: + IC(0.398 ns) + CELL(0.370 ns) = 4.416 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 4: + IC(0.342 ns) + CELL(0.666 ns) = 5.424 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.216 ns ( 40.86 % )
            Info: Total interconnect delay = 3.208 ns ( 59.14 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "ROMDFF" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination pin or register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" for clock "ROMDFF" (Hold time is 14.549 ns)
    Info: + Largest clock skew is 17.364 ns
        Info: + Longest clock path from clock "ROMDFF" to destination register is 22.432 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'
            Info: 2: + IC(2.221 ns) + CELL(0.370 ns) = 3.585 ns; Loc. = LCCOMB_X16_Y7_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst8'
            Info: 3: + IC(0.406 ns) + CELL(0.651 ns) = 4.642 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 4: + IC(0.357 ns) + CELL(0.970 ns) = 5.969 ns; Loc. = LCFF_X16_Y7_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.779 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 6: + IC(1.457 ns) + CELL(0.970 ns) = 9.206 ns; Loc. = LCFF_X16_Y12_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 7: + IC(0.425 ns) + CELL(0.206 ns) = 9.837 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 8: + IC(0.331 ns) + CELL(0.970 ns) = 11.138 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 9: + IC(1.173 ns) + CELL(0.370 ns) = 12.681 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 10: + IC(0.973 ns) + CELL(0.970 ns) = 14.624 ns; Loc. = LCFF_X13_Y8_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 11: + IC(1.080 ns) + CELL(0.370 ns) = 16.074 ns; Loc. = LCCOMB_X15_Y8_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 12: + IC(0.984 ns) + CELL(0.970 ns) = 18.028 ns; Loc. = LCFF_X13_Y8_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 13: + IC(1.081 ns) + CELL(0.370 ns) = 19.479 ns; Loc. = LCCOMB_X15_Y8_N6; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 14: + IC(0.334 ns) + CELL(0.970 ns) = 20.783 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 15: + IC(0.435 ns) + CELL(0.206 ns) = 21.424 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 16: + IC(0.342 ns) + CELL(0.666 ns) = 22.432 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 10.393 ns ( 46.33 % )
            Info: Total interconnect delay = 12.039 ns ( 53.67 % )
        Info: - Shortest clock path from clock "ROMDFF" to source register is 5.068 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'
            Info: 2: + IC(1.928 ns) + CELL(0.370 ns) = 3.292 ns; Loc. = LCCOMB_X15_Y8_N14; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst14'
            Info: 3: + IC(0.398 ns) + CELL(0.370 ns) = 4.060 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 4: + IC(0.342 ns) + CELL(0.666 ns) = 5.068 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.400 ns ( 47.36 % )
            Info: Total interconnect delay = 2.668 ns ( 52.64 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 2.817 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.175 ns) + CELL(0.206 ns) = 1.381 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.122 ns) + CELL(0.206 ns) = 2.709 ns; Loc. = LCCOMB_X15_Y8_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.817 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 18.46 % )
        Info: Total interconnect delay = 2.297 ns ( 81.54 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock "ROMCLRN" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" and destination pin or register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" for clock "ROMCLRN" (Hold time is 13.823 ns)
    Info: + Largest clock skew is 16.638 ns
        Info: + Longest clock path from clock "ROMCLRN" to destination register is 21.548 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'
            Info: 2: + IC(2.558 ns) + CELL(0.206 ns) = 3.758 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
            Info: 3: + IC(0.357 ns) + CELL(0.970 ns) = 5.085 ns; Loc. = LCFF_X16_Y7_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
            Info: 4: + IC(0.440 ns) + CELL(0.370 ns) = 5.895 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
            Info: 5: + IC(1.457 ns) + CELL(0.970 ns) = 8.322 ns; Loc. = LCFF_X16_Y12_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
            Info: 6: + IC(0.425 ns) + CELL(0.206 ns) = 8.953 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
            Info: 7: + IC(0.331 ns) + CELL(0.970 ns) = 10.254 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
            Info: 8: + IC(1.173 ns) + CELL(0.370 ns) = 11.797 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
            Info: 9: + IC(0.973 ns) + CELL(0.970 ns) = 13.740 ns; Loc. = LCFF_X13_Y8_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
            Info: 10: + IC(1.080 ns) + CELL(0.370 ns) = 15.190 ns; Loc. = LCCOMB_X15_Y8_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
            Info: 11: + IC(0.984 ns) + CELL(0.970 ns) = 17.144 ns; Loc. = LCFF_X13_Y8_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
            Info: 12: + IC(1.081 ns) + CELL(0.370 ns) = 18.595 ns; Loc. = LCCOMB_X15_Y8_N6; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
            Info: 13: + IC(0.334 ns) + CELL(0.970 ns) = 19.899 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
            Info: 14: + IC(0.435 ns) + CELL(0.206 ns) = 20.540 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 15: + IC(0.342 ns) + CELL(0.666 ns) = 21.548 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 9.578 ns ( 44.45 % )
            Info: Total interconnect delay = 11.970 ns ( 55.55 % )
        Info: - Shortest clock path from clock "ROMCLRN" to source register is 4.910 ns
            Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'
            Info: 2: + IC(2.293 ns) + CELL(0.615 ns) = 3.902 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
            Info: 3: + IC(0.342 ns) + CELL(0.666 ns) = 4.910 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
            Info: Total cell delay = 2.275 ns ( 46.33 % )
            Info: Total interconnect delay = 2.635 ns ( 53.67 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 2.817 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.175 ns) + CELL(0.206 ns) = 1.381 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(1.122 ns) + CELL(0.206 ns) = 2.709 ns; Loc. = LCCOMB_X15_Y8_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.817 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 0.520 ns ( 18.46 % )
        Info: Total interconnect delay = 2.297 ns ( 81.54 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" (data pin = "ROMDFF", clock pin = "ROMCLRN") is 6.727 ns
    Info: + Longest pin to register delay is 11.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'
        Info: 2: + IC(6.804 ns) + CELL(0.537 ns) = 8.335 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst15'
        Info: 3: + IC(1.536 ns) + CELL(0.370 ns) = 10.241 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 4: + IC(1.122 ns) + CELL(0.206 ns) = 11.569 ns; Loc. = LCCOMB_X15_Y8_N0; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~data_lut'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 11.677 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 2.215 ns ( 18.97 % )
        Info: Total interconnect delay = 9.462 ns ( 81.03 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "ROMCLRN" to destination register is 4.910 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'
        Info: 2: + IC(2.293 ns) + CELL(0.615 ns) = 3.902 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
        Info: 3: + IC(0.342 ns) + CELL(0.666 ns) = 4.910 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 2.275 ns ( 46.33 % )
        Info: Total interconnect delay = 2.635 ns ( 53.67 % )
Info: tco from clock "ROMDFF" to destination pin "ROMA7" through register "counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated" is 29.550 ns
    Info: + Longest clock path from clock "ROMDFF" to source register is 22.432 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'
        Info: 2: + IC(2.221 ns) + CELL(0.370 ns) = 3.585 ns; Loc. = LCCOMB_X16_Y7_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst8'
        Info: 3: + IC(0.406 ns) + CELL(0.651 ns) = 4.642 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
        Info: 4: + IC(0.357 ns) + CELL(0.970 ns) = 5.969 ns; Loc. = LCFF_X16_Y7_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
        Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.779 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
        Info: 6: + IC(1.457 ns) + CELL(0.970 ns) = 9.206 ns; Loc. = LCFF_X16_Y12_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
        Info: 7: + IC(0.425 ns) + CELL(0.206 ns) = 9.837 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
        Info: 8: + IC(0.331 ns) + CELL(0.970 ns) = 11.138 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
        Info: 9: + IC(1.173 ns) + CELL(0.370 ns) = 12.681 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
        Info: 10: + IC(0.973 ns) + CELL(0.970 ns) = 14.624 ns; Loc. = LCFF_X13_Y8_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
        Info: 11: + IC(1.080 ns) + CELL(0.370 ns) = 16.074 ns; Loc. = LCCOMB_X15_Y8_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
        Info: 12: + IC(0.984 ns) + CELL(0.970 ns) = 18.028 ns; Loc. = LCFF_X13_Y8_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
        Info: 13: + IC(1.081 ns) + CELL(0.370 ns) = 19.479 ns; Loc. = LCCOMB_X15_Y8_N6; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
        Info: 14: + IC(0.334 ns) + CELL(0.970 ns) = 20.783 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
        Info: 15: + IC(0.435 ns) + CELL(0.206 ns) = 21.424 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
        Info: 16: + IC(0.342 ns) + CELL(0.666 ns) = 22.432 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: Total cell delay = 10.393 ns ( 46.33 % )
        Info: Total interconnect delay = 12.039 ns ( 53.67 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 6.814 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y8_N1; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~_emulated'
        Info: 2: + IC(1.175 ns) + CELL(0.206 ns) = 1.381 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
        Info: 3: + IC(2.157 ns) + CELL(3.276 ns) = 6.814 ns; Loc. = PIN_191; Fanout = 0; PIN Node = 'ROMA7'
        Info: Total cell delay = 3.482 ns ( 51.10 % )
        Info: Total interconnect delay = 3.332 ns ( 48.90 % )
Info: Longest tpd from source pin "ROMDFF" to destination pin "ROMA7" is 15.674 ns
    Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'
    Info: 2: + IC(6.804 ns) + CELL(0.537 ns) = 8.335 ns; Loc. = LCCOMB_X16_Y12_N22; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst15'
    Info: 3: + IC(1.536 ns) + CELL(0.370 ns) = 10.241 ns; Loc. = LCCOMB_X16_Y7_N20; Fanout = 2; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst6~head_lut'
    Info: 4: + IC(2.157 ns) + CELL(3.276 ns) = 15.674 ns; Loc. = PIN_191; Fanout = 0; PIN Node = 'ROMA7'
    Info: Total cell delay = 5.177 ns ( 33.03 % )
    Info: Total interconnect delay = 10.497 ns ( 66.97 % )
Info: th for register "counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated" (data pin = "ROMCLRN", clock pin = "ROMDFF") is 16.187 ns
    Info: + Longest clock path from clock "ROMDFF" to destination register is 20.479 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_68; Fanout = 8; CLK Node = 'ROMDFF'
        Info: 2: + IC(2.221 ns) + CELL(0.370 ns) = 3.585 ns; Loc. = LCCOMB_X16_Y7_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst8'
        Info: 3: + IC(0.406 ns) + CELL(0.651 ns) = 4.642 ns; Loc. = LCCOMB_X16_Y7_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst~head_lut'
        Info: 4: + IC(0.357 ns) + CELL(0.970 ns) = 5.969 ns; Loc. = LCFF_X16_Y7_N15; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~_emulated'
        Info: 5: + IC(0.440 ns) + CELL(0.370 ns) = 6.779 ns; Loc. = LCCOMB_X16_Y7_N0; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst2~head_lut'
        Info: 6: + IC(1.457 ns) + CELL(0.970 ns) = 9.206 ns; Loc. = LCFF_X16_Y12_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~_emulated'
        Info: 7: + IC(0.425 ns) + CELL(0.206 ns) = 9.837 ns; Loc. = LCCOMB_X16_Y12_N12; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst4~head_lut'
        Info: 8: + IC(0.331 ns) + CELL(0.970 ns) = 11.138 ns; Loc. = LCFF_X16_Y12_N25; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~_emulated'
        Info: 9: + IC(1.173 ns) + CELL(0.370 ns) = 12.681 ns; Loc. = LCCOMB_X15_Y8_N10; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst1|inst6~head_lut'
        Info: 10: + IC(0.973 ns) + CELL(0.970 ns) = 14.624 ns; Loc. = LCFF_X13_Y8_N3; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~_emulated'
        Info: 11: + IC(1.080 ns) + CELL(0.370 ns) = 16.074 ns; Loc. = LCCOMB_X15_Y8_N24; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst~head_lut'
        Info: 12: + IC(0.984 ns) + CELL(0.970 ns) = 18.028 ns; Loc. = LCFF_X13_Y8_N9; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~_emulated'
        Info: 13: + IC(1.081 ns) + CELL(0.370 ns) = 19.479 ns; Loc. = LCCOMB_X15_Y8_N6; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst2~head_lut'
        Info: 14: + IC(0.334 ns) + CELL(0.666 ns) = 20.479 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
        Info: Total cell delay = 9.217 ns ( 45.01 % )
        Info: Total interconnect delay = 11.262 ns ( 54.99 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 4.598 ns
        Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_67; Fanout = 24; CLK Node = 'ROMCLRN'
        Info: 2: + IC(2.293 ns) + CELL(0.615 ns) = 3.902 ns; Loc. = LCCOMB_X15_Y8_N28; Fanout = 3; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~head_lut'
        Info: 3: + IC(0.382 ns) + CELL(0.206 ns) = 4.490 ns; Loc. = LCCOMB_X15_Y8_N18; Fanout = 1; COMB Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~data_lut'
        Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 4.598 ns; Loc. = LCFF_X15_Y8_N19; Fanout = 1; REG Node = 'counter_with_set_256:inst6|counter_with_set_16:inst|inst4~_emulated'
        Info: Total cell delay = 1.923 ns ( 41.82 % )
        Info: Total interconnect delay = 2.675 ns ( 58.18 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 214 megabytes
    Info: Processing ended: Thu Mar 31 19:31:12 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


