m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home1/BRN06/Toorpuvinod/UART_IP_CORE_16550A_Verification_UVM/sim
T_opt
!s11d test_pkg /home1/BRN06/Toorpuvinod/UART_IP_CORE_16550A_Verification_UVM/sim/work 1 uart_if 1 /home1/BRN06/Toorpuvinod/UART_IP_CORE_16550A_Verification_UVM/sim/work 
!s110 1624517544
VJ<KBEknN=ji4fJMZ4GK`11
04 3 4 work top fast 0
=1-40f2e9380ac2-60d42ba7-6d8e0-3084
o-quiet -auto_acc_if_foreign -work work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2019.2;69
R0
vraminfr
Z2 !s110 1624517578
!i10b 1
!s100 7OjDPK3;=0hHi:EaJgE0z1
!s11b ;[GmnfUZ:hI=_bZa;NeMa0
IZ88<KX?;S0=mX<1Z2DbW13
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1622431330
8../rtl/raminfr.v
F../rtl/raminfr.v
L0 86
Z5 OL;L;2019.2;69
r1
!s85 0
31
Z6 !s108 1624517578.000000
!s107 ../test/test.sv|../tb/env.sv|../tb/scoreboard.sv|../tb/v_seqs.sv|../tb/v_seqr.sv|../agt_top/agt_top.sv|../agt_top/agt.sv|../agt_top/mon.sv|../agt_top/drv.sv|../agt_top/seqr.sv|../agt_top/seqs.sv|../tb/env_config.sv|../agt_top/agt_config.sv|../agt_top/xtn.sv|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|../tb/top.sv|../test/test_pkg.sv|../rtl/uart_wb.v|../rtl/uart_transmitter.v|../rtl/uart_top.v|../rtl/uart_tfifo.v|../rtl/uart_sync_flops.v|../rtl/uart_rfifo.v|../rtl/uart_regs.v|../rtl/uart_receiver.v|../rtl/uart_if.sv|../rtl/uart_defines.v|../rtl/uart_debug_if.v|../rtl/timescale.v|../rtl/raminfr.v|
Z7 !s90 -work|work|../rtl/raminfr.v|../rtl/timescale.v|../rtl/uart_debug_if.v|../rtl/uart_defines.v|../rtl/uart_if.sv|../rtl/uart_receiver.v|../rtl/uart_regs.v|../rtl/uart_rfifo.v|../rtl/uart_sync_flops.v|../rtl/uart_tfifo.v|../rtl/uart_top.v|../rtl/uart_transmitter.v|../rtl/uart_wb.v|+incdir+../tb|+incdir+../test|+incdir+../agt_top|../test/test_pkg.sv|../tb/top.sv|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -work work +incdir+../tb +incdir+../test +incdir+../agt_top -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
Xtest_pkg
!s115 uart_if
Z10 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z11 DXx6 mtiUvm 7 uvm_pkg 0 22 4QHjjCAl?9JhYWn=`96KL0
Z12 !s110 1624517579
!i10b 1
!s100 21kS0T^h7Golg:eB^a1Fd0
!s11b V77d0JnJM]EzN7i5UgX7Y3
IM]D3_O9=gidMlEi:I[I1`0
VM]D3_O9=gidMlEi:I[I1`0
S1
R0
w1624518216
8../test/test_pkg.sv
F../test/test_pkg.sv
F/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh
F/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh
F/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh
F/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh
F/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh
F/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh
F/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh
F/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh
F/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh
F/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh
F/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh
F/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh
F../agt_top/xtn.sv
F../agt_top/agt_config.sv
F../tb/env_config.sv
F../agt_top/seqs.sv
F../agt_top/seqr.sv
F../agt_top/drv.sv
F../agt_top/mon.sv
F../agt_top/agt.sv
F../agt_top/agt_top.sv
F../tb/v_seqr.sv
F../tb/v_seqs.sv
F../tb/scoreboard.sv
F../tb/env.sv
F../test/test.sv
L0 1
R5
r1
!s85 0
31
R6
Z13 !s107 ../test/test.sv|../tb/env.sv|../tb/scoreboard.sv|../tb/v_seqs.sv|../tb/v_seqr.sv|../agt_top/agt_top.sv|../agt_top/agt.sv|../agt_top/mon.sv|../agt_top/drv.sv|../agt_top/seqr.sv|../agt_top/seqs.sv|../tb/env_config.sv|../agt_top/agt_config.sv|../agt_top/xtn.sv|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_deprecated_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_reg_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_callback_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_sequence_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/tlm1/uvm_tlm_imps.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_tlm_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_printer_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_object_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_phase_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_message_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/macros/uvm_version_defines.svh|/home/cad/eda/Mentor/Questa_2019/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src/uvm_macros.svh|../tb/top.sv|../test/test_pkg.sv|../rtl/uart_wb.v|../rtl/uart_transmitter.v|../rtl/uart_top.v|../rtl/uart_tfifo.v|../rtl/uart_sync_flops.v|../rtl/uart_rfifo.v|../rtl/uart_regs.v|../rtl/uart_receiver.v|../rtl/uart_if.sv|../rtl/uart_defines.v|../rtl/uart_debug_if.v|../rtl/timescale.v|../rtl/raminfr.v|
R7
!i113 0
R8
R9
R1
vtop
R10
R11
DXx4 work 8 test_pkg 0 22 M]D3_O9=gidMlEi:I[I1`0
R12
!i10b 1
!s100 oOK_Ldc[Oz9Cf:`;GngCA2
!s11b N1J:G@]e75Q77;7CgS6h@0
IecnP;4NQe9CK=HD:NN6cQ3
R3
S1
R0
w1622829508
8../tb/top.sv
F../tb/top.sv
L0 2
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R1
vuart_debug_if
R2
!i10b 1
!s100 OWo;MLgDl>]e7z[dX6fI`3
!s11b 5=ZA6cRQG75jAiBSBF4Z11
I7UVDj@KMzRMT@A1lOLaG30
R3
R0
R4
8../rtl/uart_debug_if.v
F../rtl/uart_debug_if.v
L0 89
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R1
Yuart_if
R10
R2
!i10b 1
!s100 `gd`@4SXV<=F6@7KIkS0T0
!s11b o_kVcAl2k28X0oMOF=]S?0
IYDFRSWP0R`ADh45BC30?_0
R3
S1
R0
w1623049774
8../rtl/uart_if.sv
F../rtl/uart_if.sv
L0 3
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R1
vuart_receiver
R2
!i10b 1
!s100 BN6CFJdo7RG<jU6YQ0USi3
!s11b Cmjd9AEb5JWK^fTkzLO1`3
IRNFfR;><PmfL>B`0W1gLH2
R3
R0
R4
8../rtl/uart_receiver.v
F../rtl/uart_receiver.v
L0 198
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R1
vuart_regs
R2
!i10b 1
!s100 6]NENCNg^_anLe1L?fGm:2
!s11b aeGQ?@M?4FIc=VNJ[2GYS2
I8g:5=F@RN5X8OZ]3nBjhS3
R3
R0
R4
8../rtl/uart_regs.v
F../rtl/uart_regs.v
L0 231
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R1
vuart_rfifo
R2
!i10b 1
!s100 C0M`L=MVCOfazRKQl31a<2
!s11b NLOMHFDV4odoDaRmE<XV<1
IN9nTSL;`ZCC:n1>I]lKQ61
R3
R0
R4
8../rtl/uart_rfifo.v
F../rtl/uart_rfifo.v
L0 150
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R1
vuart_sync_flops
R2
!i10b 1
!s100 3JMRXZ85B9NmNNRfz;G6m3
!s11b Rf=gdC`[LWZ0B@X`JobdC1
I[ZbmdXamdz5jcYF`eb7Gj0
R3
R0
R4
8../rtl/uart_sync_flops.v
F../rtl/uart_sync_flops.v
L0 71
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R1
vuart_tfifo
R2
!i10b 1
!s100 @00IzQW[:ka<ahlL7h9l92
!s11b YiOLE4coElUIjSWO?l6Yn1
IYMhANBg>i1doLPVTTjom33
R3
R0
R4
8../rtl/uart_tfifo.v
F../rtl/uart_tfifo.v
L0 144
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R1
vuart_top
R2
!i10b 1
!s100 VfzhXCO[Vjk]mH4]GYJf=2
!s11b jD^GiZHVBWe^H@<KI;XS70
IkdlX8f4=RHG^6R^KGPS0P1
R3
R0
R4
8../rtl/uart_top.v
F../rtl/uart_top.v
L0 140
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R1
vuart_transmitter
R2
!i10b 1
!s100 NY5;USlAS_:m0NbgKGZW33
!s11b ^ZVCjMH?YWQRn@1Ko;=@23
IXn_ReCEIoYQfWlCCEAW6B2
R3
R0
R4
8../rtl/uart_transmitter.v
F../rtl/uart_transmitter.v
L0 154
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R1
vuart_wb
R2
!i10b 1
!s100 3hDd[>B9hN:LNFF:Af1^f0
!s11b CG7?jY_M;lLXZ:4h5ANN>1
IJ;1j;JXSUdJ1kYzC<R^:F2
R3
R0
R4
8../rtl/uart_wb.v
F../rtl/uart_wb.v
L0 142
R5
r1
!s85 0
31
R6
R13
R7
!i113 0
R8
R9
R1
