// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "09/25/2024 00:53:42"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sdram_controller_test (
	CLOCK_50,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CAS_N,
	DRAM_CKE,
	DRAM_CLK,
	DRAM_CS_N,
	DRAM_LDQM,
	DRAM_RAS_N,
	DRAM_UDQM,
	DRAM_WE_N,
	GPIO,
	idle_flag,
	nop1_flag,
	pre_flag,
	ref_flag,
	nop2_flag,
	load_flag,
	nop3_flag,
	fin_flag,
	gpio_ref_cycles,
	gpio_init_begin_counter,
	KEY,
	LEDR,
	SW);
input 	CLOCK_50;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CAS_N;
output 	DRAM_CKE;
output 	DRAM_CLK;
output 	DRAM_CS_N;
output 	DRAM_LDQM;
output 	DRAM_RAS_N;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	[31:0] GPIO;
output 	idle_flag;
output 	nop1_flag;
output 	pre_flag;
output 	ref_flag;
output 	nop2_flag;
output 	load_flag;
output 	nop3_flag;
output 	fin_flag;
output 	gpio_ref_cycles;
output 	gpio_init_begin_counter;
input 	[2:0] KEY;
output 	[9:0] LEDR;
input 	[9:0] SW;

// Design Ports Information
// DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[0]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[1]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[2]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[3]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[4]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[5]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[6]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[7]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[8]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[9]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[10]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[11]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[12]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[13]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[14]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[15]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[16]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[17]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[18]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[19]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[20]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[21]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[22]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[23]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[24]	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[25]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[26]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[27]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[28]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[29]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[30]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// GPIO[31]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// idle_flag	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nop1_flag	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pre_flag	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ref_flag	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nop2_flag	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// load_flag	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nop3_flag	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// fin_flag	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gpio_ref_cycles	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// gpio_init_begin_counter	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \u0|sdram_read|state~13_combout ;
wire \u0|sdram_read|counter[0]~0_combout ;
wire \u0|sdram_read|state~20_combout ;
wire \u0|sdram_read|state.IDLE~q ;
wire \u0|sdram_read|state~17_combout ;
wire \u0|sdram_read|state.READ_ACT~q ;
wire \u0|sdram_read|state~19_combout ;
wire \u0|sdram_read|state.READ_NOP1~q ;
wire \u0|sdram_read|state~14_combout ;
wire \u0|sdram_read|state.READ_READ~q ;
wire \u0|sdram_read|state~15_combout ;
wire \u0|sdram_read|state.READ_CAS1_NOP~q ;
wire \u0|sdram_read|state~16_combout ;
wire \u0|sdram_read|state.READ_CAS2_NOP~q ;
wire \u0|sdram_read|Add0~25_sumout ;
wire \u0|sdram_read|Add0~26 ;
wire \u0|sdram_read|Add0~21_sumout ;
wire \u0|sdram_read|Add0~22 ;
wire \u0|sdram_read|Add0~17_sumout ;
wire \u0|sdram_read|Add0~18 ;
wire \u0|sdram_read|Add0~13_sumout ;
wire \u0|sdram_read|Add0~14 ;
wire \u0|sdram_read|Add0~9_sumout ;
wire \u0|sdram_read|Add0~10 ;
wire \u0|sdram_read|Add0~5_sumout ;
wire \u0|sdram_read|Add0~6 ;
wire \u0|sdram_read|Add0~1_sumout ;
wire \u0|sdram_read|Equal0~0_combout ;
wire \u0|sdram_read|Selector1~0_combout ;
wire \u0|sdram_read|state.READ_READING~q ;
wire \u0|sdram_read|state~18_combout ;
wire \u0|sdram_read|state.READ_FIN~q ;
wire \u0|state~17_combout ;
wire \u0|state.READ_FIN~q ;
wire \u0|state~15_combout ;
wire \u0|state.READ_ACK~q ;
wire \next_state[2]~0_combout ;
wire \u0|state.INIT_START~q ;
wire \u0|sdram_init|state~16_combout ;
wire \u0|sdram_init|state.000~q ;
wire \u0|sdram_init|counter[0]~0_combout ;
wire \u0|sdram_init|Add0~57_sumout ;
wire \u0|sdram_init|Add0~58 ;
wire \u0|sdram_init|Add0~53_sumout ;
wire \u0|sdram_init|Add0~54 ;
wire \u0|sdram_init|Add0~49_sumout ;
wire \u0|sdram_init|Add0~50 ;
wire \u0|sdram_init|Add0~21_sumout ;
wire \u0|sdram_init|Add0~22 ;
wire \u0|sdram_init|Add0~17_sumout ;
wire \u0|sdram_init|counter[5]~DUPLICATE_q ;
wire \u0|sdram_init|Add0~18 ;
wire \u0|sdram_init|Add0~13_sumout ;
wire \u0|sdram_init|Add0~14 ;
wire \u0|sdram_init|Add0~9_sumout ;
wire \u0|sdram_init|Add0~10 ;
wire \u0|sdram_init|Add0~38 ;
wire \u0|sdram_init|Add0~33_sumout ;
wire \u0|sdram_init|counter[9]~DUPLICATE_q ;
wire \u0|sdram_init|Add0~34 ;
wire \u0|sdram_init|Add0~29_sumout ;
wire \u0|sdram_init|counter[10]~DUPLICATE_q ;
wire \u0|sdram_init|Add0~30 ;
wire \u0|sdram_init|Add0~5_sumout ;
wire \u0|sdram_init|Add0~6 ;
wire \u0|sdram_init|Add0~1_sumout ;
wire \u0|sdram_init|Add0~2 ;
wire \u0|sdram_init|Add0~25_sumout ;
wire \u0|sdram_init|counter[13]~DUPLICATE_q ;
wire \u0|sdram_init|Add0~26 ;
wire \u0|sdram_init|Add0~45_sumout ;
wire \u0|sdram_init|Add0~46 ;
wire \u0|sdram_init|Add0~41_sumout ;
wire \u0|sdram_init|LessThan1~1_combout ;
wire \u0|sdram_init|LessThan1~0_combout ;
wire \u0|sdram_init|LessThan1~2_combout ;
wire \u0|sdram_init|Selector0~0_combout ;
wire \u0|sdram_init|Selector0~1_combout ;
wire \u0|sdram_init|state.INIT_NOP1~q ;
wire \u0|sdram_init|state~14_combout ;
wire \u0|sdram_init|state.INIT_PRE~q ;
wire \u0|sdram_init|ctr_reset~0_combout ;
wire \u0|sdram_init|counter[8]~DUPLICATE_q ;
wire \u0|sdram_init|Add0~37_sumout ;
wire \u0|sdram_init|LessThan0~0_combout ;
wire \u0|sdram_init|Selector1~0_combout ;
wire \u0|sdram_init|state.INIT_REF~q ;
wire \u0|sdram_init|state~15_combout ;
wire \u0|sdram_init|state.INIT_NOP2~q ;
wire \u0|sdram_init|state~13_combout ;
wire \u0|sdram_init|state.INIT_LOAD~q ;
wire \u0|sdram_init|state~17_combout ;
wire \u0|sdram_init|state.INIT_NOP3~q ;
wire \u0|sdram_init|next_state~0_combout ;
wire \u0|sdram_init|state.INIT_FIN~q ;
wire \u0|Selector0~0_combout ;
wire \u0|state.INIT_FIN~q ;
wire \WideOr0~0_combout ;
wire \u0|Selector1~0_combout ;
wire \WideOr1~0_combout ;
wire \u0|Selector1~1_combout ;
wire \u0|state.IDLE~q ;
wire \u0|state~18_combout ;
wire \u0|state.WRIT_START~q ;
wire \u0|sdram_write|state~15_combout ;
wire \u0|sdram_write|state.000~q ;
wire \u0|sdram_write|state~12_combout ;
wire \u0|sdram_write|state.WRIT_ACT~q ;
wire \u0|sdram_write|state~16_combout ;
wire \u0|sdram_write|state.WRIT_NOP1~q ;
wire \u0|sdram_write|state~13_combout ;
wire \u0|sdram_write|state.WRIT_WRITE~q ;
wire \u0|sdram_write|ctr_reset~0_combout ;
wire \u0|sdram_write|ctr_reset~q ;
wire \u0|sdram_write|counter[0]~0_combout ;
wire \u0|sdram_write|counter[0]~DUPLICATE_q ;
wire \u0|sdram_write|Add0~5_sumout ;
wire \u0|sdram_write|Add0~6 ;
wire \u0|sdram_write|Add0~1_sumout ;
wire \u0|sdram_write|Add0~2 ;
wire \u0|sdram_write|Add0~25_sumout ;
wire \u0|sdram_write|Add0~26 ;
wire \u0|sdram_write|Add0~21_sumout ;
wire \u0|sdram_write|Add0~22 ;
wire \u0|sdram_write|Add0~17_sumout ;
wire \u0|sdram_write|Add0~18 ;
wire \u0|sdram_write|Add0~13_sumout ;
wire \u0|sdram_write|Add0~14 ;
wire \u0|sdram_write|Add0~9_sumout ;
wire \u0|sdram_write|Equal0~0_combout ;
wire \u0|sdram_write|Selector1~0_combout ;
wire \u0|sdram_write|state.WRIT_WRITING~q ;
wire \u0|sdram_write|state~17_combout ;
wire \u0|sdram_write|state.WRIT_NOP2~q ;
wire \u0|sdram_write|state~14_combout ;
wire \u0|sdram_write|state.WRIT_FIN~q ;
wire \u0|sdram_write|ready~q ;
wire \u0|Selector2~0_combout ;
wire \u0|state.WRIT_FIN~q ;
wire \u0|state~14_combout ;
wire \u0|state.WRIT_ACK~q ;
wire \KEY[0]~input_o ;
wire \Mux1~0_combout ;
wire \Mux0~0_combout ;
wire \u0|state~16_combout ;
wire \u0|state.READ_START~q ;
wire \u0|WideOr4~combout ;
wire \u0|WideOr6~combout ;
wire \u0|WideOr5~combout ;
wire \u0|sdram_write|DRAM_ADDR[1]~3_combout ;
wire \u0|WideOr5~0_combout ;
wire \u0|sdram_write|DRAM_ADDR[0]~4_combout ;
wire \SW[8]~input_o ;
wire \u0|sdram_write|Selector9~0_combout ;
wire \u0|sdram_init|DRAM_ADDR[3]~10_combout ;
wire \SW[9]~input_o ;
wire \u0|sdram_write|Selector8~0_combout ;
wire \u0|sdram_init|DRAM_ADDR[4]~11_combout ;
wire \u0|sdram_write|address[10]~feeder_combout ;
wire \u0|sdram_init|DRAM_ADDR[10]~12_combout ;
wire \u0|sdram_write|DRAM_BA[0]~2_combout ;
wire \u0|sdram_init|DRAM_CAS_N~1_combout ;
wire \u0|sdram_init|DRAM_CAS_N~2_combout ;
wire \u0|sdram_init|DRAM_CLK~2_combout ;
wire \u0|sdram_init|DRAM_UDQM~1_combout ;
wire \u0|sdram_init|DRAM_UDQM~2_combout ;
wire \u0|sdram_write|dqm~0_combout ;
wire \u0|sdram_init|DRAM_UDQM~3_combout ;
wire \u0|sdram_write|command[2]~0_combout ;
wire \u0|sdram_init|DRAM_RAS_N~1_combout ;
wire \u0|sdram_init|DRAM_RAS_N~2_combout ;
wire \u0|sdram_init|DRAM_WE_N~1_combout ;
wire \SW[0]~input_o ;
wire \data~0_combout ;
wire \SW[1]~input_o ;
wire \data~1_combout ;
wire \SW[2]~input_o ;
wire \Mux4~0_combout ;
wire \SW[3]~input_o ;
wire \data~2_combout ;
wire \SW[4]~input_o ;
wire \data~3_combout ;
wire \SW[5]~input_o ;
wire \data~4_combout ;
wire \SW[6]~input_o ;
wire \Mux3~0_combout ;
wire \SW[7]~input_o ;
wire \data~5_combout ;
wire \Mux2~0_combout ;
wire [12:0] \u0|sdram_write|address ;
wire [2:0] state;
wire [15:0] \u0|sdram_write|data ;
wire [1:0] \u0|sdram_write|dqm ;
wire [3:0] \u0|sdram_write|command ;
wire [7:0] \u0|sdram_read|counter ;
wire [15:0] \u0|sdram_init|counter ;
wire [7:0] \u0|sdram_write|counter ;


// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \DRAM_ADDR[0]~output (
	.i(\u0|sdram_write|DRAM_ADDR[1]~3_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
defparam \DRAM_ADDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[1]~output (
	.i(\u0|sdram_write|DRAM_ADDR[1]~3_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
defparam \DRAM_ADDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[2]~output (
	.i(!\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "true";
defparam \DRAM_ADDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[3]~output (
	.i(\u0|sdram_init|DRAM_ADDR[3]~10_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
defparam \DRAM_ADDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[4]~output (
	.i(\u0|sdram_init|DRAM_ADDR[4]~11_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
defparam \DRAM_ADDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[5]~output (
	.i(\u0|sdram_write|DRAM_ADDR[1]~3_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
defparam \DRAM_ADDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[6]~output (
	.i(!\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "true";
defparam \DRAM_ADDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[7]~output (
	.i(!\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "true";
defparam \DRAM_ADDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \DRAM_ADDR[8]~output (
	.i(!\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "true";
defparam \DRAM_ADDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \DRAM_ADDR[9]~output (
	.i(!\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "true";
defparam \DRAM_ADDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \DRAM_ADDR[10]~output (
	.i(\u0|sdram_init|DRAM_ADDR[10]~12_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
defparam \DRAM_ADDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \DRAM_ADDR[11]~output (
	.i(!\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "true";
defparam \DRAM_ADDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \DRAM_ADDR[12]~output (
	.i(!\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "true";
defparam \DRAM_ADDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \DRAM_BA[0]~output (
	.i(\u0|sdram_write|DRAM_BA[0]~2_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
defparam \DRAM_BA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \DRAM_BA[1]~output (
	.i(\u0|sdram_write|DRAM_BA[0]~2_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
defparam \DRAM_BA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \DRAM_CAS_N~output (
	.i(\u0|sdram_init|DRAM_CAS_N~2_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CAS_N~output .bus_hold = "false";
defparam \DRAM_CAS_N~output .open_drain_output = "false";
defparam \DRAM_CAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \DRAM_CKE~output (
	.i(vcc),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
defparam \DRAM_CKE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \DRAM_CLK~output (
	.i(\u0|sdram_init|DRAM_CLK~2_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CLK),
	.obar());
// synopsys translate_off
defparam \DRAM_CLK~output .bus_hold = "false";
defparam \DRAM_CLK~output .open_drain_output = "false";
defparam \DRAM_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \DRAM_CS_N~output (
	.i(!\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_CS_N~output .bus_hold = "false";
defparam \DRAM_CS_N~output .open_drain_output = "true";
defparam \DRAM_CS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \DRAM_LDQM~output (
	.i(\u0|sdram_init|DRAM_UDQM~3_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_LDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_LDQM~output .bus_hold = "false";
defparam \DRAM_LDQM~output .open_drain_output = "false";
defparam \DRAM_LDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \DRAM_RAS_N~output (
	.i(\u0|sdram_init|DRAM_RAS_N~2_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_RAS_N),
	.obar());
// synopsys translate_off
defparam \DRAM_RAS_N~output .bus_hold = "false";
defparam \DRAM_RAS_N~output .open_drain_output = "false";
defparam \DRAM_RAS_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \DRAM_UDQM~output (
	.i(\u0|sdram_init|DRAM_UDQM~3_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_UDQM),
	.obar());
// synopsys translate_off
defparam \DRAM_UDQM~output .bus_hold = "false";
defparam \DRAM_UDQM~output .open_drain_output = "false";
defparam \DRAM_UDQM~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \DRAM_WE_N~output (
	.i(\u0|sdram_init|DRAM_WE_N~1_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_WE_N),
	.obar());
// synopsys translate_off
defparam \DRAM_WE_N~output .bus_hold = "false";
defparam \DRAM_WE_N~output .open_drain_output = "false";
defparam \DRAM_WE_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \GPIO[9]~output (
	.i(\u0|sdram_init|DRAM_CLK~2_combout ),
	.oe(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[9]),
	.obar());
// synopsys translate_off
defparam \GPIO[9]~output .bus_hold = "false";
defparam \GPIO[9]~output .open_drain_output = "false";
defparam \GPIO[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \GPIO[0]~output (
	.i(\CLOCK_50~inputCLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[0]),
	.obar());
// synopsys translate_off
defparam \GPIO[0]~output .bus_hold = "false";
defparam \GPIO[0]~output .open_drain_output = "false";
defparam \GPIO[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \GPIO[1]~output (
	.i(state[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[1]),
	.obar());
// synopsys translate_off
defparam \GPIO[1]~output .bus_hold = "false";
defparam \GPIO[1]~output .open_drain_output = "false";
defparam \GPIO[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \GPIO[2]~output (
	.i(state[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[2]),
	.obar());
// synopsys translate_off
defparam \GPIO[2]~output .bus_hold = "false";
defparam \GPIO[2]~output .open_drain_output = "false";
defparam \GPIO[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \GPIO[3]~output (
	.i(state[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[3]),
	.obar());
// synopsys translate_off
defparam \GPIO[3]~output .bus_hold = "false";
defparam \GPIO[3]~output .open_drain_output = "false";
defparam \GPIO[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \GPIO[4]~output (
	.i(\u0|state.WRIT_ACK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[4]),
	.obar());
// synopsys translate_off
defparam \GPIO[4]~output .bus_hold = "false";
defparam \GPIO[4]~output .open_drain_output = "false";
defparam \GPIO[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \GPIO[5]~output (
	.i(\u0|state.READ_ACK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[5]),
	.obar());
// synopsys translate_off
defparam \GPIO[5]~output .bus_hold = "false";
defparam \GPIO[5]~output .open_drain_output = "false";
defparam \GPIO[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \GPIO[6]~output (
	.i(\WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[6]),
	.obar());
// synopsys translate_off
defparam \GPIO[6]~output .bus_hold = "false";
defparam \GPIO[6]~output .open_drain_output = "false";
defparam \GPIO[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \GPIO[7]~output (
	.i(\WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[7]),
	.obar());
// synopsys translate_off
defparam \GPIO[7]~output .bus_hold = "false";
defparam \GPIO[7]~output .open_drain_output = "false";
defparam \GPIO[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \GPIO[8]~output (
	.i(!\KEY[2]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[8]),
	.obar());
// synopsys translate_off
defparam \GPIO[8]~output .bus_hold = "false";
defparam \GPIO[8]~output .open_drain_output = "false";
defparam \GPIO[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \GPIO[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[10]),
	.obar());
// synopsys translate_off
defparam \GPIO[10]~output .bus_hold = "false";
defparam \GPIO[10]~output .open_drain_output = "false";
defparam \GPIO[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \GPIO[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[11]),
	.obar());
// synopsys translate_off
defparam \GPIO[11]~output .bus_hold = "false";
defparam \GPIO[11]~output .open_drain_output = "false";
defparam \GPIO[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \GPIO[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[12]),
	.obar());
// synopsys translate_off
defparam \GPIO[12]~output .bus_hold = "false";
defparam \GPIO[12]~output .open_drain_output = "false";
defparam \GPIO[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \GPIO[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[13]),
	.obar());
// synopsys translate_off
defparam \GPIO[13]~output .bus_hold = "false";
defparam \GPIO[13]~output .open_drain_output = "false";
defparam \GPIO[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \GPIO[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[14]),
	.obar());
// synopsys translate_off
defparam \GPIO[14]~output .bus_hold = "false";
defparam \GPIO[14]~output .open_drain_output = "false";
defparam \GPIO[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \GPIO[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[15]),
	.obar());
// synopsys translate_off
defparam \GPIO[15]~output .bus_hold = "false";
defparam \GPIO[15]~output .open_drain_output = "false";
defparam \GPIO[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \GPIO[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[16]),
	.obar());
// synopsys translate_off
defparam \GPIO[16]~output .bus_hold = "false";
defparam \GPIO[16]~output .open_drain_output = "false";
defparam \GPIO[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \GPIO[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[17]),
	.obar());
// synopsys translate_off
defparam \GPIO[17]~output .bus_hold = "false";
defparam \GPIO[17]~output .open_drain_output = "false";
defparam \GPIO[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \GPIO[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[18]),
	.obar());
// synopsys translate_off
defparam \GPIO[18]~output .bus_hold = "false";
defparam \GPIO[18]~output .open_drain_output = "false";
defparam \GPIO[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \GPIO[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[19]),
	.obar());
// synopsys translate_off
defparam \GPIO[19]~output .bus_hold = "false";
defparam \GPIO[19]~output .open_drain_output = "false";
defparam \GPIO[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \GPIO[20]~output (
	.i(\CLOCK_50~inputCLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[20]),
	.obar());
// synopsys translate_off
defparam \GPIO[20]~output .bus_hold = "false";
defparam \GPIO[20]~output .open_drain_output = "false";
defparam \GPIO[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \GPIO[21]~output (
	.i(\KEY[0]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[21]),
	.obar());
// synopsys translate_off
defparam \GPIO[21]~output .bus_hold = "false";
defparam \GPIO[21]~output .open_drain_output = "false";
defparam \GPIO[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \GPIO[22]~output (
	.i(\KEY[1]~input_o ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[22]),
	.obar());
// synopsys translate_off
defparam \GPIO[22]~output .bus_hold = "false";
defparam \GPIO[22]~output .open_drain_output = "false";
defparam \GPIO[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \GPIO[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[23]),
	.obar());
// synopsys translate_off
defparam \GPIO[23]~output .bus_hold = "false";
defparam \GPIO[23]~output .open_drain_output = "false";
defparam \GPIO[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N93
cyclonev_io_obuf \GPIO[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[24]),
	.obar());
// synopsys translate_off
defparam \GPIO[24]~output .bus_hold = "false";
defparam \GPIO[24]~output .open_drain_output = "false";
defparam \GPIO[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \GPIO[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[25]),
	.obar());
// synopsys translate_off
defparam \GPIO[25]~output .bus_hold = "false";
defparam \GPIO[25]~output .open_drain_output = "false";
defparam \GPIO[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \GPIO[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[26]),
	.obar());
// synopsys translate_off
defparam \GPIO[26]~output .bus_hold = "false";
defparam \GPIO[26]~output .open_drain_output = "false";
defparam \GPIO[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \GPIO[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[27]),
	.obar());
// synopsys translate_off
defparam \GPIO[27]~output .bus_hold = "false";
defparam \GPIO[27]~output .open_drain_output = "false";
defparam \GPIO[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \GPIO[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[28]),
	.obar());
// synopsys translate_off
defparam \GPIO[28]~output .bus_hold = "false";
defparam \GPIO[28]~output .open_drain_output = "false";
defparam \GPIO[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \GPIO[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[29]),
	.obar());
// synopsys translate_off
defparam \GPIO[29]~output .bus_hold = "false";
defparam \GPIO[29]~output .open_drain_output = "false";
defparam \GPIO[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \GPIO[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[30]),
	.obar());
// synopsys translate_off
defparam \GPIO[30]~output .bus_hold = "false";
defparam \GPIO[30]~output .open_drain_output = "false";
defparam \GPIO[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \GPIO[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(GPIO[31]),
	.obar());
// synopsys translate_off
defparam \GPIO[31]~output .bus_hold = "false";
defparam \GPIO[31]~output .open_drain_output = "false";
defparam \GPIO[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \idle_flag~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(idle_flag),
	.obar());
// synopsys translate_off
defparam \idle_flag~output .bus_hold = "false";
defparam \idle_flag~output .open_drain_output = "false";
defparam \idle_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \nop1_flag~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nop1_flag),
	.obar());
// synopsys translate_off
defparam \nop1_flag~output .bus_hold = "false";
defparam \nop1_flag~output .open_drain_output = "false";
defparam \nop1_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N53
cyclonev_io_obuf \pre_flag~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pre_flag),
	.obar());
// synopsys translate_off
defparam \pre_flag~output .bus_hold = "false";
defparam \pre_flag~output .open_drain_output = "false";
defparam \pre_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \ref_flag~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ref_flag),
	.obar());
// synopsys translate_off
defparam \ref_flag~output .bus_hold = "false";
defparam \ref_flag~output .open_drain_output = "false";
defparam \ref_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N53
cyclonev_io_obuf \nop2_flag~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nop2_flag),
	.obar());
// synopsys translate_off
defparam \nop2_flag~output .bus_hold = "false";
defparam \nop2_flag~output .open_drain_output = "false";
defparam \nop2_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \load_flag~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(load_flag),
	.obar());
// synopsys translate_off
defparam \load_flag~output .bus_hold = "false";
defparam \load_flag~output .open_drain_output = "false";
defparam \load_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N36
cyclonev_io_obuf \nop3_flag~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(nop3_flag),
	.obar());
// synopsys translate_off
defparam \nop3_flag~output .bus_hold = "false";
defparam \nop3_flag~output .open_drain_output = "false";
defparam \nop3_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \fin_flag~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(fin_flag),
	.obar());
// synopsys translate_off
defparam \fin_flag~output .bus_hold = "false";
defparam \fin_flag~output .open_drain_output = "false";
defparam \fin_flag~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \gpio_ref_cycles~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_ref_cycles),
	.obar());
// synopsys translate_off
defparam \gpio_ref_cycles~output .bus_hold = "false";
defparam \gpio_ref_cycles~output .open_drain_output = "false";
defparam \gpio_ref_cycles~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \gpio_init_begin_counter~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_init_begin_counter),
	.obar());
// synopsys translate_off
defparam \gpio_init_begin_counter~output .bus_hold = "false";
defparam \gpio_init_begin_counter~output .open_drain_output = "false";
defparam \gpio_init_begin_counter~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \LEDR[0]~output (
	.i(\data~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \LEDR[1]~output (
	.i(\data~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \LEDR[2]~output (
	.i(\Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \LEDR[3]~output (
	.i(\data~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \LEDR[4]~output (
	.i(\data~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \LEDR[5]~output (
	.i(\data~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \LEDR[6]~output (
	.i(\Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \LEDR[7]~output (
	.i(\data~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(!\Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \LEDR[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N12
cyclonev_lcell_comb \u0|sdram_read|state~13 (
// Equation(s):
// \u0|sdram_read|state~13_combout  = (\KEY[2]~input_o  & \u0|state.READ_START~q )

	.dataa(gnd),
	.datab(!\KEY[2]~input_o ),
	.datac(!\u0|state.READ_START~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_read|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|state~13 .extended_lut = "off";
defparam \u0|sdram_read|state~13 .lut_mask = 64'h0303030303030303;
defparam \u0|sdram_read|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N54
cyclonev_lcell_comb \u0|sdram_read|counter[0]~0 (
// Equation(s):
// \u0|sdram_read|counter[0]~0_combout  = !\u0|sdram_read|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_read|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_read|counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|counter[0]~0 .extended_lut = "off";
defparam \u0|sdram_read|counter[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u0|sdram_read|counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N30
cyclonev_lcell_comb \u0|sdram_read|state~20 (
// Equation(s):
// \u0|sdram_read|state~20_combout  = ( !\u0|sdram_read|state.READ_FIN~q  & ( \KEY[2]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sdram_read|state.READ_FIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_read|state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|state~20 .extended_lut = "off";
defparam \u0|sdram_read|state~20 .lut_mask = 64'h3333333300000000;
defparam \u0|sdram_read|state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N31
dffeas \u0|sdram_read|state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|state~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|state.IDLE .is_wysiwyg = "true";
defparam \u0|sdram_read|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N57
cyclonev_lcell_comb \u0|sdram_read|state~17 (
// Equation(s):
// \u0|sdram_read|state~17_combout  = ( !\u0|sdram_read|state.IDLE~q  & ( \u0|state.READ_START~q  & ( \KEY[2]~input_o  ) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|sdram_read|state.IDLE~q ),
	.dataf(!\u0|state.READ_START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_read|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|state~17 .extended_lut = "off";
defparam \u0|sdram_read|state~17 .lut_mask = 64'h0000000055550000;
defparam \u0|sdram_read|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N59
dffeas \u0|sdram_read|state.READ_ACT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|state.READ_ACT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|state.READ_ACT .is_wysiwyg = "true";
defparam \u0|sdram_read|state.READ_ACT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N33
cyclonev_lcell_comb \u0|sdram_read|state~19 (
// Equation(s):
// \u0|sdram_read|state~19_combout  = ( \u0|sdram_read|state.READ_ACT~q  & ( \KEY[2]~input_o  ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sdram_read|state.READ_ACT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_read|state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|state~19 .extended_lut = "off";
defparam \u0|sdram_read|state~19 .lut_mask = 64'h0000000055555555;
defparam \u0|sdram_read|state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N34
dffeas \u0|sdram_read|state.READ_NOP1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|state.READ_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|state.READ_NOP1 .is_wysiwyg = "true";
defparam \u0|sdram_read|state.READ_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N30
cyclonev_lcell_comb \u0|sdram_read|state~14 (
// Equation(s):
// \u0|sdram_read|state~14_combout  = ( \u0|sdram_read|state.READ_NOP1~q  & ( \KEY[2]~input_o  ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sdram_read|state.READ_NOP1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_read|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|state~14 .extended_lut = "off";
defparam \u0|sdram_read|state~14 .lut_mask = 64'h0000000055555555;
defparam \u0|sdram_read|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N32
dffeas \u0|sdram_read|state.READ_READ (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|state.READ_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|state.READ_READ .is_wysiwyg = "true";
defparam \u0|sdram_read|state.READ_READ .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N48
cyclonev_lcell_comb \u0|sdram_read|state~15 (
// Equation(s):
// \u0|sdram_read|state~15_combout  = ( \KEY[2]~input_o  & ( \u0|sdram_read|state.READ_READ~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[2]~input_o ),
	.dataf(!\u0|sdram_read|state.READ_READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_read|state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|state~15 .extended_lut = "off";
defparam \u0|sdram_read|state~15 .lut_mask = 64'h000000000000FFFF;
defparam \u0|sdram_read|state~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N50
dffeas \u0|sdram_read|state.READ_CAS1_NOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|state.READ_CAS1_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|state.READ_CAS1_NOP .is_wysiwyg = "true";
defparam \u0|sdram_read|state.READ_CAS1_NOP .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N36
cyclonev_lcell_comb \u0|sdram_read|state~16 (
// Equation(s):
// \u0|sdram_read|state~16_combout  = ( \u0|sdram_read|state.READ_CAS1_NOP~q  & ( \KEY[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sdram_read|state.READ_CAS1_NOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_read|state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|state~16 .extended_lut = "off";
defparam \u0|sdram_read|state~16 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|sdram_read|state~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N38
dffeas \u0|sdram_read|state.READ_CAS2_NOP (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|state.READ_CAS2_NOP~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|state.READ_CAS2_NOP .is_wysiwyg = "true";
defparam \u0|sdram_read|state.READ_CAS2_NOP .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N55
dffeas \u0|sdram_read|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_read|state.READ_CAS2_NOP~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|counter[0] .is_wysiwyg = "true";
defparam \u0|sdram_read|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N0
cyclonev_lcell_comb \u0|sdram_read|Add0~25 (
// Equation(s):
// \u0|sdram_read|Add0~25_sumout  = SUM(( \u0|sdram_read|counter [1] ) + ( \u0|sdram_read|counter [0] ) + ( !VCC ))
// \u0|sdram_read|Add0~26  = CARRY(( \u0|sdram_read|counter [1] ) + ( \u0|sdram_read|counter [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|sdram_read|counter [0]),
	.datac(gnd),
	.datad(!\u0|sdram_read|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_read|Add0~25_sumout ),
	.cout(\u0|sdram_read|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|Add0~25 .extended_lut = "off";
defparam \u0|sdram_read|Add0~25 .lut_mask = 64'h0000CCCC000000FF;
defparam \u0|sdram_read|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N2
dffeas \u0|sdram_read|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_read|state.READ_CAS2_NOP~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|counter[1] .is_wysiwyg = "true";
defparam \u0|sdram_read|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N3
cyclonev_lcell_comb \u0|sdram_read|Add0~21 (
// Equation(s):
// \u0|sdram_read|Add0~21_sumout  = SUM(( \u0|sdram_read|counter [2] ) + ( GND ) + ( \u0|sdram_read|Add0~26  ))
// \u0|sdram_read|Add0~22  = CARRY(( \u0|sdram_read|counter [2] ) + ( GND ) + ( \u0|sdram_read|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_read|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_read|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_read|Add0~21_sumout ),
	.cout(\u0|sdram_read|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|Add0~21 .extended_lut = "off";
defparam \u0|sdram_read|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_read|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N5
dffeas \u0|sdram_read|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_read|state.READ_CAS2_NOP~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|counter[2] .is_wysiwyg = "true";
defparam \u0|sdram_read|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N6
cyclonev_lcell_comb \u0|sdram_read|Add0~17 (
// Equation(s):
// \u0|sdram_read|Add0~17_sumout  = SUM(( \u0|sdram_read|counter [3] ) + ( GND ) + ( \u0|sdram_read|Add0~22  ))
// \u0|sdram_read|Add0~18  = CARRY(( \u0|sdram_read|counter [3] ) + ( GND ) + ( \u0|sdram_read|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_read|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_read|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_read|Add0~17_sumout ),
	.cout(\u0|sdram_read|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|Add0~17 .extended_lut = "off";
defparam \u0|sdram_read|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_read|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N7
dffeas \u0|sdram_read|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_read|state.READ_CAS2_NOP~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|counter[3] .is_wysiwyg = "true";
defparam \u0|sdram_read|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N9
cyclonev_lcell_comb \u0|sdram_read|Add0~13 (
// Equation(s):
// \u0|sdram_read|Add0~13_sumout  = SUM(( \u0|sdram_read|counter [4] ) + ( GND ) + ( \u0|sdram_read|Add0~18  ))
// \u0|sdram_read|Add0~14  = CARRY(( \u0|sdram_read|counter [4] ) + ( GND ) + ( \u0|sdram_read|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_read|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_read|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_read|Add0~13_sumout ),
	.cout(\u0|sdram_read|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|Add0~13 .extended_lut = "off";
defparam \u0|sdram_read|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_read|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N11
dffeas \u0|sdram_read|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_read|state.READ_CAS2_NOP~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|counter[4] .is_wysiwyg = "true";
defparam \u0|sdram_read|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N12
cyclonev_lcell_comb \u0|sdram_read|Add0~9 (
// Equation(s):
// \u0|sdram_read|Add0~9_sumout  = SUM(( \u0|sdram_read|counter [5] ) + ( GND ) + ( \u0|sdram_read|Add0~14  ))
// \u0|sdram_read|Add0~10  = CARRY(( \u0|sdram_read|counter [5] ) + ( GND ) + ( \u0|sdram_read|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_read|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_read|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_read|Add0~9_sumout ),
	.cout(\u0|sdram_read|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|Add0~9 .extended_lut = "off";
defparam \u0|sdram_read|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_read|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N14
dffeas \u0|sdram_read|counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_read|state.READ_CAS2_NOP~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|counter[5] .is_wysiwyg = "true";
defparam \u0|sdram_read|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N15
cyclonev_lcell_comb \u0|sdram_read|Add0~5 (
// Equation(s):
// \u0|sdram_read|Add0~5_sumout  = SUM(( \u0|sdram_read|counter [6] ) + ( GND ) + ( \u0|sdram_read|Add0~10  ))
// \u0|sdram_read|Add0~6  = CARRY(( \u0|sdram_read|counter [6] ) + ( GND ) + ( \u0|sdram_read|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_read|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_read|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_read|Add0~5_sumout ),
	.cout(\u0|sdram_read|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|Add0~5 .extended_lut = "off";
defparam \u0|sdram_read|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_read|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N17
dffeas \u0|sdram_read|counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_read|state.READ_CAS2_NOP~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|counter[6] .is_wysiwyg = "true";
defparam \u0|sdram_read|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N18
cyclonev_lcell_comb \u0|sdram_read|Add0~1 (
// Equation(s):
// \u0|sdram_read|Add0~1_sumout  = SUM(( \u0|sdram_read|counter [7] ) + ( GND ) + ( \u0|sdram_read|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_read|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_read|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_read|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|Add0~1 .extended_lut = "off";
defparam \u0|sdram_read|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_read|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N20
dffeas \u0|sdram_read|counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_read|state.READ_CAS2_NOP~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|counter[7] .is_wysiwyg = "true";
defparam \u0|sdram_read|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N39
cyclonev_lcell_comb \u0|sdram_read|Equal0~0 (
// Equation(s):
// \u0|sdram_read|Equal0~0_combout  = ( !\u0|sdram_read|counter [5] & ( (!\u0|sdram_read|counter [7] & (!\u0|sdram_read|counter [4] & (!\u0|sdram_read|counter [6] & !\u0|sdram_read|counter [3]))) ) )

	.dataa(!\u0|sdram_read|counter [7]),
	.datab(!\u0|sdram_read|counter [4]),
	.datac(!\u0|sdram_read|counter [6]),
	.datad(!\u0|sdram_read|counter [3]),
	.datae(gnd),
	.dataf(!\u0|sdram_read|counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_read|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|Equal0~0 .extended_lut = "off";
defparam \u0|sdram_read|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \u0|sdram_read|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N48
cyclonev_lcell_comb \u0|sdram_read|Selector1~0 (
// Equation(s):
// \u0|sdram_read|Selector1~0_combout  = ( \u0|sdram_read|state.READ_READING~q  & ( \u0|sdram_read|state.READ_CAS2_NOP~q  ) ) # ( !\u0|sdram_read|state.READ_READING~q  & ( \u0|sdram_read|state.READ_CAS2_NOP~q  ) ) # ( \u0|sdram_read|state.READ_READING~q  & ( 
// !\u0|sdram_read|state.READ_CAS2_NOP~q  & ( (!\u0|sdram_read|counter [2]) # ((!\u0|sdram_read|counter [0]) # ((!\u0|sdram_read|counter [1]) # (!\u0|sdram_read|Equal0~0_combout ))) ) ) )

	.dataa(!\u0|sdram_read|counter [2]),
	.datab(!\u0|sdram_read|counter [0]),
	.datac(!\u0|sdram_read|counter [1]),
	.datad(!\u0|sdram_read|Equal0~0_combout ),
	.datae(!\u0|sdram_read|state.READ_READING~q ),
	.dataf(!\u0|sdram_read|state.READ_CAS2_NOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_read|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|Selector1~0 .extended_lut = "off";
defparam \u0|sdram_read|Selector1~0 .lut_mask = 64'h0000FFFEFFFFFFFF;
defparam \u0|sdram_read|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N50
dffeas \u0|sdram_read|state.READ_READING (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|state.READ_READING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|state.READ_READING .is_wysiwyg = "true";
defparam \u0|sdram_read|state.READ_READING .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N30
cyclonev_lcell_comb \u0|sdram_read|state~18 (
// Equation(s):
// \u0|sdram_read|state~18_combout  = ( \u0|sdram_read|counter [1] & ( \u0|sdram_read|Equal0~0_combout  & ( (\u0|sdram_read|counter [2] & (\KEY[2]~input_o  & (\u0|sdram_read|state.READ_READING~q  & \u0|sdram_read|counter [0]))) ) ) )

	.dataa(!\u0|sdram_read|counter [2]),
	.datab(!\KEY[2]~input_o ),
	.datac(!\u0|sdram_read|state.READ_READING~q ),
	.datad(!\u0|sdram_read|counter [0]),
	.datae(!\u0|sdram_read|counter [1]),
	.dataf(!\u0|sdram_read|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_read|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_read|state~18 .extended_lut = "off";
defparam \u0|sdram_read|state~18 .lut_mask = 64'h0000000000000001;
defparam \u0|sdram_read|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N32
dffeas \u0|sdram_read|state.READ_FIN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_read|state.READ_FIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_read|state.READ_FIN .is_wysiwyg = "true";
defparam \u0|sdram_read|state.READ_FIN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N15
cyclonev_lcell_comb \u0|state~17 (
// Equation(s):
// \u0|state~17_combout  = ( \u0|sdram_read|state.READ_FIN~q  ) # ( !\u0|sdram_read|state.READ_FIN~q  & ( (!\KEY[2]~input_o ) # (\u0|state.READ_START~q ) ) )

	.dataa(!\u0|state.READ_START~q ),
	.datab(!\KEY[2]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sdram_read|state.READ_FIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|state~17 .extended_lut = "off";
defparam \u0|state~17 .lut_mask = 64'hDDDDDDDDFFFFFFFF;
defparam \u0|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N14
dffeas \u0|state.READ_FIN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_read|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|state~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|state.READ_FIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|state.READ_FIN .is_wysiwyg = "true";
defparam \u0|state.READ_FIN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N9
cyclonev_lcell_comb \u0|state~15 (
// Equation(s):
// \u0|state~15_combout  = ( \u0|sdram_read|state.READ_FIN~q  & ( (\KEY[2]~input_o  & \u0|state.READ_FIN~q ) ) )

	.dataa(gnd),
	.datab(!\KEY[2]~input_o ),
	.datac(!\u0|state.READ_FIN~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sdram_read|state.READ_FIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|state~15 .extended_lut = "off";
defparam \u0|state~15 .lut_mask = 64'h0000000003030303;
defparam \u0|state~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N11
dffeas \u0|state.READ_ACK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|state.READ_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|state.READ_ACK .is_wysiwyg = "true";
defparam \u0|state.READ_ACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N3
cyclonev_lcell_comb \next_state[2]~0 (
// Equation(s):
// \next_state[2]~0_combout  = ( state[0] & ( (state[1] & (\u0|state.READ_ACK~q  & !state[2])) ) )

	.dataa(!state[1]),
	.datab(!\u0|state.READ_ACK~q ),
	.datac(gnd),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\next_state[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \next_state[2]~0 .extended_lut = "off";
defparam \next_state[2]~0 .lut_mask = 64'h0000000011001100;
defparam \next_state[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N5
dffeas \state[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\next_state[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[2]),
	.prn(vcc));
// synopsys translate_off
defparam \state[2] .is_wysiwyg = "true";
defparam \state[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N5
dffeas \u0|state.INIT_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|state.INIT_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|state.INIT_START .is_wysiwyg = "true";
defparam \u0|state.INIT_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \u0|sdram_init|state~16 (
// Equation(s):
// \u0|sdram_init|state~16_combout  = ( \u0|state.INIT_START~q  & ( \u0|sdram_init|state.000~q  & ( \KEY[2]~input_o  ) ) ) # ( !\u0|state.INIT_START~q  & ( \u0|sdram_init|state.000~q  & ( \KEY[2]~input_o  ) ) ) # ( !\u0|state.INIT_START~q  & ( 
// !\u0|sdram_init|state.000~q  & ( \KEY[2]~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(!\u0|state.INIT_START~q ),
	.dataf(!\u0|sdram_init|state.000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|state~16 .extended_lut = "off";
defparam \u0|sdram_init|state~16 .lut_mask = 64'h0F0F00000F0F0F0F;
defparam \u0|sdram_init|state~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N53
dffeas \u0|sdram_init|state.000 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sdram_init|state~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|state.000 .is_wysiwyg = "true";
defparam \u0|sdram_init|state.000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N54
cyclonev_lcell_comb \u0|sdram_init|counter[0]~0 (
// Equation(s):
// \u0|sdram_init|counter[0]~0_combout  = ( !\u0|sdram_init|counter [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sdram_init|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|counter[0]~0 .extended_lut = "off";
defparam \u0|sdram_init|counter[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|sdram_init|counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N2
dffeas \u0|sdram_init|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sdram_init|counter[0]~0_combout ),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[0] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N0
cyclonev_lcell_comb \u0|sdram_init|Add0~57 (
// Equation(s):
// \u0|sdram_init|Add0~57_sumout  = SUM(( \u0|sdram_init|counter [0] ) + ( \u0|sdram_init|counter [1] ) + ( !VCC ))
// \u0|sdram_init|Add0~58  = CARRY(( \u0|sdram_init|counter [0] ) + ( \u0|sdram_init|counter [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sdram_init|counter [1]),
	.datad(!\u0|sdram_init|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~57_sumout ),
	.cout(\u0|sdram_init|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~57 .extended_lut = "off";
defparam \u0|sdram_init|Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|sdram_init|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N56
dffeas \u0|sdram_init|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sdram_init|Add0~57_sumout ),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[1] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N3
cyclonev_lcell_comb \u0|sdram_init|Add0~53 (
// Equation(s):
// \u0|sdram_init|Add0~53_sumout  = SUM(( \u0|sdram_init|counter [2] ) + ( GND ) + ( \u0|sdram_init|Add0~58  ))
// \u0|sdram_init|Add0~54  = CARRY(( \u0|sdram_init|counter [2] ) + ( GND ) + ( \u0|sdram_init|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_init|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_init|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~53_sumout ),
	.cout(\u0|sdram_init|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~53 .extended_lut = "off";
defparam \u0|sdram_init|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_init|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N5
dffeas \u0|sdram_init|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[2] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N6
cyclonev_lcell_comb \u0|sdram_init|Add0~49 (
// Equation(s):
// \u0|sdram_init|Add0~49_sumout  = SUM(( \u0|sdram_init|counter [3] ) + ( GND ) + ( \u0|sdram_init|Add0~54  ))
// \u0|sdram_init|Add0~50  = CARRY(( \u0|sdram_init|counter [3] ) + ( GND ) + ( \u0|sdram_init|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_init|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_init|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~49_sumout ),
	.cout(\u0|sdram_init|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~49 .extended_lut = "off";
defparam \u0|sdram_init|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_init|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N7
dffeas \u0|sdram_init|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[3] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N9
cyclonev_lcell_comb \u0|sdram_init|Add0~21 (
// Equation(s):
// \u0|sdram_init|Add0~21_sumout  = SUM(( \u0|sdram_init|counter [4] ) + ( GND ) + ( \u0|sdram_init|Add0~50  ))
// \u0|sdram_init|Add0~22  = CARRY(( \u0|sdram_init|counter [4] ) + ( GND ) + ( \u0|sdram_init|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sdram_init|counter [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_init|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~21_sumout ),
	.cout(\u0|sdram_init|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~21 .extended_lut = "off";
defparam \u0|sdram_init|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|sdram_init|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N11
dffeas \u0|sdram_init|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[4] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N12
cyclonev_lcell_comb \u0|sdram_init|Add0~17 (
// Equation(s):
// \u0|sdram_init|Add0~17_sumout  = SUM(( \u0|sdram_init|counter[5]~DUPLICATE_q  ) + ( GND ) + ( \u0|sdram_init|Add0~22  ))
// \u0|sdram_init|Add0~18  = CARRY(( \u0|sdram_init|counter[5]~DUPLICATE_q  ) + ( GND ) + ( \u0|sdram_init|Add0~22  ))

	.dataa(gnd),
	.datab(!\u0|sdram_init|counter[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_init|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~17_sumout ),
	.cout(\u0|sdram_init|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~17 .extended_lut = "off";
defparam \u0|sdram_init|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|sdram_init|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N13
dffeas \u0|sdram_init|counter[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N15
cyclonev_lcell_comb \u0|sdram_init|Add0~13 (
// Equation(s):
// \u0|sdram_init|Add0~13_sumout  = SUM(( \u0|sdram_init|counter [6] ) + ( GND ) + ( \u0|sdram_init|Add0~18  ))
// \u0|sdram_init|Add0~14  = CARRY(( \u0|sdram_init|counter [6] ) + ( GND ) + ( \u0|sdram_init|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sdram_init|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_init|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~13_sumout ),
	.cout(\u0|sdram_init|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~13 .extended_lut = "off";
defparam \u0|sdram_init|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|sdram_init|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N17
dffeas \u0|sdram_init|counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[6] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N18
cyclonev_lcell_comb \u0|sdram_init|Add0~9 (
// Equation(s):
// \u0|sdram_init|Add0~9_sumout  = SUM(( \u0|sdram_init|counter [7] ) + ( GND ) + ( \u0|sdram_init|Add0~14  ))
// \u0|sdram_init|Add0~10  = CARRY(( \u0|sdram_init|counter [7] ) + ( GND ) + ( \u0|sdram_init|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sdram_init|counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_init|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~9_sumout ),
	.cout(\u0|sdram_init|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~9 .extended_lut = "off";
defparam \u0|sdram_init|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|sdram_init|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N20
dffeas \u0|sdram_init|counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[7] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N21
cyclonev_lcell_comb \u0|sdram_init|Add0~37 (
// Equation(s):
// \u0|sdram_init|Add0~37_sumout  = SUM(( \u0|sdram_init|counter[8]~DUPLICATE_q  ) + ( GND ) + ( \u0|sdram_init|Add0~10  ))
// \u0|sdram_init|Add0~38  = CARRY(( \u0|sdram_init|counter[8]~DUPLICATE_q  ) + ( GND ) + ( \u0|sdram_init|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_init|counter[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_init|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~37_sumout ),
	.cout(\u0|sdram_init|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~37 .extended_lut = "off";
defparam \u0|sdram_init|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_init|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N24
cyclonev_lcell_comb \u0|sdram_init|Add0~33 (
// Equation(s):
// \u0|sdram_init|Add0~33_sumout  = SUM(( \u0|sdram_init|counter[9]~DUPLICATE_q  ) + ( GND ) + ( \u0|sdram_init|Add0~38  ))
// \u0|sdram_init|Add0~34  = CARRY(( \u0|sdram_init|counter[9]~DUPLICATE_q  ) + ( GND ) + ( \u0|sdram_init|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sdram_init|counter[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_init|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~33_sumout ),
	.cout(\u0|sdram_init|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~33 .extended_lut = "off";
defparam \u0|sdram_init|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|sdram_init|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N26
dffeas \u0|sdram_init|counter[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N27
cyclonev_lcell_comb \u0|sdram_init|Add0~29 (
// Equation(s):
// \u0|sdram_init|Add0~29_sumout  = SUM(( \u0|sdram_init|counter[10]~DUPLICATE_q  ) + ( GND ) + ( \u0|sdram_init|Add0~34  ))
// \u0|sdram_init|Add0~30  = CARRY(( \u0|sdram_init|counter[10]~DUPLICATE_q  ) + ( GND ) + ( \u0|sdram_init|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_init|counter[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_init|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~29_sumout ),
	.cout(\u0|sdram_init|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~29 .extended_lut = "off";
defparam \u0|sdram_init|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_init|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N29
dffeas \u0|sdram_init|counter[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N30
cyclonev_lcell_comb \u0|sdram_init|Add0~5 (
// Equation(s):
// \u0|sdram_init|Add0~5_sumout  = SUM(( \u0|sdram_init|counter [11] ) + ( GND ) + ( \u0|sdram_init|Add0~30  ))
// \u0|sdram_init|Add0~6  = CARRY(( \u0|sdram_init|counter [11] ) + ( GND ) + ( \u0|sdram_init|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sdram_init|counter [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_init|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~5_sumout ),
	.cout(\u0|sdram_init|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~5 .extended_lut = "off";
defparam \u0|sdram_init|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|sdram_init|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N31
dffeas \u0|sdram_init|counter[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[11] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N33
cyclonev_lcell_comb \u0|sdram_init|Add0~1 (
// Equation(s):
// \u0|sdram_init|Add0~1_sumout  = SUM(( \u0|sdram_init|counter [12] ) + ( GND ) + ( \u0|sdram_init|Add0~6  ))
// \u0|sdram_init|Add0~2  = CARRY(( \u0|sdram_init|counter [12] ) + ( GND ) + ( \u0|sdram_init|Add0~6  ))

	.dataa(!\u0|sdram_init|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_init|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~1_sumout ),
	.cout(\u0|sdram_init|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~1 .extended_lut = "off";
defparam \u0|sdram_init|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|sdram_init|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N35
dffeas \u0|sdram_init|counter[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[12] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N36
cyclonev_lcell_comb \u0|sdram_init|Add0~25 (
// Equation(s):
// \u0|sdram_init|Add0~25_sumout  = SUM(( \u0|sdram_init|counter[13]~DUPLICATE_q  ) + ( GND ) + ( \u0|sdram_init|Add0~2  ))
// \u0|sdram_init|Add0~26  = CARRY(( \u0|sdram_init|counter[13]~DUPLICATE_q  ) + ( GND ) + ( \u0|sdram_init|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sdram_init|counter[13]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_init|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~25_sumout ),
	.cout(\u0|sdram_init|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~25 .extended_lut = "off";
defparam \u0|sdram_init|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|sdram_init|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N38
dffeas \u0|sdram_init|counter[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N39
cyclonev_lcell_comb \u0|sdram_init|Add0~45 (
// Equation(s):
// \u0|sdram_init|Add0~45_sumout  = SUM(( \u0|sdram_init|counter [14] ) + ( GND ) + ( \u0|sdram_init|Add0~26  ))
// \u0|sdram_init|Add0~46  = CARRY(( \u0|sdram_init|counter [14] ) + ( GND ) + ( \u0|sdram_init|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sdram_init|counter [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_init|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~45_sumout ),
	.cout(\u0|sdram_init|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~45 .extended_lut = "off";
defparam \u0|sdram_init|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|sdram_init|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N41
dffeas \u0|sdram_init|counter[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[14] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N42
cyclonev_lcell_comb \u0|sdram_init|Add0~41 (
// Equation(s):
// \u0|sdram_init|Add0~41_sumout  = SUM(( \u0|sdram_init|counter [15] ) + ( GND ) + ( \u0|sdram_init|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sdram_init|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_init|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_init|Add0~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Add0~41 .extended_lut = "off";
defparam \u0|sdram_init|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|sdram_init|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N43
dffeas \u0|sdram_init|counter[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[15] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N14
dffeas \u0|sdram_init|counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[5] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \u0|sdram_init|LessThan1~1 (
// Equation(s):
// \u0|sdram_init|LessThan1~1_combout  = ( !\u0|sdram_init|counter [7] & ( (!\u0|sdram_init|counter [5] & (!\u0|sdram_init|counter [4] & !\u0|sdram_init|counter [6])) ) )

	.dataa(!\u0|sdram_init|counter [5]),
	.datab(!\u0|sdram_init|counter [4]),
	.datac(!\u0|sdram_init|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sdram_init|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|LessThan1~1 .extended_lut = "off";
defparam \u0|sdram_init|LessThan1~1 .lut_mask = 64'h8080808000000000;
defparam \u0|sdram_init|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N57
cyclonev_lcell_comb \u0|sdram_init|LessThan1~0 (
// Equation(s):
// \u0|sdram_init|LessThan1~0_combout  = ( !\u0|sdram_init|counter [11] & ( !\u0|sdram_init|counter [12] ) )

	.dataa(!\u0|sdram_init|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sdram_init|counter [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|LessThan1~0 .extended_lut = "off";
defparam \u0|sdram_init|LessThan1~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \u0|sdram_init|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N28
dffeas \u0|sdram_init|counter[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[10] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N25
dffeas \u0|sdram_init|counter[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[9] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N27
cyclonev_lcell_comb \u0|sdram_init|LessThan1~2 (
// Equation(s):
// \u0|sdram_init|LessThan1~2_combout  = ( \u0|sdram_init|counter [9] & ( (\u0|sdram_init|counter [8] & \u0|sdram_init|counter [10]) ) )

	.dataa(!\u0|sdram_init|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_init|counter [10]),
	.datae(gnd),
	.dataf(!\u0|sdram_init|counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|LessThan1~2 .extended_lut = "off";
defparam \u0|sdram_init|LessThan1~2 .lut_mask = 64'h0000000000550055;
defparam \u0|sdram_init|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N37
dffeas \u0|sdram_init|counter[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[13] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \u0|sdram_init|Selector0~0 (
// Equation(s):
// \u0|sdram_init|Selector0~0_combout  = ( \u0|sdram_init|LessThan1~2_combout  & ( \u0|sdram_init|counter [13] & ( (!\u0|sdram_init|counter [14] & (!\u0|sdram_init|counter [15] & (\u0|sdram_init|LessThan1~1_combout  & \u0|sdram_init|LessThan1~0_combout ))) ) 
// ) ) # ( !\u0|sdram_init|LessThan1~2_combout  & ( \u0|sdram_init|counter [13] & ( (!\u0|sdram_init|counter [14] & (!\u0|sdram_init|counter [15] & \u0|sdram_init|LessThan1~0_combout )) ) ) ) # ( \u0|sdram_init|LessThan1~2_combout  & ( 
// !\u0|sdram_init|counter [13] & ( (!\u0|sdram_init|counter [14] & !\u0|sdram_init|counter [15]) ) ) ) # ( !\u0|sdram_init|LessThan1~2_combout  & ( !\u0|sdram_init|counter [13] & ( (!\u0|sdram_init|counter [14] & !\u0|sdram_init|counter [15]) ) ) )

	.dataa(!\u0|sdram_init|counter [14]),
	.datab(!\u0|sdram_init|counter [15]),
	.datac(!\u0|sdram_init|LessThan1~1_combout ),
	.datad(!\u0|sdram_init|LessThan1~0_combout ),
	.datae(!\u0|sdram_init|LessThan1~2_combout ),
	.dataf(!\u0|sdram_init|counter [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Selector0~0 .extended_lut = "off";
defparam \u0|sdram_init|Selector0~0 .lut_mask = 64'h8888888800880008;
defparam \u0|sdram_init|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \u0|sdram_init|Selector0~1 (
// Equation(s):
// \u0|sdram_init|Selector0~1_combout  = ( \u0|sdram_init|Selector0~0_combout  & ( ((!\u0|sdram_init|state.000~q  & !\u0|state.INIT_START~q )) # (\u0|sdram_init|state.INIT_NOP1~q ) ) ) # ( !\u0|sdram_init|Selector0~0_combout  & ( (!\u0|sdram_init|state.000~q 
//  & !\u0|state.INIT_START~q ) ) )

	.dataa(!\u0|sdram_init|state.000~q ),
	.datab(gnd),
	.datac(!\u0|state.INIT_START~q ),
	.datad(!\u0|sdram_init|state.INIT_NOP1~q ),
	.datae(gnd),
	.dataf(!\u0|sdram_init|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Selector0~1 .extended_lut = "off";
defparam \u0|sdram_init|Selector0~1 .lut_mask = 64'hA0A0A0A0A0FFA0FF;
defparam \u0|sdram_init|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N56
dffeas \u0|sdram_init|state.INIT_NOP1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|state.INIT_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|state.INIT_NOP1 .is_wysiwyg = "true";
defparam \u0|sdram_init|state.INIT_NOP1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N18
cyclonev_lcell_comb \u0|sdram_init|state~14 (
// Equation(s):
// \u0|sdram_init|state~14_combout  = ( !\u0|sdram_init|Selector0~0_combout  & ( (\u0|sdram_init|state.INIT_NOP1~q  & \KEY[2]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sdram_init|state.INIT_NOP1~q ),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\u0|sdram_init|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|state~14 .extended_lut = "off";
defparam \u0|sdram_init|state~14 .lut_mask = 64'h000F000F00000000;
defparam \u0|sdram_init|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N20
dffeas \u0|sdram_init|state.INIT_PRE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|state.INIT_PRE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|state.INIT_PRE .is_wysiwyg = "true";
defparam \u0|sdram_init|state.INIT_PRE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N48
cyclonev_lcell_comb \u0|sdram_init|ctr_reset~0 (
// Equation(s):
// \u0|sdram_init|ctr_reset~0_combout  = ( \u0|sdram_init|state.INIT_PRE~q  ) # ( !\u0|sdram_init|state.INIT_PRE~q  & ( !\u0|sdram_init|state.000~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sdram_init|state.000~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sdram_init|state.INIT_PRE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|ctr_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|ctr_reset~0 .extended_lut = "off";
defparam \u0|sdram_init|ctr_reset~0 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \u0|sdram_init|ctr_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y4_N23
dffeas \u0|sdram_init|counter[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N22
dffeas \u0|sdram_init|counter[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_init|ctr_reset~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|counter[8] .is_wysiwyg = "true";
defparam \u0|sdram_init|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \u0|sdram_init|LessThan0~0 (
// Equation(s):
// \u0|sdram_init|LessThan0~0_combout  = ( !\u0|sdram_init|counter [10] & ( !\u0|sdram_init|counter [14] & ( (!\u0|sdram_init|counter [8] & (!\u0|sdram_init|counter [9] & (!\u0|sdram_init|counter [13] & !\u0|sdram_init|counter [15]))) ) ) )

	.dataa(!\u0|sdram_init|counter [8]),
	.datab(!\u0|sdram_init|counter [9]),
	.datac(!\u0|sdram_init|counter [13]),
	.datad(!\u0|sdram_init|counter [15]),
	.datae(!\u0|sdram_init|counter [10]),
	.dataf(!\u0|sdram_init|counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|LessThan0~0 .extended_lut = "off";
defparam \u0|sdram_init|LessThan0~0 .lut_mask = 64'h8000000000000000;
defparam \u0|sdram_init|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N21
cyclonev_lcell_comb \u0|sdram_init|Selector1~0 (
// Equation(s):
// \u0|sdram_init|Selector1~0_combout  = ( \u0|sdram_init|LessThan1~0_combout  & ( ((\u0|sdram_init|state.INIT_NOP2~q  & (\u0|sdram_init|LessThan0~0_combout  & \u0|sdram_init|LessThan1~1_combout ))) # (\u0|sdram_init|state.INIT_PRE~q ) ) ) # ( 
// !\u0|sdram_init|LessThan1~0_combout  & ( \u0|sdram_init|state.INIT_PRE~q  ) )

	.dataa(!\u0|sdram_init|state.INIT_PRE~q ),
	.datab(!\u0|sdram_init|state.INIT_NOP2~q ),
	.datac(!\u0|sdram_init|LessThan0~0_combout ),
	.datad(!\u0|sdram_init|LessThan1~1_combout ),
	.datae(gnd),
	.dataf(!\u0|sdram_init|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|Selector1~0 .extended_lut = "off";
defparam \u0|sdram_init|Selector1~0 .lut_mask = 64'h5555555555575557;
defparam \u0|sdram_init|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N23
dffeas \u0|sdram_init|state.INIT_REF (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|state.INIT_REF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|state.INIT_REF .is_wysiwyg = "true";
defparam \u0|sdram_init|state.INIT_REF .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N57
cyclonev_lcell_comb \u0|sdram_init|state~15 (
// Equation(s):
// \u0|sdram_init|state~15_combout  = ( \u0|sdram_init|state.INIT_REF~q  & ( \KEY[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sdram_init|state.INIT_REF~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|state~15 .extended_lut = "off";
defparam \u0|sdram_init|state~15 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|sdram_init|state~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N59
dffeas \u0|sdram_init|state.INIT_NOP2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|state.INIT_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|state.INIT_NOP2 .is_wysiwyg = "true";
defparam \u0|sdram_init|state.INIT_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \u0|sdram_init|state~13 (
// Equation(s):
// \u0|sdram_init|state~13_combout  = ( \u0|sdram_init|LessThan1~1_combout  & ( \u0|sdram_init|LessThan1~0_combout  & ( (!\u0|sdram_init|LessThan0~0_combout  & (\KEY[2]~input_o  & \u0|sdram_init|state.INIT_NOP2~q )) ) ) ) # ( 
// !\u0|sdram_init|LessThan1~1_combout  & ( \u0|sdram_init|LessThan1~0_combout  & ( (\KEY[2]~input_o  & \u0|sdram_init|state.INIT_NOP2~q ) ) ) ) # ( \u0|sdram_init|LessThan1~1_combout  & ( !\u0|sdram_init|LessThan1~0_combout  & ( (\KEY[2]~input_o  & 
// \u0|sdram_init|state.INIT_NOP2~q ) ) ) ) # ( !\u0|sdram_init|LessThan1~1_combout  & ( !\u0|sdram_init|LessThan1~0_combout  & ( (\KEY[2]~input_o  & \u0|sdram_init|state.INIT_NOP2~q ) ) ) )

	.dataa(!\u0|sdram_init|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\KEY[2]~input_o ),
	.datad(!\u0|sdram_init|state.INIT_NOP2~q ),
	.datae(!\u0|sdram_init|LessThan1~1_combout ),
	.dataf(!\u0|sdram_init|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|state~13 .extended_lut = "off";
defparam \u0|sdram_init|state~13 .lut_mask = 64'h000F000F000F000A;
defparam \u0|sdram_init|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N8
dffeas \u0|sdram_init|state.INIT_LOAD (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|state.INIT_LOAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|state.INIT_LOAD .is_wysiwyg = "true";
defparam \u0|sdram_init|state.INIT_LOAD .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N51
cyclonev_lcell_comb \u0|sdram_init|state~17 (
// Equation(s):
// \u0|sdram_init|state~17_combout  = (\KEY[2]~input_o  & \u0|sdram_init|state.INIT_LOAD~q )

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(!\u0|sdram_init|state.INIT_LOAD~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|state~17 .extended_lut = "off";
defparam \u0|sdram_init|state~17 .lut_mask = 64'h0505050505050505;
defparam \u0|sdram_init|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N52
dffeas \u0|sdram_init|state.INIT_NOP3 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|state.INIT_NOP3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|state.INIT_NOP3 .is_wysiwyg = "true";
defparam \u0|sdram_init|state.INIT_NOP3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N48
cyclonev_lcell_comb \u0|sdram_init|next_state~0 (
// Equation(s):
// \u0|sdram_init|next_state~0_combout  = ( \u0|sdram_init|state.INIT_NOP3~q  ) # ( !\u0|sdram_init|state.INIT_NOP3~q  & ( \u0|sdram_init|state.INIT_FIN~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_init|state.INIT_FIN~q ),
	.datae(gnd),
	.dataf(!\u0|sdram_init|state.INIT_NOP3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|next_state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|next_state~0 .extended_lut = "off";
defparam \u0|sdram_init|next_state~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \u0|sdram_init|next_state~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N50
dffeas \u0|sdram_init|state.INIT_FIN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_init|next_state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_init|state.INIT_FIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_init|state.INIT_FIN .is_wysiwyg = "true";
defparam \u0|sdram_init|state.INIT_FIN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \u0|Selector0~0 (
// Equation(s):
// \u0|Selector0~0_combout  = ( \u0|state.INIT_START~q  & ( (!\u0|sdram_init|state.INIT_FIN~q  & \u0|state.INIT_FIN~q ) ) ) # ( !\u0|state.INIT_START~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sdram_init|state.INIT_FIN~q ),
	.datad(!\u0|state.INIT_FIN~q ),
	.datae(gnd),
	.dataf(!\u0|state.INIT_START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Selector0~0 .extended_lut = "off";
defparam \u0|Selector0~0 .lut_mask = 64'hFFFFFFFF00F000F0;
defparam \u0|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N26
dffeas \u0|state.INIT_FIN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|state.INIT_FIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|state.INIT_FIN .is_wysiwyg = "true";
defparam \u0|state.INIT_FIN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N24
cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ( state[1] & ( state[2] ) ) # ( !state[1] & ( state[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[2]),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N0
cyclonev_lcell_comb \u0|Selector1~0 (
// Equation(s):
// \u0|Selector1~0_combout  = ( !\u0|state.WRIT_ACK~q  & ( !\u0|state.READ_ACK~q  ) )

	.dataa(gnd),
	.datab(!\u0|state.READ_ACK~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|state.WRIT_ACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Selector1~0 .extended_lut = "off";
defparam \u0|Selector1~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \u0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N27
cyclonev_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = ( state[1] & ( (state[0]) # (state[2]) ) ) # ( !state[1] & ( (state[2] & state[0]) ) )

	.dataa(!state[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!state[0]),
	.datae(gnd),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~0 .extended_lut = "off";
defparam \WideOr1~0 .lut_mask = 64'h0055005555FF55FF;
defparam \WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N36
cyclonev_lcell_comb \u0|Selector1~1 (
// Equation(s):
// \u0|Selector1~1_combout  = ( \u0|state.IDLE~q  & ( \WideOr1~0_combout  & ( (!\u0|Selector1~0_combout ) # ((\u0|sdram_init|state.INIT_FIN~q  & \u0|state.INIT_FIN~q )) ) ) ) # ( !\u0|state.IDLE~q  & ( \WideOr1~0_combout  & ( (!\u0|Selector1~0_combout ) # 
// ((\u0|sdram_init|state.INIT_FIN~q  & \u0|state.INIT_FIN~q )) ) ) ) # ( \u0|state.IDLE~q  & ( !\WideOr1~0_combout  & ( (!\WideOr0~0_combout ) # ((!\u0|Selector1~0_combout ) # ((\u0|sdram_init|state.INIT_FIN~q  & \u0|state.INIT_FIN~q ))) ) ) ) # ( 
// !\u0|state.IDLE~q  & ( !\WideOr1~0_combout  & ( (!\u0|Selector1~0_combout ) # ((\u0|sdram_init|state.INIT_FIN~q  & \u0|state.INIT_FIN~q )) ) ) )

	.dataa(!\u0|sdram_init|state.INIT_FIN~q ),
	.datab(!\u0|state.INIT_FIN~q ),
	.datac(!\WideOr0~0_combout ),
	.datad(!\u0|Selector1~0_combout ),
	.datae(!\u0|state.IDLE~q ),
	.dataf(!\WideOr1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Selector1~1 .extended_lut = "off";
defparam \u0|Selector1~1 .lut_mask = 64'hFF11FFF1FF11FF11;
defparam \u0|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N38
dffeas \u0|state.IDLE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|state.IDLE .is_wysiwyg = "true";
defparam \u0|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N18
cyclonev_lcell_comb \u0|state~18 (
// Equation(s):
// \u0|state~18_combout  = ( state[0] & ( (\u0|state.IDLE~q  & (\KEY[2]~input_o  & ((!state[1]) # (state[2])))) ) ) # ( !state[0] & ( (state[1] & (\u0|state.IDLE~q  & (\KEY[2]~input_o  & state[2]))) ) )

	.dataa(!state[1]),
	.datab(!\u0|state.IDLE~q ),
	.datac(!\KEY[2]~input_o ),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|state~18 .extended_lut = "off";
defparam \u0|state~18 .lut_mask = 64'h0001000102030203;
defparam \u0|state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N20
dffeas \u0|state.WRIT_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|state.WRIT_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|state.WRIT_START .is_wysiwyg = "true";
defparam \u0|state.WRIT_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N36
cyclonev_lcell_comb \u0|sdram_write|state~15 (
// Equation(s):
// \u0|sdram_write|state~15_combout  = ( !\u0|sdram_write|state.WRIT_FIN~q  & ( (\KEY[2]~input_o  & ((\u0|sdram_write|state.000~q ) # (\u0|state.WRIT_START~q ))) ) )

	.dataa(!\KEY[2]~input_o ),
	.datab(gnd),
	.datac(!\u0|state.WRIT_START~q ),
	.datad(!\u0|sdram_write|state.000~q ),
	.datae(gnd),
	.dataf(!\u0|sdram_write|state.WRIT_FIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|state~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|state~15 .extended_lut = "off";
defparam \u0|sdram_write|state~15 .lut_mask = 64'h0555055500000000;
defparam \u0|sdram_write|state~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N38
dffeas \u0|sdram_write|state.000 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|state~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|state.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|state.000 .is_wysiwyg = "true";
defparam \u0|sdram_write|state.000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N27
cyclonev_lcell_comb \u0|sdram_write|state~12 (
// Equation(s):
// \u0|sdram_write|state~12_combout  = ( !\u0|sdram_write|state.000~q  & ( (\u0|state.WRIT_START~q  & \KEY[2]~input_o ) ) )

	.dataa(!\u0|state.WRIT_START~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[2]~input_o ),
	.datae(gnd),
	.dataf(!\u0|sdram_write|state.000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|state~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|state~12 .extended_lut = "off";
defparam \u0|sdram_write|state~12 .lut_mask = 64'h0055005500000000;
defparam \u0|sdram_write|state~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N29
dffeas \u0|sdram_write|state.WRIT_ACT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|state.WRIT_ACT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|state.WRIT_ACT .is_wysiwyg = "true";
defparam \u0|sdram_write|state.WRIT_ACT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N12
cyclonev_lcell_comb \u0|sdram_write|state~16 (
// Equation(s):
// \u0|sdram_write|state~16_combout  = ( \u0|sdram_write|state.WRIT_ACT~q  & ( \KEY[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(!\u0|sdram_write|state.WRIT_ACT~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|state~16 .extended_lut = "off";
defparam \u0|sdram_write|state~16 .lut_mask = 64'h00000F0F00000F0F;
defparam \u0|sdram_write|state~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N47
dffeas \u0|sdram_write|state.WRIT_NOP1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sdram_write|state~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|state.WRIT_NOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|state.WRIT_NOP1 .is_wysiwyg = "true";
defparam \u0|sdram_write|state.WRIT_NOP1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N33
cyclonev_lcell_comb \u0|sdram_write|state~13 (
// Equation(s):
// \u0|sdram_write|state~13_combout  = ( \KEY[2]~input_o  & ( \u0|sdram_write|state.WRIT_NOP1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\KEY[2]~input_o ),
	.dataf(!\u0|sdram_write|state.WRIT_NOP1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|state~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|state~13 .extended_lut = "off";
defparam \u0|sdram_write|state~13 .lut_mask = 64'h000000000000FFFF;
defparam \u0|sdram_write|state~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y3_N35
dffeas \u0|sdram_write|state.WRIT_WRITE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|state.WRIT_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|state.WRIT_WRITE .is_wysiwyg = "true";
defparam \u0|sdram_write|state.WRIT_WRITE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N36
cyclonev_lcell_comb \u0|sdram_write|ctr_reset~0 (
// Equation(s):
// \u0|sdram_write|ctr_reset~0_combout  = ( \u0|sdram_write|state.WRIT_NOP1~q  & ( \u0|sdram_write|state.WRIT_WRITE~q  ) ) # ( !\u0|sdram_write|state.WRIT_NOP1~q  & ( \u0|sdram_write|state.WRIT_WRITE~q  ) ) # ( \u0|sdram_write|state.WRIT_NOP1~q  & ( 
// !\u0|sdram_write|state.WRIT_WRITE~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|sdram_write|state.WRIT_NOP1~q ),
	.dataf(!\u0|sdram_write|state.WRIT_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|ctr_reset~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|ctr_reset~0 .extended_lut = "off";
defparam \u0|sdram_write|ctr_reset~0 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \u0|sdram_write|ctr_reset~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N56
dffeas \u0|sdram_write|ctr_reset (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sdram_write|ctr_reset~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|ctr_reset~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|ctr_reset .is_wysiwyg = "true";
defparam \u0|sdram_write|ctr_reset .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N22
dffeas \u0|sdram_write|counter[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_write|ctr_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|counter[0] .is_wysiwyg = "true";
defparam \u0|sdram_write|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N21
cyclonev_lcell_comb \u0|sdram_write|counter[0]~0 (
// Equation(s):
// \u0|sdram_write|counter[0]~0_combout  = !\u0|sdram_write|counter [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_write|counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|counter[0]~0 .extended_lut = "off";
defparam \u0|sdram_write|counter[0]~0 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \u0|sdram_write|counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N23
dffeas \u0|sdram_write|counter[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_write|ctr_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|sdram_write|counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N30
cyclonev_lcell_comb \u0|sdram_write|Add0~5 (
// Equation(s):
// \u0|sdram_write|Add0~5_sumout  = SUM(( \u0|sdram_write|counter [1] ) + ( \u0|sdram_write|counter[0]~DUPLICATE_q  ) + ( !VCC ))
// \u0|sdram_write|Add0~6  = CARRY(( \u0|sdram_write|counter [1] ) + ( \u0|sdram_write|counter[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sdram_write|counter[0]~DUPLICATE_q ),
	.datad(!\u0|sdram_write|counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_write|Add0~5_sumout ),
	.cout(\u0|sdram_write|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|Add0~5 .extended_lut = "off";
defparam \u0|sdram_write|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|sdram_write|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N31
dffeas \u0|sdram_write|counter[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_write|ctr_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|counter[1] .is_wysiwyg = "true";
defparam \u0|sdram_write|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N33
cyclonev_lcell_comb \u0|sdram_write|Add0~1 (
// Equation(s):
// \u0|sdram_write|Add0~1_sumout  = SUM(( \u0|sdram_write|counter [2] ) + ( GND ) + ( \u0|sdram_write|Add0~6  ))
// \u0|sdram_write|Add0~2  = CARRY(( \u0|sdram_write|counter [2] ) + ( GND ) + ( \u0|sdram_write|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_write|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_write|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_write|Add0~1_sumout ),
	.cout(\u0|sdram_write|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|Add0~1 .extended_lut = "off";
defparam \u0|sdram_write|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_write|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N35
dffeas \u0|sdram_write|counter[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_write|ctr_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|counter[2] .is_wysiwyg = "true";
defparam \u0|sdram_write|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N36
cyclonev_lcell_comb \u0|sdram_write|Add0~25 (
// Equation(s):
// \u0|sdram_write|Add0~25_sumout  = SUM(( \u0|sdram_write|counter [3] ) + ( GND ) + ( \u0|sdram_write|Add0~2  ))
// \u0|sdram_write|Add0~26  = CARRY(( \u0|sdram_write|counter [3] ) + ( GND ) + ( \u0|sdram_write|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_write|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_write|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_write|Add0~25_sumout ),
	.cout(\u0|sdram_write|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|Add0~25 .extended_lut = "off";
defparam \u0|sdram_write|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_write|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N38
dffeas \u0|sdram_write|counter[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_write|ctr_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|counter[3] .is_wysiwyg = "true";
defparam \u0|sdram_write|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N39
cyclonev_lcell_comb \u0|sdram_write|Add0~21 (
// Equation(s):
// \u0|sdram_write|Add0~21_sumout  = SUM(( \u0|sdram_write|counter [4] ) + ( GND ) + ( \u0|sdram_write|Add0~26  ))
// \u0|sdram_write|Add0~22  = CARRY(( \u0|sdram_write|counter [4] ) + ( GND ) + ( \u0|sdram_write|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_write|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_write|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_write|Add0~21_sumout ),
	.cout(\u0|sdram_write|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|Add0~21 .extended_lut = "off";
defparam \u0|sdram_write|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_write|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N41
dffeas \u0|sdram_write|counter[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_write|ctr_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|counter[4] .is_wysiwyg = "true";
defparam \u0|sdram_write|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N42
cyclonev_lcell_comb \u0|sdram_write|Add0~17 (
// Equation(s):
// \u0|sdram_write|Add0~17_sumout  = SUM(( \u0|sdram_write|counter [5] ) + ( GND ) + ( \u0|sdram_write|Add0~22  ))
// \u0|sdram_write|Add0~18  = CARRY(( \u0|sdram_write|counter [5] ) + ( GND ) + ( \u0|sdram_write|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_write|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_write|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_write|Add0~17_sumout ),
	.cout(\u0|sdram_write|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|Add0~17 .extended_lut = "off";
defparam \u0|sdram_write|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_write|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N44
dffeas \u0|sdram_write|counter[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_write|ctr_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|counter[5] .is_wysiwyg = "true";
defparam \u0|sdram_write|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N45
cyclonev_lcell_comb \u0|sdram_write|Add0~13 (
// Equation(s):
// \u0|sdram_write|Add0~13_sumout  = SUM(( \u0|sdram_write|counter [6] ) + ( GND ) + ( \u0|sdram_write|Add0~18  ))
// \u0|sdram_write|Add0~14  = CARRY(( \u0|sdram_write|counter [6] ) + ( GND ) + ( \u0|sdram_write|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_write|counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_write|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_write|Add0~13_sumout ),
	.cout(\u0|sdram_write|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|Add0~13 .extended_lut = "off";
defparam \u0|sdram_write|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_write|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N47
dffeas \u0|sdram_write|counter[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_write|ctr_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|counter[6] .is_wysiwyg = "true";
defparam \u0|sdram_write|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \u0|sdram_write|Add0~9 (
// Equation(s):
// \u0|sdram_write|Add0~9_sumout  = SUM(( \u0|sdram_write|counter [7] ) + ( GND ) + ( \u0|sdram_write|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_write|counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|sdram_write|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|sdram_write|Add0~9_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|Add0~9 .extended_lut = "off";
defparam \u0|sdram_write|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|sdram_write|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N50
dffeas \u0|sdram_write|counter[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\u0|sdram_write|ctr_reset~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|counter[7] .is_wysiwyg = "true";
defparam \u0|sdram_write|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N0
cyclonev_lcell_comb \u0|sdram_write|Equal0~0 (
// Equation(s):
// \u0|sdram_write|Equal0~0_combout  = ( !\u0|sdram_write|counter [4] & ( (!\u0|sdram_write|counter [3] & (!\u0|sdram_write|counter [5] & (!\u0|sdram_write|counter [7] & !\u0|sdram_write|counter [6]))) ) )

	.dataa(!\u0|sdram_write|counter [3]),
	.datab(!\u0|sdram_write|counter [5]),
	.datac(!\u0|sdram_write|counter [7]),
	.datad(!\u0|sdram_write|counter [6]),
	.datae(gnd),
	.dataf(!\u0|sdram_write|counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|Equal0~0 .extended_lut = "off";
defparam \u0|sdram_write|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \u0|sdram_write|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \u0|sdram_write|Selector1~0 (
// Equation(s):
// \u0|sdram_write|Selector1~0_combout  = ( \u0|sdram_write|state.WRIT_WRITING~q  & ( \u0|sdram_write|counter [1] ) ) # ( !\u0|sdram_write|state.WRIT_WRITING~q  & ( \u0|sdram_write|counter [1] & ( \u0|sdram_write|state.WRIT_WRITE~q  ) ) ) # ( 
// \u0|sdram_write|state.WRIT_WRITING~q  & ( !\u0|sdram_write|counter [1] & ( (!\u0|sdram_write|Equal0~0_combout ) # (((!\u0|sdram_write|counter [2]) # (!\u0|sdram_write|counter [0])) # (\u0|sdram_write|state.WRIT_WRITE~q )) ) ) ) # ( 
// !\u0|sdram_write|state.WRIT_WRITING~q  & ( !\u0|sdram_write|counter [1] & ( \u0|sdram_write|state.WRIT_WRITE~q  ) ) )

	.dataa(!\u0|sdram_write|Equal0~0_combout ),
	.datab(!\u0|sdram_write|state.WRIT_WRITE~q ),
	.datac(!\u0|sdram_write|counter [2]),
	.datad(!\u0|sdram_write|counter [0]),
	.datae(!\u0|sdram_write|state.WRIT_WRITING~q ),
	.dataf(!\u0|sdram_write|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|Selector1~0 .extended_lut = "off";
defparam \u0|sdram_write|Selector1~0 .lut_mask = 64'h3333FFFB3333FFFF;
defparam \u0|sdram_write|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N14
dffeas \u0|sdram_write|state.WRIT_WRITING (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|state.WRIT_WRITING~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|state.WRIT_WRITING .is_wysiwyg = "true";
defparam \u0|sdram_write|state.WRIT_WRITING .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N6
cyclonev_lcell_comb \u0|sdram_write|state~17 (
// Equation(s):
// \u0|sdram_write|state~17_combout  = ( \u0|sdram_write|Equal0~0_combout  & ( !\u0|sdram_write|counter [1] & ( (\u0|sdram_write|counter[0]~DUPLICATE_q  & (\KEY[2]~input_o  & (\u0|sdram_write|counter [2] & \u0|sdram_write|state.WRIT_WRITING~q ))) ) ) )

	.dataa(!\u0|sdram_write|counter[0]~DUPLICATE_q ),
	.datab(!\KEY[2]~input_o ),
	.datac(!\u0|sdram_write|counter [2]),
	.datad(!\u0|sdram_write|state.WRIT_WRITING~q ),
	.datae(!\u0|sdram_write|Equal0~0_combout ),
	.dataf(!\u0|sdram_write|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|state~17 .extended_lut = "off";
defparam \u0|sdram_write|state~17 .lut_mask = 64'h0000000100000000;
defparam \u0|sdram_write|state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N8
dffeas \u0|sdram_write|state.WRIT_NOP2 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|state.WRIT_NOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|state.WRIT_NOP2 .is_wysiwyg = "true";
defparam \u0|sdram_write|state.WRIT_NOP2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N3
cyclonev_lcell_comb \u0|sdram_write|state~14 (
// Equation(s):
// \u0|sdram_write|state~14_combout  = ( \KEY[2]~input_o  & ( \u0|sdram_write|state.WRIT_NOP2~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|sdram_write|state.WRIT_NOP2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|state~14 .extended_lut = "off";
defparam \u0|sdram_write|state~14 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|sdram_write|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N5
dffeas \u0|sdram_write|state.WRIT_FIN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|state.WRIT_FIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|state.WRIT_FIN .is_wysiwyg = "true";
defparam \u0|sdram_write|state.WRIT_FIN .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y3_N16
dffeas \u0|sdram_write|ready (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|sdram_write|state.WRIT_FIN~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|ready~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|ready .is_wysiwyg = "true";
defparam \u0|sdram_write|ready .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N6
cyclonev_lcell_comb \u0|Selector2~0 (
// Equation(s):
// \u0|Selector2~0_combout  = ( \u0|sdram_write|ready~q  & ( \u0|state.WRIT_START~q  ) ) # ( !\u0|sdram_write|ready~q  & ( (\u0|state.WRIT_FIN~q ) # (\u0|state.WRIT_START~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|state.WRIT_START~q ),
	.datad(!\u0|state.WRIT_FIN~q ),
	.datae(gnd),
	.dataf(!\u0|sdram_write|ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|Selector2~0 .extended_lut = "off";
defparam \u0|Selector2~0 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \u0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N8
dffeas \u0|state.WRIT_FIN (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[2]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|state.WRIT_FIN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|state.WRIT_FIN .is_wysiwyg = "true";
defparam \u0|state.WRIT_FIN .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N42
cyclonev_lcell_comb \u0|state~14 (
// Equation(s):
// \u0|state~14_combout  = ( \u0|sdram_write|ready~q  & ( (\u0|state.WRIT_FIN~q  & \KEY[2]~input_o ) ) )

	.dataa(gnd),
	.datab(!\u0|state.WRIT_FIN~q ),
	.datac(!\KEY[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sdram_write|ready~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|state~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|state~14 .extended_lut = "off";
defparam \u0|state~14 .lut_mask = 64'h0000000003030303;
defparam \u0|state~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N44
dffeas \u0|state.WRIT_ACK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|state~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|state.WRIT_ACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|state.WRIT_ACK .is_wysiwyg = "true";
defparam \u0|state.WRIT_ACK .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N35
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N54
cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = ( !state[1] & ( (!state[2] & ((!state[0] & ((!\KEY[1]~input_o ) # ((!\KEY[0]~input_o )))) # (state[0] & (((!\u0|state.WRIT_ACK~q )))))) ) ) # ( state[1] & ( ((!state[2] & (!\u0|state.READ_ACK~q  & ((state[0]))))) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!state[2]),
	.datac(!\u0|state.READ_ACK~q ),
	.datad(!\u0|state.WRIT_ACK~q ),
	.datae(!state[1]),
	.dataf(!state[0]),
	.datag(!\KEY[0]~input_o ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "on";
defparam \Mux1~0 .lut_mask = 64'hC8C80000CC00C0C0;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N56
dffeas \state[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N48
cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = ( !state[1] & ( (!state[2] & ((!state[0] & (\KEY[0]~input_o  & ((!\KEY[1]~input_o )))) # (state[0] & (((\u0|state.WRIT_ACK~q )))))) ) ) # ( state[1] & ( (state[0] & (((!\u0|state.READ_ACK~q  & ((!state[2])))))) ) )

	.dataa(!state[0]),
	.datab(!\KEY[0]~input_o ),
	.datac(!\u0|state.READ_ACK~q ),
	.datad(!\KEY[1]~input_o ),
	.datae(!state[1]),
	.dataf(!state[2]),
	.datag(!\u0|state.WRIT_ACK~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "on";
defparam \Mux0~0 .lut_mask = 64'h2705505000000000;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N50
dffeas \state[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N21
cyclonev_lcell_comb \u0|state~16 (
// Equation(s):
// \u0|state~16_combout  = ( state[0] & ( (state[1] & (\u0|state.IDLE~q  & (\KEY[2]~input_o  & !state[2]))) ) )

	.dataa(!state[1]),
	.datab(!\u0|state.IDLE~q ),
	.datac(!\KEY[2]~input_o ),
	.datad(!state[2]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|state~16 .extended_lut = "off";
defparam \u0|state~16 .lut_mask = 64'h0000000001000100;
defparam \u0|state~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y3_N23
dffeas \u0|state.READ_START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|state.READ_START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|state.READ_START .is_wysiwyg = "true";
defparam \u0|state.READ_START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N33
cyclonev_lcell_comb \u0|WideOr4 (
// Equation(s):
// \u0|WideOr4~combout  = ( !\u0|state.READ_ACK~q  & ( (!\u0|state.READ_START~q  & !\u0|state.READ_FIN~q ) ) )

	.dataa(!\u0|state.READ_START~q ),
	.datab(gnd),
	.datac(!\u0|state.READ_FIN~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|state.READ_ACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|WideOr4~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|WideOr4 .extended_lut = "off";
defparam \u0|WideOr4 .lut_mask = 64'hA0A0A0A000000000;
defparam \u0|WideOr4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N18
cyclonev_lcell_comb \u0|WideOr6 (
// Equation(s):
// \u0|WideOr6~combout  = (\u0|state.INIT_START~q  & (!\u0|state.IDLE~q  & !\u0|state.INIT_FIN~q ))

	.dataa(!\u0|state.INIT_START~q ),
	.datab(!\u0|state.IDLE~q ),
	.datac(!\u0|state.INIT_FIN~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|WideOr6~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|WideOr6 .extended_lut = "off";
defparam \u0|WideOr6 .lut_mask = 64'h4040404040404040;
defparam \u0|WideOr6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y3_N45
cyclonev_lcell_comb \u0|WideOr5 (
// Equation(s):
// \u0|WideOr5~combout  = ( !\u0|state.WRIT_START~q  & ( (!\u0|state.WRIT_FIN~q  & !\u0|state.WRIT_ACK~q ) ) )

	.dataa(gnd),
	.datab(!\u0|state.WRIT_FIN~q ),
	.datac(!\u0|state.WRIT_ACK~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|state.WRIT_START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|WideOr5~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|WideOr5 .extended_lut = "off";
defparam \u0|WideOr5 .lut_mask = 64'hC0C0C0C000000000;
defparam \u0|WideOr5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N15
cyclonev_lcell_comb \u0|sdram_write|DRAM_ADDR[1]~3 (
// Equation(s):
// \u0|sdram_write|DRAM_ADDR[1]~3_combout  = ( \u0|WideOr5~combout  & ( (\u0|WideOr4~combout  & ((\u0|WideOr6~combout ) # (\u0|sdram_init|state.INIT_LOAD~q ))) ) )

	.dataa(!\u0|WideOr4~combout ),
	.datab(!\u0|sdram_init|state.INIT_LOAD~q ),
	.datac(!\u0|WideOr6~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|WideOr5~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|DRAM_ADDR[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|DRAM_ADDR[1]~3 .extended_lut = "off";
defparam \u0|sdram_write|DRAM_ADDR[1]~3 .lut_mask = 64'h0000000015151515;
defparam \u0|sdram_write|DRAM_ADDR[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N0
cyclonev_lcell_comb \u0|WideOr5~0 (
// Equation(s):
// \u0|WideOr5~0_combout  = ( !\u0|state.WRIT_START~q  & ( !\u0|state.WRIT_ACK~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|state.WRIT_START~q ),
	.dataf(!\u0|state.WRIT_ACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|WideOr5~0 .extended_lut = "off";
defparam \u0|WideOr5~0 .lut_mask = 64'hFFFF000000000000;
defparam \u0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N57
cyclonev_lcell_comb \u0|sdram_write|DRAM_ADDR[0]~4 (
// Equation(s):
// \u0|sdram_write|DRAM_ADDR[0]~4_combout  = ( \u0|state.INIT_START~q  & ( \u0|state.INIT_FIN~q  ) ) # ( !\u0|state.INIT_START~q  & ( \u0|state.INIT_FIN~q  ) ) # ( \u0|state.INIT_START~q  & ( !\u0|state.INIT_FIN~q  & ( (!\u0|WideOr4~combout ) # 
// ((!\u0|WideOr5~0_combout ) # ((\u0|state.WRIT_FIN~q ) # (\u0|state.IDLE~q ))) ) ) ) # ( !\u0|state.INIT_START~q  & ( !\u0|state.INIT_FIN~q  ) )

	.dataa(!\u0|WideOr4~combout ),
	.datab(!\u0|WideOr5~0_combout ),
	.datac(!\u0|state.IDLE~q ),
	.datad(!\u0|state.WRIT_FIN~q ),
	.datae(!\u0|state.INIT_START~q ),
	.dataf(!\u0|state.INIT_FIN~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|DRAM_ADDR[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|DRAM_ADDR[0]~4 .extended_lut = "off";
defparam \u0|sdram_write|DRAM_ADDR[0]~4 .lut_mask = 64'hFFFFEFFFFFFFFFFF;
defparam \u0|sdram_write|DRAM_ADDR[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N95
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N6
cyclonev_lcell_comb \u0|sdram_write|Selector9~0 (
// Equation(s):
// \u0|sdram_write|Selector9~0_combout  = ( \u0|sdram_write|state.WRIT_WRITE~q  & ( \SW[8]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[8]~input_o ),
	.datae(gnd),
	.dataf(!\u0|sdram_write|state.WRIT_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|Selector9~0 .extended_lut = "off";
defparam \u0|sdram_write|Selector9~0 .lut_mask = 64'h0000000000FF00FF;
defparam \u0|sdram_write|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N8
dffeas \u0|sdram_write|address[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|address[3] .is_wysiwyg = "true";
defparam \u0|sdram_write|address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N48
cyclonev_lcell_comb \u0|sdram_init|DRAM_ADDR[3]~10 (
// Equation(s):
// \u0|sdram_init|DRAM_ADDR[3]~10_combout  = ( \SW[8]~input_o  & ( \u0|sdram_write|address [3] & ( (\u0|WideOr6~combout  & ((\u0|sdram_read|state.READ_READ~q ) # (\u0|WideOr4~combout ))) ) ) ) # ( !\SW[8]~input_o  & ( \u0|sdram_write|address [3] & ( 
// (\u0|WideOr4~combout  & \u0|WideOr6~combout ) ) ) ) # ( \SW[8]~input_o  & ( !\u0|sdram_write|address [3] & ( (\u0|WideOr6~combout  & (\u0|WideOr5~combout  & ((\u0|sdram_read|state.READ_READ~q ) # (\u0|WideOr4~combout )))) ) ) ) # ( !\SW[8]~input_o  & ( 
// !\u0|sdram_write|address [3] & ( (\u0|WideOr4~combout  & (\u0|WideOr6~combout  & \u0|WideOr5~combout )) ) ) )

	.dataa(!\u0|WideOr4~combout ),
	.datab(!\u0|sdram_read|state.READ_READ~q ),
	.datac(!\u0|WideOr6~combout ),
	.datad(!\u0|WideOr5~combout ),
	.datae(!\SW[8]~input_o ),
	.dataf(!\u0|sdram_write|address [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|DRAM_ADDR[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|DRAM_ADDR[3]~10 .extended_lut = "off";
defparam \u0|sdram_init|DRAM_ADDR[3]~10 .lut_mask = 64'h0005000705050707;
defparam \u0|sdram_init|DRAM_ADDR[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N21
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N24
cyclonev_lcell_comb \u0|sdram_write|Selector8~0 (
// Equation(s):
// \u0|sdram_write|Selector8~0_combout  = ( \u0|sdram_write|state.WRIT_WRITE~q  & ( \SW[9]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SW[9]~input_o ),
	.datae(gnd),
	.dataf(!\u0|sdram_write|state.WRIT_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|Selector8~0 .extended_lut = "off";
defparam \u0|sdram_write|Selector8~0 .lut_mask = 64'h0000000000FF00FF;
defparam \u0|sdram_write|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N26
dffeas \u0|sdram_write|address[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|address[4] .is_wysiwyg = "true";
defparam \u0|sdram_write|address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N51
cyclonev_lcell_comb \u0|sdram_init|DRAM_ADDR[4]~11 (
// Equation(s):
// \u0|sdram_init|DRAM_ADDR[4]~11_combout  = ( \SW[9]~input_o  & ( \u0|sdram_write|address [4] & ( (\u0|WideOr6~combout  & ((\u0|sdram_read|state.READ_READ~q ) # (\u0|WideOr4~combout ))) ) ) ) # ( !\SW[9]~input_o  & ( \u0|sdram_write|address [4] & ( 
// (\u0|WideOr4~combout  & \u0|WideOr6~combout ) ) ) ) # ( \SW[9]~input_o  & ( !\u0|sdram_write|address [4] & ( (\u0|WideOr5~combout  & (\u0|WideOr6~combout  & ((\u0|sdram_read|state.READ_READ~q ) # (\u0|WideOr4~combout )))) ) ) ) # ( !\SW[9]~input_o  & ( 
// !\u0|sdram_write|address [4] & ( (\u0|WideOr4~combout  & (\u0|WideOr5~combout  & \u0|WideOr6~combout )) ) ) )

	.dataa(!\u0|WideOr4~combout ),
	.datab(!\u0|sdram_read|state.READ_READ~q ),
	.datac(!\u0|WideOr5~combout ),
	.datad(!\u0|WideOr6~combout ),
	.datae(!\SW[9]~input_o ),
	.dataf(!\u0|sdram_write|address [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|DRAM_ADDR[4]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|DRAM_ADDR[4]~11 .extended_lut = "off";
defparam \u0|sdram_init|DRAM_ADDR[4]~11 .lut_mask = 64'h0005000700550077;
defparam \u0|sdram_init|DRAM_ADDR[4]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N21
cyclonev_lcell_comb \u0|sdram_write|address[10]~feeder (
// Equation(s):
// \u0|sdram_write|address[10]~feeder_combout  = ( \u0|sdram_write|state.WRIT_WRITE~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|sdram_write|state.WRIT_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|address[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|address[10]~feeder .extended_lut = "off";
defparam \u0|sdram_write|address[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|sdram_write|address[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N23
dffeas \u0|sdram_write|address[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|address[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|address[10] .is_wysiwyg = "true";
defparam \u0|sdram_write|address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N54
cyclonev_lcell_comb \u0|sdram_init|DRAM_ADDR[10]~12 (
// Equation(s):
// \u0|sdram_init|DRAM_ADDR[10]~12_combout  = ( \u0|WideOr6~combout  & ( \u0|sdram_read|state.READ_READ~q  & ( (\u0|WideOr5~combout ) # (\u0|sdram_write|address [10]) ) ) ) # ( !\u0|WideOr6~combout  & ( \u0|sdram_read|state.READ_READ~q  & ( 
// (\u0|sdram_init|state.INIT_PRE~q  & ((\u0|WideOr5~combout ) # (\u0|sdram_write|address [10]))) ) ) ) # ( \u0|WideOr6~combout  & ( !\u0|sdram_read|state.READ_READ~q  & ( (\u0|WideOr4~combout  & ((\u0|WideOr5~combout ) # (\u0|sdram_write|address [10]))) ) ) 
// ) # ( !\u0|WideOr6~combout  & ( !\u0|sdram_read|state.READ_READ~q  & ( (\u0|WideOr4~combout  & (\u0|sdram_init|state.INIT_PRE~q  & ((\u0|WideOr5~combout ) # (\u0|sdram_write|address [10])))) ) ) )

	.dataa(!\u0|WideOr4~combout ),
	.datab(!\u0|sdram_init|state.INIT_PRE~q ),
	.datac(!\u0|sdram_write|address [10]),
	.datad(!\u0|WideOr5~combout ),
	.datae(!\u0|WideOr6~combout ),
	.dataf(!\u0|sdram_read|state.READ_READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|DRAM_ADDR[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|DRAM_ADDR[10]~12 .extended_lut = "off";
defparam \u0|sdram_init|DRAM_ADDR[10]~12 .lut_mask = 64'h0111055503330FFF;
defparam \u0|sdram_init|DRAM_ADDR[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N39
cyclonev_lcell_comb \u0|sdram_write|DRAM_BA[0]~2 (
// Equation(s):
// \u0|sdram_write|DRAM_BA[0]~2_combout  = ( \u0|WideOr4~combout  & ( (\u0|WideOr5~combout  & ((\u0|WideOr6~combout ) # (\u0|sdram_init|state.INIT_PRE~q ))) ) )

	.dataa(gnd),
	.datab(!\u0|WideOr5~combout ),
	.datac(!\u0|sdram_init|state.INIT_PRE~q ),
	.datad(!\u0|WideOr6~combout ),
	.datae(gnd),
	.dataf(!\u0|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|DRAM_BA[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|DRAM_BA[0]~2 .extended_lut = "off";
defparam \u0|sdram_write|DRAM_BA[0]~2 .lut_mask = 64'h0000000003330333;
defparam \u0|sdram_write|DRAM_BA[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \u0|sdram_init|DRAM_CAS_N~1 (
// Equation(s):
// \u0|sdram_init|DRAM_CAS_N~1_combout  = ( \u0|state.INIT_START~q  & ( \u0|state.IDLE~q  & ( (!\u0|sdram_init|state.INIT_REF~q  & !\u0|sdram_init|state.INIT_LOAD~q ) ) ) ) # ( !\u0|state.INIT_START~q  & ( \u0|state.IDLE~q  & ( 
// (!\u0|sdram_init|state.INIT_REF~q  & !\u0|sdram_init|state.INIT_LOAD~q ) ) ) ) # ( \u0|state.INIT_START~q  & ( !\u0|state.IDLE~q  & ( (!\u0|state.INIT_FIN~q ) # ((!\u0|sdram_init|state.INIT_REF~q  & !\u0|sdram_init|state.INIT_LOAD~q )) ) ) ) # ( 
// !\u0|state.INIT_START~q  & ( !\u0|state.IDLE~q  & ( (!\u0|sdram_init|state.INIT_REF~q  & !\u0|sdram_init|state.INIT_LOAD~q ) ) ) )

	.dataa(!\u0|sdram_init|state.INIT_REF~q ),
	.datab(gnd),
	.datac(!\u0|sdram_init|state.INIT_LOAD~q ),
	.datad(!\u0|state.INIT_FIN~q ),
	.datae(!\u0|state.INIT_START~q ),
	.dataf(!\u0|state.IDLE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|DRAM_CAS_N~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|DRAM_CAS_N~1 .extended_lut = "off";
defparam \u0|sdram_init|DRAM_CAS_N~1 .lut_mask = 64'hA0A0FFA0A0A0A0A0;
defparam \u0|sdram_init|DRAM_CAS_N~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N45
cyclonev_lcell_comb \u0|sdram_init|DRAM_CAS_N~2 (
// Equation(s):
// \u0|sdram_init|DRAM_CAS_N~2_combout  = ( \u0|sdram_write|address [10] & ( \u0|WideOr4~combout  & ( (\u0|WideOr5~combout  & \u0|sdram_init|DRAM_CAS_N~1_combout ) ) ) ) # ( !\u0|sdram_write|address [10] & ( \u0|WideOr4~combout  & ( 
// \u0|sdram_init|DRAM_CAS_N~1_combout  ) ) ) # ( \u0|sdram_write|address [10] & ( !\u0|WideOr4~combout  & ( (\u0|WideOr5~combout  & (\u0|sdram_init|DRAM_CAS_N~1_combout  & !\u0|sdram_read|state.READ_READ~q )) ) ) ) # ( !\u0|sdram_write|address [10] & ( 
// !\u0|WideOr4~combout  & ( (\u0|sdram_init|DRAM_CAS_N~1_combout  & !\u0|sdram_read|state.READ_READ~q ) ) ) )

	.dataa(!\u0|WideOr5~combout ),
	.datab(gnd),
	.datac(!\u0|sdram_init|DRAM_CAS_N~1_combout ),
	.datad(!\u0|sdram_read|state.READ_READ~q ),
	.datae(!\u0|sdram_write|address [10]),
	.dataf(!\u0|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|DRAM_CAS_N~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|DRAM_CAS_N~2 .extended_lut = "off";
defparam \u0|sdram_init|DRAM_CAS_N~2 .lut_mask = 64'h0F0005000F0F0505;
defparam \u0|sdram_init|DRAM_CAS_N~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N0
cyclonev_lcell_comb \u0|sdram_init|DRAM_CLK~2 (
// Equation(s):
// \u0|sdram_init|DRAM_CLK~2_combout  = ( \u0|WideOr6~combout  & ( \u0|WideOr4~combout  & ( (!\CLOCK_50~input_o ) # (\u0|WideOr5~combout ) ) ) ) # ( !\u0|WideOr6~combout  & ( \u0|WideOr4~combout  & ( !\CLOCK_50~input_o  ) ) ) # ( \u0|WideOr6~combout  & ( 
// !\u0|WideOr4~combout  & ( !\CLOCK_50~input_o  ) ) ) # ( !\u0|WideOr6~combout  & ( !\u0|WideOr4~combout  & ( !\CLOCK_50~input_o  ) ) )

	.dataa(gnd),
	.datab(!\u0|WideOr5~combout ),
	.datac(!\CLOCK_50~input_o ),
	.datad(gnd),
	.datae(!\u0|WideOr6~combout ),
	.dataf(!\u0|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|DRAM_CLK~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|DRAM_CLK~2 .extended_lut = "off";
defparam \u0|sdram_init|DRAM_CLK~2 .lut_mask = 64'hF0F0F0F0F0F0F3F3;
defparam \u0|sdram_init|DRAM_CLK~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N57
cyclonev_lcell_comb \u0|sdram_init|DRAM_UDQM~1 (
// Equation(s):
// \u0|sdram_init|DRAM_UDQM~1_combout  = ( \u0|sdram_read|state.READ_READING~q  & ( (\u0|sdram_read|counter [2] & ((\u0|sdram_read|counter [1]) # (\u0|sdram_read|counter [0]))) ) )

	.dataa(!\u0|sdram_read|counter [2]),
	.datab(gnd),
	.datac(!\u0|sdram_read|counter [0]),
	.datad(!\u0|sdram_read|counter [1]),
	.datae(gnd),
	.dataf(!\u0|sdram_read|state.READ_READING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|DRAM_UDQM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|DRAM_UDQM~1 .extended_lut = "off";
defparam \u0|sdram_init|DRAM_UDQM~1 .lut_mask = 64'h0000000005550555;
defparam \u0|sdram_init|DRAM_UDQM~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N24
cyclonev_lcell_comb \u0|sdram_init|DRAM_UDQM~2 (
// Equation(s):
// \u0|sdram_init|DRAM_UDQM~2_combout  = ( !\u0|state.READ_FIN~q  & ( \u0|sdram_read|state.READ_CAS1_NOP~q  & ( (!\u0|state.READ_START~q  & !\u0|state.READ_ACK~q ) ) ) ) # ( \u0|state.READ_FIN~q  & ( !\u0|sdram_read|state.READ_CAS1_NOP~q  & ( 
// (!\u0|sdram_read|state.READ_READING~q  & !\u0|sdram_read|state.READ_CAS2_NOP~q ) ) ) ) # ( !\u0|state.READ_FIN~q  & ( !\u0|sdram_read|state.READ_CAS1_NOP~q  & ( (!\u0|state.READ_START~q  & ((!\u0|state.READ_ACK~q ) # ((!\u0|sdram_read|state.READ_READING~q 
//  & !\u0|sdram_read|state.READ_CAS2_NOP~q )))) # (\u0|state.READ_START~q  & (((!\u0|sdram_read|state.READ_READING~q  & !\u0|sdram_read|state.READ_CAS2_NOP~q )))) ) ) )

	.dataa(!\u0|state.READ_START~q ),
	.datab(!\u0|state.READ_ACK~q ),
	.datac(!\u0|sdram_read|state.READ_READING~q ),
	.datad(!\u0|sdram_read|state.READ_CAS2_NOP~q ),
	.datae(!\u0|state.READ_FIN~q ),
	.dataf(!\u0|sdram_read|state.READ_CAS1_NOP~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|DRAM_UDQM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|DRAM_UDQM~2 .extended_lut = "off";
defparam \u0|sdram_init|DRAM_UDQM~2 .lut_mask = 64'hF888F00088880000;
defparam \u0|sdram_init|DRAM_UDQM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \u0|sdram_write|dqm~0 (
// Equation(s):
// \u0|sdram_write|dqm~0_combout  = ( !\u0|sdram_write|state.WRIT_WRITE~q  & ( !\u0|sdram_write|state.WRIT_WRITING~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u0|sdram_write|state.WRIT_WRITE~q ),
	.dataf(!\u0|sdram_write|state.WRIT_WRITING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|dqm~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|dqm~0 .extended_lut = "off";
defparam \u0|sdram_write|dqm~0 .lut_mask = 64'hFFFF000000000000;
defparam \u0|sdram_write|dqm~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N25
dffeas \u0|sdram_write|dqm[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|dqm~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|dqm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|dqm[0] .is_wysiwyg = "true";
defparam \u0|sdram_write|dqm[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N42
cyclonev_lcell_comb \u0|sdram_init|DRAM_UDQM~3 (
// Equation(s):
// \u0|sdram_init|DRAM_UDQM~3_combout  = ( \u0|sdram_write|dqm [0] & ( \u0|sdram_read|Equal0~0_combout  & ( (\u0|sdram_init|DRAM_UDQM~2_combout ) # (\u0|sdram_init|DRAM_UDQM~1_combout ) ) ) ) # ( !\u0|sdram_write|dqm [0] & ( \u0|sdram_read|Equal0~0_combout  
// & ( (\u0|WideOr5~combout  & ((\u0|sdram_init|DRAM_UDQM~2_combout ) # (\u0|sdram_init|DRAM_UDQM~1_combout ))) ) ) ) # ( \u0|sdram_write|dqm [0] & ( !\u0|sdram_read|Equal0~0_combout  & ( ((\u0|sdram_init|DRAM_UDQM~2_combout ) # 
// (\u0|sdram_init|DRAM_UDQM~1_combout )) # (\u0|sdram_read|state.READ_READING~q ) ) ) ) # ( !\u0|sdram_write|dqm [0] & ( !\u0|sdram_read|Equal0~0_combout  & ( (\u0|WideOr5~combout  & (((\u0|sdram_init|DRAM_UDQM~2_combout ) # 
// (\u0|sdram_init|DRAM_UDQM~1_combout )) # (\u0|sdram_read|state.READ_READING~q ))) ) ) )

	.dataa(!\u0|sdram_read|state.READ_READING~q ),
	.datab(!\u0|sdram_init|DRAM_UDQM~1_combout ),
	.datac(!\u0|WideOr5~combout ),
	.datad(!\u0|sdram_init|DRAM_UDQM~2_combout ),
	.datae(!\u0|sdram_write|dqm [0]),
	.dataf(!\u0|sdram_read|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|DRAM_UDQM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|DRAM_UDQM~3 .extended_lut = "off";
defparam \u0|sdram_init|DRAM_UDQM~3 .lut_mask = 64'h070F77FF030F33FF;
defparam \u0|sdram_init|DRAM_UDQM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N9
cyclonev_lcell_comb \u0|sdram_write|command[2]~0 (
// Equation(s):
// \u0|sdram_write|command[2]~0_combout  = !\u0|sdram_write|state.WRIT_ACT~q 

	.dataa(!\u0|sdram_write|state.WRIT_ACT~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_write|command[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_write|command[2]~0 .extended_lut = "off";
defparam \u0|sdram_write|command[2]~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \u0|sdram_write|command[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y3_N11
dffeas \u0|sdram_write|command[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|sdram_write|command[2]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|command [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|command[2] .is_wysiwyg = "true";
defparam \u0|sdram_write|command[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \u0|sdram_init|DRAM_RAS_N~1 (
// Equation(s):
// \u0|sdram_init|DRAM_RAS_N~1_combout  = ( !\u0|sdram_init|state.INIT_LOAD~q  & ( (!\u0|sdram_init|state.INIT_REF~q  & !\u0|sdram_init|state.INIT_PRE~q ) ) )

	.dataa(!\u0|sdram_init|state.INIT_REF~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|sdram_init|state.INIT_PRE~q ),
	.datae(gnd),
	.dataf(!\u0|sdram_init|state.INIT_LOAD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|DRAM_RAS_N~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|DRAM_RAS_N~1 .extended_lut = "off";
defparam \u0|sdram_init|DRAM_RAS_N~1 .lut_mask = 64'hAA00AA0000000000;
defparam \u0|sdram_init|DRAM_RAS_N~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y3_N42
cyclonev_lcell_comb \u0|sdram_init|DRAM_RAS_N~2 (
// Equation(s):
// \u0|sdram_init|DRAM_RAS_N~2_combout  = ( \u0|WideOr6~combout  & ( \u0|WideOr4~combout  & ( (\u0|WideOr5~combout ) # (\u0|sdram_write|command [2]) ) ) ) # ( !\u0|WideOr6~combout  & ( \u0|WideOr4~combout  & ( (\u0|sdram_init|DRAM_RAS_N~1_combout  & 
// ((\u0|WideOr5~combout ) # (\u0|sdram_write|command [2]))) ) ) ) # ( \u0|WideOr6~combout  & ( !\u0|WideOr4~combout  & ( (!\u0|sdram_read|state.READ_ACT~q  & ((\u0|WideOr5~combout ) # (\u0|sdram_write|command [2]))) ) ) ) # ( !\u0|WideOr6~combout  & ( 
// !\u0|WideOr4~combout  & ( (!\u0|sdram_read|state.READ_ACT~q  & (\u0|sdram_init|DRAM_RAS_N~1_combout  & ((\u0|WideOr5~combout ) # (\u0|sdram_write|command [2])))) ) ) )

	.dataa(!\u0|sdram_read|state.READ_ACT~q ),
	.datab(!\u0|sdram_write|command [2]),
	.datac(!\u0|sdram_init|DRAM_RAS_N~1_combout ),
	.datad(!\u0|WideOr5~combout ),
	.datae(!\u0|WideOr6~combout ),
	.dataf(!\u0|WideOr4~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|DRAM_RAS_N~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|DRAM_RAS_N~2 .extended_lut = "off";
defparam \u0|sdram_init|DRAM_RAS_N~2 .lut_mask = 64'h020A22AA030F33FF;
defparam \u0|sdram_init|DRAM_RAS_N~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y3_N27
cyclonev_lcell_comb \u0|sdram_init|DRAM_WE_N~1 (
// Equation(s):
// \u0|sdram_init|DRAM_WE_N~1_combout  = ( \u0|sdram_init|state.INIT_PRE~q  & ( (\u0|WideOr6~combout  & ((!\u0|sdram_write|address [10]) # (\u0|WideOr5~combout ))) ) ) # ( !\u0|sdram_init|state.INIT_PRE~q  & ( (!\u0|WideOr5~combout  & 
// (!\u0|sdram_write|address [10] & ((!\u0|sdram_init|state.INIT_LOAD~q ) # (\u0|WideOr6~combout )))) # (\u0|WideOr5~combout  & ((!\u0|sdram_init|state.INIT_LOAD~q ) # ((\u0|WideOr6~combout )))) ) )

	.dataa(!\u0|WideOr5~combout ),
	.datab(!\u0|sdram_init|state.INIT_LOAD~q ),
	.datac(!\u0|WideOr6~combout ),
	.datad(!\u0|sdram_write|address [10]),
	.datae(!\u0|sdram_init|state.INIT_PRE~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|sdram_init|DRAM_WE_N~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|sdram_init|DRAM_WE_N~1 .extended_lut = "off";
defparam \u0|sdram_init|DRAM_WE_N~1 .lut_mask = 64'hCF450F05CF450F05;
defparam \u0|sdram_init|DRAM_WE_N~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N4
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y3_N14
dffeas \u0|sdram_write|data[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sdram_write|state.WRIT_ACT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|data[0] .is_wysiwyg = "true";
defparam \u0|sdram_write|data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N12
cyclonev_lcell_comb \data~0 (
// Equation(s):
// \data~0_combout  = ( \u0|sdram_write|data [0] & ( \u0|sdram_read|state.READ_READING~q  & ( (state[2] & (!state[1] & !state[0])) ) ) )

	.dataa(!state[2]),
	.datab(!state[1]),
	.datac(!state[0]),
	.datad(gnd),
	.datae(!\u0|sdram_write|data [0]),
	.dataf(!\u0|sdram_read|state.READ_READING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data~0 .extended_lut = "off";
defparam \data~0 .lut_mask = 64'h0000000000004040;
defparam \data~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y3_N47
dffeas \u0|sdram_write|data[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sdram_write|state.WRIT_ACT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|data[1] .is_wysiwyg = "true";
defparam \u0|sdram_write|data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N45
cyclonev_lcell_comb \data~1 (
// Equation(s):
// \data~1_combout  = ( \u0|sdram_write|data [1] & ( \u0|sdram_read|state.READ_READING~q  & ( (!state[0] & (!state[1] & state[2])) ) ) )

	.dataa(!state[0]),
	.datab(!state[1]),
	.datac(gnd),
	.datad(!state[2]),
	.datae(!\u0|sdram_write|data [1]),
	.dataf(!\u0|sdram_read|state.READ_READING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data~1 .extended_lut = "off";
defparam \data~1 .lut_mask = 64'h0000000000000088;
defparam \data~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y21_N38
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y3_N50
dffeas \u0|sdram_write|data[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sdram_write|state.WRIT_ACT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|data[2] .is_wysiwyg = "true";
defparam \u0|sdram_write|data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N48
cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = ( \u0|sdram_write|data [2] & ( \u0|sdram_read|state.READ_READING~q  & ( state[2] ) ) ) # ( !\u0|sdram_write|data [2] & ( \u0|sdram_read|state.READ_READING~q  & ( (state[2] & ((state[0]) # (state[1]))) ) ) ) # ( \u0|sdram_write|data [2] 
// & ( !\u0|sdram_read|state.READ_READING~q  & ( (state[2] & ((state[0]) # (state[1]))) ) ) ) # ( !\u0|sdram_write|data [2] & ( !\u0|sdram_read|state.READ_READING~q  & ( (state[2] & ((state[0]) # (state[1]))) ) ) )

	.dataa(!state[2]),
	.datab(!state[1]),
	.datac(!state[0]),
	.datad(gnd),
	.datae(!\u0|sdram_write|data [2]),
	.dataf(!\u0|sdram_read|state.READ_READING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'h1515151515155555;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y3_N59
dffeas \u0|sdram_write|data[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sdram_write|state.WRIT_ACT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|data[3] .is_wysiwyg = "true";
defparam \u0|sdram_write|data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N57
cyclonev_lcell_comb \data~2 (
// Equation(s):
// \data~2_combout  = ( \u0|sdram_write|data [3] & ( \u0|sdram_read|state.READ_READING~q  & ( (!state[0] & (!state[1] & state[2])) ) ) )

	.dataa(!state[0]),
	.datab(!state[1]),
	.datac(gnd),
	.datad(!state[2]),
	.datae(!\u0|sdram_write|data [3]),
	.dataf(!\u0|sdram_read|state.READ_READING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data~2 .extended_lut = "off";
defparam \data~2 .lut_mask = 64'h0000000000000088;
defparam \data~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N44
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y3_N2
dffeas \u0|sdram_write|data[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sdram_write|state.WRIT_ACT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|data[4] .is_wysiwyg = "true";
defparam \u0|sdram_write|data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N0
cyclonev_lcell_comb \data~3 (
// Equation(s):
// \data~3_combout  = ( \u0|sdram_write|data [4] & ( \u0|sdram_read|state.READ_READING~q  & ( (state[2] & (!state[1] & !state[0])) ) ) )

	.dataa(!state[2]),
	.datab(!state[1]),
	.datac(!state[0]),
	.datad(gnd),
	.datae(!\u0|sdram_write|data [4]),
	.dataf(!\u0|sdram_read|state.READ_READING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data~3 .extended_lut = "off";
defparam \data~3 .lut_mask = 64'h0000000000004040;
defparam \data~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N61
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y3_N35
dffeas \u0|sdram_write|data[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sdram_write|state.WRIT_ACT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|data[5] .is_wysiwyg = "true";
defparam \u0|sdram_write|data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N33
cyclonev_lcell_comb \data~4 (
// Equation(s):
// \data~4_combout  = ( \u0|sdram_write|data [5] & ( \u0|sdram_read|state.READ_READING~q  & ( (!state[0] & (!state[1] & state[2])) ) ) )

	.dataa(!state[0]),
	.datab(!state[1]),
	.datac(gnd),
	.datad(!state[2]),
	.datae(!\u0|sdram_write|data [5]),
	.dataf(!\u0|sdram_read|state.READ_READING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data~4 .extended_lut = "off";
defparam \data~4 .lut_mask = 64'h0000000000000088;
defparam \data~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y20_N78
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y3_N26
dffeas \u0|sdram_write|data[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sdram_write|state.WRIT_ACT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|data[6] .is_wysiwyg = "true";
defparam \u0|sdram_write|data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N24
cyclonev_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = ( \u0|sdram_write|data [6] & ( \u0|sdram_read|state.READ_READING~q  & ( state[2] ) ) ) # ( !\u0|sdram_write|data [6] & ( \u0|sdram_read|state.READ_READING~q  & ( (state[2] & ((state[0]) # (state[1]))) ) ) ) # ( \u0|sdram_write|data [6] 
// & ( !\u0|sdram_read|state.READ_READING~q  & ( (state[2] & ((state[0]) # (state[1]))) ) ) ) # ( !\u0|sdram_write|data [6] & ( !\u0|sdram_read|state.READ_READING~q  & ( (state[2] & ((state[0]) # (state[1]))) ) ) )

	.dataa(!state[2]),
	.datab(!state[1]),
	.datac(!state[0]),
	.datad(gnd),
	.datae(!\u0|sdram_write|data [6]),
	.dataf(!\u0|sdram_read|state.READ_READING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux3~0 .extended_lut = "off";
defparam \Mux3~0 .lut_mask = 64'h1515151515155555;
defparam \Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N38
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X43_Y3_N11
dffeas \u0|sdram_write|data[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|sdram_write|state.WRIT_ACT~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|sdram_write|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|sdram_write|data[7] .is_wysiwyg = "true";
defparam \u0|sdram_write|data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N9
cyclonev_lcell_comb \data~5 (
// Equation(s):
// \data~5_combout  = ( \u0|sdram_write|data [7] & ( \u0|sdram_read|state.READ_READING~q  & ( (!state[0] & (!state[1] & state[2])) ) ) )

	.dataa(!state[0]),
	.datab(!state[1]),
	.datac(gnd),
	.datad(!state[2]),
	.datae(!\u0|sdram_write|data [7]),
	.dataf(!\u0|sdram_read|state.READ_READING~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data~5 .extended_lut = "off";
defparam \data~5 .lut_mask = 64'h0000000000000088;
defparam \data~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N36
cyclonev_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = ( !state[2] & ( state[0] ) ) # ( state[2] & ( !state[0] & ( !state[1] ) ) ) # ( !state[2] & ( !state[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!state[1]),
	.datae(!state[2]),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux2~0 .extended_lut = "off";
defparam \Mux2~0 .lut_mask = 64'hFFFFFF00FFFF0000;
defparam \Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y39_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
