FIELD;BOOT;OCEAN;FFT;LU;RADIX;SHUTDOWN;DESCRIPTION
sim_seconds;3.100447;0.105437;0.033452;0.055968;0.670640;0.007420;Number of seconds simulated 
sim_ticks;3100446670000;105437090000;33452260000;55968240000;670640140000;7420360000;Number of ticks simulated 
final_tick;3100446670000;3205883760000;3239336020000;3295304260000;3965944400000;3973364760000;Number of ticks from beginning of simulation (restored from checkpoints and never reset) 
sim_freq;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;1000000000000;Frequency of simulated ticks 
host_inst_rate;253072;1552975;8403003;3344276;529545;58387022;Simulator instruction rate (inst/s) 
host_op_rate;253072;1552975;8402996;3344275;529545;58386783;Simulator op (including micro ops) rate (op/s) 
host_tick_rate;7791485495;1330028807;2214736177;1344932238;1805539142;2193993066;Simulator tick rate (ticks/s) 
host_mem_usage;461292;465388;465388;465388;466412;466412;Number of bytes of host memory used 
host_seconds;397.93;79.27;15.10;41.61;371.44;3.38;Real time elapsed on the host 
sim_insts;100704469;123110971;126922101;139169184;196691436;197470714;Number of instructions simulated 
sim_ops;100704469;123110971;126922101;139169184;196691436;197470714;Number of ops (including micro ops) simulated 
system.voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.clk_domain.clock;1000;1000;1000;1000;1000;1000;Clock period in ticks 
system.mem_ctrls.bytes_read::cpu0.inst;69643712;9788352;2914176;2894272;4109632;664768;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu0.data;166171392;6909952;1940416;2514304;17434240;1040064;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::tsunami.ide;4160;;;;;;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.inst;44087488;7388864;633472;724224;1656896;133120;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::cpu1.data;13679104;5204544;399360;761728;15711552;89472;Number of bytes read from this memory 
system.mem_ctrls.bytes_read::total;293585856;29291712;5887424;6894528;38912320;1927424;Number of bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu0.inst;69643712;9788352;2914176;2894272;4109632;664768;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::cpu1.inst;44087488;7388864;633472;724224;1656896;133120;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_inst_read::total;113731200;17177216;3547648;3618496;5766528;797888;Number of instructions bytes read from this memory 
system.mem_ctrls.bytes_written::writebacks;28846656;6970496;1361088;1785920;21642432;664448;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::tsunami.ide;2832384;847872;737280;704512;700416;;Number of bytes written to this memory 
system.mem_ctrls.bytes_written::total;31679040;7818368;2098368;2490432;22342848;664448;Number of bytes written to this memory 
system.mem_ctrls.num_reads::cpu0.inst;1088183;152943;45534;45223;64213;10387;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu0.data;2596428;107968;30319;39286;272410;16251;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::tsunami.ide;65;;;;;;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.inst;688867;115451;9898;11316;25889;2080;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::cpu1.data;213736;81321;6240;11902;245493;1398;Number of read requests responded to by this memory 
system.mem_ctrls.num_reads::total;4587279;457683;91991;107727;608005;30116;Number of read requests responded to by this memory 
system.mem_ctrls.num_writes::writebacks;450729;108914;21267;27905;338163;10382;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::tsunami.ide;44256;13248;11520;11008;10944;;Number of write requests responded to by this memory 
system.mem_ctrls.num_writes::total;494985;122162;32787;38913;349107;10382;Number of write requests responded to by this memory 
system.mem_ctrls.bw_read::cpu0.inst;22462477;92835946;87114473;51712757;6127924;89587028;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu0.data;53595952;65536255;58005528;44923764;25996416;140163550;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::tsunami.ide;1342;;;;;;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.inst;14219721;70078414;18936598;12939910;2470619;17939830;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::cpu1.data;4411978;49361605;11938207;13610005;23427694;12057636;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_read::total;94691471;277812220;175994806;123186436;58022653;259748045;Total read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu0.inst;22462477;92835946;87114473;51712757;6127924;89587028;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::cpu1.inst;14219721;70078414;18936598;12939910;2470619;17939830;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_inst_read::total;36682198;162914360;106051071;64652667;8598543;107526859;Instruction read bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::writebacks;9304032;66110474;40687475;31909526;32271304;89543904;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::tsunami.ide;913541;8041497;22039767;12587710;1044399;;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_write::total;10217573;74151971;62727242;44497236;33315703;89543904;Write bandwidth from this memory (bytes/s) 
system.mem_ctrls.bw_total::writebacks;9304032;66110474;40687475;31909526;32271304;89543904;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.inst;22462477;92835946;87114473;51712757;6127924;89587028;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu0.data;53595952;65536255;58005528;44923764;25996416;140163550;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::tsunami.ide;914882;8041497;22039767;12587710;1044399;;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.inst;14219721;70078414;18936598;12939910;2470619;17939830;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::cpu1.data;4411978;49361605;11938207;13610005;23427694;12057636;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.bw_total::total;104909044;351964190;238722047;167683672;91338356;349291948;Total bandwidth to/from this memory (bytes/s) 
system.mem_ctrls.readReqs;4587279;457683;91991;107727;608005;30116;Number of read requests accepted 
system.mem_ctrls.writeReqs;494985;122162;32787;38913;349107;10382;Number of write requests accepted 
system.mem_ctrls.readBursts;4587279;457683;91991;107727;608005;30116;Number of DRAM read bursts, including those serviced by the write queue 
system.mem_ctrls.writeBursts;494985;122162;32787;38913;349107;10382;Number of DRAM write bursts, including those merged in the write queue 
system.mem_ctrls.bytesReadDRAM;291121472;28563328;5840704;6829248;38240832;1917760;Total number of bytes read from DRAM 
system.mem_ctrls.bytesReadWrQ;2464384;728384;46720;65280;671488;9664;Total number of bytes read from write queue 
system.mem_ctrls.bytesWritten;31422400;7510720;2088000;2480256;22308352;663680;Total number of bytes written to DRAM 
system.mem_ctrls.bytesReadSys;293585856;29291712;5887424;6894528;38912320;1927424;Total read bytes from the system interface side 
system.mem_ctrls.bytesWrittenSys;31679040;7818368;2098368;2490432;22342848;664448;Total written bytes from the system interface side 
system.mem_ctrls.servicedByWrQ;38506;11381;730;1020;10492;151;Number of DRAM read bursts serviced by the write queue 
system.mem_ctrls.mergedWrBursts;3989;4805;161;152;545;10;Number of DRAM write bursts merged with an existing one 
system.mem_ctrls.neitherReadNorWriteReqs;20025;15461;581;1191;3274;77;Number of requests that are neither read nor write 
system.mem_ctrls.perBankRdBursts::0;321152;40346;5374;6315;35253;1994;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::1;310551;14863;4572;4542;32702;1072;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::2;256927;49198;9489;9825;41295;2222;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::3;154735;16743;4954;5617;30956;2244;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::4;225678;25386;5970;7508;43460;2218;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::5;270292;17450;6367;6790;39244;2038;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::6;204497;30398;4523;5508;33829;2085;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::7;334584;16036;4676;6269;31531;1847;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::8;415504;84820;6639;8821;41761;2415;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::9;303687;14599;3821;4843;42705;2184;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::10;302414;25595;5757;7518;43787;1877;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::11;331316;18189;5437;7232;36962;1639;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::12;295218;32173;7097;7655;37803;1296;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::13;320267;22524;7809;7740;37596;1871;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::14;230345;22764;4852;5839;36980;1927;Per bank write bursts 
system.mem_ctrls.perBankRdBursts::15;271606;15218;3924;4685;31649;1036;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::0;26632;7482;1797;2153;20009;597;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::1;42567;8975;2800;2949;21599;394;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::2;48489;8292;2906;2837;20689;502;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::3;23272;7184;1942;2397;19834;840;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::4;31822;6629;1864;2816;21994;771;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::5;32908;6925;2006;2849;21749;782;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::6;24467;6293;1964;2450;21727;954;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::7;31749;6712;1532;2690;18587;700;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::8;25896;6443;1682;2726;22329;982;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::9;23693;7536;2242;2390;30275;1092;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::10;23854;7665;1856;2364;30444;677;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::11;47323;7336;1916;3121;20703;815;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::12;26700;7526;2486;1825;21121;381;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::13;25928;7905;2094;1768;19610;328;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::14;24950;7592;1764;1637;20390;460;Per bank write bursts 
system.mem_ctrls.perBankWrBursts::15;30725;6860;1774;1782;17508;95;Per bank write bursts 
system.mem_ctrls.numRdRetry;0;0;0;0;0;0;Number of times read queue was full causing retry 
system.mem_ctrls.numWrRetry;23;11;4;1;4;0;Number of times write queue was full causing retry 
system.mem_ctrls.totGap;3100446500000;105437090000;33452270000;55968240000;670640140000;7420360000;Total gap between requests 
system.mem_ctrls.readPktSize::0;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::1;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::2;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::3;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::4;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::5;0;0;0;0;0;0;Read request sizes (log2) 
system.mem_ctrls.readPktSize::6;4587279;457683;91991;107727;608005;30116;Read request sizes (log2) 
system.mem_ctrls.writePktSize::0;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::1;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::2;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::3;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::4;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::5;0;0;0;0;0;0;Write request sizes (log2) 
system.mem_ctrls.writePktSize::6;494985;122162;32787;38913;349107;10382;Write request sizes (log2) 
system.mem_ctrls.rdQLenPdf::0;4056528;384238;80679;95373;525638;25355;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::1;450682;46810;8278;9059;55850;3425;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::2;33933;9588;1540;1631;8855;797;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::3;6777;3933;699;608;4421;369;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::4;727;1102;58;29;1341;17;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::5;88;408;6;6;830;2;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::6;18;157;1;1;416;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::7;4;65;0;0;161;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::8;4;1;0;0;1;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::9;2;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::10;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::11;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::12;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::13;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::14;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::15;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::16;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::17;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::18;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::19;1;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::20;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::21;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::22;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::23;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::24;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::25;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::26;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::27;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::28;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::29;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::30;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.rdQLenPdf::31;0;0;0;0;0;0;What read queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::0;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::1;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::2;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::3;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::4;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::5;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::6;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::7;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::8;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::9;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::10;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::11;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::12;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::13;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::14;1;0;0;0;0;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::15;11367;2671;535;882;13413;209;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::16;12463;2984;640;994;14001;231;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::17;24563;4726;1047;1448;16996;421;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::18;27567;5948;1369;1742;18741;564;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::19;27405;6446;1505;1860;19706;651;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::20;27785;6592;1568;1908;19922;635;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::21;27944;6748;1617;1970;20246;646;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::22;28641;6978;1816;2136;20297;653;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::23;29033;7206;1957;2312;20605;658;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::24;29905;7415;2164;2510;20723;662;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::25;29817;7361;2109;2461;20495;643;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::26;29546;7258;2042;2435;20445;653;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::27;29508;7195;2075;2412;20323;627;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::28;30324;7431;2222;2568;20587;640;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::29;29371;7034;2045;2380;20101;629;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::30;29207;6976;2045;2373;20002;627;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::31;28996;6915;1995;2291;19928;610;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::32;28924;6912;1979;2270;19886;610;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::33;934;329;256;228;283;2;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::34;729;238;153;157;193;1;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::35;646;197;124;123;165;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::36;555;170;106;104;131;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::37;451;120;104;77;99;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::38;422;71;93;72;86;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::39;377;66;79;66;89;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::40;322;61;63;60;64;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::41;247;55;66;54;70;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::42;237;45;56;47;57;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::43;215;57;47;52;58;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::44;218;66;46;43;59;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::45;209;58;45;47;38;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::46;207;64;44;37;38;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::47;214;75;49;44;32;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::48;230;63;51;46;35;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::49;213;77;49;47;39;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::50;208;62;47;50;42;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::51;209;65;44;49;36;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::52;194;62;46;41;43;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::53;193;70;40;45;53;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::54;178;63;47;44;59;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::55;172;62;38;41;54;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::56;178;64;43;40;72;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::57;176;58;36;44;54;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::58;164;61;32;48;61;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::59;144;55;27;44;42;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::60;140;39;24;28;44;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::61;97;32;18;20;27;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::62;66;23;13;9;11;0;What write queue length does an incoming req see 
system.mem_ctrls.wrQLenPdf::63;70;33;10;2;11;0;What write queue length does an incoming req see 
system.mem_ctrls.bytesPerActivate::samples;1225610;188096;36949;42154;601023;11709;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::mean;263.169863;191.781899;214.595469;220.849647;100.742900;220.455376;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::gmean;158.485062;130.055165;135.859199;138.613431;77.183418;136.028186;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::stdev;297.192814;210.532578;253.904907;260.783876;145.252290;266.355194;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::0-127;502873;87993;17087;19061;510148;5548;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::128-255;329065;53014;10431;11960;60731;3182;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::256-383;115069;20430;3457;3962;9337;1006;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::384-511;61979;10428;1647;1931;3941;474;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::512-639;43045;5324;1002;1167;2524;313;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::640-767;35287;2833;574;658;1519;189;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::768-895;17203;1963;405;516;1480;147;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::896-1023;12425;964;310;414;1166;103;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::1024-1151;108664;5147;2036;2485;10177;747;Bytes accessed per row activation 
system.mem_ctrls.bytesPerActivate::total;1225610;188096;36949;42154;601023;11709;Bytes accessed per row activation 
system.mem_ctrls.rdPerTurnAround::samples;28191;6608;1709;2061;19645;610;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::mean;161.354049;67.538741;53.393798;51.771955;30.416187;49.114754;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::stdev;6149.830601;172.474046;118.958512;117.649650;78.706162;50.253576;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::0-32767;28190;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06;1;;;;;;Reads before turning the bus around for writes 
system.mem_ctrls.rdPerTurnAround::total;28191;6608;1709;2061;19645;610;Reads before turning the bus around for writes 
system.mem_ctrls.wrPerTurnAround::samples;28191;6608;1709;2061;19645;610;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::mean;17.416019;17.759534;19.090111;18.803493;17.743344;17;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::gmean;17.189466;17.437782;18.185621;18.118404;17.639964;16.950965;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::stdev;4.348180;5.471072;9.122575;7.865909;2.822030;1.321789;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::16-19;27190;6006;;;18774;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::20-23;422;434;;;723;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::24-27;141;44;;;37;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::28-31;171;47;;;44;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::32-35;90;26;;;23;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::36-39;30;6;;;6;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::40-43;22;6;;;4;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::44-47;21;5;;;5;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::48-51;13;5;;;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::52-55;6;;;;4;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::56-59;7;2;;;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::60-63;12;4;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::64-67;5;1;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::68-71;6;;;;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::72-75;8;2;;;3;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::76-79;8;4;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::80-83;4;2;;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::84-87;5;1;;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::88-91;3;2;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::92-95;4;1;;;2;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::96-99;9;1;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::100-103;6;2;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::104-107;3;1;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::108-111;2;3;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::116-119;1;1;;;1;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::120-123;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::144-147;1;;;;;;Writes before turning the bus around for reads 
system.mem_ctrls.wrPerTurnAround::total;28191;6608;1709;2061;19645;610;Writes before turning the bus around for reads 
system.mem_ctrls.totQLat;40774331277;5953171999;1186190505;1286801502;11175118991;409469749;Total ticks spent queuing 
system.mem_ctrls.totMemAccLat;126063825027;14321334499;2897334255;3287557752;22378487741;971313499;Total ticks spent from burst creation until serviced by the DRAM 
system.mem_ctrls.totBusLat;22743865000;2231510000;456305000;533535000;2987565000;149825000;Total ticks spent in databus transfers 
system.mem_ctrls.avgQLat;8963.81;13338.89;12997.78;12059.20;18702.72;13664.93;Average queueing delay per DRAM burst 
system.mem_ctrls.avgBusLat;5000.00;5000.00;5000.00;5000.00;5000.00;5000.00;Average bus latency per DRAM burst 
system.mem_ctrls.avgMemAccLat;27713.81;32088.89;31747.78;30809.20;37452.72;32414.93;Average memory access latency per DRAM burst 
system.mem_ctrls.avgRdBW;93.90;270.90;174.60;122.02;57.02;258.45;Average DRAM read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBW;10.13;71.23;62.42;44.32;33.26;89.44;Average achieved write bandwidth in MiByte/s 
system.mem_ctrls.avgRdBWSys;94.69;277.81;175.99;123.19;58.02;259.75;Average system read bandwidth in MiByte/s 
system.mem_ctrls.avgWrBWSys;10.22;74.15;62.73;44.50;33.32;89.54;Average system write bandwidth in MiByte/s 
system.mem_ctrls.peakBW;12800.00;12800.00;12800.00;12800.00;12800.00;12800.00;Theoretical peak bandwidth in MiByte/s 
system.mem_ctrls.busUtil;0.81;2.67;1.85;1.30;0.71;2.72;Data bus utilization in percentage 
system.mem_ctrls.busUtilRead;0.73;2.12;1.36;0.95;0.45;2.02;Data bus utilization in percentage for reads 
system.mem_ctrls.busUtilWrite;0.08;0.56;0.49;0.35;0.26;0.70;Data bus utilization in percentage for writes 
system.mem_ctrls.avgRdQLen;1.03;1.10;1.07;1.04;1.04;1.10;Average read queue length when enqueuing 
system.mem_ctrls.avgWrQLen;23.98;24.95;25.00;24.91;24.62;25.12;Average write queue length when enqueuing 
system.mem_ctrls.readRowHits;3481380;291185;60843;72383;220664;20548;Number of row buffer hits during reads 
system.mem_ctrls.writeRowHits;332757;84375;26092;30924;124397;8077;Number of row buffer hits during writes 
system.mem_ctrls.readRowHitRate;76.53;65.24;66.67;67.83;36.93;68.57;Row buffer hit rate for reads 
system.mem_ctrls.writeRowHitRate;67.77;71.90;79.97;79.78;35.69;77.87;Row buffer hit rate for writes 
system.mem_ctrls.avgGap;610052.23;181836.68;268094.30;381671.03;700691.39;183227.81;Average gap between requests 
system.mem_ctrls.pageHitRate;75.68;66.63;70.17;71.02;36.47;70.96;Row buffer hit rate, read and write combined 
system.mem_ctrls.memoryStateTime::IDLE;2223476528251;17331190500;11177302000;23996556251;314144157001;792107750;Time in different power states 
system.mem_ctrls.memoryStateTime::REF;103530700000;3520660000;1116960000;1868880000;22394320000;247780000;Time in different power states 
system.mem_ctrls.memoryStateTime::PRE_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT;773438961749;84583079500;21154248000;30101932499;334106807999;6380618500;Time in different power states 
system.mem_ctrls.memoryStateTime::ACT_PDN;0;0;0;0;0;0;Time in different power states 
system.mem_ctrls.actEnergy::0;3975758640;4635104040;4765045320;4915534680;7102922400;7148622600;Energy for activate commands per rank (pJ) 
system.mem_ctrls.actEnergy::1;5289852960;6052513320;6201891360;6370086240;8726447520;8769267360;Energy for activate commands per rank (pJ) 
system.mem_ctrls.preEnergy::0;2169312750;2529074625;2599975125;2682087375;3875602500;3900538125;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.preEnergy::1;2886328500;3302462625;3383968500;3475741500;4761454500;4784818500;Energy for precharge commands per rank (pJ) 
system.mem_ctrls.readEnergy::0;16211644800;17852913000;18211096800;18619621800;20868159000;20990767200;Energy for read commands per rank (pJ) 
system.mem_ctrls.readEnergy::1;19268753400;21108562800;21462129000;21885942000;24298092000;24409195200;Energy for read commands per rank (pJ) 
system.mem_ctrls.writeEnergy::0;1697150880;2076179040;2185114320;2322108000;3399006240;3434905440;Energy for write commands per rank (pJ) 
system.mem_ctrls.writeEnergy::1;1484367120;1865799360;1968274080;2082406320;3264228720;3295527120;Energy for write commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::0;202506049200;209392460160;211577233920;215232763200;259036053120;259520710800;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.refreshEnergy::1;202506049200;209392460160;211577233920;215232763200;259036053120;259520710800;Energy for refresh commands per rank (pJ) 
system.mem_ctrls.actBackEnergy::0;489503107170;545105887830;558049731975;575693629965;783915595830;787984559640;Energy for active background per rank (pJ) 
system.mem_ctrls.actBackEnergy::1;502911670320;558403509600;571504813110;588880029060;798786197010;802540138635;Energy for active background per rank (pJ) 
system.mem_ctrls.preBackEnergy::0;1430878956750;1445364754500;1454080343250;1472183778750;1691920102500;1692803013750;Energy for precharge background per rank (pJ) 
system.mem_ctrls.preBackEnergy::1;1419117059250;1433700174000;1442277640500;1460616762000;1678875715500;1680034962000;Energy for precharge background per rank (pJ) 
system.mem_ctrls.totalEnergy::0;2146941980190;2226956373195;2251468540710;2291649523770;2770117441590;2775783117555;Total energy per rank (pJ) 
system.mem_ctrls.totalEnergy::1;2153464080750;2233825481865;2258375950470;2298543730320;2777748188370;2783354619615;Total energy per rank (pJ) 
system.mem_ctrls.averagePower::0;692.462286;694.647519;695.041550;695.430346;698.476491;698.597994;Core power per rank (mW) 
system.mem_ctrls.averagePower::1;694.565887;696.790179;697.173908;697.522482;700.400560;700.503559;Core power per rank (mW) 
system.membus.trans_dist::ReadReq;4384703;426964;80102;96976;312563;21219;Transaction distribution 
system.membus.trans_dist::ReadResp;4384309;426962;80102;96974;312559;21218;Transaction distribution 
system.membus.trans_dist::WriteReq;17817;4282;1678;1721;2862;20;Transaction distribution 
system.membus.trans_dist::WriteResp;17817;4282;1678;1721;2862;20;Transaction distribution 
system.membus.trans_dist::Writeback;450729;108914;21267;27905;338163;10382;Transaction distribution 
system.membus.trans_dist::WriteInvalidateReq;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::WriteInvalidateResp;44256;13248;11520;11008;10944;;Transaction distribution 
system.membus.trans_dist::UpgradeReq;53175;32939;1015;1755;3924;132;Transaction distribution 
system.membus.trans_dist::SCUpgradeReq;28335;21067;389;536;3110;62;Transaction distribution 
system.membus.trans_dist::UpgradeResp;81510;54006;1404;2291;7034;194;Transaction distribution 
system.membus.trans_dist::SCUpgradeFailReq;4;37;;;1;;Transaction distribution 
system.membus.trans_dist::UpgradeFailResp;4;37;;;1;;Transaction distribution 
system.membus.trans_dist::ReadExReq;310403;90670;17199;18094;306298;9107;Transaction distribution 
system.membus.trans_dist::ReadExResp;310403;90670;17199;18094;306298;9107;Transaction distribution 
system.membus.trans_dist::BadAddressError;394;2;;2;4;1;Transaction distribution 
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port;88786;26530;23071;22044;21917;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.iocache.mem_side::total;88786;26530;23071;22044;21917;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port;2176683;305920;91070;90457;128441;20775;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.icache.mem_side::total;2176683;305920;91070;90457;128441;20775;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.bridge.slave;39846;13732;9952;10104;10182;20;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port;5661884;342562;81124;104627;735579;42836;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.membus.badaddr_responder.pio;708;;;;2;;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu0.dcache.mem_side::total;5702438;356294;91076;114731;745763;42856;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port;1377783;230962;19796;22633;51783;4160;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.icache.mem_side::total;1377783;230962;19796;22633;51783;4160;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.bridge.slave;10338;2598;206;272;1530;20;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port;610360;270372;17122;32970;656508;3323;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.membus.badaddr_responder.pio;80;4;;4;6;2;Packet count per connected master and slave (bytes) 
system.membus.pkt_count_system.cpu1.dcache.mem_side::total;620778;272974;17328;33246;658044;3345;Packet count per connected master and slave (bytes) 
system.membus.pkt_count::total;9966468;1192680;242341;283111;1605948;71136;Packet count per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port;2836544;847872;737280;704512;700416;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.iocache.mem_side::total;2836544;847872;737280;704512;700416;;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port;69643712;9788352;2914176;2894272;4109632;664768;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.icache.mem_side::total;69643712;9788352;2914176;2894272;4109632;664768;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.bridge.slave;66004;16976;6537;6722;11282;80;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port;188545472;10965504;3115264;3938816;28941824;1680576;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu0.dcache.mem_side::total;188611476;10982480;3121801;3945538;28953106;1680656;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port;44087488;7388864;633472;724224;1656896;133120;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.icache.mem_side::total;44087488;7388864;633472;724224;1656896;133120;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.bridge.slave;40527;10153;476;740;5772;80;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port;20151680;8119488;585600;1123136;25846400;113408;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size_system.cpu1.dcache.mem_side::total;20192207;8129641;586076;1123876;25852172;113488;Cumulative packet size per connected master and slave (bytes) 
system.membus.pkt_size::total;325371427;37137209;7992805;9392422;61272222;2592032;Cumulative packet size per connected master and slave (bytes) 
system.membus.snoops;161647;94648;2732;4974;11619;326;Total snoops (count) 
system.membus.snoop_fanout::samples;5264353;689967;128095;152808;972013;40902;Request fanout histogram 
system.membus.snoop_fanout::mean;4;4;4;4;4;4;Request fanout histogram 
system.membus.snoop_fanout::stdev;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::underflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::0;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::1;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::2;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::3;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::4;5264353;689967;128095;152808;972013;40902;Request fanout histogram 
system.membus.snoop_fanout::5;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::overflows;0;0;0;0;0;0;Request fanout histogram 
system.membus.snoop_fanout::min_value;4;4;4;4;4;4;Request fanout histogram 
system.membus.snoop_fanout::max_value;4;4;4;4;4;4;Request fanout histogram 
system.membus.snoop_fanout::total;5264353;689967;128095;152808;972013;40902;Request fanout histogram 
system.membus.reqLayer0.occupancy;42939969;12450996;6757999;6912996;8719998;40000;Layer occupancy (ticks) 
system.membus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.membus.reqLayer1.occupancy;9224984111;1668583929;390412479;464136224;3765275340;123959997;Layer occupancy (ticks) 
system.membus.reqLayer1.utilization;0.3;1.6;1.2;0.8;0.6;1.7;Layer utilization (%) 
system.membus.reqLayer2.occupancy;394000;2000;;2000;4000;1000;Layer occupancy (ticks) 
system.membus.reqLayer2.utilization;0.0;0.0;;0.0;0.0;0.0;Layer utilization (%) 
system.membus.respLayer1.occupancy;46213931;13573234;11818481;11281229;11218737;;Layer occupancy (ticks) 
system.membus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.membus.respLayer2.occupancy;10170647268;1430765693;425664490;422819741;601546204;97125245;Layer occupancy (ticks) 
system.membus.respLayer2.utilization;0.3;1.4;1.3;0.8;0.1;1.3;Layer utilization (%) 
system.membus.respLayer3.occupancy;24716375174;1307979938;301063430;394983965;2611046222;152580696;Layer occupancy (ticks) 
system.membus.respLayer3.utilization;0.8;1.2;0.9;0.7;0.4;2.1;Layer utilization (%) 
system.membus.respLayer4.occupancy;6441559792;1080978175;92666235;105934244;242639204;19506998;Layer occupancy (ticks) 
system.membus.respLayer4.utilization;0.2;1.0;0.3;0.2;0.0;0.3;Layer utilization (%) 
system.membus.respLayer5.occupancy;2415447942;1044751021;67220246;128654347;2364256392;13853974;Layer occupancy (ticks) 
system.membus.respLayer5.utilization;0.1;1.0;0.2;0.2;0.4;0.2;Layer utilization (%) 
system.iocache.tags.replacements;44417;13282;11551;11036;10973;0;number of replacements 
system.iocache.tags.tagsinuse;0.722805;16;16;16;16;16;Cycle average of tags in use 
system.iocache.tags.total_refs;0;0;0;0;0;0;Total number of references to valid blocks. 
system.iocache.tags.sampled_refs;44417;13282;11551;11036;10973;16;Sample count of references to valid blocks. 
system.iocache.tags.avg_refs;0;0;0;0;0;0;Average number of references to valid blocks. 
system.iocache.tags.warmup_cycle;2951202378000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.iocache.tags.occ_blocks::tsunami.ide;0.722805;16;16;16;16;16;Average occupied blocks per requestor 
system.iocache.tags.occ_percent::tsunami.ide;0.045175;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_percent::total;0.045175;1;1;1;1;1;Average percentage of cache occupancy 
system.iocache.tags.occ_task_id_blocks::1023;16;16;16;16;16;16;Occupied blocks per task id 
system.iocache.tags.age_task_id_blocks_1023::4;16;16;;;16;16;Occupied blocks per task id 
system.iocache.tags.occ_task_id_percent::1023;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.iocache.tags.tag_accesses;400201;119538;103959;99324;98757;0;Number of tag accesses 
system.iocache.tags.data_accesses;400201;119538;103959;99324;98757;0;Number of data accesses 
system.iocache.WriteInvalidateReq_hits::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.WriteInvalidateReq_hits::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq hits 
system.iocache.ReadReq_misses::tsunami.ide;209;34;31;28;29;;number of ReadReq misses 
system.iocache.ReadReq_misses::total;209;34;31;28;29;;number of ReadReq misses 
system.iocache.WriteInvalidateReq_misses::tsunami.ide;2;;;;;;number of WriteInvalidateReq misses 
system.iocache.WriteInvalidateReq_misses::total;2;;;;;;number of WriteInvalidateReq misses 
system.iocache.demand_misses::tsunami.ide;209;34;31;28;29;;number of demand (read+write) misses 
system.iocache.demand_misses::total;209;34;31;28;29;;number of demand (read+write) misses 
system.iocache.overall_misses::tsunami.ide;209;34;31;28;29;;number of overall misses 
system.iocache.overall_misses::total;209;34;31;28;29;;number of overall misses 
system.iocache.ReadReq_miss_latency::tsunami.ide;33605104;4422982;4005983;3632984;3754982;;number of ReadReq miss cycles 
system.iocache.ReadReq_miss_latency::total;33605104;4422982;4005983;3632984;3754982;;number of ReadReq miss cycles 
system.iocache.demand_miss_latency::tsunami.ide;33605104;4422982;4005983;3632984;3754982;;number of demand (read+write) miss cycles 
system.iocache.demand_miss_latency::total;33605104;4422982;4005983;3632984;3754982;;number of demand (read+write) miss cycles 
system.iocache.overall_miss_latency::tsunami.ide;33605104;4422982;4005983;3632984;3754982;;number of overall miss cycles 
system.iocache.overall_miss_latency::total;33605104;4422982;4005983;3632984;3754982;;number of overall miss cycles 
system.iocache.ReadReq_accesses::tsunami.ide;209;34;31;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.ReadReq_accesses::total;209;34;31;28;29;;number of ReadReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::tsunami.ide;44258;13248;11520;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.WriteInvalidateReq_accesses::total;44258;13248;11520;11008;10944;;number of WriteInvalidateReq accesses(hits+misses) 
system.iocache.demand_accesses::tsunami.ide;209;34;31;28;29;;number of demand (read+write) accesses 
system.iocache.demand_accesses::total;209;34;31;28;29;;number of demand (read+write) accesses 
system.iocache.overall_accesses::tsunami.ide;209;34;31;28;29;;number of overall (read+write) accesses 
system.iocache.overall_accesses::total;209;34;31;28;29;;number of overall (read+write) accesses 
system.iocache.ReadReq_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.ReadReq_miss_rate::total;1;1;1;1;1;;miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide;0.000045;;;;;;miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_miss_rate::total;0.000045;;;;;;miss rate for WriteInvalidateReq accesses 
system.iocache.demand_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.demand_miss_rate::total;1;1;1;1;1;;miss rate for demand accesses 
system.iocache.overall_miss_rate::tsunami.ide;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.overall_miss_rate::total;1;1;1;1;1;;miss rate for overall accesses 
system.iocache.ReadReq_avg_miss_latency::tsunami.ide;160789.971292;130087.705882;129225.258065;129749.428571;129482.137931;;average ReadReq miss latency 
system.iocache.ReadReq_avg_miss_latency::total;160789.971292;130087.705882;129225.258065;129749.428571;129482.137931;;average ReadReq miss latency 
system.iocache.demand_avg_miss_latency::tsunami.ide;160789.971292;130087.705882;129225.258065;129749.428571;129482.137931;;average overall miss latency 
system.iocache.demand_avg_miss_latency::total;160789.971292;130087.705882;129225.258065;129749.428571;129482.137931;;average overall miss latency 
system.iocache.overall_avg_miss_latency::tsunami.ide;160789.971292;130087.705882;129225.258065;129749.428571;129482.137931;;average overall miss latency 
system.iocache.overall_avg_miss_latency::total;160789.971292;130087.705882;129225.258065;129749.428571;129482.137931;;average overall miss latency 
system.iocache.blocked_cycles::no_mshrs;428;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_mshrs;45;0;0;0;0;0;number of cycles access was blocked 
system.iocache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.iocache.avg_blocked_cycles::no_mshrs;9.511111;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.iocache.fast_writes;44256;13248;11520;11008;10944;0;number of fast writes performed 
system.iocache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.iocache.ReadReq_mshr_misses::tsunami.ide;209;34;31;28;29;;number of ReadReq MSHR misses 
system.iocache.ReadReq_mshr_misses::total;209;34;31;28;29;;number of ReadReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.WriteInvalidateReq_mshr_misses::total;44256;13248;11520;11008;10944;;number of WriteInvalidateReq MSHR misses 
system.iocache.demand_mshr_misses::tsunami.ide;209;34;31;28;29;;number of demand (read+write) MSHR misses 
system.iocache.demand_mshr_misses::total;209;34;31;28;29;;number of demand (read+write) MSHR misses 
system.iocache.overall_mshr_misses::tsunami.ide;209;34;31;28;29;;number of overall MSHR misses 
system.iocache.overall_mshr_misses::total;209;34;31;28;29;;number of overall MSHR misses 
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide;22733604;2654982;2393983;2176984;2246982;;number of ReadReq MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_latency::total;22733604;2654982;2393983;2176984;2246982;;number of ReadReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide;2842726786;856771110;740352079;701580395;699631895;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.WriteInvalidateReq_mshr_miss_latency::total;2842726786;856771110;740352079;701580395;699631895;;number of WriteInvalidateReq MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::tsunami.ide;22733604;2654982;2393983;2176984;2246982;;number of demand (read+write) MSHR miss cycles 
system.iocache.demand_mshr_miss_latency::total;22733604;2654982;2393983;2176984;2246982;;number of demand (read+write) MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::tsunami.ide;22733604;2654982;2393983;2176984;2246982;;number of overall MSHR miss cycles 
system.iocache.overall_mshr_miss_latency::total;22733604;2654982;2393983;2176984;2246982;;number of overall MSHR miss cycles 
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.ReadReq_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for ReadReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide;0.999955;1;1;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.WriteInvalidateReq_mshr_miss_rate::total;0.999955;1;1;1;1;;mshr miss rate for WriteInvalidateReq accesses 
system.iocache.demand_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.demand_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for demand accesses 
system.iocache.overall_mshr_miss_rate::tsunami.ide;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.overall_mshr_miss_rate::total;1;1;1;1;1;;mshr miss rate for overall accesses 
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide;108773.224880;78087.705882;77225.258065;77749.428571;77482.137931;;average ReadReq mshr miss latency 
system.iocache.ReadReq_avg_mshr_miss_latency::total;108773.224880;78087.705882;77225.258065;77749.428571;77482.137931;;average ReadReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide;64233.703588;64671.732337;64266.673524;63733.684139;63928.352979;;average WriteInvalidateReq mshr miss latency 
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total;64233.703588;64671.732337;64266.673524;63733.684139;63928.352979;;average WriteInvalidateReq mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide;108773.224880;78087.705882;77225.258065;77749.428571;77482.137931;;average overall mshr miss latency 
system.iocache.demand_avg_mshr_miss_latency::total;108773.224880;78087.705882;77225.258065;77749.428571;77482.137931;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide;108773.224880;78087.705882;77225.258065;77749.428571;77482.137931;;average overall mshr miss latency 
system.iocache.overall_avg_mshr_miss_latency::total;108773.224880;78087.705882;77225.258065;77749.428571;77482.137931;;average overall mshr miss latency 
system.iocache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.disk0.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk0.dma_read_bytes;4096;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk0.dma_read_txs;1;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk0.dma_write_full_pages;326;101;89;85;84;0;Number of full page size DMA writes. 
system.disk0.dma_write_bytes;2824192;847872;737280;704512;700416;0;Number of bytes transfered via DMA writes. 
system.disk0.dma_write_txs;365;106;91;87;87;0;Number of DMA write transactions. 
system.disk2.dma_read_full_pages;0;0;0;0;0;0;Number of full page size DMA reads (not PRD). 
system.disk2.dma_read_bytes;0;0;0;0;0;0;Number of bytes transfered via DMA reads (not PRD). 
system.disk2.dma_read_txs;0;0;0;0;0;0;Number of DMA read transactions (not PRD). 
system.disk2.dma_write_full_pages;1;0;0;0;0;0;Number of full page size DMA writes. 
system.disk2.dma_write_bytes;8192;0;0;0;0;0;Number of bytes transfered via DMA writes. 
system.disk2.dma_write_txs;1;0;0;0;0;0;Number of DMA write transactions. 
system.cpu0.branchPred.lookups;23079465;2129284;718797;1351798;7738522;155139;Number of BP lookups 
system.cpu0.branchPred.condPredicted;19477685;1676902;501986;1057127;7197782;123333;Number of conditional branches predicted 
system.cpu0.branchPred.condIncorrect;504875;72603;28385;49771;42022;7899;Number of conditional branches incorrect 
system.cpu0.branchPred.BTBLookups;14819316;1607481;538223;1094094;5273840;113103;Number of BTB lookups 
system.cpu0.branchPred.BTBHits;9587599;1039065;330464;840246;2825539;70505;Number of BTB hits 
system.cpu0.branchPred.BTBCorrect;0;0;0;0;0;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu0.branchPred.BTBHitPct;64.696636;64.639333;61.399086;76.798337;53.576502;62.336985;BTB Hit Percentage 
system.cpu0.branchPred.usedRAS;1458461;174032;88500;129462;121501;11087;Number of times the RAS was used to get a target. 
system.cpu0.branchPred.RASInCorrect;24661;4355;1401;1303;2686;266;Number of incorrect RAS predictions. 
system.cpu_voltage_domain.voltage;1;1;1;1;1;1;Voltage in Volts 
system.cpu_clk_domain.clock;10000;10000;10000;10000;10000;10000;Clock period in ticks 
system.cpu0.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu0.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu0.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu0.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu0.dtb.read_hits;14505717;2824987;721564;1740700;11510455;147142;DTB read hits 
system.cpu0.dtb.read_misses;65602;10769;3871;4321;116228;1889;DTB read misses 
system.cpu0.dtb.read_acv;120;29;6;7;11;3;DTB read access violations 
system.cpu0.dtb.read_accesses;850560;1382180;326426;1331441;10766460;55263;DTB read accesses 
system.cpu0.dtb.write_hits;6618919;1314031;462198;933620;2744135;127708;DTB write hits 
system.cpu0.dtb.write_misses;13785;5009;1490;1603;619799;996;DTB write misses 
system.cpu0.dtb.write_acv;291;40;38;38;41;22;DTB write access violations 
system.cpu0.dtb.write_accesses;287090;311555;178388;631745;2537796;25051;DTB write accesses 
system.cpu0.dtb.data_hits;21124636;4139018;1183762;2674320;14254590;274850;DTB hits 
system.cpu0.dtb.data_misses;79387;15778;5361;5924;736027;2885;DTB misses 
system.cpu0.dtb.data_acv;411;69;44;45;52;25;DTB access violations 
system.cpu0.dtb.data_accesses;1137650;1693735;504814;1963186;13304256;80314;DTB accesses 
system.cpu0.itb.fetch_hits;1574623;767559;262724;1142913;5748568;46348;ITB hits 
system.cpu0.itb.fetch_misses;21459;21315;10502;10336;27039;1532;ITB misses 
system.cpu0.itb.fetch_acv;627;813;315;264;433;11;ITB acv 
system.cpu0.itb.fetch_accesses;1596082;788874;273226;1153249;5775607;47880;ITB accesses 
system.cpu0.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu0.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu0.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu0.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu0.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu0.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu0.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu0.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu0.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu0.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu0.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu0.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu0.numCycles;71138631;8994833;2813248;5060651;66569558;619078;number of cpu cycles simulated 
system.cpu0.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu0.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu0.fetch.icacheStallCycles;21194319;3025876;976989;1870778;7219057;207899;Number of cycles fetch is stalled on an Icache miss 
system.cpu0.fetch.Insts;104040008;15596444;4437064;9939259;67693945;982086;Number of instructions fetch has processed 
system.cpu0.fetch.Branches;23079465;2129284;718797;1351798;7738522;155139;Number of branches that fetch encountered 
system.cpu0.fetch.predictedBranches;11046060;1213097;418964;969708;2947040;81592;Number of branches that fetch has predicted taken 
system.cpu0.fetch.Cycles;47904132;4705483;1248340;2585723;57412470;341829;Number of cycles fetch has run and was not squashing or blocked 
system.cpu0.fetch.SquashCycles;1456834;224688;85594;130994;1027752;22462;Number of cycles fetch has spent squashing 
system.cpu0.fetch.TlbCycles;486;44;3;56;53;;Number of cycles fetch has spent waiting for tlb 
system.cpu0.fetch.MiscStallCycles;64286;13692;1932;3390;80568;351;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu0.fetch.PendingTrapStallCycles;724662;1109077;535761;527886;1334842;56751;Number of stall cycles due to pending traps 
system.cpu0.fetch.PendingQuiesceStallCycles;392000;16139;2267;2222;2563;108;Number of stall cycles due to pending quiesce instructions 
system.cpu0.fetch.CacheLines;12823150;1800210;625359;1517519;6464258;129729;Number of cache lines fetched 
system.cpu0.fetch.IcacheSquashes;313772;39016;16268;18903;231845;4817;Number of outstanding Icache misses that were squashed 
system.cpu0.fetch.ItlbSquashes;11;1;;1;1;;Number of outstanding ITLB misses that were squashed 
system.cpu0.fetch.rateDist::samples;71008302;8982655;2808089;5055552;66563429;618169;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::mean;1.465181;1.736284;1.580101;1.966009;1.016984;1.588701;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::stdev;2.630494;2.917455;2.741574;2.808784;2.475681;2.779433;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::underflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::0;49503095;6100850;1943966;3093016;55275002;431939;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::1;2330575;179223;70556;103130;611216;12905;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::2;2785791;445820;100784;181376;637279;22333;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::3;2424901;193722;92857;155468;1903567;15804;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::4;4116410;406622;131137;496605;538975;35092;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::5;788472;167884;64028;96074;581445;9411;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::6;1693637;153672;75170;410298;368086;13842;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::7;630042;122421;46067;78285;357043;8116;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::8;6735379;1212441;283524;441300;6290816;68727;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::overflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::min_value;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::max_value;8;8;8;8;8;8;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.rateDist::total;71008302;8982655;2808089;5055552;66563429;618169;Number of instructions fetched each cycle (Total) 
system.cpu0.fetch.branchRate;0.324429;0.236723;0.255504;0.267119;0.116247;0.250597;Number of branch fetches per cycle 
system.cpu0.fetch.rate;1.462497;1.733934;1.577203;1.964028;1.016890;1.586369;Number of inst fetches per cycle 
system.cpu0.decode.IdleCycles;17829269;2330476;843763;1549112;5573211;166070;Number of cycles decode is idle 
system.cpu0.decode.BlockedCycles;34462268;4072580;1171659;1747368;52599550;289061;Number of cycles decode is blocked 
system.cpu0.decode.RunCycles;15893356;2191932;681515;1461379;4783125;130497;Number of cycles decode is running 
system.cpu0.decode.UnblockCycles;2157037;285018;72281;235955;3098399;22181;Number of cycles decode is unblocking 
system.cpu0.decode.SquashCycles;666371;102649;38871;61738;509144;10360;Number of cycles decode is squashing 
system.cpu0.decode.BranchResolved;758495;126398;67563;104540;83488;9050;Number of times decode resolved a branch 
system.cpu0.decode.BranchMispred;63873;9944;4086;3905;4876;916;Number of times decode detected a branch misprediction 
system.cpu0.decode.DecodedInsts;94317953;14396252;4152604;9466129;53788289;883355;Number of instructions handled by decode 
system.cpu0.decode.SquashedInsts;194310;30018;12498;11953;17391;2751;Number of squashed instructions handled by decode 
system.cpu0.rename.SquashCycles;666371;102649;38871;61738;509144;10360;Number of cycles rename is squashing 
system.cpu0.rename.IdleCycles;18880848;2511130;888842;1662255;6310067;179451;Number of cycles rename is idle 
system.cpu0.rename.BlockCycles;12258918;223550;124421;157199;18586362;23256;Number of cycles rename is blocking 
system.cpu0.rename.serializeStallCycles;16427026;2889349;855076;899718;18735137;202988;count of cycles rename stalled for serializing inst 
system.cpu0.rename.RunCycles;16961631;2301658;707620;1576892;6182608;139052;Number of cycles rename is running 
system.cpu0.rename.UnblockCycles;5813506;954319;193259;697750;16240111;63062;Number of cycles rename is unblocking 
system.cpu0.rename.RenamedInsts;91596591;13899510;4022892;9225826;51472803;847372;Number of instructions processed by rename 
system.cpu0.rename.ROBFullEvents;202659;3504;4497;14769;1323;334;Number of times rename has blocked due to ROB full 
system.cpu0.rename.IQFullEvents;3912118;94225;64357;92822;9436287;15982;Number of times rename has blocked due to IQ full 
system.cpu0.rename.LQFullEvents;50251;470313;6021;430116;2829169;1213;Number of times rename has blocked due to LQ full 
system.cpu0.rename.SQFullEvents;150469;97884;36305;39264;130519;22283;Number of times rename has blocked due to SQ full 
system.cpu0.rename.RenamedOperands;66618868;10653158;2844311;6854310;39686355;562354;Number of destination operands rename has renamed 
system.cpu0.rename.RenameLookups;117953588;19145389;5133889;12217588;66129419;1110900;Number of register rename lookups that rename has made 
system.cpu0.rename.int_rename_lookups;117833187;15450160;4712975;10085321;44446372;1107854;Number of integer rename lookups 
system.cpu0.rename.fp_rename_lookups;109655;3690783;420087;2131263;21681446;2690;Number of floating rename lookups 
system.cpu0.rename.CommittedMaps;58689637;9490591;2325236;6091114;25615721;429404;Number of HB maps that are committed 
system.cpu0.rename.UndoneMaps;7929231;1162559;519075;763196;14070634;132950;Number of HB maps that are undone due to squashing 
system.cpu0.rename.serializingInsts;1480809;275813;78392;82378;2846253;21181;count of serializing insts renamed 
system.cpu0.rename.tempSerializingInsts;255370;39847;9654;9879;19134;2769;count of temporary serializing insts renamed 
system.cpu0.rename.skidInsts;14036971;2029475;492733;1371565;20009512;141254;count of insts added to the skid buffer 
system.cpu0.memDep0.insertedLoads;15246294;2943014;773191;1825613;11872490;160106;Number of loads inserted to the mem dependence unit. 
system.cpu0.memDep0.insertedStores;7023563;1389684;486783;977841;3797904;136244;Number of stores inserted to the mem dependence unit. 
system.cpu0.memDep0.conflictingLoads;2195378;377398;183691;610034;1285819;31166;Number of conflicting loads. 
system.cpu0.memDep0.conflictingStores;1459639;243776;94898;476008;860929;20462;Number of conflicting stores. 
system.cpu0.iq.iqInstsAdded;85915650;13193377;3730999;8642847;46897864;779829;Number of instructions added to the IQ (excludes non-spec) 
system.cpu0.iq.iqNonSpecInstsAdded;2014430;285084;102954;106661;2122160;19484;Number of non-speculative instructions added to the IQ 
system.cpu0.iq.iqInstsIssued;83599335;12924917;3564647;8404774;45628008;731766;Number of instructions issued 
system.cpu0.iq.iqSquashedInstsIssued;88950;18874;3833;4180;15560;1295;Number of squashed instructions issued 
system.cpu0.iq.iqSquashedInstsExamined;9538220;1372125;613428;780244;18873043;154266;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu0.iq.iqSquashedOperandsExamined;5014736;692168;348892;490088;3917922;98128;Number of squashed operands that are examined and possibly removed from graph 
system.cpu0.iq.iqSquashedNonSpecRemoved;1277693;169392;65966;68591;2048113;12478;Number of squashed non-spec instructions that were removed 
system.cpu0.iq.issued_per_cycle::samples;71008302;8982655;2808089;5055552;66563429;618169;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::mean;1.177318;1.438875;1.269421;1.662484;0.685482;1.183764;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::stdev;1.695446;1.992066;1.801083;1.734521;1.353263;1.756045;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::underflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::0;37005803;4489756;1478796;1825916;43488689;349087;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::1;14413667;1470098;459859;939315;13251891;89150;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::2;6236128;975187;274918;804031;5261922;52822;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::3;4780942;581247;218040;667732;1619600;46760;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::4;4119992;551230;164004;477641;687422;37676;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::5;2068517;369119;96028;187149;833644;19000;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::6;1380598;258956;69132;94684;430689;17155;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::7;756795;140043;28612;32884;425145;4094;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::8;245860;147019;18700;26200;564427;2425;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::overflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::min_value;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::max_value;8;8;8;8;8;8;Number of insts issued each cycle 
system.cpu0.iq.issued_per_cycle::total;71008302;8982655;2808089;5055552;66563429;618169;Number of insts issued each cycle 
system.cpu0.iq.fu_full::No_OpClass;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntAlu;419592;28322;10615;11022;16574;1263;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntMult;3;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::IntDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatAdd;0;35325;657;6;4;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatCmp;0;25;137;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatCvt;0;310;96;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatMult;0;46621;6617;6103;39;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatDiv;0;213600;186;329;12;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::FloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAddAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdShift;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdShiftAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::SimdFloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::MemRead;604017;154857;46745;41071;294184;11458;attempts to use FU when none available 
system.cpu0.iq.fu_full::MemWrite;406436;109789;33227;35014;84644;11430;attempts to use FU when none available 
system.cpu0.iq.fu_full::IprAccess;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.fu_full::InstPrefetch;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu0.iq.FU_type_0::No_OpClass;6746;549;834;1023;519;455;Type of FU issued 
system.cpu0.iq.FU_type_0::IntAlu;60759687;6820542;2115415;4770760;15767369;429706;Type of FU issued 
system.cpu0.iq.FU_type_0::IntMult;139382;10573;4991;53313;13342;808;Type of FU issued 
system.cpu0.iq.FU_type_0::IntDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatAdd;72382;1165770;94524;410782;6426399;1206;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatCmp;0;73875;7099;52;31;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatCvt;0;15669;11805;17321;105;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatMult;0;338757;51184;355785;6031128;0;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatDiv;3372;70615;3310;20972;248;227;Type of FU issued 
system.cpu0.iq.FU_type_0::FloatSqrt;0;2;0;1;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAddAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMult;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdShift;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdShiftAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMult;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::SimdFloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::MemRead;15066138;2930225;758118;1782932;11698214;156051;Type of FU issued 
system.cpu0.iq.FU_type_0::MemWrite;6752256;1336934;468797;940901;3386717;130512;Type of FU issued 
system.cpu0.iq.FU_type_0::IprAccess;799372;161406;48570;50932;2303936;12801;Type of FU issued 
system.cpu0.iq.FU_type_0::InstPrefetch;0;0;0;0;0;0;Type of FU issued 
system.cpu0.iq.FU_type_0::total;83599335;12924917;3564647;8404774;45628008;731766;Type of FU issued 
system.cpu0.iq.rate;1.175161;1.436927;1.267093;1.660809;0.685419;1.182026;Inst issue rate 
system.cpu0.iq.fu_busy_cnt;1430048;588849;98280;93545;395457;24151;FU busy when requested 
system.cpu0.iq.fu_busy_rate;0.017106;0.045559;0.027571;0.011130;0.008667;0.033004;FU busy rate (busy events/executed inst) 
system.cpu0.iq.int_inst_queue_reads;239197150;29085361;9453395;17955479;132777517;2098779;Number of integer instruction queue reads 
system.cpu0.iq.int_inst_queue_writes;97245945;11725291;4038263;7313666;55125570;950142;Number of integer instruction queue writes 
system.cpu0.iq.int_inst_queue_wakeup_accesses;82118276;9736175;3213258;6311900;31801642;705559;Number of integer instruction queue wakeup accesses 
system.cpu0.iq.fp_inst_queue_reads;528820;6354850;586101;4007346;25452945;8368;Number of floating instruction queue reads 
system.cpu0.iq.fp_inst_queue_writes;257286;3131945;412378;2219538;12775375;4137;Number of floating instruction queue writes 
system.cpu0.iq.fp_inst_queue_wakeup_accesses;248225;2979745;282697;1963717;12725110;3992;Number of floating instruction queue wakeup accesses 
system.cpu0.iq.int_alu_accesses;84743377;10169338;3362830;6490008;33296039;751094;Number of integer alu accesses 
system.cpu0.iq.fp_alu_accesses;279260;3343879;299263;2007288;12726907;4368;Number of floating point alu accesses 
system.cpu0.iew.lsq.thread0.forwLoads;767463;84438;59890;154224;72075;7071;Number of loads that had data forwarded from stores 
system.cpu0.iew.lsq.thread0.invAddrLoads;0;0;0;0;0;0;Number of loads ignored due to an invalid address 
system.cpu0.iew.lsq.thread0.squashedLoads;1883607;310258;136226;189735;6870075;35367;Number of loads squashed 
system.cpu0.iew.lsq.thread0.ignoredResponses;3086;286;369;255;278;78;Number of memory responses ignored because the instruction is squashed 
system.cpu0.iew.lsq.thread0.memOrderViolation;35835;7134;3311;3517;7979;730;Number of memory ordering violations 
system.cpu0.iew.lsq.thread0.squashedStores;822412;134033;47503;63174;1968069;13980;Number of stores squashed 
system.cpu0.iew.lsq.thread0.invAddrSwpfs;0;0;0;0;0;0;Number of software prefetches ignored due to an invalid address 
system.cpu0.iew.lsq.thread0.blockedLoads;0;0;0;0;0;0;Number of blocked loads due to partial load-store forwarding 
system.cpu0.iew.lsq.thread0.rescheduledLoads;19828;4064;3518;3598;3276;9;Number of loads that were rescheduled 
system.cpu0.iew.lsq.thread0.cacheBlocked;26290;12044;4228;5636;6980;3426;Number of times an access to memory failed due to the cache being blocked 
system.cpu0.iew.iewIdleCycles;0;0;0;0;0;0;Number of cycles IEW is idle 
system.cpu0.iew.iewSquashCycles;666371;102649;38871;61738;509144;10360;Number of cycles IEW is squashing 
system.cpu0.iew.iewBlockCycles;7878091;167581;93738;103616;6293037;17374;Number of cycles IEW is blocking 
system.cpu0.iew.iewUnblockCycles;283318;29696;6754;12036;1848950;1501;Number of cycles IEW is unblocking 
system.cpu0.iew.iewDispatchedInsts;89677692;13614919;3919198;8966639;49635760;814918;Number of instructions dispatched to IQ 
system.cpu0.iew.iewDispSquashedInsts;211844;43056;14240;17522;18590;3796;Number of squashed instructions skipped by dispatch 
system.cpu0.iew.iewDispLoadInsts;15246294;2943014;773191;1825613;11872490;160106;Number of dispatched load instructions 
system.cpu0.iew.iewDispStoreInsts;7023563;1389684;486783;977841;3797904;136244;Number of dispatched store instructions 
system.cpu0.iew.iewDispNonSpecInsts;1649581;219660;76701;79868;2081541;15208;Number of dispatched non-speculative instructions 
system.cpu0.iew.iewIQFullEvents;9789;4731;3626;3917;695255;183;Number of times the IQ has become full, causing a stall 
system.cpu0.iew.iewLSQFullEvents;10284;23010;1999;6641;8222;1252;Number of times the LSQ has become full, causing a stall 
system.cpu0.iew.memOrderViolationEvents;35835;7134;3311;3517;7979;730;Number of memory order violations 
system.cpu0.iew.predictedTakenIncorrect;220661;40472;13282;42966;21973;3677;Number of branches that were predicted taken incorrectly 
system.cpu0.iew.predictedNotTakenIncorrect;454172;58939;23614;23403;264600;6151;Number of branches that were predicted not taken incorrectly 
system.cpu0.iew.branchMispredicts;674833;99411;36896;66369;286573;9828;Number of branch mispredicts detected at execute 
system.cpu0.iew.iewExecutedInsts;82874873;12807181;3530533;8339399;45504715;722171;Number of executed instructions 
system.cpu0.iew.iewExecLoadInsts;14590837;2844456;727287;1746887;11648446;149648;Number of load instructions executed 
system.cpu0.iew.iewExecSquashedInsts;724462;117735;34114;65375;123293;9595;Number of squashed instructions skipped in execute 
system.cpu0.iew.exec_swp;0;0;0;0;0;0;number of swp insts executed 
system.cpu0.iew.exec_nop;1747612;136458;85245;217131;615736;15605;number of nop insts executed 
system.cpu0.iew.exec_refs;21237458;4168732;1191535;2682708;15013613;278596;number of memory reference insts executed 
system.cpu0.iew.exec_branches;14418376;1426047;507582;1059019;2461772;96768;Number of branches executed 
system.cpu0.iew.exec_stores;6646621;1324276;464248;935821;3365167;128948;Number of stores executed 
system.cpu0.iew.exec_rate;1.164977;1.423838;1.254967;1.647891;0.683566;1.166527;Inst execution rate 
system.cpu0.iew.wb_sent;82574087;12750978;3512029;8299400;45332605;714805;cumulative count of insts sent to commit 
system.cpu0.iew.wb_count;82366501;12715920;3495955;8275617;44526752;709551;cumulative count of insts written-back 
system.cpu0.iew.wb_producers;47091577;7118259;1860345;4479589;33171323;354985;num instructions producing a value 
system.cpu0.iew.wb_consumers;64658761;9092077;2484688;5291845;40360027;489197;num instructions consuming a value 
system.cpu0.iew.wb_penalized;0;0;0;0;0;0;number of instrctions required to write to 'other' IQ 
system.cpu0.iew.wb_rate;1.157831;1.413692;1.242676;1.635287;0.668876;1.146142;insts written-back per cycle 
system.cpu0.iew.wb_fanout;0.728309;0.782908;0.748724;0.846508;0.821886;0.725648;average fanout of values written-back 
system.cpu0.iew.wb_penalized_rate;0;0;0;0;0;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu0.commit.commitSquashedInsts;10056950;1368988;638007;802118;14158282;154061;The number of squashed insts skipped by commit 
system.cpu0.commit.commitNonSpecStalls;736737;115692;36988;38070;74047;7006;The number of times commit has been forced to stall to communicate backwards 
system.cpu0.commit.branchMispredicts;620906;91890;34157;56189;280950;8957;The number of times a branch was mispredicted 
system.cpu0.commit.committed_per_cycle::samples;69306771;8749264;2705917;4922357;64434791;592370;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::mean;1.146530;1.389458;1.206404;1.655088;0.476221;1.099343;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::stdev;2.063082;2.416306;2.197464;2.510493;1.120574;2.076442;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::underflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::0;41265533;5160686;1653135;2711153;46267750;376309;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::1;12252101;1334181;443263;756761;12871221;91393;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::2;5349897;692925;169709;191807;3291658;36773;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::3;2926983;323467;101986;123131;345225;17199;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::4;2022207;199156;77338;327756;288428;20542;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::5;917951;123204;43581;356757;338569;8444;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::6;536306;80839;28220;28194;430290;9140;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::7;453296;109822;30266;41189;46477;5106;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::8;3582497;724984;158419;385609;555173;27464;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::overflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::min_value;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::max_value;8;8;8;8;8;8;Number of insts commited each cycle 
system.cpu0.commit.committed_per_cycle::total;69306771;8749264;2705917;4922357;64434791;592370;Number of insts commited each cycle 
system.cpu0.commit.committedInsts;79462311;12156736;3264430;8146936;30685232;651218;Number of instructions committed 
system.cpu0.commit.committedOps;79462311;12156736;3264430;8146936;30685232;651218;Number of ops (including micro ops) committed 
system.cpu0.commit.swp_count;0;0;0;0;0;0;Number of s/w prefetches committed 
system.cpu0.commit.refs;19563838;3888407;1076245;2550545;6832250;247003;Number of memory references committed 
system.cpu0.commit.loads;13362687;2632756;636965;1635878;5002415;124739;Number of loads committed 
system.cpu0.commit.membars;308707;52937;19794;20088;31383;3323;Number of memory barriers committed 
system.cpu0.commit.branches;13676074;1329796;462594;1010569;1581438;84693;Number of branches committed 
system.cpu0.commit.fp_insts;242592;2941565;242032;1957260;12721202;3878;Number of committed floating point instructions. 
system.cpu0.commit.int_insts;76891930;10267029;3001199;7105083;17329001;626983;Number of committed integer instructions. 
system.cpu0.commit.function_calls;1203396;139646;71173;112731;96820;6987;Number of function calls committed. 
system.cpu0.commit.op_class_0::No_OpClass;1496659;100059;68226;201444;569464;12778;Class of committed instruction 
system.cpu0.commit.op_class_0::IntAlu;57066895;6298612;1900953;4470283;8480344;372758;Class of committed instruction 
system.cpu0.commit.op_class_0::IntMult;131011;10120;4793;52666;11357;769;Class of committed instruction 
system.cpu0.commit.op_class_0::IntDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatAdd;71484;1152185;82367;410621;6424222;1201;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatCmp;0;73175;5951;36;21;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatCvt;0;14198;9178;17292;92;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatMult;0;332346;44815;351040;6029325;0;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatDiv;3372;70458;2524;20921;248;227;Class of committed instruction 
system.cpu0.commit.op_class_0::FloatSqrt;0;1;0;1;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAddAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdShift;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdShiftAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::SimdFloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::MemRead;13671394;2685693;656759;1655966;5033798;128062;Class of committed instruction 
system.cpu0.commit.op_class_0::MemWrite;6222127;1258484;440294;915734;1832425;122623;Class of committed instruction 
system.cpu0.commit.op_class_0::IprAccess;799369;161405;48570;50932;2303936;12800;Class of committed instruction 
system.cpu0.commit.op_class_0::InstPrefetch;0;0;0;0;0;0;Class of committed instruction 
system.cpu0.commit.op_class_0::total;79462311;12156736;3264430;8146936;30685232;651218;Class of committed instruction 
system.cpu0.commit.bw_lim_events;3582497;724984;158419;385609;555173;27464;number cycles where commit BW limit reached 
system.cpu0.commit.bw_limited;0;0;0;0;0;0;number of insts not committed due to BW limits 
system.cpu0.rob.rob_reads;155017455;21490162;6426098;13461409;105843809;1359256;The number of ROB reads 
system.cpu0.rob.rob_writes;180738365;27284612;7907598;18031828;91816202;1636652;The number of ROB writes 
system.cpu0.timesIdled;28627;3603;803;840;1075;137;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu0.idleCycles;130329;12178;5159;5099;6129;909;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu0.quiesceCycles;238825117;1629796;531978;536173;494456;122958;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu0.committedInsts;77972397;12057226;3197038;7946515;30116286;638894;Number of Instructions Simulated 
system.cpu0.committedOps;77972397;12057226;3197038;7946515;30116286;638894;Number of Ops (including micro ops) Simulated 
system.cpu0.cpi;0.912357;0.746012;0.879955;0.636839;2.210417;0.968984;CPI: Cycles Per Instruction 
system.cpu0.cpi_total;0.912357;0.746012;0.879955;0.636839;2.210417;0.968984;CPI: Total CPI of All Threads 
system.cpu0.ipc;1.096063;1.340461;1.136422;1.570255;0.452403;1.032009;IPC: Instructions Per Cycle 
system.cpu0.ipc_total;1.096063;1.340461;1.136422;1.570255;0.452403;1.032009;IPC: Total IPC of All Threads 
system.cpu0.int_regfile_reads;110214460;14453592;4330818;9442333;41811846;980120;number of integer regfile reads 
system.cpu0.int_regfile_writes;62000626;7315243;2335222;4793713;25715212;483313;number of integer regfile writes 
system.cpu0.fp_regfile_reads;107040;3624108;340327;1937652;21637473;2611;number of floating regfile reads 
system.cpu0.fp_regfile_writes;106804;2695520;233150;1577771;12590571;2454;number of floating regfile writes 
system.cpu0.misc_regfile_reads;2752879;4365173;522993;2856609;14491420;20419;number of misc regfile reads 
system.cpu0.misc_regfile_writes;871632;160954;42689;44660;980541;10805;number of misc regfile writes 
system.tsunami.ethernet.descDMAReads;0;0;0;0;0;0;Number of descriptors the device read w/ DMA 
system.tsunami.ethernet.descDMAWrites;0;0;0;0;0;0;Number of descriptors the device wrote w/ DMA 
system.tsunami.ethernet.descDmaReadBytes;0;0;0;0;0;0;number of descriptor bytes read w/ DMA 
system.tsunami.ethernet.descDmaWriteBytes;0;0;0;0;0;0;number of descriptor bytes write w/ DMA 
system.tsunami.ethernet.postedSwi;0;0;0;0;0;0;number of software interrupts posted to CPU 
system.tsunami.ethernet.coalescedSwi;nan;nan;nan;nan;nan;nan;average number of Swi's coalesced into each post 
system.tsunami.ethernet.totalSwi;0;0;0;0;0;0;total number of Swi written to ISR 
system.tsunami.ethernet.postedRxIdle;0;0;0;0;0;0;number of rxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxIdle;nan;nan;nan;nan;nan;nan;average number of RxIdle's coalesced into each post 
system.tsunami.ethernet.totalRxIdle;0;0;0;0;0;0;total number of RxIdle written to ISR 
system.tsunami.ethernet.postedRxOk;0;0;0;0;0;0;number of RxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxOk;nan;nan;nan;nan;nan;nan;average number of RxOk's coalesced into each post 
system.tsunami.ethernet.totalRxOk;0;0;0;0;0;0;total number of RxOk written to ISR 
system.tsunami.ethernet.postedRxDesc;0;0;0;0;0;0;number of RxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedRxDesc;nan;nan;nan;nan;nan;nan;average number of RxDesc's coalesced into each post 
system.tsunami.ethernet.totalRxDesc;0;0;0;0;0;0;total number of RxDesc written to ISR 
system.tsunami.ethernet.postedTxOk;0;0;0;0;0;0;number of TxOk interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxOk;nan;nan;nan;nan;nan;nan;average number of TxOk's coalesced into each post 
system.tsunami.ethernet.totalTxOk;0;0;0;0;0;0;total number of TxOk written to ISR 
system.tsunami.ethernet.postedTxIdle;0;0;0;0;0;0;number of TxIdle interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxIdle;nan;nan;nan;nan;nan;nan;average number of TxIdle's coalesced into each post 
system.tsunami.ethernet.totalTxIdle;0;0;0;0;0;0;total number of TxIdle written to ISR 
system.tsunami.ethernet.postedTxDesc;0;0;0;0;0;0;number of TxDesc interrupts posted to CPU 
system.tsunami.ethernet.coalescedTxDesc;nan;nan;nan;nan;nan;nan;average number of TxDesc's coalesced into each post 
system.tsunami.ethernet.totalTxDesc;0;0;0;0;0;0;total number of TxDesc written to ISR 
system.tsunami.ethernet.postedRxOrn;0;0;0;0;0;0;number of RxOrn posted to CPU 
system.tsunami.ethernet.coalescedRxOrn;nan;nan;nan;nan;nan;nan;average number of RxOrn's coalesced into each post 
system.tsunami.ethernet.totalRxOrn;0;0;0;0;0;0;total number of RxOrn written to ISR 
system.tsunami.ethernet.coalescedTotal;nan;nan;nan;nan;nan;nan;average number of interrupts coalesced into each post 
system.tsunami.ethernet.postedInterrupts;0;0;0;0;0;0;number of posts to CPU 
system.tsunami.ethernet.droppedPackets;0;0;0;0;0;0;number of packets dropped 
system.iobus.trans_dist::ReadReq;7484;3917;3432;3495;3023;;Transaction distribution 
system.iobus.trans_dist::ReadResp;7484;3917;3432;3495;3023;;Transaction distribution 
system.iobus.trans_dist::WriteReq;62071;17530;13198;12729;13806;20;Transaction distribution 
system.iobus.trans_dist::WriteResp;62073;17530;13198;12729;13806;20;Transaction distribution 
system.iobus.trans_dist::WriteInvalidateReq;2;;;;;;Transaction distribution 
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio;20038;5268;412;522;3056;40;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio;292;36;24;28;36;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio;20;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio;22;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio;232;392;408;344;368;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio;20514;9722;8498;8714;7388;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio;2480;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio;5904;912;816;768;864;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide-pciconf;284;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio;100;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet-pciconf;196;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::system.tsunami.pciconfig.pio;60;;;;;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.bridge.master::total;50184;16330;10158;10376;11712;40;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side;88930;26564;23102;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count_system.tsunami.ide.dma::total;88930;26564;23102;22072;21946;;Packet count per connected master and slave (bytes) 
system.iobus.pkt_count::total;139114;42894;33260;32448;33658;40;Packet count per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio;80152;21072;1648;2088;12224;160;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio;1168;144;96;112;144;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio;10;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio;11;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio;235;539;561;473;506;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio;10257;4861;4249;4357;3694;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio;9900;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio;3746;513;459;432;486;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide-pciconf;400;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio;200;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet-pciconf;311;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::system.tsunami.pciconfig.pio;120;;;;;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.bridge.master::total;106531;27129;7013;7462;17054;160;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side;2837640;848144;737528;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size_system.tsunami.ide.dma::total;2837640;848144;737528;704736;700648;;Cumulative packet size per connected master and slave (bytes) 
system.iobus.pkt_size::total;2944171;875273;744541;712198;717702;160;Cumulative packet size per connected master and slave (bytes) 
system.iobus.reqLayer0.occupancy;19920000;5200000;344000;463000;2992000;40000;Layer occupancy (ticks) 
system.iobus.reqLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.reqLayer1.occupancy;218000;27000;18000;21000;27000;;Layer occupancy (ticks) 
system.iobus.reqLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer2.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer2.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer6.occupancy;19000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer6.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer19.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer19.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer20.occupancy;17000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer20.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer22.occupancy;202000;343000;357000;301000;322000;;Layer occupancy (ticks) 
system.iobus.reqLayer22.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer23.occupancy;15173000;6136000;5375000;5500000;4675000;;Layer occupancy (ticks) 
system.iobus.reqLayer23.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer24.occupancy;2456000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer24.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer25.occupancy;4469000;741000;663000;624000;702000;;Layer occupancy (ticks) 
system.iobus.reqLayer25.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.iobus.reqLayer26.occupancy;176000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer26.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer27.occupancy;75000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer27.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer28.occupancy;118000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer28.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.reqLayer29.occupancy;398835321;119317326;103757543;99142608;98570614;;Layer occupancy (ticks) 
system.iobus.reqLayer29.utilization;0.0;0.1;0.3;0.2;0.0;;Layer utilization (%) 
system.iobus.reqLayer30.occupancy;30000;;;;;;Layer occupancy (ticks) 
system.iobus.reqLayer30.utilization;0.0;;;;;;Layer utilization (%) 
system.iobus.respLayer0.occupancy;32367000;12048000;8480000;8655000;8850000;20000;Layer occupancy (ticks) 
system.iobus.respLayer0.utilization;0.0;0.0;0.0;0.0;0.0;0.0;Layer utilization (%) 
system.iobus.respLayer1.occupancy;45133069;13320766;11583519;11064771;11004263;;Layer occupancy (ticks) 
system.iobus.respLayer1.utilization;0.0;0.0;0.0;0.0;0.0;;Layer utilization (%) 
system.cpu0.icache.tags.replacements;1087620;152941;45534;45223;64214;10385;number of replacements 
system.cpu0.icache.tags.tagsinuse;505.450438;511.967337;511.998249;511.930211;511.743756;511.968289;Cycle average of tags in use 
system.cpu0.icache.tags.total_refs;11716113;1630399;588719;1467400;6403756;131278;Total number of references to valid blocks. 
system.cpu0.icache.tags.sampled_refs;1087620;152941;45534;45223;64214;10897;Sample count of references to valid blocks. 
system.cpu0.icache.tags.avg_refs;10.772249;10.660313;12.929218;32.448091;99.725231;12.047169;Average number of references to valid blocks. 
system.cpu0.icache.tags.warmup_cycle;209186195000;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu0.icache.tags.occ_blocks::cpu0.inst;505.450438;511.967337;511.998249;511.930211;511.743756;511.968289;Average occupied blocks per requestor 
system.cpu0.icache.tags.occ_percent::cpu0.inst;0.987208;0.999936;0.999997;0.999864;0.999500;0.999938;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_percent::total;0.987208;0.999936;0.999997;0.999864;0.999500;0.999938;Average percentage of cache occupancy 
system.cpu0.icache.tags.occ_task_id_blocks::1024;512;512;512;512;511;512;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::2;18;179;97;154;126;185;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::3;466;258;236;251;238;218;Occupied blocks per task id 
system.cpu0.icache.tags.age_task_id_blocks_1024::4;28;;;;;;Occupied blocks per task id 
system.cpu0.icache.tags.occ_task_id_percent::1024;1;1;1;1;0.998047;1;Percentage of cache occupancy per task id 
system.cpu0.icache.tags.tag_accesses;26734800;3753397;1296254;3080272;12992744;269846;Number of tag accesses 
system.cpu0.icache.tags.data_accesses;26734800;3753397;1296254;3080272;12992744;269846;Number of data accesses 
system.cpu0.icache.ReadReq_hits::cpu0.inst;11721910;1646178;579232;1471734;6399408;119203;number of ReadReq hits 
system.cpu0.icache.ReadReq_hits::total;11721910;1646178;579232;1471734;6399408;119203;number of ReadReq hits 
system.cpu0.icache.demand_hits::cpu0.inst;11721910;1646178;579232;1471734;6399408;119203;number of demand (read+write) hits 
system.cpu0.icache.demand_hits::total;11721910;1646178;579232;1471734;6399408;119203;number of demand (read+write) hits 
system.cpu0.icache.overall_hits::cpu0.inst;11721910;1646178;579232;1471734;6399408;119203;number of overall hits 
system.cpu0.icache.overall_hits::total;11721910;1646178;579232;1471734;6399408;119203;number of overall hits 
system.cpu0.icache.ReadReq_misses::cpu0.inst;1101240;154032;46127;45785;64850;10526;number of ReadReq misses 
system.cpu0.icache.ReadReq_misses::total;1101240;154032;46127;45785;64850;10526;number of ReadReq misses 
system.cpu0.icache.demand_misses::cpu0.inst;1101240;154032;46127;45785;64850;10526;number of demand (read+write) misses 
system.cpu0.icache.demand_misses::total;1101240;154032;46127;45785;64850;10526;number of demand (read+write) misses 
system.cpu0.icache.overall_misses::cpu0.inst;1101240;154032;46127;45785;64850;10526;number of overall misses 
system.cpu0.icache.overall_misses::total;1101240;154032;46127;45785;64850;10526;number of overall misses 
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst;102980761008;14544534690;4364254990;4321997241;6218705203;990216995;number of ReadReq miss cycles 
system.cpu0.icache.ReadReq_miss_latency::total;102980761008;14544534690;4364254990;4321997241;6218705203;990216995;number of ReadReq miss cycles 
system.cpu0.icache.demand_miss_latency::cpu0.inst;102980761008;14544534690;4364254990;4321997241;6218705203;990216995;number of demand (read+write) miss cycles 
system.cpu0.icache.demand_miss_latency::total;102980761008;14544534690;4364254990;4321997241;6218705203;990216995;number of demand (read+write) miss cycles 
system.cpu0.icache.overall_miss_latency::cpu0.inst;102980761008;14544534690;4364254990;4321997241;6218705203;990216995;number of overall miss cycles 
system.cpu0.icache.overall_miss_latency::total;102980761008;14544534690;4364254990;4321997241;6218705203;990216995;number of overall miss cycles 
system.cpu0.icache.ReadReq_accesses::cpu0.inst;12823150;1800210;625359;1517519;6464258;129729;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.ReadReq_accesses::total;12823150;1800210;625359;1517519;6464258;129729;number of ReadReq accesses(hits+misses) 
system.cpu0.icache.demand_accesses::cpu0.inst;12823150;1800210;625359;1517519;6464258;129729;number of demand (read+write) accesses 
system.cpu0.icache.demand_accesses::total;12823150;1800210;625359;1517519;6464258;129729;number of demand (read+write) accesses 
system.cpu0.icache.overall_accesses::cpu0.inst;12823150;1800210;625359;1517519;6464258;129729;number of overall (read+write) accesses 
system.cpu0.icache.overall_accesses::total;12823150;1800210;625359;1517519;6464258;129729;number of overall (read+write) accesses 
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst;0.085879;0.085563;0.073761;0.030171;0.010032;0.081138;miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_miss_rate::total;0.085879;0.085563;0.073761;0.030171;0.010032;0.081138;miss rate for ReadReq accesses 
system.cpu0.icache.demand_miss_rate::cpu0.inst;0.085879;0.085563;0.073761;0.030171;0.010032;0.081138;miss rate for demand accesses 
system.cpu0.icache.demand_miss_rate::total;0.085879;0.085563;0.073761;0.030171;0.010032;0.081138;miss rate for demand accesses 
system.cpu0.icache.overall_miss_rate::cpu0.inst;0.085879;0.085563;0.073761;0.030171;0.010032;0.081138;miss rate for overall accesses 
system.cpu0.icache.overall_miss_rate::total;0.085879;0.085563;0.073761;0.030171;0.010032;0.081138;miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst;93513.458472;94425.409590;94613.891864;94397.668254;95893.680848;94073.436728;average ReadReq miss latency 
system.cpu0.icache.ReadReq_avg_miss_latency::total;93513.458472;94425.409590;94613.891864;94397.668254;95893.680848;94073.436728;average ReadReq miss latency 
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst;93513.458472;94425.409590;94613.891864;94397.668254;95893.680848;94073.436728;average overall miss latency 
system.cpu0.icache.demand_avg_miss_latency::total;93513.458472;94425.409590;94613.891864;94397.668254;95893.680848;94073.436728;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst;93513.458472;94425.409590;94613.891864;94397.668254;95893.680848;94073.436728;average overall miss latency 
system.cpu0.icache.overall_avg_miss_latency::total;93513.458472;94425.409590;94613.891864;94397.668254;95893.680848;94073.436728;average overall miss latency 
system.cpu0.icache.blocked_cycles::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked::no_mshrs;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_mshrs;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu0.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu0.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst;12740;1055;591;551;622;138;number of ReadReq MSHR hits 
system.cpu0.icache.ReadReq_mshr_hits::total;12740;1055;591;551;622;138;number of ReadReq MSHR hits 
system.cpu0.icache.demand_mshr_hits::cpu0.inst;12740;1055;591;551;622;138;number of demand (read+write) MSHR hits 
system.cpu0.icache.demand_mshr_hits::total;12740;1055;591;551;622;138;number of demand (read+write) MSHR hits 
system.cpu0.icache.overall_mshr_hits::cpu0.inst;12740;1055;591;551;622;138;number of overall MSHR hits 
system.cpu0.icache.overall_mshr_hits::total;12740;1055;591;551;622;138;number of overall MSHR hits 
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst;1088500;152977;45536;45234;64228;10388;number of ReadReq MSHR misses 
system.cpu0.icache.ReadReq_mshr_misses::total;1088500;152977;45536;45234;64228;10388;number of ReadReq MSHR misses 
system.cpu0.icache.demand_mshr_misses::cpu0.inst;1088500;152977;45536;45234;64228;10388;number of demand (read+write) MSHR misses 
system.cpu0.icache.demand_mshr_misses::total;1088500;152977;45536;45234;64228;10388;number of demand (read+write) MSHR misses 
system.cpu0.icache.overall_mshr_misses::cpu0.inst;1088500;152977;45536;45234;64228;10388;number of overall MSHR misses 
system.cpu0.icache.overall_mshr_misses::total;1088500;152977;45536;45234;64228;10388;number of overall MSHR misses 
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst;74853174732;10630798307;3172921510;3145196259;4534326796;718986755;number of ReadReq MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_latency::total;74853174732;10630798307;3172921510;3145196259;4534326796;718986755;number of ReadReq MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst;74853174732;10630798307;3172921510;3145196259;4534326796;718986755;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.demand_mshr_miss_latency::total;74853174732;10630798307;3172921510;3145196259;4534326796;718986755;number of demand (read+write) MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst;74853174732;10630798307;3172921510;3145196259;4534326796;718986755;number of overall MSHR miss cycles 
system.cpu0.icache.overall_mshr_miss_latency::total;74853174732;10630798307;3172921510;3145196259;4534326796;718986755;number of overall MSHR miss cycles 
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst;0.084886;0.084977;0.072816;0.029808;0.009936;0.080075;mshr miss rate for ReadReq accesses 
system.cpu0.icache.ReadReq_mshr_miss_rate::total;0.084886;0.084977;0.072816;0.029808;0.009936;0.080075;mshr miss rate for ReadReq accesses 
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst;0.084886;0.084977;0.072816;0.029808;0.009936;0.080075;mshr miss rate for demand accesses 
system.cpu0.icache.demand_mshr_miss_rate::total;0.084886;0.084977;0.072816;0.029808;0.009936;0.080075;mshr miss rate for demand accesses 
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst;0.084886;0.084977;0.072816;0.029808;0.009936;0.080075;mshr miss rate for overall accesses 
system.cpu0.icache.overall_mshr_miss_rate::total;0.084886;0.084977;0.072816;0.029808;0.009936;0.080075;mshr miss rate for overall accesses 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst;68767.271228;69492.788504;69679.407721;69531.685436;70597.353117;69213.203215;average ReadReq mshr miss latency 
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total;68767.271228;69492.788504;69679.407721;69531.685436;70597.353117;69213.203215;average ReadReq mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst;68767.271228;69492.788504;69679.407721;69531.685436;70597.353117;69213.203215;average overall mshr miss latency 
system.cpu0.icache.demand_avg_mshr_miss_latency::total;68767.271228;69492.788504;69679.407721;69531.685436;70597.353117;69213.203215;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst;68767.271228;69492.788504;69679.407721;69531.685436;70597.353117;69213.203215;average overall mshr miss latency 
system.cpu0.icache.overall_avg_mshr_miss_latency::total;68767.271228;69492.788504;69679.407721;69531.685436;70597.353117;69213.203215;average overall mshr miss latency 
system.cpu0.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu0.dcache.tags.replacements;2619864;108305;30559;40106;273038;16330;number of replacements 
system.cpu0.dcache.tags.tagsinuse;1009.251445;1003.180207;997.682574;998.149302;1021.735371;1021.428978;Cycle average of tags in use 
system.cpu0.dcache.tags.total_refs;15485164;3591365;939324;2319466;12574348;192666;Total number of references to valid blocks. 
system.cpu0.dcache.tags.sampled_refs;2619864;108305;30559;40106;273038;17354;Sample count of references to valid blocks. 
system.cpu0.dcache.tags.avg_refs;5.910675;33.159734;30.738048;57.833392;46.053472;11.102109;Average number of references to valid blocks. 
system.cpu0.dcache.tags.warmup_cycle;141192500;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu0.dcache.tags.occ_blocks::cpu0.data;1009.251445;1003.180207;997.682574;998.149302;1021.735371;1021.428978;Average occupied blocks per requestor 
system.cpu0.dcache.tags.occ_percent::cpu0.data;0.985597;0.979668;0.974299;0.974755;0.997788;0.997489;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_percent::total;0.985597;0.979668;0.974299;0.974755;0.997788;0.997489;Average percentage of cache occupancy 
system.cpu0.dcache.tags.occ_task_id_blocks::1024;892;1024;1024;1024;1024;1024;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::2;2;666;823;667;755;686;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::3;806;8;14;9;15;10;Occupied blocks per task id 
system.cpu0.dcache.tags.age_task_id_blocks_1024::4;84;;;;;1;Occupied blocks per task id 
system.cpu0.dcache.tags.occ_task_id_percent::1024;0.871094;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu0.dcache.tags.tag_accesses;42438935;8098389;2212734;5020252;26829153;536764;Number of tag accesses 
system.cpu0.dcache.tags.data_accesses;42438935;8098389;2212734;5020252;26829153;536764;Number of data accesses 
system.cpu0.dcache.ReadReq_hits::cpu0.data;10343955;2569375;602999;1514340;11240341;112788;number of ReadReq hits 
system.cpu0.dcache.ReadReq_hits::total;10343955;2569375;602999;1514340;11240341;112788;number of ReadReq hits 
system.cpu0.dcache.WriteReq_hits::cpu0.data;4741427;904124;321855;787760;1304763;54919;number of WriteReq hits 
system.cpu0.dcache.WriteReq_hits::total;4741427;904124;321855;787760;1304763;54919;number of WriteReq hits 
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data;176309;24607;8198;8313;14629;1823;number of LoadLockedReq hits 
system.cpu0.dcache.LoadLockedReq_hits::total;176309;24607;8198;8313;14629;1823;number of LoadLockedReq hits 
system.cpu0.dcache.StoreCondReq_hits::cpu0.data;205551;17767;7180;7186;13164;1935;number of StoreCondReq hits 
system.cpu0.dcache.StoreCondReq_hits::total;205551;17767;7180;7186;13164;1935;number of StoreCondReq hits 
system.cpu0.dcache.demand_hits::cpu0.data;15085382;3473499;924854;2302100;12545104;167707;number of demand (read+write) hits 
system.cpu0.dcache.demand_hits::total;15085382;3473499;924854;2302100;12545104;167707;number of demand (read+write) hits 
system.cpu0.dcache.overall_hits::cpu0.data;15085382;3473499;924854;2302100;12545104;167707;number of overall hits 
system.cpu0.dcache.overall_hits::total;15085382;3473499;924854;2302100;12545104;167707;number of overall hits 
system.cpu0.dcache.ReadReq_misses::cpu0.data;3163777;127640;41366;53288;193227;23101;number of ReadReq misses 
system.cpu0.dcache.ReadReq_misses::total;3163777;127640;41366;53288;193227;23101;number of ReadReq misses 
system.cpu0.dcache.WriteReq_misses::cpu0.data;1219427;316816;108022;117325;506552;65229;number of WriteReq misses 
system.cpu0.dcache.WriteReq_misses::total;1219427;316816;108022;117325;506552;65229;number of WriteReq misses 
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data;24666;9877;840;886;2285;347;number of LoadLockedReq misses 
system.cpu0.dcache.LoadLockedReq_misses::total;24666;9877;840;886;2285;347;number of LoadLockedReq misses 
system.cpu0.dcache.StoreCondReq_misses::cpu0.data;16662;10834;245;334;1931;46;number of StoreCondReq misses 
system.cpu0.dcache.StoreCondReq_misses::total;16662;10834;245;334;1931;46;number of StoreCondReq misses 
system.cpu0.dcache.demand_misses::cpu0.data;4383204;444456;149388;170613;699779;88330;number of demand (read+write) misses 
system.cpu0.dcache.demand_misses::total;4383204;444456;149388;170613;699779;88330;number of demand (read+write) misses 
system.cpu0.dcache.overall_misses::cpu0.data;4383204;444456;149388;170613;699779;88330;number of overall misses 
system.cpu0.dcache.overall_misses::total;4383204;444456;149388;170613;699779;88330;number of overall misses 
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data;279573679777;10730502768;3792088152;4898669906;17857798330;2164000484;number of ReadReq miss cycles 
system.cpu0.dcache.ReadReq_miss_latency::total;279573679777;10730502768;3792088152;4898669906;17857798330;2164000484;number of ReadReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data;97951141296;29054321088;10181456633;10927554744;50596958425;6133674086;number of WriteReq miss cycles 
system.cpu0.dcache.WriteReq_miss_latency::total;97951141296;29054321088;10181456633;10927554744;50596958425;6133674086;number of WriteReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data;2062364745;639241250;80025249;81868750;187500249;33964000;number of LoadLockedReq miss cycles 
system.cpu0.dcache.LoadLockedReq_miss_latency::total;2062364745;639241250;80025249;81868750;187500249;33964000;number of LoadLockedReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data;1000833245;655293498;14668940;19852905;113081238;2734987;number of StoreCondReq miss cycles 
system.cpu0.dcache.StoreCondReq_miss_latency::total;1000833245;655293498;14668940;19852905;113081238;2734987;number of StoreCondReq miss cycles 
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data;298000;1070000;;;72000;;number of StoreCondFailReq miss cycles 
system.cpu0.dcache.StoreCondFailReq_miss_latency::total;298000;1070000;;;72000;;number of StoreCondFailReq miss cycles 
system.cpu0.dcache.demand_miss_latency::cpu0.data;377524821073;39784823856;13973544785;15826224650;68454756755;8297674570;number of demand (read+write) miss cycles 
system.cpu0.dcache.demand_miss_latency::total;377524821073;39784823856;13973544785;15826224650;68454756755;8297674570;number of demand (read+write) miss cycles 
system.cpu0.dcache.overall_miss_latency::cpu0.data;377524821073;39784823856;13973544785;15826224650;68454756755;8297674570;number of overall miss cycles 
system.cpu0.dcache.overall_miss_latency::total;377524821073;39784823856;13973544785;15826224650;68454756755;8297674570;number of overall miss cycles 
system.cpu0.dcache.ReadReq_accesses::cpu0.data;13507732;2697015;644365;1567628;11433568;135889;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.ReadReq_accesses::total;13507732;2697015;644365;1567628;11433568;135889;number of ReadReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::cpu0.data;5960854;1220940;429877;905085;1811315;120148;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.WriteReq_accesses::total;5960854;1220940;429877;905085;1811315;120148;number of WriteReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data;200975;34484;9038;9199;16914;2170;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.LoadLockedReq_accesses::total;200975;34484;9038;9199;16914;2170;number of LoadLockedReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data;222213;28601;7425;7520;15095;1981;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.StoreCondReq_accesses::total;222213;28601;7425;7520;15095;1981;number of StoreCondReq accesses(hits+misses) 
system.cpu0.dcache.demand_accesses::cpu0.data;19468586;3917955;1074242;2472713;13244883;256037;number of demand (read+write) accesses 
system.cpu0.dcache.demand_accesses::total;19468586;3917955;1074242;2472713;13244883;256037;number of demand (read+write) accesses 
system.cpu0.dcache.overall_accesses::cpu0.data;19468586;3917955;1074242;2472713;13244883;256037;number of overall (read+write) accesses 
system.cpu0.dcache.overall_accesses::total;19468586;3917955;1074242;2472713;13244883;256037;number of overall (read+write) accesses 
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data;0.234220;0.047326;0.064197;0.033993;0.016900;0.169999;miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_miss_rate::total;0.234220;0.047326;0.064197;0.033993;0.016900;0.169999;miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data;0.204573;0.259485;0.251286;0.129629;0.279660;0.542905;miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_miss_rate::total;0.204573;0.259485;0.251286;0.129629;0.279660;0.542905;miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data;0.122732;0.286423;0.092941;0.096315;0.135095;0.159908;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_miss_rate::total;0.122732;0.286423;0.092941;0.096315;0.135095;0.159908;miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data;0.074982;0.378798;0.032997;0.044415;0.127923;0.023221;miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_miss_rate::total;0.074982;0.378798;0.032997;0.044415;0.127923;0.023221;miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_miss_rate::cpu0.data;0.225142;0.113441;0.139064;0.068998;0.052834;0.344989;miss rate for demand accesses 
system.cpu0.dcache.demand_miss_rate::total;0.225142;0.113441;0.139064;0.068998;0.052834;0.344989;miss rate for demand accesses 
system.cpu0.dcache.overall_miss_rate::cpu0.data;0.225142;0.113441;0.139064;0.068998;0.052834;0.344989;miss rate for overall accesses 
system.cpu0.dcache.overall_miss_rate::total;0.225142;0.113441;0.139064;0.068998;0.052834;0.344989;miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data;88367.062463;84068.495519;91671.618044;91928.199707;92418.752711;93675.619410;average ReadReq miss latency 
system.cpu0.dcache.ReadReq_avg_miss_latency::total;88367.062463;84068.495519;91671.618044;91928.199707;92418.752711;93675.619410;average ReadReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data;80325.547405;91707.240442;94253.546805;93139.183840;99885.023502;94032.931457;average WriteReq miss latency 
system.cpu0.dcache.WriteReq_avg_miss_latency::total;80325.547405;91707.240442;94253.546805;93139.183840;99885.023502;94032.931457;average WriteReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data;83611.641328;64720.183254;95268.153571;92402.652370;82057.001751;97878.962536;average LoadLockedReq miss latency 
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total;83611.641328;64720.183254;95268.153571;92402.652370;82057.001751;97878.962536;average LoadLockedReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data;60066.813408;60484.908436;59873.224490;59439.835329;58560.972553;59456.239130;average StoreCondReq miss latency 
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total;60066.813408;60484.908436;59873.224490;59439.835329;58560.972553;59456.239130;average StoreCondReq miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data;inf;inf;;;inf;;average StoreCondFailReq miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total;inf;inf;;;inf;;average StoreCondFailReq miss latency 
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data;86129.876929;89513.526324;93538.602732;92760.954030;97823.393893;93939.483414;average overall miss latency 
system.cpu0.dcache.demand_avg_miss_latency::total;86129.876929;89513.526324;93538.602732;92760.954030;97823.393893;93939.483414;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data;86129.876929;89513.526324;93538.602732;92760.954030;97823.393893;93939.483414;average overall miss latency 
system.cpu0.dcache.overall_avg_miss_latency::total;86129.876929;89513.526324;93538.602732;92760.954030;97823.393893;93939.483414;average overall miss latency 
system.cpu0.dcache.blocked_cycles::no_mshrs;43652;21031;6798;7285;24052;4415;number of cycles access was blocked 
system.cpu0.dcache.blocked_cycles::no_targets;875;22;20;12;32;0;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_mshrs;9781;5142;1421;1649;4183;942;number of cycles access was blocked 
system.cpu0.dcache.blocked::no_targets;230;7;6;4;9;0;number of cycles access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_mshrs;4.462938;4.090043;4.783955;4.417829;5.749940;4.686837;average number of cycles each access was blocked 
system.cpu0.dcache.avg_blocked_cycles::no_targets;3.804348;3.142857;3.333333;3;3.555556;nan;average number of cycles each access was blocked 
system.cpu0.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu0.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu0.dcache.writebacks::writebacks;349595;63368;18357;22258;179806;10008;number of writebacks 
system.cpu0.dcache.writebacks::total;349595;63368;18357;22258;179806;10008;number of writebacks 
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data;746429;53452;25539;28470;81167;15577;number of ReadReq MSHR hits 
system.cpu0.dcache.ReadReq_mshr_hits::total;746429;53452;25539;28470;81167;15577;number of ReadReq MSHR hits 
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data;969268;246958;92562;100570;342182;56494;number of WriteReq MSHR hits 
system.cpu0.dcache.WriteReq_mshr_hits::total;969268;246958;92562;100570;342182;56494;number of WriteReq MSHR hits 
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data;5209;1153;243;239;312;128;number of LoadLockedReq MSHR hits 
system.cpu0.dcache.LoadLockedReq_mshr_hits::total;5209;1153;243;239;312;128;number of LoadLockedReq MSHR hits 
system.cpu0.dcache.demand_mshr_hits::cpu0.data;1715697;300410;118101;129040;423349;72071;number of demand (read+write) MSHR hits 
system.cpu0.dcache.demand_mshr_hits::total;1715697;300410;118101;129040;423349;72071;number of demand (read+write) MSHR hits 
system.cpu0.dcache.overall_mshr_hits::cpu0.data;1715697;300410;118101;129040;423349;72071;number of overall MSHR hits 
system.cpu0.dcache.overall_mshr_hits::total;1715697;300410;118101;129040;423349;72071;number of overall MSHR hits 
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data;2417348;74188;15827;24818;112060;7524;number of ReadReq MSHR misses 
system.cpu0.dcache.ReadReq_mshr_misses::total;2417348;74188;15827;24818;112060;7524;number of ReadReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data;250159;69858;15460;16755;164370;8735;number of WriteReq MSHR misses 
system.cpu0.dcache.WriteReq_mshr_misses::total;250159;69858;15460;16755;164370;8735;number of WriteReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data;19457;8724;597;647;1973;219;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.LoadLockedReq_mshr_misses::total;19457;8724;597;647;1973;219;number of LoadLockedReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data;16657;10771;245;334;1931;46;number of StoreCondReq MSHR misses 
system.cpu0.dcache.StoreCondReq_mshr_misses::total;16657;10771;245;334;1931;46;number of StoreCondReq MSHR misses 
system.cpu0.dcache.demand_mshr_misses::cpu0.data;2667507;144046;31287;41573;276430;16259;number of demand (read+write) MSHR misses 
system.cpu0.dcache.demand_mshr_misses::total;2667507;144046;31287;41573;276430;16259;number of demand (read+write) MSHR misses 
system.cpu0.dcache.overall_mshr_misses::cpu0.data;2667507;144046;31287;41573;276430;16259;number of overall MSHR misses 
system.cpu0.dcache.overall_mshr_misses::total;2667507;144046;31287;41573;276430;16259;number of overall MSHR misses 
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data;158820663277;4874560131;1167966008;1742379512;8536507075;562358001;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_miss_latency::total;158820663277;4874560131;1167966008;1742379512;8536507075;562358001;number of ReadReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data;16017265838;4412594685;1105230907;1169021114;12761683073;636861010;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.WriteReq_mshr_miss_latency::total;16017265838;4412594685;1105230907;1169021114;12761683073;636861010;number of WriteReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data;1133648755;372943750;42495751;44607000;113729251;16028000;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total;1133648755;372943750;42495751;44607000;113729251;16028000;number of LoadLockedReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data;593620755;402358502;8630060;11460095;62250762;1580013;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total;593620755;402358502;8630060;11460095;62250762;1580013;number of StoreCondReq MSHR miss cycles 
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data;210000;740000;;;50000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total;210000;740000;;;50000;;number of StoreCondFailReq MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data;174837929115;9287154816;2273196915;2911400626;21298190148;1199219011;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.demand_mshr_miss_latency::total;174837929115;9287154816;2273196915;2911400626;21298190148;1199219011;number of demand (read+write) MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data;174837929115;9287154816;2273196915;2911400626;21298190148;1199219011;number of overall MSHR miss cycles 
system.cpu0.dcache.overall_mshr_miss_latency::total;174837929115;9287154816;2273196915;2911400626;21298190148;1199219011;number of overall MSHR miss cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data;1473691000;841091000;735710000;750860000;645540000;;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total;1473691000;841091000;735710000;750860000;645540000;;number of ReadReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data;2683967000;639894000;334021000;337275000;447838000;2200000;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total;2683967000;639894000;334021000;337275000;447838000;2200000;number of WriteReq MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data;4157658000;1480985000;1069731000;1088135000;1093378000;2200000;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.overall_mshr_uncacheable_latency::total;4157658000;1480985000;1069731000;1088135000;1093378000;2200000;number of overall MSHR uncacheable cycles 
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data;0.178960;0.027507;0.024562;0.015832;0.009801;0.055369;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.ReadReq_mshr_miss_rate::total;0.178960;0.027507;0.024562;0.015832;0.009801;0.055369;mshr miss rate for ReadReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data;0.041967;0.057217;0.035964;0.018512;0.090746;0.072702;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.WriteReq_mshr_miss_rate::total;0.041967;0.057217;0.035964;0.018512;0.090746;0.072702;mshr miss rate for WriteReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data;0.096813;0.252987;0.066054;0.070334;0.116649;0.100922;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total;0.096813;0.252987;0.066054;0.070334;0.116649;0.100922;mshr miss rate for LoadLockedReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data;0.074960;0.376595;0.032997;0.044415;0.127923;0.023221;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total;0.074960;0.376595;0.032997;0.044415;0.127923;0.023221;mshr miss rate for StoreCondReq accesses 
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data;0.137016;0.036766;0.029125;0.016813;0.020871;0.063503;mshr miss rate for demand accesses 
system.cpu0.dcache.demand_mshr_miss_rate::total;0.137016;0.036766;0.029125;0.016813;0.020871;0.063503;mshr miss rate for demand accesses 
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data;0.137016;0.036766;0.029125;0.016813;0.020871;0.063503;mshr miss rate for overall accesses 
system.cpu0.dcache.overall_mshr_miss_rate::total;0.137016;0.036766;0.029125;0.016813;0.020871;0.063503;mshr miss rate for overall accesses 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data;65700.372175;65705.506699;73795.792506;70206.282215;76178.003525;74741.892743;average ReadReq mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total;65700.372175;65705.506699;73795.792506;70206.282215;76178.003525;74741.892743;average ReadReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data;64028.341327;63165.202053;71489.709379;69771.478007;77639.977326;72909.102461;average WriteReq mshr miss latency 
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total;64028.341327;63165.202053;71489.709379;69771.478007;77639.977326;72909.102461;average WriteReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data;58264.313872;42749.168959;71182.162479;68944.358578;57642.803345;73187.214612;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total;58264.313872;42749.168959;71182.162479;68944.358578;57642.803345;73187.214612;average LoadLockedReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data;35637.915291;37355.723888;35224.734694;34311.661677;32237.577421;34348.108696;average StoreCondReq mshr miss latency 
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total;35637.915291;37355.723888;35224.734694;34311.661677;32237.577421;34348.108696;average StoreCondReq mshr miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data;inf;inf;;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total;inf;inf;;;inf;;average StoreCondFailReq mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data;65543.569001;64473.534954;72656.276249;70031.044813;77047.318120;73757.242819;average overall mshr miss latency 
system.cpu0.dcache.demand_avg_mshr_miss_latency::total;65543.569001;64473.534954;72656.276249;70031.044813;77047.318120;73757.242819;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data;65543.569001;64473.534954;72656.276249;70031.044813;77047.318120;73757.242819;average overall mshr miss latency 
system.cpu0.dcache.overall_avg_mshr_miss_latency::total;65543.569001;64473.534954;72656.276249;70031.044813;77047.318120;73757.242819;average overall mshr miss latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu0.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu1.branchPred.lookups;9571634;1613886;176270;663600;7889104;45889;Number of BP lookups 
system.cpu1.branchPred.condPredicted;8284104;1304897;146575;631584;7774397;39165;Number of conditional branches predicted 
system.cpu1.branchPred.condIncorrect;233623;53419;6617;28950;12603;1078;Number of conditional branches incorrect 
system.cpu1.branchPred.BTBLookups;4737665;1135095;114832;557512;2839606;25772;Number of BTB lookups 
system.cpu1.branchPred.BTBHits;2324389;876572;67456;499844;2122781;17166;Number of BTB hits 
system.cpu1.branchPred.BTBCorrect;0;0;0;0;0;0;Number of correct BTB predictions (this stat may not work properly. 
system.cpu1.branchPred.BTBHitPct;49.061911;77.224549;58.743207;89.656187;74.756181;66.607171;BTB Hit Percentage 
system.cpu1.branchPred.usedRAS;479409;111998;10377;11594;39027;2427;Number of times the RAS was used to get a target. 
system.cpu1.branchPred.RASInCorrect;17898;3218;381;447;1585;111;Number of incorrect RAS predictions. 
system.cpu1.dtb.fetch_hits;0;0;0;0;0;0;ITB hits 
system.cpu1.dtb.fetch_misses;0;0;0;0;0;0;ITB misses 
system.cpu1.dtb.fetch_acv;0;0;0;0;0;0;ITB acv 
system.cpu1.dtb.fetch_accesses;0;0;0;0;0;0;ITB accesses 
system.cpu1.dtb.read_hits;5038059;2510588;122380;892653;10929860;28669;DTB read hits 
system.cpu1.dtb.read_misses;31415;7491;2258;2772;118226;1029;DTB read misses 
system.cpu1.dtb.read_acv;136;32;51;48;53;27;DTB read access violations 
system.cpu1.dtb.read_accesses;282605;1406114;30602;785686;10633401;3100;DTB read accesses 
system.cpu1.dtb.write_hits;3402073;1068190;76430;413454;2348432;15015;DTB write hits 
system.cpu1.dtb.write_misses;10186;3207;639;712;639690;282;DTB write misses 
system.cpu1.dtb.write_acv;181;50;41;41;40;20;DTB write access violations 
system.cpu1.dtb.write_accesses;119693;345484;19692;348520;2481851;1357;DTB write accesses 
system.cpu1.dtb.data_hits;8440132;3578778;198810;1306107;13278292;43684;DTB hits 
system.cpu1.dtb.data_misses;41601;10698;2897;3484;757916;1311;DTB misses 
system.cpu1.dtb.data_acv;317;82;92;89;93;47;DTB access violations 
system.cpu1.dtb.data_accesses;402298;1751598;50294;1134206;13115252;4457;DTB accesses 
system.cpu1.itb.fetch_hits;992874;743063;44972;723155;5375755;7407;ITB hits 
system.cpu1.itb.fetch_misses;6793;12963;2175;2781;16205;593;ITB misses 
system.cpu1.itb.fetch_acv;139;486;22;23;27;5;ITB acv 
system.cpu1.itb.fetch_accesses;999667;756026;47147;725936;5391960;8000;ITB accesses 
system.cpu1.itb.read_hits;0;0;0;0;0;0;DTB read hits 
system.cpu1.itb.read_misses;0;0;0;0;0;0;DTB read misses 
system.cpu1.itb.read_acv;0;0;0;0;0;0;DTB read access violations 
system.cpu1.itb.read_accesses;0;0;0;0;0;0;DTB read accesses 
system.cpu1.itb.write_hits;0;0;0;0;0;0;DTB write hits 
system.cpu1.itb.write_misses;0;0;0;0;0;0;DTB write misses 
system.cpu1.itb.write_acv;0;0;0;0;0;0;DTB write access violations 
system.cpu1.itb.write_accesses;0;0;0;0;0;0;DTB write accesses 
system.cpu1.itb.data_hits;0;0;0;0;0;0;DTB hits 
system.cpu1.itb.data_misses;0;0;0;0;0;0;DTB misses 
system.cpu1.itb.data_acv;0;0;0;0;0;0;DTB access violations 
system.cpu1.itb.data_accesses;0;0;0;0;0;0;DTB accesses 
system.cpu1.numCycles;26685631;7015323;654171;2458116;64258471;183640;number of cpu cycles simulated 
system.cpu1.numWorkItemsStarted;0;0;0;0;0;0;number of work items this cpu started 
system.cpu1.numWorkItemsCompleted;0;0;0;0;0;0;number of work items this cpu completed 
system.cpu1.fetch.icacheStallCycles;10339931;2348762;206964;903983;6376990;47848;Number of cycles fetch is stalled on an Icache miss 
system.cpu1.fetch.Insts;36275479;13011322;963399;5358909;65376305;231722;Number of instructions fetch has processed 
system.cpu1.fetch.Branches;9571634;1613886;176270;663600;7889104;45889;Number of branches that fetch encountered 
system.cpu1.fetch.predictedBranches;2803798;988570;77833;511438;2161808;19593;Number of branches that fetch has predicted taken 
system.cpu1.fetch.Cycles;15576464;3896130;353054;1404134;56591440;113337;Number of cycles fetch has run and was not squashing or blocked 
system.cpu1.fetch.SquashCycles;783068;161782;23810;68340;943818;5344;Number of cycles fetch has spent squashing 
system.cpu1.fetch.TlbCycles;7;42;1;6;119;;Number of cycles fetch has spent waiting for tlb 
system.cpu1.fetch.MiscStallCycles;65338;13715;1035;2375;76146;201;Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs 
system.cpu1.fetch.PendingTrapStallCycles;152507;652525;79023;110829;738364;19259;Number of stall cycles due to pending traps 
system.cpu1.fetch.PendingQuiesceStallCycles;96337;14542;1227;1528;1358;145;Number of stall cycles due to pending quiesce instructions 
system.cpu1.fetch.CacheLines;4964762;1417704;127924;811212;5709459;29960;Number of cache lines fetched 
system.cpu1.fetch.IcacheSquashes;155228;27535;3986;6667;6225;548;Number of outstanding Icache misses that were squashed 
system.cpu1.fetch.rateDist::samples;26622118;7006607;653209;2457025;64256326;183462;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::mean;1.362607;1.857008;1.474871;2.181056;1.017430;1.263052;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::stdev;2.645037;2.992224;2.715850;2.773392;2.493513;2.558033;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::underflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::0;19752038;4607966;473136;1404937;53708752;139449;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::1;453985;144825;10675;16924;332634;2461;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::2;969185;406350;21547;86481;559663;7344;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::3;493432;144771;14277;20813;1822080;2348;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::4;1239017;319486;34520;369270;424768;7564;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::5;446192;137184;7738;46204;520928;1644;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::6;359388;111834;15492;345056;315581;5392;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::7;211576;88912;9515;10572;314453;1379;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::8;2697305;1045279;66309;156768;6257467;15881;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::overflows;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::min_value;0;0;0;0;0;0;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::max_value;8;8;8;8;8;8;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.rateDist::total;26622118;7006607;653209;2457025;64256326;183462;Number of instructions fetched each cycle (Total) 
system.cpu1.fetch.branchRate;0.358681;0.230052;0.269456;0.269963;0.122771;0.249886;Number of branch fetches per cycle 
system.cpu1.fetch.rate;1.359364;1.854700;1.472702;2.180088;1.017396;1.261827;Number of inst fetches per cycle 
system.cpu1.decode.IdleCycles;8421025;1797845;181416;711738;4792056;41830;Number of cycles decode is idle 
system.cpu1.decode.BlockedCycles;12220351;3041848;307289;817387;51740145;103214;Number of cycles decode is blocked 
system.cpu1.decode.RunCycles;5157184;1866858;139703;742502;4195569;31759;Number of cycles decode is running 
system.cpu1.decode.UnblockCycles;468499;225932;13704;152055;3058230;4064;Number of cycles decode is unblocking 
system.cpu1.decode.SquashCycles;355058;74124;11097;33343;470326;2595;Number of cycles decode is squashing 
system.cpu1.decode.BranchResolved;331747;88870;9035;9220;27942;1825;Number of times decode resolved a branch 
system.cpu1.decode.BranchMispred;37647;6856;839;848;1606;77;Number of times decode detected a branch misprediction 
system.cpu1.decode.DecodedInsts;29393484;12077271;843371;5070065;50317139;191362;Number of instructions handled by decode 
system.cpu1.decode.SquashedInsts;127279;22914;2837;2927;7611;267;Number of squashed instructions handled by decode 
system.cpu1.rename.SquashCycles;355058;74124;11097;33343;470326;2595;Number of cycles rename is squashing 
system.cpu1.rename.IdleCycles;8778833;1941868;191818;784487;5491702;44587;Number of cycles rename is idle 
system.cpu1.rename.BlockCycles;528465;121797;15607;50745;18504999;3498;Number of cycles rename is blocking 
system.cpu1.rename.serializeStallCycles;10138827;2117401;255432;314131;18078614;87639;count of cycles rename stalled for serializing inst 
system.cpu1.rename.RunCycles;5275668;1954064;143373;815729;5596660;33283;Number of cycles rename is running 
system.cpu1.rename.UnblockCycles;1545265;797353;35882;458590;16114025;11860;Number of cycles rename is unblocking 
system.cpu1.rename.RenamedInsts;27754199;11699674;796002;4913249;48089562;178621;Number of instructions processed by rename 
system.cpu1.rename.ROBFullEvents;57283;2024;;15986;3;;Number of times rename has blocked due to ROB full 
system.cpu1.rename.IQFullEvents;117002;27794;2301;6555;9384156;347;Number of times rename has blocked due to IQ full 
system.cpu1.rename.LQFullEvents;398609;484031;1533;367438;2848003;110;Number of times rename has blocked due to LQ full 
system.cpu1.rename.SQFullEvents;92238;62638;5157;4736;99637;1448;Number of times rename has blocked due to SQ full 
system.cpu1.rename.RenamedOperands;18934303;9110010;560703;3831856;37303257;121966;Number of destination operands rename has renamed 
system.cpu1.rename.RenameLookups;34873716;16390170;1012881;6768116;61764557;211076;Number of register rename lookups that rename has made 
system.cpu1.rename.int_rename_lookups;34724463;12722129;926622;4814388;40087206;210818;Number of integer rename lookups 
system.cpu1.rename.fp_rename_lookups;138581;3664116;85862;1953142;21676182;176;Number of floating rename lookups 
system.cpu1.rename.CommittedMaps;16153640;8246291;452245;3395287;23659997;102310;Number of HB maps that are committed 
system.cpu1.rename.UndoneMaps;2780655;863727;108458;436569;13643260;19656;Number of HB maps that are undone due to squashing 
system.cpu1.rename.serializingInsts;1050381;206024;29158;35120;2795700;10610;count of serializing insts renamed 
system.cpu1.rename.tempSerializingInsts;104618;30687;2595;2916;9036;751;count of temporary serializing insts renamed 
system.cpu1.rename.skidInsts;4167031;1582249;104053;859666;19657870;32008;count of insts added to the skid buffer 
system.cpu1.memDep0.insertedLoads;5368618;2592263;136648;943378;11209890;31850;Number of loads inserted to the mem dependence unit. 
system.cpu1.memDep0.insertedStores;3620315;1125995;83355;439093;3341000;16452;Number of stores inserted to the mem dependence unit. 
system.cpu1.memDep0.conflictingLoads;913054;233299;24723;387975;806572;6385;Number of conflicting loads. 
system.cpu1.memDep0.conflictingStores;537958;178050;12169;364648;592124;2880;Number of conflicting stores. 
system.cpu1.iq.iqInstsAdded;25413811;11189408;723010;4665209;43750650;160960;Number of instructions added to the IQ (excludes non-spec) 
system.cpu1.iq.iqNonSpecInstsAdded;1352636;184227;24934;30715;2037844;7334;Number of non-speculative instructions added to the IQ 
system.cpu1.iq.iqInstsIssued;24841999;11007990;691782;4529987;42750086;155931;Number of instructions issued 
system.cpu1.iq.iqSquashedInstsIssued;41706;17674;1376;1472;7167;365;Number of squashed instructions issued 
system.cpu1.iq.iqSquashedInstsExamined;3854454;987024;129153;390249;18374449;27150;Number of squashed instructions iterated over during squash; mainly for profiling 
system.cpu1.iq.iqSquashedOperandsExamined;1737165;485768;68497;267524;3457561;13626;Number of squashed operands that are examined and possibly removed from graph 
system.cpu1.iq.iqSquashedNonSpecRemoved;931173;104232;17360;21376;2000033;5134;Number of squashed non-spec instructions that were removed 
system.cpu1.iq.issued_per_cycle::samples;26622118;7006607;653209;2457025;64256326;183462;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::mean;0.933134;1.571087;1.059052;1.843688;0.665305;0.849936;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::stdev;1.500353;2.057658;1.674555;1.690079;1.334676;1.462000;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::underflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::0;15942537;3281484;392520;687894;42278163;120568;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::1;4529226;1129017;88007;508942;12918111;21777;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::2;2221584;842699;51068;464666;4939316;13395;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::3;1690023;487661;50552;371054;1510255;12773;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::4;1132918;470927;34727;261243;495992;9829;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::5;603872;319206;18123;87801;801241;2396;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::6;320863;213973;10667;46614;363352;1750;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::7;125434;126104;3902;15598;346875;543;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::8;55661;135536;3643;13213;603021;431;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::overflows;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::min_value;0;0;0;0;0;0;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::max_value;8;8;8;8;8;8;Number of insts issued each cycle 
system.cpu1.iq.issued_per_cycle::total;26622118;7006607;653209;2457025;64256326;183462;Number of insts issued each cycle 
system.cpu1.iq.fu_full::No_OpClass;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntAlu;28891;16620;721;1137;3180;147;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::IntDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatAdd;0;35300;311;0;2;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatCmp;0;20;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatCvt;0;300;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatMult;0;47703;501;6579;20;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatDiv;0;212356;0;281;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::FloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAddAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdShift;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdShiftAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatAdd;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatAlu;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatCmp;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatCvt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatDiv;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMisc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMult;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatMultAcc;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::SimdFloatSqrt;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::MemRead;352956;132001;11105;10490;243221;3096;attempts to use FU when none available 
system.cpu1.iq.fu_full::MemWrite;240842;81775;6031;6705;49391;1791;attempts to use FU when none available 
system.cpu1.iq.fu_full::IprAccess;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.fu_full::InstPrefetch;0;0;0;0;0;0;attempts to use FU when none available 
system.cpu1.iq.FU_type_0::No_OpClass;1647;12;355;548;15;6;Type of FU issued 
system.cpu1.iq.FU_type_0::IntAlu;15334262;5557650;426792;2466388;13926140;101167;Type of FU issued 
system.cpu1.iq.FU_type_0::IntMult;51748;7117;697;1289;7127;186;Type of FU issued 
system.cpu1.iq.FU_type_0::IntDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatAdd;17837;1155710;18478;364987;6424917;25;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatCmp;0;74183;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatCvt;0;15574;570;843;12;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatMult;0;337144;15360;344588;6031303;0;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatDiv;823;70305;178;4375;7;3;Type of FU issued 
system.cpu1.iq.FU_type_0::FloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAddAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMult;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdShift;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdShiftAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatAdd;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatAlu;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatCmp;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatCvt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatDiv;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMisc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMult;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatMultAcc;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::SimdFloatSqrt;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::MemRead;5304916;2584224;132845;909796;11090234;31943;Type of FU issued 
system.cpu1.iq.FU_type_0::MemWrite;3520672;1085474;78745;415828;2999211;15710;Type of FU issued 
system.cpu1.iq.FU_type_0::IprAccess;610094;120597;17762;21345;2271120;6891;Type of FU issued 
system.cpu1.iq.FU_type_0::InstPrefetch;0;0;0;0;0;0;Type of FU issued 
system.cpu1.iq.FU_type_0::total;24841999;11007990;691782;4529987;42750086;155931;Type of FU issued 
system.cpu1.iq.rate;0.930913;1.569135;1.057494;1.842869;0.665283;0.849112;Inst issue rate 
system.cpu1.iq.fu_busy_cnt;622689;526075;18669;25192;295814;5034;FU busy when requested 
system.cpu1.iq.fu_busy_rate;0.025066;0.047790;0.026987;0.005561;0.006920;0.032284;FU busy rate (busy events/executed inst) 
system.cpu1.iq.int_inst_queue_reads;76359427;23257294;1901109;7922604;124616726;500002;Number of integer instruction queue reads 
system.cpu1.iq.int_inst_queue_writes;30351697;9262696;798310;3066957;51399360;195272;Number of integer instruction queue writes 
system.cpu1.iq.int_inst_queue_wakeup_accesses;23990661;7889933;595094;2680792;28997945;151053;Number of integer instruction queue wakeup accesses 
system.cpu1.iq.fp_inst_queue_reads;611083;6309043;155709;3621059;25442753;721;Number of floating instruction queue reads 
system.cpu1.iq.fp_inst_queue_writes;285761;3101452;79540;2020064;12767124;382;Number of floating instruction queue writes 
system.cpu1.iq.fp_inst_queue_wakeup_accesses;280398;2957778;75229;1771188;12720228;309;Number of floating instruction queue wakeup accesses 
system.cpu1.iq.int_alu_accesses;25133985;8212859;630872;2740476;30324308;160576;Number of integer alu accesses 
system.cpu1.iq.fp_alu_accesses;329056;3321194;79224;1814155;12721577;383;Number of floating point alu accesses 
system.cpu1.iew.lsq.thread0.forwLoads;215122;78850;2792;3702;25465;691;Number of loads that had data forwarded from stores 
system.cpu1.iew.lsq.thread0.invAddrLoads;0;0;0;0;0;0;Number of loads ignored due to an invalid address 
system.cpu1.iew.lsq.thread0.squashedLoads;768496;227721;29881;98004;6758295;6251;Number of loads squashed 
system.cpu1.iew.lsq.thread0.ignoredResponses;2057;195;63;50;97;14;Number of memory responses ignored because the instruction is squashed 
system.cpu1.iew.lsq.thread0.memOrderViolation;17372;4054;771;870;3566;212;Number of memory ordering violations 
system.cpu1.iew.lsq.thread0.squashedStores;401225;104122;11819;30067;1908247;2137;Number of stores squashed 
system.cpu1.iew.lsq.thread0.invAddrSwpfs;0;0;0;0;0;0;Number of software prefetches ignored due to an invalid address 
system.cpu1.iew.lsq.thread0.blockedLoads;0;0;0;0;0;0;Number of blocked loads due to partial load-store forwarding 
system.cpu1.iew.lsq.thread0.rescheduledLoads;810;21;16;18;16;0;Number of loads that were rescheduled 
system.cpu1.iew.lsq.thread0.cacheBlocked;8709;10312;775;639;3715;416;Number of times an access to memory failed due to the cache being blocked 
system.cpu1.iew.iewIdleCycles;0;0;0;0;0;0;Number of cycles IEW is idle 
system.cpu1.iew.iewSquashCycles;355058;74124;11097;33343;470326;2595;Number of cycles IEW is squashing 
system.cpu1.iew.iewBlockCycles;427044;96912;13672;36054;6230302;2817;Number of cycles IEW is blocking 
system.cpu1.iew.iewUnblockCycles;23831;19867;576;4158;1844314;227;Number of cycles IEW is unblocking 
system.cpu1.iew.iewDispatchedInsts;27062718;11479011;763120;4726263;46360092;172500;Number of instructions dispatched to IQ 
system.cpu1.iew.iewDispSquashedInsts;105101;31767;5585;7794;8544;954;Number of squashed instructions skipped by dispatch 
system.cpu1.iew.iewDispLoadInsts;5368618;2592263;136648;943378;11209890;31850;Number of dispatched load instructions 
system.cpu1.iew.iewDispStoreInsts;3620315;1125995;83355;439093;3341000;16452;Number of dispatched store instructions 
system.cpu1.iew.iewDispNonSpecInsts;1134489;145146;20292;25591;2021347;6066;Number of dispatched non-speculative instructions 
system.cpu1.iew.iewIQFullEvents;4105;340;155;177;692955;69;Number of times the IQ has become full, causing a stall 
system.cpu1.iew.iewLSQFullEvents;17468;18742;377;3837;6014;158;Number of times the LSQ has become full, causing a stall 
system.cpu1.iew.memOrderViolationEvents;17372;4054;771;870;3566;212;Number of memory order violations 
system.cpu1.iew.predictedTakenIncorrect;93404;30585;3306;33001;6717;705;Number of branches that were predicted taken incorrectly 
system.cpu1.iew.predictedNotTakenIncorrect;255972;42978;6003;6923;241659;1391;Number of branches that were predicted not taken incorrectly 
system.cpu1.iew.branchMispredicts;349376;73563;9309;39924;248376;2096;Number of branch mispredicts detected at execute 
system.cpu1.iew.iewExecutedInsts;24474624;10914310;680100;4488116;42682069;154123;Number of executed instructions 
system.cpu1.iew.iewExecLoadInsts;5090391;2525560;125885;896744;11069372;30277;Number of load instructions executed 
system.cpu1.iew.iewExecSquashedInsts;367374;93681;11682;41871;68017;1808;Number of squashed instructions skipped in execute 
system.cpu1.iew.exec_swp;0;0;0;0;0;0;number of swp insts executed 
system.cpu1.iew.exec_nop;296271;105376;15176;30339;571598;4206;number of nop insts executed 
system.cpu1.iew.exec_refs;8518644;3602054;203443;1311476;14058680;45779;number of memory reference insts executed 
system.cpu1.iew.exec_branches;3536240;1159546;93857;508444;2029929;22997;Number of branches executed 
system.cpu1.iew.exec_stores;3428253;1076494;77558;414732;2989308;15502;Number of stores executed 
system.cpu1.iew.exec_rate;0.917146;1.555782;1.039636;1.825836;0.664225;0.839267;Inst execution rate 
system.cpu1.iew.wb_sent;24357144;10870638;675453;4464719;42519498;153259;cumulative count of insts sent to commit 
system.cpu1.iew.wb_count;24271059;10847711;670323;4451980;41718173;151362;cumulative count of insts written-back 
system.cpu1.iew.wb_producers;10806716;6112452;321834;2376006;31718532;70742;num instructions producing a value 
system.cpu1.iew.wb_consumers;14421689;7731564;420701;2627312;38352697;89192;num instructions consuming a value 
system.cpu1.iew.wb_penalized;0;0;0;0;0;0;number of instrctions required to write to 'other' IQ 
system.cpu1.iew.wb_rate;0.909518;1.546288;1.024691;1.811135;0.649224;0.824232;insts written-back per cycle 
system.cpu1.iew.wb_fanout;0.749338;0.790584;0.764995;0.904349;0.827022;0.793143;average fanout of values written-back 
system.cpu1.iew.wb_penalized_rate;0;0;0;0;0;0;fraction of instructions written-back that wrote to 'other' IQ 
system.cpu1.commit.commitSquashedInsts;4069125;978137;132593;395036;13614004;26860;The number of squashed insts skipped by commit 
system.cpu1.commit.commitNonSpecStalls;421463;79995;7574;9339;37811;2200;The number of times commit has been forced to stall to communicate backwards 
system.cpu1.commit.branchMispredicts;331986;67273;8537;31590;246325;1915;The number of times a branch was mispredicted 
system.cpu1.commit.committed_per_cycle::samples;25864086;6839148;629257;2388802;62209806;178249;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::mean;0.884923;1.524671;0.993324;1.810641;0.449239;0.803842;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::stdev;1.792094;2.523922;1.999749;2.492345;1.051972;1.832539;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::underflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::0;17289479;3846758;417581;1236938;44935613;125526;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::1;4104003;1070136;88029;375968;12494820;25704;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::2;1320522;592396;41343;44059;3142887;11457;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::3;863219;269816;23787;19789;262429;3083;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::4;541891;152430;12694;256167;216367;1814;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::5;669821;90545;6614;282967;302653;1342;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::6;205738;70387;5016;7819;408934;1120;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::7;153393;95133;4506;5367;21968;893;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::8;716020;651547;29687;159728;424135;7310;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::overflows;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::min_value;0;0;0;0;0;0;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::max_value;8;8;8;8;8;8;Number of insts commited each cycle 
system.cpu1.commit.committed_per_cycle::total;25864086;6839148;629257;2388802;62209806;178249;Number of insts commited each cycle 
system.cpu1.commit.committedInsts;22887712;10427450;625056;4325263;27947074;143284;Number of instructions committed 
system.cpu1.commit.committedOps;22887712;10427450;625056;4325263;27947074;143284;Number of ops (including micro ops) committed 
system.cpu1.commit.swp_count;0;0;0;0;0;0;Number of s/w prefetches committed 
system.cpu1.commit.refs;7819212;3386415;178303;1254400;5884348;39914;Number of memory references committed 
system.cpu1.commit.loads;4600122;2364542;106767;845374;4451595;25599;Number of loads committed 
system.cpu1.commit.membars;138321;32844;3692;4339;14360;1135;Number of memory barriers committed 
system.cpu1.commit.branches;3301742;1087342;83969;488821;1187988;20781;Number of branches committed 
system.cpu1.commit.fp_insts;275404;2921193;74896;1765492;12716672;295;Number of committed floating point instructions. 
system.cpu1.commit.int_insts;22097190;8617715;567878;3576600;14674450;137054;Number of committed integer instructions. 
system.cpu1.commit.function_calls;388779;89689;6405;7920;32514;1555;Number of function calls committed. 
system.cpu1.commit.op_class_0::No_OpClass;157287;78186;11318;25243;541123;2906;Class of committed instruction 
system.cpu1.commit.op_class_0::IntAlu;14039289;5169747;378871;2308559;6777018;92227;Class of committed instruction 
system.cpu1.commit.op_class_0::IntMult;48345;6881;579;1185;6308;175;Class of committed instruction 
system.cpu1.commit.op_class_0::IntDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatAdd;17795;1142276;18365;364940;6422933;24;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatCmp;0;73214;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatCvt;0;14096;562;837;8;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatMult;0;330884;15360;339968;6029506;0;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatDiv;823;70185;177;4370;7;3;Class of committed instruction 
system.cpu1.commit.op_class_0::FloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAddAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdShift;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdShiftAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatAdd;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatAlu;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatCmp;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatCvt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatDiv;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMisc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMult;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatMultAcc;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::SimdFloatSqrt;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::MemRead;4738443;2397386;110459;849713;4465955;26734;Class of committed instruction 
system.cpu1.commit.op_class_0::MemWrite;3275639;1024000;71603;409103;1433096;14324;Class of committed instruction 
system.cpu1.commit.op_class_0::IprAccess;610091;120595;17762;21345;2271120;6891;Class of committed instruction 
system.cpu1.commit.op_class_0::InstPrefetch;0;0;0;0;0;0;Class of committed instruction 
system.cpu1.commit.op_class_0::total;22887712;10427450;625056;4325263;27947074;143284;Class of committed instruction 
system.cpu1.commit.bw_lim_events;716020;651547;29687;159728;424135;7310;number cycles where commit BW limit reached 
system.cpu1.commit.bw_limited;0;0;0;0;0;0;number of insts not committed due to BW limits 
system.cpu1.rob.rob_reads;51951303;17549307;1342042;6934518;100468838;334340;The number of ROB reads 
system.cpu1.rob.rob_writes;54668664;22977946;1539429;9508985;85168868;345584;The number of ROB writes 
system.cpu1.timesIdled;15336;2984;219;239;468;36;Number of times that the entire CPU went into an idle state and unscheduled itself 
system.cpu1.idleCycles;63513;8716;962;1091;2145;178;Total number of cycles that the CPU has spent unscheduled due to idling 
system.cpu1.quiesceCycles;283359037;3450084;2763501;3108625;2830998;500329;Total number of cycles that CPU has spent quiesced or waiting for an interrupt 
system.cpu1.committedInsts;22732072;10349276;614092;4300568;27405966;140384;Number of Instructions Simulated 
system.cpu1.committedOps;22732072;10349276;614092;4300568;27405966;140384;Number of Ops (including micro ops) Simulated 
system.cpu1.cpi;1.173920;0.677856;1.065265;0.571579;2.344689;1.308126;CPI: Cycles Per Instruction 
system.cpu1.cpi_total;1.173920;0.677856;1.065265;0.571579;2.344689;1.308126;CPI: Total CPI of All Threads 
system.cpu1.ipc;0.851847;1.475239;0.938733;1.749538;0.426496;0.764452;IPC: Instructions Per Cycle 
system.cpu1.ipc_total;0.851847;1.475239;0.938733;1.749538;0.426496;0.764452;IPC: Total IPC of All Threads 
system.cpu1.int_regfile_reads;31924570;11997903;823882;4466354;38109011;193703;number of integer regfile reads 
system.cpu1.int_regfile_writes;17183784;5960316;438533;2100367;23669643;110708;number of integer regfile writes 
system.cpu1.fp_regfile_reads;136793;3599963;83062;1763196;21634489;166;number of floating regfile reads 
system.cpu1.fp_regfile_writes;141867;2675711;57555;1431358;12588006;166;number of floating regfile writes 
system.cpu1.misc_regfile_reads;1755905;4288739;146414;2570594;14439790;16103;number of misc regfile reads 
system.cpu1.misc_regfile_writes;509915;123099;13195;16001;944586;4660;number of misc regfile writes 
system.cpu1.icache.tags.replacements;688324;115450;9898;11316;25889;2080;number of replacements 
system.cpu1.icache.tags.tagsinuse;480.877306;511.548653;512;511.773954;510.957838;512;Cycle average of tags in use 
system.cpu1.icache.tags.total_refs;4249335;1318220;119105;799777;5677350;38778;Total number of references to valid blocks. 
system.cpu1.icache.tags.sampled_refs;688324;115450;9898;11316;25889;2592;Sample count of references to valid blocks. 
system.cpu1.icache.tags.avg_refs;6.173452;11.418103;12.033239;70.676653;219.295840;14.960648;Average number of references to valid blocks. 
system.cpu1.icache.tags.warmup_cycle;1176824996250;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu1.icache.tags.occ_blocks::cpu1.inst;480.877306;511.548653;512;511.773954;510.957838;512;Average occupied blocks per requestor 
system.cpu1.icache.tags.occ_percent::cpu1.inst;0.939213;0.999118;1;0.999559;0.997965;1;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_percent::total;0.939213;0.999118;1;0.999559;0.997965;1;Average percentage of cache occupancy 
system.cpu1.icache.tags.occ_task_id_blocks::1024;512;512;512;512;512;512;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::0;23;;;;;;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::1;64;;8;;;;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::2;162;10;;8;8;11;Occupied blocks per task id 
system.cpu1.icache.tags.age_task_id_blocks_1024::3;263;479;473;471;476;425;Occupied blocks per task id 
system.cpu1.icache.tags.occ_task_id_percent::1024;1;1;1;1;1;1;Percentage of cache occupancy per task id 
system.cpu1.icache.tags.tag_accesses;10618440;2950919;265746;1633741;11444812;62000;Number of tag accesses 
system.cpu1.icache.tags.data_accesses;10618440;2950919;265746;1633741;11444812;62000;Number of data accesses 
system.cpu1.icache.ReadReq_hits::cpu1.inst;4271918;1301678;117900;799795;5683410;27864;number of ReadReq hits 
system.cpu1.icache.ReadReq_hits::total;4271918;1301678;117900;799795;5683410;27864;number of ReadReq hits 
system.cpu1.icache.demand_hits::cpu1.inst;4271918;1301678;117900;799795;5683410;27864;number of demand (read+write) hits 
system.cpu1.icache.demand_hits::total;4271918;1301678;117900;799795;5683410;27864;number of demand (read+write) hits 
system.cpu1.icache.overall_hits::cpu1.inst;4271918;1301678;117900;799795;5683410;27864;number of overall hits 
system.cpu1.icache.overall_hits::total;4271918;1301678;117900;799795;5683410;27864;number of overall hits 
system.cpu1.icache.ReadReq_misses::cpu1.inst;692844;116026;10024;11417;26049;2096;number of ReadReq misses 
system.cpu1.icache.ReadReq_misses::total;692844;116026;10024;11417;26049;2096;number of ReadReq misses 
system.cpu1.icache.demand_misses::cpu1.inst;692844;116026;10024;11417;26049;2096;number of demand (read+write) misses 
system.cpu1.icache.demand_misses::total;692844;116026;10024;11417;26049;2096;number of demand (read+write) misses 
system.cpu1.icache.overall_misses::cpu1.inst;692844;116026;10024;11417;26049;2096;number of overall misses 
system.cpu1.icache.overall_misses::total;692844;116026;10024;11417;26049;2096;number of overall misses 
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst;65097456790;10952398175;958862985;1086590993;2515097953;201863998;number of ReadReq miss cycles 
system.cpu1.icache.ReadReq_miss_latency::total;65097456790;10952398175;958862985;1086590993;2515097953;201863998;number of ReadReq miss cycles 
system.cpu1.icache.demand_miss_latency::cpu1.inst;65097456790;10952398175;958862985;1086590993;2515097953;201863998;number of demand (read+write) miss cycles 
system.cpu1.icache.demand_miss_latency::total;65097456790;10952398175;958862985;1086590993;2515097953;201863998;number of demand (read+write) miss cycles 
system.cpu1.icache.overall_miss_latency::cpu1.inst;65097456790;10952398175;958862985;1086590993;2515097953;201863998;number of overall miss cycles 
system.cpu1.icache.overall_miss_latency::total;65097456790;10952398175;958862985;1086590993;2515097953;201863998;number of overall miss cycles 
system.cpu1.icache.ReadReq_accesses::cpu1.inst;4964762;1417704;127924;811212;5709459;29960;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.ReadReq_accesses::total;4964762;1417704;127924;811212;5709459;29960;number of ReadReq accesses(hits+misses) 
system.cpu1.icache.demand_accesses::cpu1.inst;4964762;1417704;127924;811212;5709459;29960;number of demand (read+write) accesses 
system.cpu1.icache.demand_accesses::total;4964762;1417704;127924;811212;5709459;29960;number of demand (read+write) accesses 
system.cpu1.icache.overall_accesses::cpu1.inst;4964762;1417704;127924;811212;5709459;29960;number of overall (read+write) accesses 
system.cpu1.icache.overall_accesses::total;4964762;1417704;127924;811212;5709459;29960;number of overall (read+write) accesses 
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst;0.139552;0.081841;0.078359;0.014074;0.004562;0.069960;miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_miss_rate::total;0.139552;0.081841;0.078359;0.014074;0.004562;0.069960;miss rate for ReadReq accesses 
system.cpu1.icache.demand_miss_rate::cpu1.inst;0.139552;0.081841;0.078359;0.014074;0.004562;0.069960;miss rate for demand accesses 
system.cpu1.icache.demand_miss_rate::total;0.139552;0.081841;0.078359;0.014074;0.004562;0.069960;miss rate for demand accesses 
system.cpu1.icache.overall_miss_rate::cpu1.inst;0.139552;0.081841;0.078359;0.014074;0.004562;0.069960;miss rate for overall accesses 
system.cpu1.icache.overall_miss_rate::total;0.139552;0.081841;0.078359;0.014074;0.004562;0.069960;miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst;93956.874549;94396.067907;95656.722366;95173.074626;96552.572191;96309.159351;average ReadReq miss latency 
system.cpu1.icache.ReadReq_avg_miss_latency::total;93956.874549;94396.067907;95656.722366;95173.074626;96552.572191;96309.159351;average ReadReq miss latency 
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst;93956.874549;94396.067907;95656.722366;95173.074626;96552.572191;96309.159351;average overall miss latency 
system.cpu1.icache.demand_avg_miss_latency::total;93956.874549;94396.067907;95656.722366;95173.074626;96552.572191;96309.159351;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst;93956.874549;94396.067907;95656.722366;95173.074626;96552.572191;96309.159351;average overall miss latency 
system.cpu1.icache.overall_avg_miss_latency::total;93956.874549;94396.067907;95656.722366;95173.074626;96552.572191;96309.159351;average overall miss latency 
system.cpu1.icache.blocked_cycles::no_mshrs;0;6;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked_cycles::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked::no_mshrs;0;1;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.blocked::no_targets;0;0;0;0;0;0;number of cycles access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_mshrs;nan;6;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.icache.avg_blocked_cycles::no_targets;nan;nan;nan;nan;nan;nan;average number of cycles each access was blocked 
system.cpu1.icache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu1.icache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst;3928;515;126;100;155;16;number of ReadReq MSHR hits 
system.cpu1.icache.ReadReq_mshr_hits::total;3928;515;126;100;155;16;number of ReadReq MSHR hits 
system.cpu1.icache.demand_mshr_hits::cpu1.inst;3928;515;126;100;155;16;number of demand (read+write) MSHR hits 
system.cpu1.icache.demand_mshr_hits::total;3928;515;126;100;155;16;number of demand (read+write) MSHR hits 
system.cpu1.icache.overall_mshr_hits::cpu1.inst;3928;515;126;100;155;16;number of overall MSHR hits 
system.cpu1.icache.overall_mshr_hits::total;3928;515;126;100;155;16;number of overall MSHR hits 
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst;688916;115511;9898;11317;25894;2080;number of ReadReq MSHR misses 
system.cpu1.icache.ReadReq_mshr_misses::total;688916;115511;9898;11317;25894;2080;number of ReadReq MSHR misses 
system.cpu1.icache.demand_mshr_misses::cpu1.inst;688916;115511;9898;11317;25894;2080;number of demand (read+write) MSHR misses 
system.cpu1.icache.demand_mshr_misses::total;688916;115511;9898;11317;25894;2080;number of demand (read+write) MSHR misses 
system.cpu1.icache.overall_mshr_misses::cpu1.inst;688916;115511;9898;11317;25894;2080;number of overall MSHR misses 
system.cpu1.icache.overall_mshr_misses::total;688916;115511;9898;11317;25894;2080;number of overall MSHR misses 
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst;47483942208;8017054825;698512765;792709756;1838960796;146898002;number of ReadReq MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_latency::total;47483942208;8017054825;698512765;792709756;1838960796;146898002;number of ReadReq MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst;47483942208;8017054825;698512765;792709756;1838960796;146898002;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.demand_mshr_miss_latency::total;47483942208;8017054825;698512765;792709756;1838960796;146898002;number of demand (read+write) MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst;47483942208;8017054825;698512765;792709756;1838960796;146898002;number of overall MSHR miss cycles 
system.cpu1.icache.overall_mshr_miss_latency::total;47483942208;8017054825;698512765;792709756;1838960796;146898002;number of overall MSHR miss cycles 
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst;0.138761;0.081478;0.077374;0.013951;0.004535;0.069426;mshr miss rate for ReadReq accesses 
system.cpu1.icache.ReadReq_mshr_miss_rate::total;0.138761;0.081478;0.077374;0.013951;0.004535;0.069426;mshr miss rate for ReadReq accesses 
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst;0.138761;0.081478;0.077374;0.013951;0.004535;0.069426;mshr miss rate for demand accesses 
system.cpu1.icache.demand_mshr_miss_rate::total;0.138761;0.081478;0.077374;0.013951;0.004535;0.069426;mshr miss rate for demand accesses 
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst;0.138761;0.081478;0.077374;0.013951;0.004535;0.069426;mshr miss rate for overall accesses 
system.cpu1.icache.overall_mshr_miss_rate::total;0.138761;0.081478;0.077374;0.013951;0.004535;0.069426;mshr miss rate for overall accesses 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst;68925.590650;69405.120075;70571.101738;70045.927012;71018.799567;70624.039423;average ReadReq mshr miss latency 
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total;68925.590650;69405.120075;70571.101738;70045.927012;71018.799567;70624.039423;average ReadReq mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst;68925.590650;69405.120075;70571.101738;70045.927012;71018.799567;70624.039423;average overall mshr miss latency 
system.cpu1.icache.demand_avg_mshr_miss_latency::total;68925.590650;69405.120075;70571.101738;70045.927012;71018.799567;70624.039423;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst;68925.590650;69405.120075;70571.101738;70045.927012;71018.799567;70624.039423;average overall mshr miss latency 
system.cpu1.icache.overall_avg_mshr_miss_latency::total;68925.590650;69405.120075;70571.101738;70045.927012;71018.799567;70624.039423;average overall mshr miss latency 
system.cpu1.icache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu1.dcache.tags.replacements;193262;80652;5949;11913;244838;1079;number of replacements 
system.cpu1.dcache.tags.tagsinuse;816.113934;985.253762;903.853074;938.819801;1012.783033;843.907774;Cycle average of tags in use 
system.cpu1.dcache.tags.total_refs;7416265;3071351;237475;1167112;11851099;87928;Total number of references to valid blocks. 
system.cpu1.dcache.tags.sampled_refs;193262;80652;5949;11913;244838;1970;Sample count of references to valid blocks. 
system.cpu1.dcache.tags.avg_refs;38.374150;38.081523;39.918474;97.969613;48.403838;44.633503;Average number of references to valid blocks. 
system.cpu1.dcache.tags.warmup_cycle;3004052778750;0;0;0;0;0;Cycle when the warmup percentage was hit. 
system.cpu1.dcache.tags.occ_blocks::cpu1.data;816.113934;985.253762;903.853074;938.819801;1012.783033;843.907774;Average occupied blocks per requestor 
system.cpu1.dcache.tags.occ_percent::cpu1.data;0.796986;0.962162;0.882669;0.916816;0.989046;0.824129;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_percent::total;0.796986;0.962162;0.882669;0.916816;0.989046;0.824129;Average percentage of cache occupancy 
system.cpu1.dcache.tags.occ_task_id_blocks::1024;1024;895;890;862;676;891;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::0;6;;;;;;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::1;347;;2;;;;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::2;651;1;;1;1;1;Occupied blocks per task id 
system.cpu1.dcache.tags.age_task_id_blocks_1024::3;20;827;810;807;618;705;Occupied blocks per task id 
system.cpu1.dcache.tags.occ_task_id_percent::1024;1;0.874023;0.869141;0.841797;0.660156;0.870117;Percentage of cache occupancy per task id 
system.cpu1.dcache.tags.tag_accesses;16342423;7005669;389941;2610274;24961026;86293;Number of tag accesses 
system.cpu1.dcache.tags.data_accesses;16342423;7005669;389941;2610274;24961026;86293;Number of data accesses 
system.cpu1.dcache.ReadReq_hits::cpu1.data;4468664;2297897;107006;869083;10750662;24649;number of ReadReq hits 
system.cpu1.dcache.ReadReq_hits::total;4468664;2297897;107006;869083;10750662;24649;number of ReadReq hits 
system.cpu1.dcache.WriteReq_hits::cpu1.data;2777380;794204;53650;391452;1023972;10396;number of WriteReq hits 
system.cpu1.dcache.WriteReq_hits::total;2777380;794204;53650;391452;1023972;10396;number of WriteReq hits 
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data;74195;15983;1672;1864;5662;500;number of LoadLockedReq hits 
system.cpu1.dcache.LoadLockedReq_hits::total;74195;15983;1672;1864;5662;500;number of LoadLockedReq hits 
system.cpu1.dcache.StoreCondReq_hits::cpu1.data;74325;11113;1580;1760;5613;485;number of StoreCondReq hits 
system.cpu1.dcache.StoreCondReq_hits::total;74325;11113;1580;1760;5613;485;number of StoreCondReq hits 
system.cpu1.dcache.demand_hits::cpu1.data;7246044;3092101;160656;1260535;11774634;35045;number of demand (read+write) hits 
system.cpu1.dcache.demand_hits::total;7246044;3092101;160656;1260535;11774634;35045;number of demand (read+write) hits 
system.cpu1.dcache.overall_hits::cpu1.data;7246044;3092101;160656;1260535;11774634;35045;number of overall hits 
system.cpu1.dcache.overall_hits::total;7246044;3092101;160656;1260535;11774634;35045;number of overall hits 
system.cpu1.dcache.ReadReq_misses::cpu1.data;276682;107320;11165;18338;166531;2957;number of ReadReq misses 
system.cpu1.dcache.ReadReq_misses::total;276682;107320;11165;18338;166531;2957;number of ReadReq misses 
system.cpu1.dcache.WriteReq_misses::cpu1.data;344484;202079;15870;15205;400099;3332;number of WriteReq misses 
system.cpu1.dcache.WriteReq_misses::total;344484;202079;15870;15205;400099;3332;number of WriteReq misses 
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data;16568;9378;328;414;1620;77;number of LoadLockedReq misses 
system.cpu1.dcache.LoadLockedReq_misses::total;16568;9378;328;414;1620;77;number of LoadLockedReq misses 
system.cpu1.dcache.StoreCondReq_misses::cpu1.data;11699;10383;144;204;1182;16;number of StoreCondReq misses 
system.cpu1.dcache.StoreCondReq_misses::total;11699;10383;144;204;1182;16;number of StoreCondReq misses 
system.cpu1.dcache.demand_misses::cpu1.data;621166;309399;27035;33543;566630;6289;number of demand (read+write) misses 
system.cpu1.dcache.demand_misses::total;621166;309399;27035;33543;566630;6289;number of demand (read+write) misses 
system.cpu1.dcache.overall_misses::cpu1.data;621166;309399;27035;33543;566630;6289;number of overall misses 
system.cpu1.dcache.overall_misses::total;621166;309399;27035;33543;566630;6289;number of overall misses 
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data;24380112557;8709017007;1009833235;1594671187;15294727159;302553246;number of ReadReq miss cycles 
system.cpu1.dcache.ReadReq_miss_latency::total;24380112557;8709017007;1009833235;1594671187;15294727159;302553246;number of ReadReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data;29531265120;18214152251;1443496547;1298883406;40518224657;350417901;number of WriteReq miss cycles 
system.cpu1.dcache.WriteReq_miss_latency::total;29531265120;18214152251;1443496547;1298883406;40518224657;350417901;number of WriteReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data;1333935992;600131247;28493249;35188998;120057249;7572249;number of LoadLockedReq miss cycles 
system.cpu1.dcache.LoadLockedReq_miss_latency::total;1333935992;600131247;28493249;35188998;120057249;7572249;number of LoadLockedReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data;700449161;627752473;8758979;12256967;72661928;983998;number of StoreCondReq miss cycles 
system.cpu1.dcache.StoreCondReq_miss_latency::total;700449161;627752473;8758979;12256967;72661928;983998;number of StoreCondReq miss cycles 
system.cpu1.dcache.demand_miss_latency::cpu1.data;53911377677;26923169258;2453329782;2893554593;55812951816;652971147;number of demand (read+write) miss cycles 
system.cpu1.dcache.demand_miss_latency::total;53911377677;26923169258;2453329782;2893554593;55812951816;652971147;number of demand (read+write) miss cycles 
system.cpu1.dcache.overall_miss_latency::cpu1.data;53911377677;26923169258;2453329782;2893554593;55812951816;652971147;number of overall miss cycles 
system.cpu1.dcache.overall_miss_latency::total;53911377677;26923169258;2453329782;2893554593;55812951816;652971147;number of overall miss cycles 
system.cpu1.dcache.ReadReq_accesses::cpu1.data;4745346;2405217;118171;887421;10917193;27606;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.ReadReq_accesses::total;4745346;2405217;118171;887421;10917193;27606;number of ReadReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::cpu1.data;3121864;996283;69520;406657;1424071;13728;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.WriteReq_accesses::total;3121864;996283;69520;406657;1424071;13728;number of WriteReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data;90763;25361;2000;2278;7282;577;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.LoadLockedReq_accesses::total;90763;25361;2000;2278;7282;577;number of LoadLockedReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data;86024;21496;1724;1964;6795;501;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.StoreCondReq_accesses::total;86024;21496;1724;1964;6795;501;number of StoreCondReq accesses(hits+misses) 
system.cpu1.dcache.demand_accesses::cpu1.data;7867210;3401500;187691;1294078;12341264;41334;number of demand (read+write) accesses 
system.cpu1.dcache.demand_accesses::total;7867210;3401500;187691;1294078;12341264;41334;number of demand (read+write) accesses 
system.cpu1.dcache.overall_accesses::cpu1.data;7867210;3401500;187691;1294078;12341264;41334;number of overall (read+write) accesses 
system.cpu1.dcache.overall_accesses::total;7867210;3401500;187691;1294078;12341264;41334;number of overall (read+write) accesses 
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data;0.058306;0.044620;0.094482;0.020664;0.015254;0.107114;miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_miss_rate::total;0.058306;0.044620;0.094482;0.020664;0.015254;0.107114;miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data;0.110346;0.202833;0.228280;0.037390;0.280954;0.242716;miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_miss_rate::total;0.110346;0.202833;0.228280;0.037390;0.280954;0.242716;miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data;0.182541;0.369780;0.164000;0.181738;0.222466;0.133449;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_miss_rate::total;0.182541;0.369780;0.164000;0.181738;0.222466;0.133449;miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data;0.135997;0.483020;0.083527;0.103870;0.173951;0.031936;miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_miss_rate::total;0.135997;0.483020;0.083527;0.103870;0.173951;0.031936;miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_miss_rate::cpu1.data;0.078956;0.090960;0.144040;0.025920;0.045913;0.152151;miss rate for demand accesses 
system.cpu1.dcache.demand_miss_rate::total;0.078956;0.090960;0.144040;0.025920;0.045913;0.152151;miss rate for demand accesses 
system.cpu1.dcache.overall_miss_rate::cpu1.data;0.078956;0.090960;0.144040;0.025920;0.045913;0.152151;miss rate for overall accesses 
system.cpu1.dcache.overall_miss_rate::total;0.078956;0.090960;0.144040;0.025920;0.045913;0.152151;miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data;88116.005223;81149.990747;90446.326467;86959.929491;91843.123256;102317.634765;average ReadReq miss latency 
system.cpu1.dcache.ReadReq_avg_miss_latency::total;88116.005223;81149.990747;90446.326467;86959.929491;91843.123256;102317.634765;average ReadReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data;85726.086320;90133.820194;90957.564398;85424.755409;101270.497194;105167.437275;average WriteReq miss latency 
system.cpu1.dcache.WriteReq_avg_miss_latency::total;85726.086320;90133.820194;90957.564398;85424.755409;101270.497194;105167.437275;average WriteReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data;80512.795268;63993.521753;86869.661585;84997.579710;74109.412963;98340.896104;average LoadLockedReq miss latency 
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total;80512.795268;63993.521753;86869.661585;84997.579710;74109.412963;98340.896104;average LoadLockedReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data;59872.566972;60459.642974;60826.243056;60083.171569;61473.712352;61499.875000;average StoreCondReq miss latency 
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total;59872.566972;60459.642974;60826.243056;60083.171569;61473.712352;61499.875000;average StoreCondReq miss latency 
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data;86790.612617;87017.635021;90746.431737;86264.036997;98499.817899;103827.499920;average overall miss latency 
system.cpu1.dcache.demand_avg_miss_latency::total;86790.612617;87017.635021;90746.431737;86264.036997;98499.817899;103827.499920;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data;86790.612617;87017.635021;90746.431737;86264.036997;98499.817899;103827.499920;average overall miss latency 
system.cpu1.dcache.overall_avg_miss_latency::total;86790.612617;87017.635021;90746.431737;86264.036997;98499.817899;103827.499920;average overall miss latency 
system.cpu1.dcache.blocked_cycles::no_mshrs;12361;16081;1043;697;17625;366;number of cycles access was blocked 
system.cpu1.dcache.blocked_cycles::no_targets;55;38;2;12;17;7;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_mshrs;3242;4174;265;211;2902;92;number of cycles access was blocked 
system.cpu1.dcache.blocked::no_targets;20;8;1;3;5;2;number of cycles access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_mshrs;3.812770;3.852659;3.935849;3.303318;6.073398;3.978261;average number of cycles each access was blocked 
system.cpu1.dcache.avg_blocked_cycles::no_targets;2.750000;4.750000;2;4;3.400000;3.500000;average number of cycles each access was blocked 
system.cpu1.dcache.fast_writes;0;0;0;0;0;0;number of fast writes performed 
system.cpu1.dcache.cache_copies;0;0;0;0;0;0;number of cache copies performed 
system.cpu1.dcache.writebacks::writebacks;101134;45546;2910;5647;158357;374;number of writebacks 
system.cpu1.dcache.writebacks::total;101134;45546;2910;5647;158357;374;number of writebacks 
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data;119619;44128;6579;7156;62486;1990;number of ReadReq MSHR hits 
system.cpu1.dcache.ReadReq_mshr_hits::total;119619;44128;6579;7156;62486;1990;number of ReadReq MSHR hits 
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data;239907;148333;13117;12116;254252;2828;number of WriteReq MSHR hits 
system.cpu1.dcache.WriteReq_mshr_hits::total;239907;148333;13117;12116;254252;2828;number of WriteReq MSHR hits 
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data;1796;918;101;126;275;36;number of LoadLockedReq MSHR hits 
system.cpu1.dcache.LoadLockedReq_mshr_hits::total;1796;918;101;126;275;36;number of LoadLockedReq MSHR hits 
system.cpu1.dcache.demand_mshr_hits::cpu1.data;359526;192461;19696;19272;316738;4818;number of demand (read+write) MSHR hits 
system.cpu1.dcache.demand_mshr_hits::total;359526;192461;19696;19272;316738;4818;number of demand (read+write) MSHR hits 
system.cpu1.dcache.overall_mshr_hits::cpu1.data;359526;192461;19696;19272;316738;4818;number of overall MSHR hits 
system.cpu1.dcache.overall_mshr_hits::total;359526;192461;19696;19272;316738;4818;number of overall MSHR hits 
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data;157063;63192;4586;11182;104045;967;number of ReadReq MSHR misses 
system.cpu1.dcache.ReadReq_mshr_misses::total;157063;63192;4586;11182;104045;967;number of ReadReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data;104577;53746;2753;3089;145847;504;number of WriteReq MSHR misses 
system.cpu1.dcache.WriteReq_mshr_misses::total;104577;53746;2753;3089;145847;504;number of WriteReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data;14772;8460;227;288;1345;41;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.LoadLockedReq_mshr_misses::total;14772;8460;227;288;1345;41;number of LoadLockedReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data;11682;10333;144;202;1180;16;number of StoreCondReq MSHR misses 
system.cpu1.dcache.StoreCondReq_mshr_misses::total;11682;10333;144;202;1180;16;number of StoreCondReq MSHR misses 
system.cpu1.dcache.demand_mshr_misses::cpu1.data;261640;116938;7339;14271;249892;1471;number of demand (read+write) MSHR misses 
system.cpu1.dcache.demand_mshr_misses::total;261640;116938;7339;14271;249892;1471;number of demand (read+write) MSHR misses 
system.cpu1.dcache.overall_mshr_misses::cpu1.data;261640;116938;7339;14271;249892;1471;number of overall MSHR misses 
system.cpu1.dcache.overall_mshr_misses::total;261640;116938;7339;14271;249892;1471;number of overall MSHR misses 
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data;10578049436;4076530641;325472003;737352756;7851184307;75734502;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_miss_latency::total;10578049436;4076530641;325472003;737352756;7851184307;75734502;number of ReadReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data;6436421152;3295883648;180429462;173360848;11483325461;40316518;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.WriteReq_mshr_miss_latency::total;6436421152;3295883648;180429462;173360848;11483325461;40316518;number of WriteReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data;823166508;358156752;13611001;17027250;67399500;2942500;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total;823166508;358156752;13611001;17027250;67399500;2942500;number of LoadLockedReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data;412377839;384305527;5360021;7459033;45912072;610002;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total;412377839;384305527;5360021;7459033;45912072;610002;number of StoreCondReq MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data;17014470588;7372414289;505901465;910713604;19334509768;116051020;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.demand_mshr_miss_latency::total;17014470588;7372414289;505901465;910713604;19334509768;116051020;number of demand (read+write) MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data;17014470588;7372414289;505901465;910713604;19334509768;116051020;number of overall MSHR miss cycles 
system.cpu1.dcache.overall_mshr_miss_latency::total;17014470588;7372414289;505901465;910713604;19334509768;116051020;number of overall MSHR miss cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data;7620000;1200000;1800000;1800000;1800000;;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total;7620000;1200000;1800000;1800000;1800000;;number of ReadReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data;1128054000;282205000;17290000;24550000;162938000;2200000;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total;1128054000;282205000;17290000;24550000;162938000;2200000;number of WriteReq MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data;1135674000;283405000;19090000;26350000;164738000;2200000;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.overall_mshr_uncacheable_latency::total;1135674000;283405000;19090000;26350000;164738000;2200000;number of overall MSHR uncacheable cycles 
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data;0.033098;0.026273;0.038808;0.012601;0.009530;0.035029;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.ReadReq_mshr_miss_rate::total;0.033098;0.026273;0.038808;0.012601;0.009530;0.035029;mshr miss rate for ReadReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data;0.033498;0.053947;0.039600;0.007596;0.102416;0.036713;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.WriteReq_mshr_miss_rate::total;0.033498;0.053947;0.039600;0.007596;0.102416;0.036713;mshr miss rate for WriteReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data;0.162754;0.333583;0.113500;0.126427;0.184702;0.071057;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total;0.162754;0.333583;0.113500;0.126427;0.184702;0.071057;mshr miss rate for LoadLockedReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data;0.135799;0.480694;0.083527;0.102851;0.173657;0.031936;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total;0.135799;0.480694;0.083527;0.102851;0.173657;0.031936;mshr miss rate for StoreCondReq accesses 
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data;0.033257;0.034378;0.039102;0.011028;0.020248;0.035588;mshr miss rate for demand accesses 
system.cpu1.dcache.demand_mshr_miss_rate::total;0.033257;0.034378;0.039102;0.011028;0.020248;0.035588;mshr miss rate for demand accesses 
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data;0.033257;0.034378;0.039102;0.011028;0.020248;0.035588;mshr miss rate for overall accesses 
system.cpu1.dcache.overall_mshr_miss_rate::total;0.033257;0.034378;0.039102;0.011028;0.020248;0.035588;mshr miss rate for overall accesses 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data;67349.085628;64510.232957;70970.781291;65941.044178;75459.506050;78319.029990;average ReadReq mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total;67349.085628;64510.232957;70970.781291;65941.044178;75459.506050;78319.029990;average ReadReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data;61547.196343;61323.329141;65539.216128;56121.996763;78735.424527;79993.091270;average WriteReq mshr miss latency 
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total;61547.196343;61323.329141;65539.216128;56121.996763;78735.424527;79993.091270;average WriteReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data;55724.783916;42335.313475;59960.356828;59122.395833;50111.152416;71768.292683;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total;55724.783916;42335.313475;59960.356828;59122.395833;50111.152416;71768.292683;average LoadLockedReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data;35300.277264;37192.057195;37222.368056;36925.905941;38908.535593;38125.125000;average StoreCondReq mshr miss latency 
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total;35300.277264;37192.057195;37222.368056;36925.905941;38908.535593;38125.125000;average StoreCondReq mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data;65030.081746;63045.496665;68933.296771;63815.682433;77371.463544;78892.603671;average overall mshr miss latency 
system.cpu1.dcache.demand_avg_mshr_miss_latency::total;65030.081746;63045.496665;68933.296771;63815.682433;77371.463544;78892.603671;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data;65030.081746;63045.496665;68933.296771;63815.682433;77371.463544;78892.603671;average overall mshr miss latency 
system.cpu1.dcache.overall_avg_mshr_miss_latency::total;65030.081746;63045.496665;68933.296771;63815.682433;77371.463544;78892.603671;average overall mshr miss latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;;average ReadReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average WriteReq mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total;inf;inf;inf;inf;inf;inf;average overall mshr uncacheable latency 
system.cpu1.dcache.no_allocate_misses;0;0;0;0;0;0;Number of misses that were no-allocate 
system.cpu0.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu0.kern.inst.quiesce;8082;617;58;59;65;3;number of quiesce instructions executed 
system.cpu0.kern.inst.hwrei;178077;28982;9698;10177;243660;1929;number of hwrei instructions executed 
system.cpu0.kern.ipl_count::0;57190;8698;3015;3155;6613;448;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::21;117;69;68;59;64;;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::22;2985;108;35;57;687;7;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::30;761;564;7;12;13;1;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::31;92553;11111;4198;4439;13637;528;number of times we switched to this ipl 
system.cpu0.kern.ipl_count::total;153606;20550;7323;7722;21014;984;number of times we switched to this ipl 
system.cpu0.kern.ipl_good::0;56868;8695;3012;3152;6610;446;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::21;117;69;68;59;64;;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::22;2985;108;35;57;687;7;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::30;761;564;7;12;13;1;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::31;56109;8133;3005;3140;6598;445;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_good::total;116840;17569;6127;6420;13972;899;number of times we switched to this ipl from a different ipl 
system.cpu0.kern.ipl_ticks::0;2731738380000;70175940000;23713180000;45685520000;645681420000;6550560000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::21;320390000;173360000;171710000;152460000;159380000;;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::22;4991160000;185360000;61900000;98360000;1139490000;14000000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::30;2845880000;1903270000;30290000;54280000;59540000;3990000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::31;359741430000;33794280000;9474590000;9977300000;23600580000;853100000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_ticks::total;3099637240000;106232210000;33451670000;55967920000;670640410000;7421650000;number of cycles we spent at this ipl 
system.cpu0.kern.ipl_used::0;0.994370;0.999655;0.999005;0.999049;0.999546;0.995536;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::21;1;1;1;1;1;;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::31;0.606236;0.731977;0.715817;0.707367;0.483831;0.842803;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.ipl_used::total;0.760647;0.854939;0.836679;0.831391;0.664890;0.913618;fraction of swpipl calls that actually changed the ipl 
system.cpu0.kern.syscall::2;6;1;2;2;2;1;number of syscalls executed 
system.cpu0.kern.syscall::3;26;2;3;3;3;2;number of syscalls executed 
system.cpu0.kern.syscall::4;4;26;28;24;26;;number of syscalls executed 
system.cpu0.kern.syscall::6;30;2;1;1;1;1;number of syscalls executed 
system.cpu0.kern.syscall::12;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::15;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::17;14;5;5;6;5;1;number of syscalls executed 
system.cpu0.kern.syscall::19;7;1;2;2;2;;number of syscalls executed 
system.cpu0.kern.syscall::20;4;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::23;4;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::24;6;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::33;10;1;1;1;1;1;number of syscalls executed 
system.cpu0.kern.syscall::45;47;3;3;3;3;3;number of syscalls executed 
system.cpu0.kern.syscall::47;6;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::48;4;1;;;;;number of syscalls executed 
system.cpu0.kern.syscall::54;6;1;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::59;3;1;;;;;number of syscalls executed 
system.cpu0.kern.syscall::71;50;18;6;6;9;4;number of syscalls executed 
system.cpu0.kern.syscall::73;3;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::74;15;2;2;2;2;1;number of syscalls executed 
system.cpu0.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::90;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::92;6;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::97;2;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::98;2;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::132;4;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::144;1;1;1;1;1;;number of syscalls executed 
system.cpu0.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu0.kern.syscall::total;266;67;57;54;58;14;number of syscalls executed 
system.cpu0.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wripir;1116;592;10;16;14;2;number of callpals executed 
system.cpu0.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrvptptr;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::swpctx;2773;1297;143;146;148;65;number of callpals executed 
system.cpu0.kern.callpal::tbi;33;6;4;4;5;1;number of callpals executed 
system.cpu0.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu0.kern.callpal::swpipl;144360;16754;6823;7129;18934;851;number of callpals executed 
system.cpu0.kern.callpal::rdps;6886;361;187;218;1490;16;number of callpals executed 
system.cpu0.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu0.kern.callpal::wrusp;6;2;2;2;2;1;number of callpals executed 
system.cpu0.kern.callpal::rdusp;8;1;2;2;2;1;number of callpals executed 
system.cpu0.kern.callpal::whami;2;;;;;;number of callpals executed 
system.cpu0.kern.callpal::rti;5384;3056;390;465;1316;125;number of callpals executed 
system.cpu0.kern.callpal::callsys;392;1940;114;166;121;25;number of callpals executed 
system.cpu0.kern.callpal::imb;166;4;3;3;3;2;number of callpals executed 
system.cpu0.kern.callpal::total;161138;24477;7873;8366;22236;1089;number of callpals executed 
system.cpu0.kern.mode_switch::kernel;7868;4351;532;610;1463;190;number of protection mode switches 
system.cpu0.kern.mode_switch::user;1246;2349;285;365;1205;118;number of protection mode switches 
system.cpu0.kern.mode_switch::idle;0;0;0;0;0;0;number of protection mode switches 
system.cpu0.kern.mode_switch_good::kernel;0.158363;0.539646;0.535714;0.598361;0.823650;0.621053;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::idle;nan;nan;nan;nan;nan;nan;fraction of useful protection mode switches 
system.cpu0.kern.mode_switch_good::total;0.273425;0.701045;0.697674;0.748718;0.903298;0.766234;fraction of useful protection mode switches 
system.cpu0.kern.mode_ticks::kernel;3063037640000;80692010000;24575990000;25235000000;45798470000;5149750000;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::user;32943660000;29195980000;8875680000;30732920000;624841940000;2271900000;number of ticks spent at the given mode 
system.cpu0.kern.mode_ticks::idle;0;0;0;0;0;0;number of ticks spent at the given mode 
system.cpu0.kern.swap_context;2774;1297;143;146;148;65;number of times the context was actually changed 
system.cpu1.kern.inst.arm;0;0;0;0;0;0;number of arm instructions executed 
system.cpu1.kern.inst.quiesce;4932;620;47;58;52;7;number of quiesce instructions executed 
system.cpu1.kern.inst.hwrei;134839;20621;2728;3467;235305;914;number of hwrei instructions executed 
system.cpu1.kern.ipl_count::0;43716;5938;542;756;3762;123;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::22;2965;109;35;57;687;7;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::30;1116;592;10;16;14;2;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::31;69158;7244;809;1177;8592;183;number of times we switched to this ipl 
system.cpu1.kern.ipl_count::total;116955;13883;1396;2006;13055;315;number of times we switched to this ipl 
system.cpu1.kern.ipl_good::0;42485;5938;542;756;3762;123;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::22;2965;109;35;57;687;7;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::30;1116;592;10;16;14;2;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::31;41375;5348;532;740;3748;121;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_good::total;87941;11987;1119;1569;8211;253;number of times we switched to this ipl from a different ipl 
system.cpu1.kern.ipl_ticks::0;2754320650000;78275610000;32488790000;53425950000;657345580000;6527310000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::22;4790790000;185910000;58120000;94970000;1128140000;11320000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::30;4062030000;1978150000;40130000;60040000;53640000;11320000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::31;337258130000;24229240000;1589680000;2086450000;12367330000;289740000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_ticks::total;3100431600000;104668910000;34176720000;55667410000;670894690000;6839690000;number of cycles we spent at this ipl 
system.cpu1.kern.ipl_used::0;0.971841;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::22;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::30;1;1;1;1;1;1;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::31;0.598268;0.738266;0.657602;0.628717;0.436220;0.661202;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.ipl_used::total;0.751922;0.863430;0.801576;0.782154;0.628954;0.803175;fraction of swpipl calls that actually changed the ipl 
system.cpu1.kern.syscall::2;2;1;;;;;number of syscalls executed 
system.cpu1.kern.syscall::3;7;1;;;;;number of syscalls executed 
system.cpu1.kern.syscall::4;3;1;;;;;number of syscalls executed 
system.cpu1.kern.syscall::6;15;1;2;2;2;1;number of syscalls executed 
system.cpu1.kern.syscall::17;4;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::19;4;1;;;;;number of syscalls executed 
system.cpu1.kern.syscall::20;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::24;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::33;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::41;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::45;15;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::47;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::48;6;1;2;2;2;1;number of syscalls executed 
system.cpu1.kern.syscall::54;6;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::58;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::59;4;1;2;2;2;1;number of syscalls executed 
system.cpu1.kern.syscall::71;13;;;;1;;number of syscalls executed 
system.cpu1.kern.syscall::73;2;;;;2;;number of syscalls executed 
system.cpu1.kern.syscall::74;3;;;;1;;number of syscalls executed 
system.cpu1.kern.syscall::87;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::90;2;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::92;3;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::144;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::147;1;;;;;;number of syscalls executed 
system.cpu1.kern.syscall::total;103;8;7;7;11;3;number of syscalls executed 
system.cpu1.kern.callpal::cserve;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wripir;761;564;7;12;13;1;number of callpals executed 
system.cpu1.kern.callpal::wrmces;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wrfen;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::swpctx;3578;1257;130;143;141;58;number of callpals executed 
system.cpu1.kern.callpal::tbi;33;7;9;9;10;5;number of callpals executed 
system.cpu1.kern.callpal::wrent;7;;;;;;number of callpals executed 
system.cpu1.kern.callpal::swpipl;106815;10440;1150;1652;11221;230;number of callpals executed 
system.cpu1.kern.callpal::rdps;5964;243;88;133;1396;15;number of callpals executed 
system.cpu1.kern.callpal::wrkgp;1;;;;;;number of callpals executed 
system.cpu1.kern.callpal::wrusp;2;;;;;;number of callpals executed 
system.cpu1.kern.callpal::rdusp;2;1;;;;;number of callpals executed 
system.cpu1.kern.callpal::whami;3;;;;;;number of callpals executed 
system.cpu1.kern.callpal::rti;6064;2743;201;281;1133;76;number of callpals executed 
system.cpu1.kern.callpal::callsys;172;1845;39;91;51;9;number of callpals executed 
system.cpu1.kern.callpal::imb;73;2;3;3;3;2;number of callpals executed 
system.cpu1.kern.callpal::rdunique;1;254;6;6;17;;number of callpals executed 
system.cpu1.kern.callpal::total;123479;17356;1633;2330;13985;396;number of callpals executed 
system.cpu1.kern.mode_switch::kernel;3502;2775;283;359;1218;125;number of protection mode switches 
system.cpu1.kern.mode_switch::user;775;2075;159;227;1072;67;number of protection mode switches 
system.cpu1.kern.mode_switch::idle;4921;1227;49;66;57;9;number of protection mode switches 
system.cpu1.kern.mode_switch_good::kernel;0.517990;0.958919;0.593640;0.674095;0.890805;0.544000;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::user;1;1;1;1;1;1;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::idle;0.211136;0.477588;0.183673;0.227273;0.228070;0.111111;fraction of useful protection mode switches 
system.cpu1.kern.mode_switch_good::total;0.394434;0.875761;0.684318;0.742331;0.924585;0.676617;fraction of useful protection mode switches 
system.cpu1.kern.mode_ticks::kernel;177695530000;34293890000;3614280000;4306620000;21187680000;1056250000;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::user;14770730000;27185430000;2089000000;19341960000;620597340000;645840000;number of ticks spent at the given mode 
system.cpu1.kern.mode_ticks::idle;2907965180000;39526640000;27730740000;32306000000;28831540000;5868020000;number of ticks spent at the given mode 
system.cpu1.kern.swap_context;3579;1257;130;143;141;58;number of times the context was actually changed 
