
traffic_light_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005664  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08005720  08005720  00006720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080057a8  080057a8  0000700c  2**0
                  CONTENTS
  4 .ARM          00000008  080057a8  080057a8  000067a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080057b0  080057b0  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080057b0  080057b0  000067b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080057b4  080057b4  000067b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080057b8  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000120  2000000c  080057c4  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000012c  080057c4  0000712c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f1a9  00000000  00000000  00007034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000229f  00000000  00000000  000161dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf0  00000000  00000000  00018480  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000958  00000000  00000000  00019070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001788f  00000000  00000000  000199c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010439  00000000  00000000  00031257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095e14  00000000  00000000  00041690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d74a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ab4  00000000  00000000  000d74e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000d9f9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005708 	.word	0x08005708

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08005708 	.word	0x08005708

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	@ 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f8f0 	bl	80003ec <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			@ (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__divsi3>:
 8000218:	4603      	mov	r3, r0
 800021a:	430b      	orrs	r3, r1
 800021c:	d47f      	bmi.n	800031e <__divsi3+0x106>
 800021e:	2200      	movs	r2, #0
 8000220:	0843      	lsrs	r3, r0, #1
 8000222:	428b      	cmp	r3, r1
 8000224:	d374      	bcc.n	8000310 <__divsi3+0xf8>
 8000226:	0903      	lsrs	r3, r0, #4
 8000228:	428b      	cmp	r3, r1
 800022a:	d35f      	bcc.n	80002ec <__divsi3+0xd4>
 800022c:	0a03      	lsrs	r3, r0, #8
 800022e:	428b      	cmp	r3, r1
 8000230:	d344      	bcc.n	80002bc <__divsi3+0xa4>
 8000232:	0b03      	lsrs	r3, r0, #12
 8000234:	428b      	cmp	r3, r1
 8000236:	d328      	bcc.n	800028a <__divsi3+0x72>
 8000238:	0c03      	lsrs	r3, r0, #16
 800023a:	428b      	cmp	r3, r1
 800023c:	d30d      	bcc.n	800025a <__divsi3+0x42>
 800023e:	22ff      	movs	r2, #255	@ 0xff
 8000240:	0209      	lsls	r1, r1, #8
 8000242:	ba12      	rev	r2, r2
 8000244:	0c03      	lsrs	r3, r0, #16
 8000246:	428b      	cmp	r3, r1
 8000248:	d302      	bcc.n	8000250 <__divsi3+0x38>
 800024a:	1212      	asrs	r2, r2, #8
 800024c:	0209      	lsls	r1, r1, #8
 800024e:	d065      	beq.n	800031c <__divsi3+0x104>
 8000250:	0b03      	lsrs	r3, r0, #12
 8000252:	428b      	cmp	r3, r1
 8000254:	d319      	bcc.n	800028a <__divsi3+0x72>
 8000256:	e000      	b.n	800025a <__divsi3+0x42>
 8000258:	0a09      	lsrs	r1, r1, #8
 800025a:	0bc3      	lsrs	r3, r0, #15
 800025c:	428b      	cmp	r3, r1
 800025e:	d301      	bcc.n	8000264 <__divsi3+0x4c>
 8000260:	03cb      	lsls	r3, r1, #15
 8000262:	1ac0      	subs	r0, r0, r3
 8000264:	4152      	adcs	r2, r2
 8000266:	0b83      	lsrs	r3, r0, #14
 8000268:	428b      	cmp	r3, r1
 800026a:	d301      	bcc.n	8000270 <__divsi3+0x58>
 800026c:	038b      	lsls	r3, r1, #14
 800026e:	1ac0      	subs	r0, r0, r3
 8000270:	4152      	adcs	r2, r2
 8000272:	0b43      	lsrs	r3, r0, #13
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x64>
 8000278:	034b      	lsls	r3, r1, #13
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b03      	lsrs	r3, r0, #12
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x70>
 8000284:	030b      	lsls	r3, r1, #12
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0ac3      	lsrs	r3, r0, #11
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x7c>
 8000290:	02cb      	lsls	r3, r1, #11
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0a83      	lsrs	r3, r0, #10
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x88>
 800029c:	028b      	lsls	r3, r1, #10
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0a43      	lsrs	r3, r0, #9
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x94>
 80002a8:	024b      	lsls	r3, r1, #9
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a03      	lsrs	r3, r0, #8
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0xa0>
 80002b4:	020b      	lsls	r3, r1, #8
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	d2cd      	bcs.n	8000258 <__divsi3+0x40>
 80002bc:	09c3      	lsrs	r3, r0, #7
 80002be:	428b      	cmp	r3, r1
 80002c0:	d301      	bcc.n	80002c6 <__divsi3+0xae>
 80002c2:	01cb      	lsls	r3, r1, #7
 80002c4:	1ac0      	subs	r0, r0, r3
 80002c6:	4152      	adcs	r2, r2
 80002c8:	0983      	lsrs	r3, r0, #6
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d301      	bcc.n	80002d2 <__divsi3+0xba>
 80002ce:	018b      	lsls	r3, r1, #6
 80002d0:	1ac0      	subs	r0, r0, r3
 80002d2:	4152      	adcs	r2, r2
 80002d4:	0943      	lsrs	r3, r0, #5
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xc6>
 80002da:	014b      	lsls	r3, r1, #5
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0903      	lsrs	r3, r0, #4
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xd2>
 80002e6:	010b      	lsls	r3, r1, #4
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	08c3      	lsrs	r3, r0, #3
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xde>
 80002f2:	00cb      	lsls	r3, r1, #3
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0883      	lsrs	r3, r0, #2
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xea>
 80002fe:	008b      	lsls	r3, r1, #2
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0843      	lsrs	r3, r0, #1
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xf6>
 800030a:	004b      	lsls	r3, r1, #1
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	1a41      	subs	r1, r0, r1
 8000312:	d200      	bcs.n	8000316 <__divsi3+0xfe>
 8000314:	4601      	mov	r1, r0
 8000316:	4152      	adcs	r2, r2
 8000318:	4610      	mov	r0, r2
 800031a:	4770      	bx	lr
 800031c:	e05d      	b.n	80003da <__divsi3+0x1c2>
 800031e:	0fca      	lsrs	r2, r1, #31
 8000320:	d000      	beq.n	8000324 <__divsi3+0x10c>
 8000322:	4249      	negs	r1, r1
 8000324:	1003      	asrs	r3, r0, #32
 8000326:	d300      	bcc.n	800032a <__divsi3+0x112>
 8000328:	4240      	negs	r0, r0
 800032a:	4053      	eors	r3, r2
 800032c:	2200      	movs	r2, #0
 800032e:	469c      	mov	ip, r3
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d32d      	bcc.n	8000392 <__divsi3+0x17a>
 8000336:	0a03      	lsrs	r3, r0, #8
 8000338:	428b      	cmp	r3, r1
 800033a:	d312      	bcc.n	8000362 <__divsi3+0x14a>
 800033c:	22fc      	movs	r2, #252	@ 0xfc
 800033e:	0189      	lsls	r1, r1, #6
 8000340:	ba12      	rev	r2, r2
 8000342:	0a03      	lsrs	r3, r0, #8
 8000344:	428b      	cmp	r3, r1
 8000346:	d30c      	bcc.n	8000362 <__divsi3+0x14a>
 8000348:	0189      	lsls	r1, r1, #6
 800034a:	1192      	asrs	r2, r2, #6
 800034c:	428b      	cmp	r3, r1
 800034e:	d308      	bcc.n	8000362 <__divsi3+0x14a>
 8000350:	0189      	lsls	r1, r1, #6
 8000352:	1192      	asrs	r2, r2, #6
 8000354:	428b      	cmp	r3, r1
 8000356:	d304      	bcc.n	8000362 <__divsi3+0x14a>
 8000358:	0189      	lsls	r1, r1, #6
 800035a:	d03a      	beq.n	80003d2 <__divsi3+0x1ba>
 800035c:	1192      	asrs	r2, r2, #6
 800035e:	e000      	b.n	8000362 <__divsi3+0x14a>
 8000360:	0989      	lsrs	r1, r1, #6
 8000362:	09c3      	lsrs	r3, r0, #7
 8000364:	428b      	cmp	r3, r1
 8000366:	d301      	bcc.n	800036c <__divsi3+0x154>
 8000368:	01cb      	lsls	r3, r1, #7
 800036a:	1ac0      	subs	r0, r0, r3
 800036c:	4152      	adcs	r2, r2
 800036e:	0983      	lsrs	r3, r0, #6
 8000370:	428b      	cmp	r3, r1
 8000372:	d301      	bcc.n	8000378 <__divsi3+0x160>
 8000374:	018b      	lsls	r3, r1, #6
 8000376:	1ac0      	subs	r0, r0, r3
 8000378:	4152      	adcs	r2, r2
 800037a:	0943      	lsrs	r3, r0, #5
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x16c>
 8000380:	014b      	lsls	r3, r1, #5
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0903      	lsrs	r3, r0, #4
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x178>
 800038c:	010b      	lsls	r3, r1, #4
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	08c3      	lsrs	r3, r0, #3
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x184>
 8000398:	00cb      	lsls	r3, r1, #3
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0883      	lsrs	r3, r0, #2
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x190>
 80003a4:	008b      	lsls	r3, r1, #2
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	d2d9      	bcs.n	8000360 <__divsi3+0x148>
 80003ac:	0843      	lsrs	r3, r0, #1
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d301      	bcc.n	80003b6 <__divsi3+0x19e>
 80003b2:	004b      	lsls	r3, r1, #1
 80003b4:	1ac0      	subs	r0, r0, r3
 80003b6:	4152      	adcs	r2, r2
 80003b8:	1a41      	subs	r1, r0, r1
 80003ba:	d200      	bcs.n	80003be <__divsi3+0x1a6>
 80003bc:	4601      	mov	r1, r0
 80003be:	4663      	mov	r3, ip
 80003c0:	4152      	adcs	r2, r2
 80003c2:	105b      	asrs	r3, r3, #1
 80003c4:	4610      	mov	r0, r2
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x1b4>
 80003c8:	4240      	negs	r0, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d500      	bpl.n	80003d0 <__divsi3+0x1b8>
 80003ce:	4249      	negs	r1, r1
 80003d0:	4770      	bx	lr
 80003d2:	4663      	mov	r3, ip
 80003d4:	105b      	asrs	r3, r3, #1
 80003d6:	d300      	bcc.n	80003da <__divsi3+0x1c2>
 80003d8:	4240      	negs	r0, r0
 80003da:	b501      	push	{r0, lr}
 80003dc:	2000      	movs	r0, #0
 80003de:	f000 f805 	bl	80003ec <__aeabi_idiv0>
 80003e2:	bd02      	pop	{r1, pc}

080003e4 <__aeabi_idivmod>:
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0f8      	beq.n	80003da <__divsi3+0x1c2>
 80003e8:	e716      	b.n	8000218 <__divsi3>
 80003ea:	4770      	bx	lr

080003ec <__aeabi_idiv0>:
 80003ec:	4770      	bx	lr
 80003ee:	46c0      	nop			@ (mov r8, r8)

080003f0 <__aeabi_uldivmod>:
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d111      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f4:	2a00      	cmp	r2, #0
 80003f6:	d10f      	bne.n	8000418 <__aeabi_uldivmod+0x28>
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d100      	bne.n	80003fe <__aeabi_uldivmod+0xe>
 80003fc:	2800      	cmp	r0, #0
 80003fe:	d002      	beq.n	8000406 <__aeabi_uldivmod+0x16>
 8000400:	2100      	movs	r1, #0
 8000402:	43c9      	mvns	r1, r1
 8000404:	0008      	movs	r0, r1
 8000406:	b407      	push	{r0, r1, r2}
 8000408:	4802      	ldr	r0, [pc, #8]	@ (8000414 <__aeabi_uldivmod+0x24>)
 800040a:	a102      	add	r1, pc, #8	@ (adr r1, 8000414 <__aeabi_uldivmod+0x24>)
 800040c:	1840      	adds	r0, r0, r1
 800040e:	9002      	str	r0, [sp, #8]
 8000410:	bd03      	pop	{r0, r1, pc}
 8000412:	46c0      	nop			@ (mov r8, r8)
 8000414:	ffffffd9 	.word	0xffffffd9
 8000418:	b403      	push	{r0, r1}
 800041a:	4668      	mov	r0, sp
 800041c:	b501      	push	{r0, lr}
 800041e:	9802      	ldr	r0, [sp, #8]
 8000420:	f000 f806 	bl	8000430 <__udivmoddi4>
 8000424:	9b01      	ldr	r3, [sp, #4]
 8000426:	469e      	mov	lr, r3
 8000428:	b002      	add	sp, #8
 800042a:	bc0c      	pop	{r2, r3}
 800042c:	4770      	bx	lr
 800042e:	46c0      	nop			@ (mov r8, r8)

08000430 <__udivmoddi4>:
 8000430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000432:	4657      	mov	r7, sl
 8000434:	464e      	mov	r6, r9
 8000436:	4645      	mov	r5, r8
 8000438:	46de      	mov	lr, fp
 800043a:	b5e0      	push	{r5, r6, r7, lr}
 800043c:	0004      	movs	r4, r0
 800043e:	000d      	movs	r5, r1
 8000440:	4692      	mov	sl, r2
 8000442:	4699      	mov	r9, r3
 8000444:	b083      	sub	sp, #12
 8000446:	428b      	cmp	r3, r1
 8000448:	d830      	bhi.n	80004ac <__udivmoddi4+0x7c>
 800044a:	d02d      	beq.n	80004a8 <__udivmoddi4+0x78>
 800044c:	4649      	mov	r1, r9
 800044e:	4650      	mov	r0, sl
 8000450:	f000 f8ba 	bl	80005c8 <__clzdi2>
 8000454:	0029      	movs	r1, r5
 8000456:	0006      	movs	r6, r0
 8000458:	0020      	movs	r0, r4
 800045a:	f000 f8b5 	bl	80005c8 <__clzdi2>
 800045e:	1a33      	subs	r3, r6, r0
 8000460:	4698      	mov	r8, r3
 8000462:	3b20      	subs	r3, #32
 8000464:	d434      	bmi.n	80004d0 <__udivmoddi4+0xa0>
 8000466:	469b      	mov	fp, r3
 8000468:	4653      	mov	r3, sl
 800046a:	465a      	mov	r2, fp
 800046c:	4093      	lsls	r3, r2
 800046e:	4642      	mov	r2, r8
 8000470:	001f      	movs	r7, r3
 8000472:	4653      	mov	r3, sl
 8000474:	4093      	lsls	r3, r2
 8000476:	001e      	movs	r6, r3
 8000478:	42af      	cmp	r7, r5
 800047a:	d83b      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800047c:	42af      	cmp	r7, r5
 800047e:	d100      	bne.n	8000482 <__udivmoddi4+0x52>
 8000480:	e079      	b.n	8000576 <__udivmoddi4+0x146>
 8000482:	465b      	mov	r3, fp
 8000484:	1ba4      	subs	r4, r4, r6
 8000486:	41bd      	sbcs	r5, r7
 8000488:	2b00      	cmp	r3, #0
 800048a:	da00      	bge.n	800048e <__udivmoddi4+0x5e>
 800048c:	e076      	b.n	800057c <__udivmoddi4+0x14c>
 800048e:	2200      	movs	r2, #0
 8000490:	2300      	movs	r3, #0
 8000492:	9200      	str	r2, [sp, #0]
 8000494:	9301      	str	r3, [sp, #4]
 8000496:	2301      	movs	r3, #1
 8000498:	465a      	mov	r2, fp
 800049a:	4093      	lsls	r3, r2
 800049c:	9301      	str	r3, [sp, #4]
 800049e:	2301      	movs	r3, #1
 80004a0:	4642      	mov	r2, r8
 80004a2:	4093      	lsls	r3, r2
 80004a4:	9300      	str	r3, [sp, #0]
 80004a6:	e029      	b.n	80004fc <__udivmoddi4+0xcc>
 80004a8:	4282      	cmp	r2, r0
 80004aa:	d9cf      	bls.n	800044c <__udivmoddi4+0x1c>
 80004ac:	2200      	movs	r2, #0
 80004ae:	2300      	movs	r3, #0
 80004b0:	9200      	str	r2, [sp, #0]
 80004b2:	9301      	str	r3, [sp, #4]
 80004b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <__udivmoddi4+0x8e>
 80004ba:	601c      	str	r4, [r3, #0]
 80004bc:	605d      	str	r5, [r3, #4]
 80004be:	9800      	ldr	r0, [sp, #0]
 80004c0:	9901      	ldr	r1, [sp, #4]
 80004c2:	b003      	add	sp, #12
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4642      	mov	r2, r8
 80004d2:	469b      	mov	fp, r3
 80004d4:	2320      	movs	r3, #32
 80004d6:	1a9b      	subs	r3, r3, r2
 80004d8:	4652      	mov	r2, sl
 80004da:	40da      	lsrs	r2, r3
 80004dc:	4641      	mov	r1, r8
 80004de:	0013      	movs	r3, r2
 80004e0:	464a      	mov	r2, r9
 80004e2:	408a      	lsls	r2, r1
 80004e4:	0017      	movs	r7, r2
 80004e6:	4642      	mov	r2, r8
 80004e8:	431f      	orrs	r7, r3
 80004ea:	4653      	mov	r3, sl
 80004ec:	4093      	lsls	r3, r2
 80004ee:	001e      	movs	r6, r3
 80004f0:	42af      	cmp	r7, r5
 80004f2:	d9c3      	bls.n	800047c <__udivmoddi4+0x4c>
 80004f4:	2200      	movs	r2, #0
 80004f6:	2300      	movs	r3, #0
 80004f8:	9200      	str	r2, [sp, #0]
 80004fa:	9301      	str	r3, [sp, #4]
 80004fc:	4643      	mov	r3, r8
 80004fe:	2b00      	cmp	r3, #0
 8000500:	d0d8      	beq.n	80004b4 <__udivmoddi4+0x84>
 8000502:	07fb      	lsls	r3, r7, #31
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	431a      	orrs	r2, r3
 8000508:	4646      	mov	r6, r8
 800050a:	087b      	lsrs	r3, r7, #1
 800050c:	e00e      	b.n	800052c <__udivmoddi4+0xfc>
 800050e:	42ab      	cmp	r3, r5
 8000510:	d101      	bne.n	8000516 <__udivmoddi4+0xe6>
 8000512:	42a2      	cmp	r2, r4
 8000514:	d80c      	bhi.n	8000530 <__udivmoddi4+0x100>
 8000516:	1aa4      	subs	r4, r4, r2
 8000518:	419d      	sbcs	r5, r3
 800051a:	2001      	movs	r0, #1
 800051c:	1924      	adds	r4, r4, r4
 800051e:	416d      	adcs	r5, r5
 8000520:	2100      	movs	r1, #0
 8000522:	3e01      	subs	r6, #1
 8000524:	1824      	adds	r4, r4, r0
 8000526:	414d      	adcs	r5, r1
 8000528:	2e00      	cmp	r6, #0
 800052a:	d006      	beq.n	800053a <__udivmoddi4+0x10a>
 800052c:	42ab      	cmp	r3, r5
 800052e:	d9ee      	bls.n	800050e <__udivmoddi4+0xde>
 8000530:	3e01      	subs	r6, #1
 8000532:	1924      	adds	r4, r4, r4
 8000534:	416d      	adcs	r5, r5
 8000536:	2e00      	cmp	r6, #0
 8000538:	d1f8      	bne.n	800052c <__udivmoddi4+0xfc>
 800053a:	9800      	ldr	r0, [sp, #0]
 800053c:	9901      	ldr	r1, [sp, #4]
 800053e:	465b      	mov	r3, fp
 8000540:	1900      	adds	r0, r0, r4
 8000542:	4169      	adcs	r1, r5
 8000544:	2b00      	cmp	r3, #0
 8000546:	db24      	blt.n	8000592 <__udivmoddi4+0x162>
 8000548:	002b      	movs	r3, r5
 800054a:	465a      	mov	r2, fp
 800054c:	4644      	mov	r4, r8
 800054e:	40d3      	lsrs	r3, r2
 8000550:	002a      	movs	r2, r5
 8000552:	40e2      	lsrs	r2, r4
 8000554:	001c      	movs	r4, r3
 8000556:	465b      	mov	r3, fp
 8000558:	0015      	movs	r5, r2
 800055a:	2b00      	cmp	r3, #0
 800055c:	db2a      	blt.n	80005b4 <__udivmoddi4+0x184>
 800055e:	0026      	movs	r6, r4
 8000560:	409e      	lsls	r6, r3
 8000562:	0033      	movs	r3, r6
 8000564:	0026      	movs	r6, r4
 8000566:	4647      	mov	r7, r8
 8000568:	40be      	lsls	r6, r7
 800056a:	0032      	movs	r2, r6
 800056c:	1a80      	subs	r0, r0, r2
 800056e:	4199      	sbcs	r1, r3
 8000570:	9000      	str	r0, [sp, #0]
 8000572:	9101      	str	r1, [sp, #4]
 8000574:	e79e      	b.n	80004b4 <__udivmoddi4+0x84>
 8000576:	42a3      	cmp	r3, r4
 8000578:	d8bc      	bhi.n	80004f4 <__udivmoddi4+0xc4>
 800057a:	e782      	b.n	8000482 <__udivmoddi4+0x52>
 800057c:	4642      	mov	r2, r8
 800057e:	2320      	movs	r3, #32
 8000580:	2100      	movs	r1, #0
 8000582:	1a9b      	subs	r3, r3, r2
 8000584:	2200      	movs	r2, #0
 8000586:	9100      	str	r1, [sp, #0]
 8000588:	9201      	str	r2, [sp, #4]
 800058a:	2201      	movs	r2, #1
 800058c:	40da      	lsrs	r2, r3
 800058e:	9201      	str	r2, [sp, #4]
 8000590:	e785      	b.n	800049e <__udivmoddi4+0x6e>
 8000592:	4642      	mov	r2, r8
 8000594:	2320      	movs	r3, #32
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	002a      	movs	r2, r5
 800059a:	4646      	mov	r6, r8
 800059c:	409a      	lsls	r2, r3
 800059e:	0023      	movs	r3, r4
 80005a0:	40f3      	lsrs	r3, r6
 80005a2:	4644      	mov	r4, r8
 80005a4:	4313      	orrs	r3, r2
 80005a6:	002a      	movs	r2, r5
 80005a8:	40e2      	lsrs	r2, r4
 80005aa:	001c      	movs	r4, r3
 80005ac:	465b      	mov	r3, fp
 80005ae:	0015      	movs	r5, r2
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	dad4      	bge.n	800055e <__udivmoddi4+0x12e>
 80005b4:	4642      	mov	r2, r8
 80005b6:	002f      	movs	r7, r5
 80005b8:	2320      	movs	r3, #32
 80005ba:	0026      	movs	r6, r4
 80005bc:	4097      	lsls	r7, r2
 80005be:	1a9b      	subs	r3, r3, r2
 80005c0:	40de      	lsrs	r6, r3
 80005c2:	003b      	movs	r3, r7
 80005c4:	4333      	orrs	r3, r6
 80005c6:	e7cd      	b.n	8000564 <__udivmoddi4+0x134>

080005c8 <__clzdi2>:
 80005c8:	b510      	push	{r4, lr}
 80005ca:	2900      	cmp	r1, #0
 80005cc:	d103      	bne.n	80005d6 <__clzdi2+0xe>
 80005ce:	f000 f807 	bl	80005e0 <__clzsi2>
 80005d2:	3020      	adds	r0, #32
 80005d4:	e002      	b.n	80005dc <__clzdi2+0x14>
 80005d6:	0008      	movs	r0, r1
 80005d8:	f000 f802 	bl	80005e0 <__clzsi2>
 80005dc:	bd10      	pop	{r4, pc}
 80005de:	46c0      	nop			@ (mov r8, r8)

080005e0 <__clzsi2>:
 80005e0:	211c      	movs	r1, #28
 80005e2:	2301      	movs	r3, #1
 80005e4:	041b      	lsls	r3, r3, #16
 80005e6:	4298      	cmp	r0, r3
 80005e8:	d301      	bcc.n	80005ee <__clzsi2+0xe>
 80005ea:	0c00      	lsrs	r0, r0, #16
 80005ec:	3910      	subs	r1, #16
 80005ee:	0a1b      	lsrs	r3, r3, #8
 80005f0:	4298      	cmp	r0, r3
 80005f2:	d301      	bcc.n	80005f8 <__clzsi2+0x18>
 80005f4:	0a00      	lsrs	r0, r0, #8
 80005f6:	3908      	subs	r1, #8
 80005f8:	091b      	lsrs	r3, r3, #4
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0x22>
 80005fe:	0900      	lsrs	r0, r0, #4
 8000600:	3904      	subs	r1, #4
 8000602:	a202      	add	r2, pc, #8	@ (adr r2, 800060c <__clzsi2+0x2c>)
 8000604:	5c10      	ldrb	r0, [r2, r0]
 8000606:	1840      	adds	r0, r0, r1
 8000608:	4770      	bx	lr
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	02020304 	.word	0x02020304
 8000610:	01010101 	.word	0x01010101
	...

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b580      	push	{r7, lr}
 800061e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000620:	f000 fbdc 	bl	8000ddc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000624:	f000 f86e 	bl	8000704 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000628:	f000 f942 	bl	80008b0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800062c:	f000 f8f2 	bl	8000814 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000630:	f000 f8b0 	bl	8000794 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
    setTrafficLightState(RED); // Start with red light
 8000634:	2000      	movs	r0, #0
 8000636:	f000 fa43 	bl	8000ac0 <setTrafficLightState>
    HAL_I2C_EnableListen_IT(&hi2c1);
 800063a:	4b2e      	ldr	r3, [pc, #184]	@ (80006f4 <main+0xd8>)
 800063c:	0018      	movs	r0, r3
 800063e:	f001 f917 	bl	8001870 <HAL_I2C_EnableListen_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
        // Normal traffic light cycle
    	if (currentState == RED) {
 8000642:	4b2d      	ldr	r3, [pc, #180]	@ (80006f8 <main+0xdc>)
 8000644:	781b      	ldrb	r3, [r3, #0]
 8000646:	2b00      	cmp	r3, #0
 8000648:	d116      	bne.n	8000678 <main+0x5c>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);   // Red ON
 800064a:	2380      	movs	r3, #128	@ 0x80
 800064c:	0059      	lsls	r1, r3, #1
 800064e:	23a0      	movs	r3, #160	@ 0xa0
 8000650:	05db      	lsls	r3, r3, #23
 8000652:	2201      	movs	r2, #1
 8000654:	0018      	movs	r0, r3
 8000656:	f000 ff85 	bl	8001564 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Green OFF
 800065a:	2380      	movs	r3, #128	@ 0x80
 800065c:	00d9      	lsls	r1, r3, #3
 800065e:	23a0      	movs	r3, #160	@ 0xa0
 8000660:	05db      	lsls	r3, r3, #23
 8000662:	2200      	movs	r2, #0
 8000664:	0018      	movs	r0, r3
 8000666:	f000 ff7d 	bl	8001564 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);   // Yellow OFF
 800066a:	4b24      	ldr	r3, [pc, #144]	@ (80006fc <main+0xe0>)
 800066c:	2200      	movs	r2, #0
 800066e:	2120      	movs	r1, #32
 8000670:	0018      	movs	r0, r3
 8000672:	f000 ff77 	bl	8001564 <HAL_GPIO_WritePin>
 8000676:	e7e4      	b.n	8000642 <main+0x26>
		  }
    	else if (currentState == GREEN) {
 8000678:	4b1f      	ldr	r3, [pc, #124]	@ (80006f8 <main+0xdc>)
 800067a:	781b      	ldrb	r3, [r3, #0]
 800067c:	2b01      	cmp	r3, #1
 800067e:	d116      	bne.n	80006ae <main+0x92>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET);   // Green ON
 8000680:	2380      	movs	r3, #128	@ 0x80
 8000682:	00d9      	lsls	r1, r3, #3
 8000684:	23a0      	movs	r3, #160	@ 0xa0
 8000686:	05db      	lsls	r3, r3, #23
 8000688:	2201      	movs	r2, #1
 800068a:	0018      	movs	r0, r3
 800068c:	f000 ff6a 	bl	8001564 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);   // Red OFF
 8000690:	2380      	movs	r3, #128	@ 0x80
 8000692:	0059      	lsls	r1, r3, #1
 8000694:	23a0      	movs	r3, #160	@ 0xa0
 8000696:	05db      	lsls	r3, r3, #23
 8000698:	2200      	movs	r2, #0
 800069a:	0018      	movs	r0, r3
 800069c:	f000 ff62 	bl	8001564 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);   // Yellow OFF
 80006a0:	4b16      	ldr	r3, [pc, #88]	@ (80006fc <main+0xe0>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	2120      	movs	r1, #32
 80006a6:	0018      	movs	r0, r3
 80006a8:	f000 ff5c 	bl	8001564 <HAL_GPIO_WritePin>
 80006ac:	e7c9      	b.n	8000642 <main+0x26>
		  }
	  else if (currentState == YELLOW) {
 80006ae:	4b12      	ldr	r3, [pc, #72]	@ (80006f8 <main+0xdc>)
 80006b0:	781b      	ldrb	r3, [r3, #0]
 80006b2:	2b02      	cmp	r3, #2
 80006b4:	d1c5      	bne.n	8000642 <main+0x26>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);     // Yellow ON
 80006b6:	4b11      	ldr	r3, [pc, #68]	@ (80006fc <main+0xe0>)
 80006b8:	2201      	movs	r2, #1
 80006ba:	2120      	movs	r1, #32
 80006bc:	0018      	movs	r0, r3
 80006be:	f000 ff51 	bl	8001564 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);   // Red OFF
 80006c2:	2380      	movs	r3, #128	@ 0x80
 80006c4:	0059      	lsls	r1, r3, #1
 80006c6:	23a0      	movs	r3, #160	@ 0xa0
 80006c8:	05db      	lsls	r3, r3, #23
 80006ca:	2200      	movs	r2, #0
 80006cc:	0018      	movs	r0, r3
 80006ce:	f000 ff49 	bl	8001564 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);   // Green OFF
 80006d2:	2380      	movs	r3, #128	@ 0x80
 80006d4:	00d9      	lsls	r1, r3, #3
 80006d6:	23a0      	movs	r3, #160	@ 0xa0
 80006d8:	05db      	lsls	r3, r3, #23
 80006da:	2200      	movs	r2, #0
 80006dc:	0018      	movs	r0, r3
 80006de:	f000 ff41 	bl	8001564 <HAL_GPIO_WritePin>
		  HAL_Delay(3000); // Yellow light duration
 80006e2:	4b07      	ldr	r3, [pc, #28]	@ (8000700 <main+0xe4>)
 80006e4:	0018      	movs	r0, r3
 80006e6:	f000 fbff 	bl	8000ee8 <HAL_Delay>
		  setTrafficLightState(RED); // After yellow, go back to red
 80006ea:	2000      	movs	r0, #0
 80006ec:	f000 f9e8 	bl	8000ac0 <setTrafficLightState>
    	if (currentState == RED) {
 80006f0:	e7a7      	b.n	8000642 <main+0x26>
 80006f2:	46c0      	nop			@ (mov r8, r8)
 80006f4:	2000002c 	.word	0x2000002c
 80006f8:	20000028 	.word	0x20000028
 80006fc:	50000400 	.word	0x50000400
 8000700:	00000bb8 	.word	0x00000bb8

08000704 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000704:	b590      	push	{r4, r7, lr}
 8000706:	b093      	sub	sp, #76	@ 0x4c
 8000708:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800070a:	2410      	movs	r4, #16
 800070c:	193b      	adds	r3, r7, r4
 800070e:	0018      	movs	r0, r3
 8000710:	2338      	movs	r3, #56	@ 0x38
 8000712:	001a      	movs	r2, r3
 8000714:	2100      	movs	r1, #0
 8000716:	f004 ffcb 	bl	80056b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800071a:	003b      	movs	r3, r7
 800071c:	0018      	movs	r0, r3
 800071e:	2310      	movs	r3, #16
 8000720:	001a      	movs	r2, r3
 8000722:	2100      	movs	r1, #0
 8000724:	f004 ffc4 	bl	80056b0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000728:	2380      	movs	r3, #128	@ 0x80
 800072a:	009b      	lsls	r3, r3, #2
 800072c:	0018      	movs	r0, r3
 800072e:	f002 fc99 	bl	8003064 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000732:	193b      	adds	r3, r7, r4
 8000734:	2202      	movs	r2, #2
 8000736:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000738:	193b      	adds	r3, r7, r4
 800073a:	2280      	movs	r2, #128	@ 0x80
 800073c:	0052      	lsls	r2, r2, #1
 800073e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000740:	193b      	adds	r3, r7, r4
 8000742:	2200      	movs	r2, #0
 8000744:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000746:	193b      	adds	r3, r7, r4
 8000748:	2240      	movs	r2, #64	@ 0x40
 800074a:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800074c:	193b      	adds	r3, r7, r4
 800074e:	2200      	movs	r2, #0
 8000750:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000752:	193b      	adds	r3, r7, r4
 8000754:	0018      	movs	r0, r3
 8000756:	f002 fcd1 	bl	80030fc <HAL_RCC_OscConfig>
 800075a:	1e03      	subs	r3, r0, #0
 800075c:	d001      	beq.n	8000762 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 800075e:	f000 f9d3 	bl	8000b08 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000762:	003b      	movs	r3, r7
 8000764:	2207      	movs	r2, #7
 8000766:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000768:	003b      	movs	r3, r7
 800076a:	2200      	movs	r2, #0
 800076c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800076e:	003b      	movs	r3, r7
 8000770:	2200      	movs	r2, #0
 8000772:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000774:	003b      	movs	r3, r7
 8000776:	2200      	movs	r2, #0
 8000778:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800077a:	003b      	movs	r3, r7
 800077c:	2100      	movs	r1, #0
 800077e:	0018      	movs	r0, r3
 8000780:	f002 ffd6 	bl	8003730 <HAL_RCC_ClockConfig>
 8000784:	1e03      	subs	r3, r0, #0
 8000786:	d001      	beq.n	800078c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000788:	f000 f9be 	bl	8000b08 <Error_Handler>
  }
}
 800078c:	46c0      	nop			@ (mov r8, r8)
 800078e:	46bd      	mov	sp, r7
 8000790:	b013      	add	sp, #76	@ 0x4c
 8000792:	bd90      	pop	{r4, r7, pc}

08000794 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000798:	4b1b      	ldr	r3, [pc, #108]	@ (8000808 <MX_I2C1_Init+0x74>)
 800079a:	4a1c      	ldr	r2, [pc, #112]	@ (800080c <MX_I2C1_Init+0x78>)
 800079c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 800079e:	4b1a      	ldr	r3, [pc, #104]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007a0:	4a1b      	ldr	r2, [pc, #108]	@ (8000810 <MX_I2C1_Init+0x7c>)
 80007a2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 6;
 80007a4:	4b18      	ldr	r3, [pc, #96]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007a6:	2206      	movs	r2, #6
 80007a8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007aa:	4b17      	ldr	r3, [pc, #92]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007ac:	2201      	movs	r2, #1
 80007ae:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007b0:	4b15      	ldr	r3, [pc, #84]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80007b6:	4b14      	ldr	r3, [pc, #80]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007bc:	4b12      	ldr	r3, [pc, #72]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007be:	2200      	movs	r2, #0
 80007c0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007c2:	4b11      	ldr	r3, [pc, #68]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007c8:	4b0f      	ldr	r3, [pc, #60]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007ce:	4b0e      	ldr	r3, [pc, #56]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007d0:	0018      	movs	r0, r3
 80007d2:	f000 fee5 	bl	80015a0 <HAL_I2C_Init>
 80007d6:	1e03      	subs	r3, r0, #0
 80007d8:	d001      	beq.n	80007de <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80007da:	f000 f995 	bl	8000b08 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007de:	4b0a      	ldr	r3, [pc, #40]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007e0:	2100      	movs	r1, #0
 80007e2:	0018      	movs	r0, r3
 80007e4:	f002 fba6 	bl	8002f34 <HAL_I2CEx_ConfigAnalogFilter>
 80007e8:	1e03      	subs	r3, r0, #0
 80007ea:	d001      	beq.n	80007f0 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80007ec:	f000 f98c 	bl	8000b08 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007f0:	4b05      	ldr	r3, [pc, #20]	@ (8000808 <MX_I2C1_Init+0x74>)
 80007f2:	2100      	movs	r1, #0
 80007f4:	0018      	movs	r0, r3
 80007f6:	f002 fbe9 	bl	8002fcc <HAL_I2CEx_ConfigDigitalFilter>
 80007fa:	1e03      	subs	r3, r0, #0
 80007fc:	d001      	beq.n	8000802 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80007fe:	f000 f983 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000802:	46c0      	nop			@ (mov r8, r8)
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	2000002c 	.word	0x2000002c
 800080c:	40005400 	.word	0x40005400
 8000810:	00503d58 	.word	0x00503d58

08000814 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000814:	b580      	push	{r7, lr}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000818:	4b23      	ldr	r3, [pc, #140]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 800081a:	4a24      	ldr	r2, [pc, #144]	@ (80008ac <MX_USART2_UART_Init+0x98>)
 800081c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800081e:	4b22      	ldr	r3, [pc, #136]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 8000820:	22e1      	movs	r2, #225	@ 0xe1
 8000822:	0252      	lsls	r2, r2, #9
 8000824:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000826:	4b20      	ldr	r3, [pc, #128]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 8000828:	2200      	movs	r2, #0
 800082a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800082c:	4b1e      	ldr	r3, [pc, #120]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 800082e:	2200      	movs	r2, #0
 8000830:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000832:	4b1d      	ldr	r3, [pc, #116]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 8000834:	2200      	movs	r2, #0
 8000836:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000838:	4b1b      	ldr	r3, [pc, #108]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 800083a:	220c      	movs	r2, #12
 800083c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800083e:	4b1a      	ldr	r3, [pc, #104]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 8000840:	2200      	movs	r2, #0
 8000842:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000844:	4b18      	ldr	r3, [pc, #96]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 8000846:	2200      	movs	r2, #0
 8000848:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800084a:	4b17      	ldr	r3, [pc, #92]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 800084c:	2200      	movs	r2, #0
 800084e:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000850:	4b15      	ldr	r3, [pc, #84]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 8000852:	2200      	movs	r2, #0
 8000854:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000856:	4b14      	ldr	r3, [pc, #80]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 8000858:	2200      	movs	r2, #0
 800085a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800085c:	4b12      	ldr	r3, [pc, #72]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 800085e:	0018      	movs	r0, r3
 8000860:	f003 fac8 	bl	8003df4 <HAL_UART_Init>
 8000864:	1e03      	subs	r3, r0, #0
 8000866:	d001      	beq.n	800086c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000868:	f000 f94e 	bl	8000b08 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800086c:	4b0e      	ldr	r3, [pc, #56]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 800086e:	2100      	movs	r1, #0
 8000870:	0018      	movs	r0, r3
 8000872:	f004 fe2f 	bl	80054d4 <HAL_UARTEx_SetTxFifoThreshold>
 8000876:	1e03      	subs	r3, r0, #0
 8000878:	d001      	beq.n	800087e <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800087a:	f000 f945 	bl	8000b08 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800087e:	4b0a      	ldr	r3, [pc, #40]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 8000880:	2100      	movs	r1, #0
 8000882:	0018      	movs	r0, r3
 8000884:	f004 fe66 	bl	8005554 <HAL_UARTEx_SetRxFifoThreshold>
 8000888:	1e03      	subs	r3, r0, #0
 800088a:	d001      	beq.n	8000890 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 800088c:	f000 f93c 	bl	8000b08 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000890:	4b05      	ldr	r3, [pc, #20]	@ (80008a8 <MX_USART2_UART_Init+0x94>)
 8000892:	0018      	movs	r0, r3
 8000894:	f004 fde4 	bl	8005460 <HAL_UARTEx_DisableFifoMode>
 8000898:	1e03      	subs	r3, r0, #0
 800089a:	d001      	beq.n	80008a0 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 800089c:	f000 f934 	bl	8000b08 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008a0:	46c0      	nop			@ (mov r8, r8)
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	46c0      	nop			@ (mov r8, r8)
 80008a8:	20000080 	.word	0x20000080
 80008ac:	40004400 	.word	0x40004400

080008b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008b0:	b590      	push	{r4, r7, lr}
 80008b2:	b08b      	sub	sp, #44	@ 0x2c
 80008b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b6:	2414      	movs	r4, #20
 80008b8:	193b      	adds	r3, r7, r4
 80008ba:	0018      	movs	r0, r3
 80008bc:	2314      	movs	r3, #20
 80008be:	001a      	movs	r2, r3
 80008c0:	2100      	movs	r1, #0
 80008c2:	f004 fef5 	bl	80056b0 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008c6:	4b3f      	ldr	r3, [pc, #252]	@ (80009c4 <MX_GPIO_Init+0x114>)
 80008c8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008ca:	4b3e      	ldr	r3, [pc, #248]	@ (80009c4 <MX_GPIO_Init+0x114>)
 80008cc:	2104      	movs	r1, #4
 80008ce:	430a      	orrs	r2, r1
 80008d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80008d2:	4b3c      	ldr	r3, [pc, #240]	@ (80009c4 <MX_GPIO_Init+0x114>)
 80008d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008d6:	2204      	movs	r2, #4
 80008d8:	4013      	ands	r3, r2
 80008da:	613b      	str	r3, [r7, #16]
 80008dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80008de:	4b39      	ldr	r3, [pc, #228]	@ (80009c4 <MX_GPIO_Init+0x114>)
 80008e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008e2:	4b38      	ldr	r3, [pc, #224]	@ (80009c4 <MX_GPIO_Init+0x114>)
 80008e4:	2120      	movs	r1, #32
 80008e6:	430a      	orrs	r2, r1
 80008e8:	635a      	str	r2, [r3, #52]	@ 0x34
 80008ea:	4b36      	ldr	r3, [pc, #216]	@ (80009c4 <MX_GPIO_Init+0x114>)
 80008ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80008ee:	2220      	movs	r2, #32
 80008f0:	4013      	ands	r3, r2
 80008f2:	60fb      	str	r3, [r7, #12]
 80008f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f6:	4b33      	ldr	r3, [pc, #204]	@ (80009c4 <MX_GPIO_Init+0x114>)
 80008f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008fa:	4b32      	ldr	r3, [pc, #200]	@ (80009c4 <MX_GPIO_Init+0x114>)
 80008fc:	2101      	movs	r1, #1
 80008fe:	430a      	orrs	r2, r1
 8000900:	635a      	str	r2, [r3, #52]	@ 0x34
 8000902:	4b30      	ldr	r3, [pc, #192]	@ (80009c4 <MX_GPIO_Init+0x114>)
 8000904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000906:	2201      	movs	r2, #1
 8000908:	4013      	ands	r3, r2
 800090a:	60bb      	str	r3, [r7, #8]
 800090c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800090e:	4b2d      	ldr	r3, [pc, #180]	@ (80009c4 <MX_GPIO_Init+0x114>)
 8000910:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000912:	4b2c      	ldr	r3, [pc, #176]	@ (80009c4 <MX_GPIO_Init+0x114>)
 8000914:	2102      	movs	r1, #2
 8000916:	430a      	orrs	r2, r1
 8000918:	635a      	str	r2, [r3, #52]	@ 0x34
 800091a:	4b2a      	ldr	r3, [pc, #168]	@ (80009c4 <MX_GPIO_Init+0x114>)
 800091c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800091e:	2202      	movs	r2, #2
 8000920:	4013      	ands	r3, r2
 8000922:	607b      	str	r3, [r7, #4]
 8000924:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin|GPIO_PIN_8|GPIO_PIN_10, GPIO_PIN_RESET);
 8000926:	23a4      	movs	r3, #164	@ 0xa4
 8000928:	00d9      	lsls	r1, r3, #3
 800092a:	23a0      	movs	r3, #160	@ 0xa0
 800092c:	05db      	lsls	r3, r3, #23
 800092e:	2200      	movs	r2, #0
 8000930:	0018      	movs	r0, r3
 8000932:	f000 fe17 	bl	8001564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000936:	4b24      	ldr	r3, [pc, #144]	@ (80009c8 <MX_GPIO_Init+0x118>)
 8000938:	2200      	movs	r2, #0
 800093a:	2120      	movs	r1, #32
 800093c:	0018      	movs	r0, r3
 800093e:	f000 fe11 	bl	8001564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000942:	193b      	adds	r3, r7, r4
 8000944:	2220      	movs	r2, #32
 8000946:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000948:	193b      	adds	r3, r7, r4
 800094a:	2201      	movs	r2, #1
 800094c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	193b      	adds	r3, r7, r4
 8000950:	2200      	movs	r2, #0
 8000952:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000954:	193b      	adds	r3, r7, r4
 8000956:	2202      	movs	r2, #2
 8000958:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800095a:	193a      	adds	r2, r7, r4
 800095c:	23a0      	movs	r3, #160	@ 0xa0
 800095e:	05db      	lsls	r3, r3, #23
 8000960:	0011      	movs	r1, r2
 8000962:	0018      	movs	r0, r3
 8000964:	f000 fc9a 	bl	800129c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000968:	0021      	movs	r1, r4
 800096a:	187b      	adds	r3, r7, r1
 800096c:	22a0      	movs	r2, #160	@ 0xa0
 800096e:	00d2      	lsls	r2, r2, #3
 8000970:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000972:	000c      	movs	r4, r1
 8000974:	193b      	adds	r3, r7, r4
 8000976:	2201      	movs	r2, #1
 8000978:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	193b      	adds	r3, r7, r4
 800097c:	2200      	movs	r2, #0
 800097e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000980:	193b      	adds	r3, r7, r4
 8000982:	2200      	movs	r2, #0
 8000984:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000986:	193a      	adds	r2, r7, r4
 8000988:	23a0      	movs	r3, #160	@ 0xa0
 800098a:	05db      	lsls	r3, r3, #23
 800098c:	0011      	movs	r1, r2
 800098e:	0018      	movs	r0, r3
 8000990:	f000 fc84 	bl	800129c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000994:	0021      	movs	r1, r4
 8000996:	187b      	adds	r3, r7, r1
 8000998:	2220      	movs	r2, #32
 800099a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800099c:	187b      	adds	r3, r7, r1
 800099e:	2201      	movs	r2, #1
 80009a0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	2200      	movs	r2, #0
 80009a6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a8:	187b      	adds	r3, r7, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ae:	187b      	adds	r3, r7, r1
 80009b0:	4a05      	ldr	r2, [pc, #20]	@ (80009c8 <MX_GPIO_Init+0x118>)
 80009b2:	0019      	movs	r1, r3
 80009b4:	0010      	movs	r0, r2
 80009b6:	f000 fc71 	bl	800129c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009ba:	46c0      	nop			@ (mov r8, r8)
 80009bc:	46bd      	mov	sp, r7
 80009be:	b00b      	add	sp, #44	@ 0x2c
 80009c0:	bd90      	pop	{r4, r7, pc}
 80009c2:	46c0      	nop			@ (mov r8, r8)
 80009c4:	40021000 	.word	0x40021000
 80009c8:	50000400 	.word	0x50000400

080009cc <HAL_I2C_ListenCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2C_ListenCpltCallback (I2C_HandleTypeDef *hi2c) {
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
HAL_I2C_EnableListen_IT(hi2c);
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	0018      	movs	r0, r3
 80009d8:	f000 ff4a 	bl	8001870 <HAL_I2C_EnableListen_IT>
}
 80009dc:	46c0      	nop			@ (mov r8, r8)
 80009de:	46bd      	mov	sp, r7
 80009e0:	b002      	add	sp, #8
 80009e2:	bd80      	pop	{r7, pc}

080009e4 <HAL_I2C_AddrCallback>:

extern void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode){
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b082      	sub	sp, #8
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	0008      	movs	r0, r1
 80009ee:	0011      	movs	r1, r2
 80009f0:	1cfb      	adds	r3, r7, #3
 80009f2:	1c02      	adds	r2, r0, #0
 80009f4:	701a      	strb	r2, [r3, #0]
 80009f6:	003b      	movs	r3, r7
 80009f8:	1c0a      	adds	r2, r1, #0
 80009fa:	801a      	strh	r2, [r3, #0]
	if(TransferDirection == I2C_DIRECTION_TRANSMIT) // if the master wants to transmit the data
 80009fc:	1cfb      	adds	r3, r7, #3
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d107      	bne.n	8000a14 <HAL_I2C_AddrCallback+0x30>
	{
		HAL_I2C_Slave_Sequential_Receive_IT(hi2c, data, 6, I2C_FIRST_AND_LAST_FRAME);
 8000a04:	2380      	movs	r3, #128	@ 0x80
 8000a06:	049b      	lsls	r3, r3, #18
 8000a08:	4905      	ldr	r1, [pc, #20]	@ (8000a20 <HAL_I2C_AddrCallback+0x3c>)
 8000a0a:	6878      	ldr	r0, [r7, #4]
 8000a0c:	2206      	movs	r2, #6
 8000a0e:	f000 fe6d 	bl	80016ec <HAL_I2C_Slave_Seq_Receive_IT>
	} else {// master requesting the data is not supported yet
		Error_Handler();
	}
}
 8000a12:	e001      	b.n	8000a18 <HAL_I2C_AddrCallback+0x34>
		Error_Handler();
 8000a14:	f000 f878 	bl	8000b08 <Error_Handler>
}
 8000a18:	46c0      	nop			@ (mov r8, r8)
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	b002      	add	sp, #8
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	20000114 	.word	0x20000114

08000a24 <HAL_I2C_SlaveRxCpltCallback>:

void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
    if (hi2c == &hi2c1) {
 8000a2c:	687a      	ldr	r2, [r7, #4]
 8000a2e:	4b1a      	ldr	r3, [pc, #104]	@ (8000a98 <HAL_I2C_SlaveRxCpltCallback+0x74>)
 8000a30:	429a      	cmp	r2, r3
 8000a32:	d12d      	bne.n	8000a90 <HAL_I2C_SlaveRxCpltCallback+0x6c>
    	if (memcmp(data, previousData, sizeof(previousData)) == 0) {
 8000a34:	4919      	ldr	r1, [pc, #100]	@ (8000a9c <HAL_I2C_SlaveRxCpltCallback+0x78>)
 8000a36:	4b1a      	ldr	r3, [pc, #104]	@ (8000aa0 <HAL_I2C_SlaveRxCpltCallback+0x7c>)
 8000a38:	2206      	movs	r2, #6
 8000a3a:	0018      	movs	r0, r3
 8000a3c:	f004 fe2a 	bl	8005694 <memcmp>
 8000a40:	1e03      	subs	r3, r0, #0
 8000a42:	d106      	bne.n	8000a52 <HAL_I2C_SlaveRxCpltCallback+0x2e>
    	            // If the data is the same, do nothing
    		HAL_UART_Transmit_IT(&huart2, data, 6);
 8000a44:	4916      	ldr	r1, [pc, #88]	@ (8000aa0 <HAL_I2C_SlaveRxCpltCallback+0x7c>)
 8000a46:	4b17      	ldr	r3, [pc, #92]	@ (8000aa4 <HAL_I2C_SlaveRxCpltCallback+0x80>)
 8000a48:	2206      	movs	r2, #6
 8000a4a:	0018      	movs	r0, r3
 8000a4c:	f003 fa28 	bl	8003ea0 <HAL_UART_Transmit_IT>
    		return;
 8000a50:	e01e      	b.n	8000a90 <HAL_I2C_SlaveRxCpltCallback+0x6c>
    	}

    	        // Update the previous data with the current received data
    	memcpy(previousData, data, sizeof(previousData));
 8000a52:	4b12      	ldr	r3, [pc, #72]	@ (8000a9c <HAL_I2C_SlaveRxCpltCallback+0x78>)
 8000a54:	4a12      	ldr	r2, [pc, #72]	@ (8000aa0 <HAL_I2C_SlaveRxCpltCallback+0x7c>)
 8000a56:	6811      	ldr	r1, [r2, #0]
 8000a58:	6019      	str	r1, [r3, #0]
 8000a5a:	8892      	ldrh	r2, [r2, #4]
 8000a5c:	809a      	strh	r2, [r3, #4]
        // Check the received data to change the traffic light state
        if (data[1] == 'A') { // Assuming data[0] indicates GREEN
 8000a5e:	4b10      	ldr	r3, [pc, #64]	@ (8000aa0 <HAL_I2C_SlaveRxCpltCallback+0x7c>)
 8000a60:	785b      	ldrb	r3, [r3, #1]
 8000a62:	2b41      	cmp	r3, #65	@ 0x41
 8000a64:	d103      	bne.n	8000a6e <HAL_I2C_SlaveRxCpltCallback+0x4a>
            setTrafficLightState(GREEN);
 8000a66:	2001      	movs	r0, #1
 8000a68:	f000 f82a 	bl	8000ac0 <setTrafficLightState>
 8000a6c:	e00a      	b.n	8000a84 <HAL_I2C_SlaveRxCpltCallback+0x60>
        } else if (data[1] == 'B') { // Assuming data[0] indicates YELLOW
 8000a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8000aa0 <HAL_I2C_SlaveRxCpltCallback+0x7c>)
 8000a70:	785b      	ldrb	r3, [r3, #1]
 8000a72:	2b42      	cmp	r3, #66	@ 0x42
 8000a74:	d103      	bne.n	8000a7e <HAL_I2C_SlaveRxCpltCallback+0x5a>
            setTrafficLightState(YELLOW);
 8000a76:	2002      	movs	r0, #2
 8000a78:	f000 f822 	bl	8000ac0 <setTrafficLightState>
 8000a7c:	e002      	b.n	8000a84 <HAL_I2C_SlaveRxCpltCallback+0x60>
        } else {
            setTrafficLightState(RED); // Default case
 8000a7e:	2000      	movs	r0, #0
 8000a80:	f000 f81e 	bl	8000ac0 <setTrafficLightState>
        }
        HAL_UART_Transmit_IT(&huart2, data, 6); // Optionally transmit received data for debugging
 8000a84:	4906      	ldr	r1, [pc, #24]	@ (8000aa0 <HAL_I2C_SlaveRxCpltCallback+0x7c>)
 8000a86:	4b07      	ldr	r3, [pc, #28]	@ (8000aa4 <HAL_I2C_SlaveRxCpltCallback+0x80>)
 8000a88:	2206      	movs	r2, #6
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f003 fa08 	bl	8003ea0 <HAL_UART_Transmit_IT>
    }
}
 8000a90:	46bd      	mov	sp, r7
 8000a92:	b002      	add	sp, #8
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	46c0      	nop			@ (mov r8, r8)
 8000a98:	2000002c 	.word	0x2000002c
 8000a9c:	20000120 	.word	0x20000120
 8000aa0:	20000114 	.word	0x20000114
 8000aa4:	20000080 	.word	0x20000080

08000aa8 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c){
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
	HAL_I2C_EnableListen_IT(hi2c);
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	0018      	movs	r0, r3
 8000ab4:	f000 fedc 	bl	8001870 <HAL_I2C_EnableListen_IT>
}
 8000ab8:	46c0      	nop			@ (mov r8, r8)
 8000aba:	46bd      	mov	sp, r7
 8000abc:	b002      	add	sp, #8
 8000abe:	bd80      	pop	{r7, pc}

08000ac0 <setTrafficLightState>:

void setTrafficLightState(TrafficLightState state) {
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	0002      	movs	r2, r0
 8000ac8:	1dfb      	adds	r3, r7, #7
 8000aca:	701a      	strb	r2, [r3, #0]
    switch (state) {
 8000acc:	1dfb      	adds	r3, r7, #7
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	2b02      	cmp	r3, #2
 8000ad2:	d00d      	beq.n	8000af0 <setTrafficLightState+0x30>
 8000ad4:	dc10      	bgt.n	8000af8 <setTrafficLightState+0x38>
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d002      	beq.n	8000ae0 <setTrafficLightState+0x20>
 8000ada:	2b01      	cmp	r3, #1
 8000adc:	d004      	beq.n	8000ae8 <setTrafficLightState+0x28>
            break;
        case YELLOW:
            currentState = YELLOW;
            break;
        default:
            break;
 8000ade:	e00b      	b.n	8000af8 <setTrafficLightState+0x38>
            currentState = RED;
 8000ae0:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <setTrafficLightState+0x44>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]
            break;
 8000ae6:	e008      	b.n	8000afa <setTrafficLightState+0x3a>
            currentState = GREEN;
 8000ae8:	4b06      	ldr	r3, [pc, #24]	@ (8000b04 <setTrafficLightState+0x44>)
 8000aea:	2201      	movs	r2, #1
 8000aec:	701a      	strb	r2, [r3, #0]
            break;
 8000aee:	e004      	b.n	8000afa <setTrafficLightState+0x3a>
            currentState = YELLOW;
 8000af0:	4b04      	ldr	r3, [pc, #16]	@ (8000b04 <setTrafficLightState+0x44>)
 8000af2:	2202      	movs	r2, #2
 8000af4:	701a      	strb	r2, [r3, #0]
            break;
 8000af6:	e000      	b.n	8000afa <setTrafficLightState+0x3a>
            break;
 8000af8:	46c0      	nop			@ (mov r8, r8)
    }
}
 8000afa:	46c0      	nop			@ (mov r8, r8)
 8000afc:	46bd      	mov	sp, r7
 8000afe:	b002      	add	sp, #8
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	46c0      	nop			@ (mov r8, r8)
 8000b04:	20000028 	.word	0x20000028

08000b08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b0c:	b672      	cpsid	i
}
 8000b0e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8000b10:	46c0      	nop			@ (mov r8, r8)
 8000b12:	e7fd      	b.n	8000b10 <Error_Handler+0x8>

08000b14 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b58 <HAL_MspInit+0x44>)
 8000b1c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b1e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b58 <HAL_MspInit+0x44>)
 8000b20:	2101      	movs	r1, #1
 8000b22:	430a      	orrs	r2, r1
 8000b24:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b26:	4b0c      	ldr	r3, [pc, #48]	@ (8000b58 <HAL_MspInit+0x44>)
 8000b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	4013      	ands	r3, r2
 8000b2e:	607b      	str	r3, [r7, #4]
 8000b30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b32:	4b09      	ldr	r3, [pc, #36]	@ (8000b58 <HAL_MspInit+0x44>)
 8000b34:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b36:	4b08      	ldr	r3, [pc, #32]	@ (8000b58 <HAL_MspInit+0x44>)
 8000b38:	2180      	movs	r1, #128	@ 0x80
 8000b3a:	0549      	lsls	r1, r1, #21
 8000b3c:	430a      	orrs	r2, r1
 8000b3e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b40:	4b05      	ldr	r3, [pc, #20]	@ (8000b58 <HAL_MspInit+0x44>)
 8000b42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b44:	2380      	movs	r3, #128	@ 0x80
 8000b46:	055b      	lsls	r3, r3, #21
 8000b48:	4013      	ands	r3, r2
 8000b4a:	603b      	str	r3, [r7, #0]
 8000b4c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b4e:	46c0      	nop			@ (mov r8, r8)
 8000b50:	46bd      	mov	sp, r7
 8000b52:	b002      	add	sp, #8
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	46c0      	nop			@ (mov r8, r8)
 8000b58:	40021000 	.word	0x40021000

08000b5c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000b5c:	b590      	push	{r4, r7, lr}
 8000b5e:	b097      	sub	sp, #92	@ 0x5c
 8000b60:	af00      	add	r7, sp, #0
 8000b62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b64:	2344      	movs	r3, #68	@ 0x44
 8000b66:	18fb      	adds	r3, r7, r3
 8000b68:	0018      	movs	r0, r3
 8000b6a:	2314      	movs	r3, #20
 8000b6c:	001a      	movs	r2, r3
 8000b6e:	2100      	movs	r1, #0
 8000b70:	f004 fd9e 	bl	80056b0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b74:	2410      	movs	r4, #16
 8000b76:	193b      	adds	r3, r7, r4
 8000b78:	0018      	movs	r0, r3
 8000b7a:	2334      	movs	r3, #52	@ 0x34
 8000b7c:	001a      	movs	r2, r3
 8000b7e:	2100      	movs	r1, #0
 8000b80:	f004 fd96 	bl	80056b0 <memset>
  if(hi2c->Instance==I2C1)
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	4a26      	ldr	r2, [pc, #152]	@ (8000c24 <HAL_I2C_MspInit+0xc8>)
 8000b8a:	4293      	cmp	r3, r2
 8000b8c:	d146      	bne.n	8000c1c <HAL_I2C_MspInit+0xc0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000b8e:	193b      	adds	r3, r7, r4
 8000b90:	2220      	movs	r2, #32
 8000b92:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000b94:	193b      	adds	r3, r7, r4
 8000b96:	2200      	movs	r2, #0
 8000b98:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b9a:	193b      	adds	r3, r7, r4
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	f002 ff71 	bl	8003a84 <HAL_RCCEx_PeriphCLKConfig>
 8000ba2:	1e03      	subs	r3, r0, #0
 8000ba4:	d001      	beq.n	8000baa <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8000ba6:	f7ff ffaf 	bl	8000b08 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000baa:	4b1f      	ldr	r3, [pc, #124]	@ (8000c28 <HAL_I2C_MspInit+0xcc>)
 8000bac:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000bae:	4b1e      	ldr	r3, [pc, #120]	@ (8000c28 <HAL_I2C_MspInit+0xcc>)
 8000bb0:	2102      	movs	r1, #2
 8000bb2:	430a      	orrs	r2, r1
 8000bb4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bb6:	4b1c      	ldr	r3, [pc, #112]	@ (8000c28 <HAL_I2C_MspInit+0xcc>)
 8000bb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bba:	2202      	movs	r2, #2
 8000bbc:	4013      	ands	r3, r2
 8000bbe:	60fb      	str	r3, [r7, #12]
 8000bc0:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000bc2:	2144      	movs	r1, #68	@ 0x44
 8000bc4:	187b      	adds	r3, r7, r1
 8000bc6:	22c0      	movs	r2, #192	@ 0xc0
 8000bc8:	0092      	lsls	r2, r2, #2
 8000bca:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000bcc:	187b      	adds	r3, r7, r1
 8000bce:	2212      	movs	r2, #18
 8000bd0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd2:	187b      	adds	r3, r7, r1
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd8:	187b      	adds	r3, r7, r1
 8000bda:	2200      	movs	r2, #0
 8000bdc:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8000bde:	187b      	adds	r3, r7, r1
 8000be0:	2206      	movs	r2, #6
 8000be2:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000be4:	187b      	adds	r3, r7, r1
 8000be6:	4a11      	ldr	r2, [pc, #68]	@ (8000c2c <HAL_I2C_MspInit+0xd0>)
 8000be8:	0019      	movs	r1, r3
 8000bea:	0010      	movs	r0, r2
 8000bec:	f000 fb56 	bl	800129c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000bf0:	4b0d      	ldr	r3, [pc, #52]	@ (8000c28 <HAL_I2C_MspInit+0xcc>)
 8000bf2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	@ (8000c28 <HAL_I2C_MspInit+0xcc>)
 8000bf6:	2180      	movs	r1, #128	@ 0x80
 8000bf8:	0389      	lsls	r1, r1, #14
 8000bfa:	430a      	orrs	r2, r1
 8000bfc:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8000c28 <HAL_I2C_MspInit+0xcc>)
 8000c00:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c02:	2380      	movs	r3, #128	@ 0x80
 8000c04:	039b      	lsls	r3, r3, #14
 8000c06:	4013      	ands	r3, r2
 8000c08:	60bb      	str	r3, [r7, #8]
 8000c0a:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	2100      	movs	r1, #0
 8000c10:	2017      	movs	r0, #23
 8000c12:	f000 fa39 	bl	8001088 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8000c16:	2017      	movs	r0, #23
 8000c18:	f000 fa4b 	bl	80010b2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000c1c:	46c0      	nop			@ (mov r8, r8)
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	b017      	add	sp, #92	@ 0x5c
 8000c22:	bd90      	pop	{r4, r7, pc}
 8000c24:	40005400 	.word	0x40005400
 8000c28:	40021000 	.word	0x40021000
 8000c2c:	50000400 	.word	0x50000400

08000c30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000c30:	b590      	push	{r4, r7, lr}
 8000c32:	b097      	sub	sp, #92	@ 0x5c
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c38:	2344      	movs	r3, #68	@ 0x44
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	0018      	movs	r0, r3
 8000c3e:	2314      	movs	r3, #20
 8000c40:	001a      	movs	r2, r3
 8000c42:	2100      	movs	r1, #0
 8000c44:	f004 fd34 	bl	80056b0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c48:	2410      	movs	r4, #16
 8000c4a:	193b      	adds	r3, r7, r4
 8000c4c:	0018      	movs	r0, r3
 8000c4e:	2334      	movs	r3, #52	@ 0x34
 8000c50:	001a      	movs	r2, r3
 8000c52:	2100      	movs	r1, #0
 8000c54:	f004 fd2c 	bl	80056b0 <memset>
  if(huart->Instance==USART2)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a26      	ldr	r2, [pc, #152]	@ (8000cf8 <HAL_UART_MspInit+0xc8>)
 8000c5e:	4293      	cmp	r3, r2
 8000c60:	d146      	bne.n	8000cf0 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000c62:	193b      	adds	r3, r7, r4
 8000c64:	2202      	movs	r2, #2
 8000c66:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000c68:	193b      	adds	r3, r7, r4
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c6e:	193b      	adds	r3, r7, r4
 8000c70:	0018      	movs	r0, r3
 8000c72:	f002 ff07 	bl	8003a84 <HAL_RCCEx_PeriphCLKConfig>
 8000c76:	1e03      	subs	r3, r0, #0
 8000c78:	d001      	beq.n	8000c7e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000c7a:	f7ff ff45 	bl	8000b08 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000c7e:	4b1f      	ldr	r3, [pc, #124]	@ (8000cfc <HAL_UART_MspInit+0xcc>)
 8000c80:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c82:	4b1e      	ldr	r3, [pc, #120]	@ (8000cfc <HAL_UART_MspInit+0xcc>)
 8000c84:	2180      	movs	r1, #128	@ 0x80
 8000c86:	0289      	lsls	r1, r1, #10
 8000c88:	430a      	orrs	r2, r1
 8000c8a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000cfc <HAL_UART_MspInit+0xcc>)
 8000c8e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c90:	2380      	movs	r3, #128	@ 0x80
 8000c92:	029b      	lsls	r3, r3, #10
 8000c94:	4013      	ands	r3, r2
 8000c96:	60fb      	str	r3, [r7, #12]
 8000c98:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c9a:	4b18      	ldr	r3, [pc, #96]	@ (8000cfc <HAL_UART_MspInit+0xcc>)
 8000c9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000c9e:	4b17      	ldr	r3, [pc, #92]	@ (8000cfc <HAL_UART_MspInit+0xcc>)
 8000ca0:	2101      	movs	r1, #1
 8000ca2:	430a      	orrs	r2, r1
 8000ca4:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ca6:	4b15      	ldr	r3, [pc, #84]	@ (8000cfc <HAL_UART_MspInit+0xcc>)
 8000ca8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000caa:	2201      	movs	r2, #1
 8000cac:	4013      	ands	r3, r2
 8000cae:	60bb      	str	r3, [r7, #8]
 8000cb0:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000cb2:	2144      	movs	r1, #68	@ 0x44
 8000cb4:	187b      	adds	r3, r7, r1
 8000cb6:	220c      	movs	r2, #12
 8000cb8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cba:	187b      	adds	r3, r7, r1
 8000cbc:	2202      	movs	r2, #2
 8000cbe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000cc0:	187b      	adds	r3, r7, r1
 8000cc2:	2201      	movs	r2, #1
 8000cc4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cc6:	187b      	adds	r3, r7, r1
 8000cc8:	2200      	movs	r2, #0
 8000cca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000ccc:	187b      	adds	r3, r7, r1
 8000cce:	2201      	movs	r2, #1
 8000cd0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd2:	187a      	adds	r2, r7, r1
 8000cd4:	23a0      	movs	r3, #160	@ 0xa0
 8000cd6:	05db      	lsls	r3, r3, #23
 8000cd8:	0011      	movs	r1, r2
 8000cda:	0018      	movs	r0, r3
 8000cdc:	f000 fade 	bl	800129c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	201c      	movs	r0, #28
 8000ce6:	f000 f9cf 	bl	8001088 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cea:	201c      	movs	r0, #28
 8000cec:	f000 f9e1 	bl	80010b2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000cf0:	46c0      	nop			@ (mov r8, r8)
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	b017      	add	sp, #92	@ 0x5c
 8000cf6:	bd90      	pop	{r4, r7, pc}
 8000cf8:	40004400 	.word	0x40004400
 8000cfc:	40021000 	.word	0x40021000

08000d00 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d04:	46c0      	nop			@ (mov r8, r8)
 8000d06:	e7fd      	b.n	8000d04 <NMI_Handler+0x4>

08000d08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d0c:	46c0      	nop			@ (mov r8, r8)
 8000d0e:	e7fd      	b.n	8000d0c <HardFault_Handler+0x4>

08000d10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000d14:	46c0      	nop			@ (mov r8, r8)
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}

08000d1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d1a:	b580      	push	{r7, lr}
 8000d1c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d1e:	46c0      	nop			@ (mov r8, r8)
 8000d20:	46bd      	mov	sp, r7
 8000d22:	bd80      	pop	{r7, pc}

08000d24 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d28:	f000 f8c2 	bl	8000eb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d2c:	46c0      	nop			@ (mov r8, r8)
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
	...

08000d34 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8000d38:	4b09      	ldr	r3, [pc, #36]	@ (8000d60 <I2C1_IRQHandler+0x2c>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	699a      	ldr	r2, [r3, #24]
 8000d3e:	23e0      	movs	r3, #224	@ 0xe0
 8000d40:	00db      	lsls	r3, r3, #3
 8000d42:	4013      	ands	r3, r2
 8000d44:	d004      	beq.n	8000d50 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8000d46:	4b06      	ldr	r3, [pc, #24]	@ (8000d60 <I2C1_IRQHandler+0x2c>)
 8000d48:	0018      	movs	r0, r3
 8000d4a:	f000 fdcd 	bl	80018e8 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8000d4e:	e003      	b.n	8000d58 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8000d50:	4b03      	ldr	r3, [pc, #12]	@ (8000d60 <I2C1_IRQHandler+0x2c>)
 8000d52:	0018      	movs	r0, r3
 8000d54:	f000 fdae 	bl	80018b4 <HAL_I2C_EV_IRQHandler>
}
 8000d58:	46c0      	nop			@ (mov r8, r8)
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	46c0      	nop			@ (mov r8, r8)
 8000d60:	2000002c 	.word	0x2000002c

08000d64 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000d68:	4b03      	ldr	r3, [pc, #12]	@ (8000d78 <USART2_IRQHandler+0x14>)
 8000d6a:	0018      	movs	r0, r3
 8000d6c:	f003 f940 	bl	8003ff0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000d70:	46c0      	nop			@ (mov r8, r8)
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	46c0      	nop			@ (mov r8, r8)
 8000d78:	20000080 	.word	0x20000080

08000d7c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d80:	46c0      	nop			@ (mov r8, r8)
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
	...

08000d88 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d88:	480d      	ldr	r0, [pc, #52]	@ (8000dc0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d8a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d8c:	f7ff fff6 	bl	8000d7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d90:	480c      	ldr	r0, [pc, #48]	@ (8000dc4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d92:	490d      	ldr	r1, [pc, #52]	@ (8000dc8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d94:	4a0d      	ldr	r2, [pc, #52]	@ (8000dcc <LoopForever+0xe>)
  movs r3, #0
 8000d96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d98:	e002      	b.n	8000da0 <LoopCopyDataInit>

08000d9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d9e:	3304      	adds	r3, #4

08000da0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000da0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000da2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000da4:	d3f9      	bcc.n	8000d9a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000da6:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000da8:	4c0a      	ldr	r4, [pc, #40]	@ (8000dd4 <LoopForever+0x16>)
  movs r3, #0
 8000daa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dac:	e001      	b.n	8000db2 <LoopFillZerobss>

08000dae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000db0:	3204      	adds	r2, #4

08000db2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000db2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000db4:	d3fb      	bcc.n	8000dae <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000db6:	f004 fc83 	bl	80056c0 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000dba:	f7ff fc2f 	bl	800061c <main>

08000dbe <LoopForever>:

LoopForever:
  b LoopForever
 8000dbe:	e7fe      	b.n	8000dbe <LoopForever>
  ldr   r0, =_estack
 8000dc0:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000dc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000dcc:	080057b8 	.word	0x080057b8
  ldr r2, =_sbss
 8000dd0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000dd4:	2000012c 	.word	0x2000012c

08000dd8 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dd8:	e7fe      	b.n	8000dd8 <ADC1_COMP_IRQHandler>
	...

08000ddc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000de2:	1dfb      	adds	r3, r7, #7
 8000de4:	2200      	movs	r2, #0
 8000de6:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000de8:	4b0b      	ldr	r3, [pc, #44]	@ (8000e18 <HAL_Init+0x3c>)
 8000dea:	681a      	ldr	r2, [r3, #0]
 8000dec:	4b0a      	ldr	r3, [pc, #40]	@ (8000e18 <HAL_Init+0x3c>)
 8000dee:	2180      	movs	r1, #128	@ 0x80
 8000df0:	0049      	lsls	r1, r1, #1
 8000df2:	430a      	orrs	r2, r1
 8000df4:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000df6:	2000      	movs	r0, #0
 8000df8:	f000 f810 	bl	8000e1c <HAL_InitTick>
 8000dfc:	1e03      	subs	r3, r0, #0
 8000dfe:	d003      	beq.n	8000e08 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000e00:	1dfb      	adds	r3, r7, #7
 8000e02:	2201      	movs	r2, #1
 8000e04:	701a      	strb	r2, [r3, #0]
 8000e06:	e001      	b.n	8000e0c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000e08:	f7ff fe84 	bl	8000b14 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000e0c:	1dfb      	adds	r3, r7, #7
 8000e0e:	781b      	ldrb	r3, [r3, #0]
}
 8000e10:	0018      	movs	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b002      	add	sp, #8
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40022000 	.word	0x40022000

08000e1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e1c:	b590      	push	{r4, r7, lr}
 8000e1e:	b085      	sub	sp, #20
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000e24:	230f      	movs	r3, #15
 8000e26:	18fb      	adds	r3, r7, r3
 8000e28:	2200      	movs	r2, #0
 8000e2a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ea4 <HAL_InitTick+0x88>)
 8000e2e:	781b      	ldrb	r3, [r3, #0]
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d02b      	beq.n	8000e8c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000e34:	4b1c      	ldr	r3, [pc, #112]	@ (8000ea8 <HAL_InitTick+0x8c>)
 8000e36:	681c      	ldr	r4, [r3, #0]
 8000e38:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea4 <HAL_InitTick+0x88>)
 8000e3a:	781b      	ldrb	r3, [r3, #0]
 8000e3c:	0019      	movs	r1, r3
 8000e3e:	23fa      	movs	r3, #250	@ 0xfa
 8000e40:	0098      	lsls	r0, r3, #2
 8000e42:	f7ff f95f 	bl	8000104 <__udivsi3>
 8000e46:	0003      	movs	r3, r0
 8000e48:	0019      	movs	r1, r3
 8000e4a:	0020      	movs	r0, r4
 8000e4c:	f7ff f95a 	bl	8000104 <__udivsi3>
 8000e50:	0003      	movs	r3, r0
 8000e52:	0018      	movs	r0, r3
 8000e54:	f000 f93d 	bl	80010d2 <HAL_SYSTICK_Config>
 8000e58:	1e03      	subs	r3, r0, #0
 8000e5a:	d112      	bne.n	8000e82 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	2b03      	cmp	r3, #3
 8000e60:	d80a      	bhi.n	8000e78 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e62:	6879      	ldr	r1, [r7, #4]
 8000e64:	2301      	movs	r3, #1
 8000e66:	425b      	negs	r3, r3
 8000e68:	2200      	movs	r2, #0
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	f000 f90c 	bl	8001088 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000e70:	4b0e      	ldr	r3, [pc, #56]	@ (8000eac <HAL_InitTick+0x90>)
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	601a      	str	r2, [r3, #0]
 8000e76:	e00d      	b.n	8000e94 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000e78:	230f      	movs	r3, #15
 8000e7a:	18fb      	adds	r3, r7, r3
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	701a      	strb	r2, [r3, #0]
 8000e80:	e008      	b.n	8000e94 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000e82:	230f      	movs	r3, #15
 8000e84:	18fb      	adds	r3, r7, r3
 8000e86:	2201      	movs	r2, #1
 8000e88:	701a      	strb	r2, [r3, #0]
 8000e8a:	e003      	b.n	8000e94 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000e8c:	230f      	movs	r3, #15
 8000e8e:	18fb      	adds	r3, r7, r3
 8000e90:	2201      	movs	r2, #1
 8000e92:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000e94:	230f      	movs	r3, #15
 8000e96:	18fb      	adds	r3, r7, r3
 8000e98:	781b      	ldrb	r3, [r3, #0]
}
 8000e9a:	0018      	movs	r0, r3
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	b005      	add	sp, #20
 8000ea0:	bd90      	pop	{r4, r7, pc}
 8000ea2:	46c0      	nop			@ (mov r8, r8)
 8000ea4:	20000008 	.word	0x20000008
 8000ea8:	20000000 	.word	0x20000000
 8000eac:	20000004 	.word	0x20000004

08000eb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000eb4:	4b05      	ldr	r3, [pc, #20]	@ (8000ecc <HAL_IncTick+0x1c>)
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	001a      	movs	r2, r3
 8000eba:	4b05      	ldr	r3, [pc, #20]	@ (8000ed0 <HAL_IncTick+0x20>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	18d2      	adds	r2, r2, r3
 8000ec0:	4b03      	ldr	r3, [pc, #12]	@ (8000ed0 <HAL_IncTick+0x20>)
 8000ec2:	601a      	str	r2, [r3, #0]
}
 8000ec4:	46c0      	nop			@ (mov r8, r8)
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	46c0      	nop			@ (mov r8, r8)
 8000ecc:	20000008 	.word	0x20000008
 8000ed0:	20000128 	.word	0x20000128

08000ed4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ed8:	4b02      	ldr	r3, [pc, #8]	@ (8000ee4 <HAL_GetTick+0x10>)
 8000eda:	681b      	ldr	r3, [r3, #0]
}
 8000edc:	0018      	movs	r0, r3
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	46c0      	nop			@ (mov r8, r8)
 8000ee4:	20000128 	.word	0x20000128

08000ee8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ee8:	b580      	push	{r7, lr}
 8000eea:	b084      	sub	sp, #16
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ef0:	f7ff fff0 	bl	8000ed4 <HAL_GetTick>
 8000ef4:	0003      	movs	r3, r0
 8000ef6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	3301      	adds	r3, #1
 8000f00:	d005      	beq.n	8000f0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f02:	4b0a      	ldr	r3, [pc, #40]	@ (8000f2c <HAL_Delay+0x44>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	001a      	movs	r2, r3
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	189b      	adds	r3, r3, r2
 8000f0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f0e:	46c0      	nop			@ (mov r8, r8)
 8000f10:	f7ff ffe0 	bl	8000ed4 <HAL_GetTick>
 8000f14:	0002      	movs	r2, r0
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	1ad3      	subs	r3, r2, r3
 8000f1a:	68fa      	ldr	r2, [r7, #12]
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d8f7      	bhi.n	8000f10 <HAL_Delay+0x28>
  {
  }
}
 8000f20:	46c0      	nop			@ (mov r8, r8)
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	46bd      	mov	sp, r7
 8000f26:	b004      	add	sp, #16
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	46c0      	nop			@ (mov r8, r8)
 8000f2c:	20000008 	.word	0x20000008

08000f30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	0002      	movs	r2, r0
 8000f38:	1dfb      	adds	r3, r7, #7
 8000f3a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f3c:	1dfb      	adds	r3, r7, #7
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f42:	d809      	bhi.n	8000f58 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f44:	1dfb      	adds	r3, r7, #7
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	001a      	movs	r2, r3
 8000f4a:	231f      	movs	r3, #31
 8000f4c:	401a      	ands	r2, r3
 8000f4e:	4b04      	ldr	r3, [pc, #16]	@ (8000f60 <__NVIC_EnableIRQ+0x30>)
 8000f50:	2101      	movs	r1, #1
 8000f52:	4091      	lsls	r1, r2
 8000f54:	000a      	movs	r2, r1
 8000f56:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000f58:	46c0      	nop			@ (mov r8, r8)
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	b002      	add	sp, #8
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	e000e100 	.word	0xe000e100

08000f64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f64:	b590      	push	{r4, r7, lr}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	0002      	movs	r2, r0
 8000f6c:	6039      	str	r1, [r7, #0]
 8000f6e:	1dfb      	adds	r3, r7, #7
 8000f70:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000f72:	1dfb      	adds	r3, r7, #7
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f78:	d828      	bhi.n	8000fcc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f7a:	4a2f      	ldr	r2, [pc, #188]	@ (8001038 <__NVIC_SetPriority+0xd4>)
 8000f7c:	1dfb      	adds	r3, r7, #7
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	b25b      	sxtb	r3, r3
 8000f82:	089b      	lsrs	r3, r3, #2
 8000f84:	33c0      	adds	r3, #192	@ 0xc0
 8000f86:	009b      	lsls	r3, r3, #2
 8000f88:	589b      	ldr	r3, [r3, r2]
 8000f8a:	1dfa      	adds	r2, r7, #7
 8000f8c:	7812      	ldrb	r2, [r2, #0]
 8000f8e:	0011      	movs	r1, r2
 8000f90:	2203      	movs	r2, #3
 8000f92:	400a      	ands	r2, r1
 8000f94:	00d2      	lsls	r2, r2, #3
 8000f96:	21ff      	movs	r1, #255	@ 0xff
 8000f98:	4091      	lsls	r1, r2
 8000f9a:	000a      	movs	r2, r1
 8000f9c:	43d2      	mvns	r2, r2
 8000f9e:	401a      	ands	r2, r3
 8000fa0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000fa2:	683b      	ldr	r3, [r7, #0]
 8000fa4:	019b      	lsls	r3, r3, #6
 8000fa6:	22ff      	movs	r2, #255	@ 0xff
 8000fa8:	401a      	ands	r2, r3
 8000faa:	1dfb      	adds	r3, r7, #7
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	0018      	movs	r0, r3
 8000fb0:	2303      	movs	r3, #3
 8000fb2:	4003      	ands	r3, r0
 8000fb4:	00db      	lsls	r3, r3, #3
 8000fb6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fb8:	481f      	ldr	r0, [pc, #124]	@ (8001038 <__NVIC_SetPriority+0xd4>)
 8000fba:	1dfb      	adds	r3, r7, #7
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	b25b      	sxtb	r3, r3
 8000fc0:	089b      	lsrs	r3, r3, #2
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	33c0      	adds	r3, #192	@ 0xc0
 8000fc6:	009b      	lsls	r3, r3, #2
 8000fc8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000fca:	e031      	b.n	8001030 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000fcc:	4a1b      	ldr	r2, [pc, #108]	@ (800103c <__NVIC_SetPriority+0xd8>)
 8000fce:	1dfb      	adds	r3, r7, #7
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	0019      	movs	r1, r3
 8000fd4:	230f      	movs	r3, #15
 8000fd6:	400b      	ands	r3, r1
 8000fd8:	3b08      	subs	r3, #8
 8000fda:	089b      	lsrs	r3, r3, #2
 8000fdc:	3306      	adds	r3, #6
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	18d3      	adds	r3, r2, r3
 8000fe2:	3304      	adds	r3, #4
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	1dfa      	adds	r2, r7, #7
 8000fe8:	7812      	ldrb	r2, [r2, #0]
 8000fea:	0011      	movs	r1, r2
 8000fec:	2203      	movs	r2, #3
 8000fee:	400a      	ands	r2, r1
 8000ff0:	00d2      	lsls	r2, r2, #3
 8000ff2:	21ff      	movs	r1, #255	@ 0xff
 8000ff4:	4091      	lsls	r1, r2
 8000ff6:	000a      	movs	r2, r1
 8000ff8:	43d2      	mvns	r2, r2
 8000ffa:	401a      	ands	r2, r3
 8000ffc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	019b      	lsls	r3, r3, #6
 8001002:	22ff      	movs	r2, #255	@ 0xff
 8001004:	401a      	ands	r2, r3
 8001006:	1dfb      	adds	r3, r7, #7
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	0018      	movs	r0, r3
 800100c:	2303      	movs	r3, #3
 800100e:	4003      	ands	r3, r0
 8001010:	00db      	lsls	r3, r3, #3
 8001012:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001014:	4809      	ldr	r0, [pc, #36]	@ (800103c <__NVIC_SetPriority+0xd8>)
 8001016:	1dfb      	adds	r3, r7, #7
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	001c      	movs	r4, r3
 800101c:	230f      	movs	r3, #15
 800101e:	4023      	ands	r3, r4
 8001020:	3b08      	subs	r3, #8
 8001022:	089b      	lsrs	r3, r3, #2
 8001024:	430a      	orrs	r2, r1
 8001026:	3306      	adds	r3, #6
 8001028:	009b      	lsls	r3, r3, #2
 800102a:	18c3      	adds	r3, r0, r3
 800102c:	3304      	adds	r3, #4
 800102e:	601a      	str	r2, [r3, #0]
}
 8001030:	46c0      	nop			@ (mov r8, r8)
 8001032:	46bd      	mov	sp, r7
 8001034:	b003      	add	sp, #12
 8001036:	bd90      	pop	{r4, r7, pc}
 8001038:	e000e100 	.word	0xe000e100
 800103c:	e000ed00 	.word	0xe000ed00

08001040 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	1e5a      	subs	r2, r3, #1
 800104c:	2380      	movs	r3, #128	@ 0x80
 800104e:	045b      	lsls	r3, r3, #17
 8001050:	429a      	cmp	r2, r3
 8001052:	d301      	bcc.n	8001058 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001054:	2301      	movs	r3, #1
 8001056:	e010      	b.n	800107a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001058:	4b0a      	ldr	r3, [pc, #40]	@ (8001084 <SysTick_Config+0x44>)
 800105a:	687a      	ldr	r2, [r7, #4]
 800105c:	3a01      	subs	r2, #1
 800105e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001060:	2301      	movs	r3, #1
 8001062:	425b      	negs	r3, r3
 8001064:	2103      	movs	r1, #3
 8001066:	0018      	movs	r0, r3
 8001068:	f7ff ff7c 	bl	8000f64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800106c:	4b05      	ldr	r3, [pc, #20]	@ (8001084 <SysTick_Config+0x44>)
 800106e:	2200      	movs	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001072:	4b04      	ldr	r3, [pc, #16]	@ (8001084 <SysTick_Config+0x44>)
 8001074:	2207      	movs	r2, #7
 8001076:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001078:	2300      	movs	r3, #0
}
 800107a:	0018      	movs	r0, r3
 800107c:	46bd      	mov	sp, r7
 800107e:	b002      	add	sp, #8
 8001080:	bd80      	pop	{r7, pc}
 8001082:	46c0      	nop			@ (mov r8, r8)
 8001084:	e000e010 	.word	0xe000e010

08001088 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b084      	sub	sp, #16
 800108c:	af00      	add	r7, sp, #0
 800108e:	60b9      	str	r1, [r7, #8]
 8001090:	607a      	str	r2, [r7, #4]
 8001092:	210f      	movs	r1, #15
 8001094:	187b      	adds	r3, r7, r1
 8001096:	1c02      	adds	r2, r0, #0
 8001098:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800109a:	68ba      	ldr	r2, [r7, #8]
 800109c:	187b      	adds	r3, r7, r1
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	b25b      	sxtb	r3, r3
 80010a2:	0011      	movs	r1, r2
 80010a4:	0018      	movs	r0, r3
 80010a6:	f7ff ff5d 	bl	8000f64 <__NVIC_SetPriority>
}
 80010aa:	46c0      	nop			@ (mov r8, r8)
 80010ac:	46bd      	mov	sp, r7
 80010ae:	b004      	add	sp, #16
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	0002      	movs	r2, r0
 80010ba:	1dfb      	adds	r3, r7, #7
 80010bc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010be:	1dfb      	adds	r3, r7, #7
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	b25b      	sxtb	r3, r3
 80010c4:	0018      	movs	r0, r3
 80010c6:	f7ff ff33 	bl	8000f30 <__NVIC_EnableIRQ>
}
 80010ca:	46c0      	nop			@ (mov r8, r8)
 80010cc:	46bd      	mov	sp, r7
 80010ce:	b002      	add	sp, #8
 80010d0:	bd80      	pop	{r7, pc}

080010d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010d2:	b580      	push	{r7, lr}
 80010d4:	b082      	sub	sp, #8
 80010d6:	af00      	add	r7, sp, #0
 80010d8:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	0018      	movs	r0, r3
 80010de:	f7ff ffaf 	bl	8001040 <SysTick_Config>
 80010e2:	0003      	movs	r3, r0
}
 80010e4:	0018      	movs	r0, r3
 80010e6:	46bd      	mov	sp, r7
 80010e8:	b002      	add	sp, #8
 80010ea:	bd80      	pop	{r7, pc}

080010ec <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d101      	bne.n	80010fe <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e050      	b.n	80011a0 <HAL_DMA_Abort+0xb4>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2225      	movs	r2, #37	@ 0x25
 8001102:	5c9b      	ldrb	r3, [r3, r2]
 8001104:	b2db      	uxtb	r3, r3
 8001106:	2b02      	cmp	r3, #2
 8001108:	d008      	beq.n	800111c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2204      	movs	r2, #4
 800110e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	2224      	movs	r2, #36	@ 0x24
 8001114:	2100      	movs	r1, #0
 8001116:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001118:	2301      	movs	r3, #1
 800111a:	e041      	b.n	80011a0 <HAL_DMA_Abort+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	210e      	movs	r1, #14
 8001128:	438a      	bics	r2, r1
 800112a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001130:	681a      	ldr	r2, [r3, #0]
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001136:	491c      	ldr	r1, [pc, #112]	@ (80011a8 <HAL_DMA_Abort+0xbc>)
 8001138:	400a      	ands	r2, r1
 800113a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	681a      	ldr	r2, [r3, #0]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	2101      	movs	r1, #1
 8001148:	438a      	bics	r2, r1
 800114a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
 800114c:	4b17      	ldr	r3, [pc, #92]	@ (80011ac <HAL_DMA_Abort+0xc0>)
 800114e:	6859      	ldr	r1, [r3, #4]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001154:	221c      	movs	r2, #28
 8001156:	4013      	ands	r3, r2
 8001158:	2201      	movs	r2, #1
 800115a:	409a      	lsls	r2, r3
 800115c:	4b13      	ldr	r3, [pc, #76]	@ (80011ac <HAL_DMA_Abort+0xc0>)
 800115e:	430a      	orrs	r2, r1
 8001160:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001166:	687a      	ldr	r2, [r7, #4]
 8001168:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800116a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001170:	2b00      	cmp	r3, #0
 8001172:	d00c      	beq.n	800118e <HAL_DMA_Abort+0xa2>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800117e:	490a      	ldr	r1, [pc, #40]	@ (80011a8 <HAL_DMA_Abort+0xbc>)
 8001180:	400a      	ands	r2, r1
 8001182:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800118c:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	2225      	movs	r2, #37	@ 0x25
 8001192:	2101      	movs	r1, #1
 8001194:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2224      	movs	r2, #36	@ 0x24
 800119a:	2100      	movs	r1, #0
 800119c:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 800119e:	2300      	movs	r3, #0
}
 80011a0:	0018      	movs	r0, r3
 80011a2:	46bd      	mov	sp, r7
 80011a4:	b002      	add	sp, #8
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	fffffeff 	.word	0xfffffeff
 80011ac:	40020000 	.word	0x40020000

080011b0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b084      	sub	sp, #16
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80011b8:	210f      	movs	r1, #15
 80011ba:	187b      	adds	r3, r7, r1
 80011bc:	2200      	movs	r2, #0
 80011be:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	2225      	movs	r2, #37	@ 0x25
 80011c4:	5c9b      	ldrb	r3, [r3, r2]
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	2b02      	cmp	r3, #2
 80011ca:	d006      	beq.n	80011da <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	2204      	movs	r2, #4
 80011d0:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80011d2:	187b      	adds	r3, r7, r1
 80011d4:	2201      	movs	r2, #1
 80011d6:	701a      	strb	r2, [r3, #0]
 80011d8:	e049      	b.n	800126e <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	210e      	movs	r1, #14
 80011e6:	438a      	bics	r2, r1
 80011e8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	2101      	movs	r1, #1
 80011f6:	438a      	bics	r2, r1
 80011f8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001204:	491d      	ldr	r1, [pc, #116]	@ (800127c <HAL_DMA_Abort_IT+0xcc>)
 8001206:	400a      	ands	r2, r1
 8001208:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 800120a:	4b1d      	ldr	r3, [pc, #116]	@ (8001280 <HAL_DMA_Abort_IT+0xd0>)
 800120c:	6859      	ldr	r1, [r3, #4]
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001212:	221c      	movs	r2, #28
 8001214:	4013      	ands	r3, r2
 8001216:	2201      	movs	r2, #1
 8001218:	409a      	lsls	r2, r3
 800121a:	4b19      	ldr	r3, [pc, #100]	@ (8001280 <HAL_DMA_Abort_IT+0xd0>)
 800121c:	430a      	orrs	r2, r1
 800121e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001228:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800122e:	2b00      	cmp	r3, #0
 8001230:	d00c      	beq.n	800124c <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800123c:	490f      	ldr	r1, [pc, #60]	@ (800127c <HAL_DMA_Abort_IT+0xcc>)
 800123e:	400a      	ands	r2, r1
 8001240:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001246:	687a      	ldr	r2, [r7, #4]
 8001248:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800124a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	2225      	movs	r2, #37	@ 0x25
 8001250:	2101      	movs	r1, #1
 8001252:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2224      	movs	r2, #36	@ 0x24
 8001258:	2100      	movs	r1, #0
 800125a:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001260:	2b00      	cmp	r3, #0
 8001262:	d004      	beq.n	800126e <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001268:	687a      	ldr	r2, [r7, #4]
 800126a:	0010      	movs	r0, r2
 800126c:	4798      	blx	r3
    }
  }
  return status;
 800126e:	230f      	movs	r3, #15
 8001270:	18fb      	adds	r3, r7, r3
 8001272:	781b      	ldrb	r3, [r3, #0]
}
 8001274:	0018      	movs	r0, r3
 8001276:	46bd      	mov	sp, r7
 8001278:	b004      	add	sp, #16
 800127a:	bd80      	pop	{r7, pc}
 800127c:	fffffeff 	.word	0xfffffeff
 8001280:	40020000 	.word	0x40020000

08001284 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b082      	sub	sp, #8
 8001288:	af00      	add	r7, sp, #0
 800128a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	2225      	movs	r2, #37	@ 0x25
 8001290:	5c9b      	ldrb	r3, [r3, r2]
 8001292:	b2db      	uxtb	r3, r3
}
 8001294:	0018      	movs	r0, r3
 8001296:	46bd      	mov	sp, r7
 8001298:	b002      	add	sp, #8
 800129a:	bd80      	pop	{r7, pc}

0800129c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012a6:	2300      	movs	r3, #0
 80012a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012aa:	e147      	b.n	800153c <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2101      	movs	r1, #1
 80012b2:	697a      	ldr	r2, [r7, #20]
 80012b4:	4091      	lsls	r1, r2
 80012b6:	000a      	movs	r2, r1
 80012b8:	4013      	ands	r3, r2
 80012ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d100      	bne.n	80012c4 <HAL_GPIO_Init+0x28>
 80012c2:	e138      	b.n	8001536 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	2203      	movs	r2, #3
 80012ca:	4013      	ands	r3, r2
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d005      	beq.n	80012dc <HAL_GPIO_Init+0x40>
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	2203      	movs	r2, #3
 80012d6:	4013      	ands	r3, r2
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d130      	bne.n	800133e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	2203      	movs	r2, #3
 80012e8:	409a      	lsls	r2, r3
 80012ea:	0013      	movs	r3, r2
 80012ec:	43da      	mvns	r2, r3
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	4013      	ands	r3, r2
 80012f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	68da      	ldr	r2, [r3, #12]
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	409a      	lsls	r2, r3
 80012fe:	0013      	movs	r3, r2
 8001300:	693a      	ldr	r2, [r7, #16]
 8001302:	4313      	orrs	r3, r2
 8001304:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001312:	2201      	movs	r2, #1
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	409a      	lsls	r2, r3
 8001318:	0013      	movs	r3, r2
 800131a:	43da      	mvns	r2, r3
 800131c:	693b      	ldr	r3, [r7, #16]
 800131e:	4013      	ands	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	091b      	lsrs	r3, r3, #4
 8001328:	2201      	movs	r2, #1
 800132a:	401a      	ands	r2, r3
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	409a      	lsls	r2, r3
 8001330:	0013      	movs	r3, r2
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	4313      	orrs	r3, r2
 8001336:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	693a      	ldr	r2, [r7, #16]
 800133c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	2203      	movs	r2, #3
 8001344:	4013      	ands	r3, r2
 8001346:	2b03      	cmp	r3, #3
 8001348:	d017      	beq.n	800137a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	68db      	ldr	r3, [r3, #12]
 800134e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	2203      	movs	r2, #3
 8001356:	409a      	lsls	r2, r3
 8001358:	0013      	movs	r3, r2
 800135a:	43da      	mvns	r2, r3
 800135c:	693b      	ldr	r3, [r7, #16]
 800135e:	4013      	ands	r3, r2
 8001360:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	689a      	ldr	r2, [r3, #8]
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	409a      	lsls	r2, r3
 800136c:	0013      	movs	r3, r2
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	4313      	orrs	r3, r2
 8001372:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	693a      	ldr	r2, [r7, #16]
 8001378:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	2203      	movs	r2, #3
 8001380:	4013      	ands	r3, r2
 8001382:	2b02      	cmp	r3, #2
 8001384:	d123      	bne.n	80013ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	08da      	lsrs	r2, r3, #3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	3208      	adds	r2, #8
 800138e:	0092      	lsls	r2, r2, #2
 8001390:	58d3      	ldr	r3, [r2, r3]
 8001392:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	2207      	movs	r2, #7
 8001398:	4013      	ands	r3, r2
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	220f      	movs	r2, #15
 800139e:	409a      	lsls	r2, r3
 80013a0:	0013      	movs	r3, r2
 80013a2:	43da      	mvns	r2, r3
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	4013      	ands	r3, r2
 80013a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	691a      	ldr	r2, [r3, #16]
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	2107      	movs	r1, #7
 80013b2:	400b      	ands	r3, r1
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	409a      	lsls	r2, r3
 80013b8:	0013      	movs	r3, r2
 80013ba:	693a      	ldr	r2, [r7, #16]
 80013bc:	4313      	orrs	r3, r2
 80013be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	08da      	lsrs	r2, r3, #3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	3208      	adds	r2, #8
 80013c8:	0092      	lsls	r2, r2, #2
 80013ca:	6939      	ldr	r1, [r7, #16]
 80013cc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	2203      	movs	r2, #3
 80013da:	409a      	lsls	r2, r3
 80013dc:	0013      	movs	r3, r2
 80013de:	43da      	mvns	r2, r3
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	4013      	ands	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	2203      	movs	r2, #3
 80013ec:	401a      	ands	r2, r3
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	409a      	lsls	r2, r3
 80013f4:	0013      	movs	r3, r2
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	693a      	ldr	r2, [r7, #16]
 8001400:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	685a      	ldr	r2, [r3, #4]
 8001406:	23c0      	movs	r3, #192	@ 0xc0
 8001408:	029b      	lsls	r3, r3, #10
 800140a:	4013      	ands	r3, r2
 800140c:	d100      	bne.n	8001410 <HAL_GPIO_Init+0x174>
 800140e:	e092      	b.n	8001536 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001410:	4a50      	ldr	r2, [pc, #320]	@ (8001554 <HAL_GPIO_Init+0x2b8>)
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	089b      	lsrs	r3, r3, #2
 8001416:	3318      	adds	r3, #24
 8001418:	009b      	lsls	r3, r3, #2
 800141a:	589b      	ldr	r3, [r3, r2]
 800141c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	2203      	movs	r2, #3
 8001422:	4013      	ands	r3, r2
 8001424:	00db      	lsls	r3, r3, #3
 8001426:	220f      	movs	r2, #15
 8001428:	409a      	lsls	r2, r3
 800142a:	0013      	movs	r3, r2
 800142c:	43da      	mvns	r2, r3
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	4013      	ands	r3, r2
 8001432:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001434:	687a      	ldr	r2, [r7, #4]
 8001436:	23a0      	movs	r3, #160	@ 0xa0
 8001438:	05db      	lsls	r3, r3, #23
 800143a:	429a      	cmp	r2, r3
 800143c:	d013      	beq.n	8001466 <HAL_GPIO_Init+0x1ca>
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	4a45      	ldr	r2, [pc, #276]	@ (8001558 <HAL_GPIO_Init+0x2bc>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d00d      	beq.n	8001462 <HAL_GPIO_Init+0x1c6>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	4a44      	ldr	r2, [pc, #272]	@ (800155c <HAL_GPIO_Init+0x2c0>)
 800144a:	4293      	cmp	r3, r2
 800144c:	d007      	beq.n	800145e <HAL_GPIO_Init+0x1c2>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4a43      	ldr	r2, [pc, #268]	@ (8001560 <HAL_GPIO_Init+0x2c4>)
 8001452:	4293      	cmp	r3, r2
 8001454:	d101      	bne.n	800145a <HAL_GPIO_Init+0x1be>
 8001456:	2303      	movs	r3, #3
 8001458:	e006      	b.n	8001468 <HAL_GPIO_Init+0x1cc>
 800145a:	2305      	movs	r3, #5
 800145c:	e004      	b.n	8001468 <HAL_GPIO_Init+0x1cc>
 800145e:	2302      	movs	r3, #2
 8001460:	e002      	b.n	8001468 <HAL_GPIO_Init+0x1cc>
 8001462:	2301      	movs	r3, #1
 8001464:	e000      	b.n	8001468 <HAL_GPIO_Init+0x1cc>
 8001466:	2300      	movs	r3, #0
 8001468:	697a      	ldr	r2, [r7, #20]
 800146a:	2103      	movs	r1, #3
 800146c:	400a      	ands	r2, r1
 800146e:	00d2      	lsls	r2, r2, #3
 8001470:	4093      	lsls	r3, r2
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	4313      	orrs	r3, r2
 8001476:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001478:	4936      	ldr	r1, [pc, #216]	@ (8001554 <HAL_GPIO_Init+0x2b8>)
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	089b      	lsrs	r3, r3, #2
 800147e:	3318      	adds	r3, #24
 8001480:	009b      	lsls	r3, r3, #2
 8001482:	693a      	ldr	r2, [r7, #16]
 8001484:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001486:	4b33      	ldr	r3, [pc, #204]	@ (8001554 <HAL_GPIO_Init+0x2b8>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800148c:	68fb      	ldr	r3, [r7, #12]
 800148e:	43da      	mvns	r2, r3
 8001490:	693b      	ldr	r3, [r7, #16]
 8001492:	4013      	ands	r3, r2
 8001494:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	685a      	ldr	r2, [r3, #4]
 800149a:	2380      	movs	r3, #128	@ 0x80
 800149c:	035b      	lsls	r3, r3, #13
 800149e:	4013      	ands	r3, r2
 80014a0:	d003      	beq.n	80014aa <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80014a2:	693a      	ldr	r2, [r7, #16]
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	4313      	orrs	r3, r2
 80014a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80014aa:	4b2a      	ldr	r3, [pc, #168]	@ (8001554 <HAL_GPIO_Init+0x2b8>)
 80014ac:	693a      	ldr	r2, [r7, #16]
 80014ae:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80014b0:	4b28      	ldr	r3, [pc, #160]	@ (8001554 <HAL_GPIO_Init+0x2b8>)
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	43da      	mvns	r2, r3
 80014ba:	693b      	ldr	r3, [r7, #16]
 80014bc:	4013      	ands	r3, r2
 80014be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	685a      	ldr	r2, [r3, #4]
 80014c4:	2380      	movs	r3, #128	@ 0x80
 80014c6:	039b      	lsls	r3, r3, #14
 80014c8:	4013      	ands	r3, r2
 80014ca:	d003      	beq.n	80014d4 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80014cc:	693a      	ldr	r2, [r7, #16]
 80014ce:	68fb      	ldr	r3, [r7, #12]
 80014d0:	4313      	orrs	r3, r2
 80014d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80014d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001554 <HAL_GPIO_Init+0x2b8>)
 80014d6:	693a      	ldr	r2, [r7, #16]
 80014d8:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80014da:	4a1e      	ldr	r2, [pc, #120]	@ (8001554 <HAL_GPIO_Init+0x2b8>)
 80014dc:	2384      	movs	r3, #132	@ 0x84
 80014de:	58d3      	ldr	r3, [r2, r3]
 80014e0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	43da      	mvns	r2, r3
 80014e6:	693b      	ldr	r3, [r7, #16]
 80014e8:	4013      	ands	r3, r2
 80014ea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	685a      	ldr	r2, [r3, #4]
 80014f0:	2380      	movs	r3, #128	@ 0x80
 80014f2:	029b      	lsls	r3, r3, #10
 80014f4:	4013      	ands	r3, r2
 80014f6:	d003      	beq.n	8001500 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80014f8:	693a      	ldr	r2, [r7, #16]
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001500:	4914      	ldr	r1, [pc, #80]	@ (8001554 <HAL_GPIO_Init+0x2b8>)
 8001502:	2284      	movs	r2, #132	@ 0x84
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001508:	4a12      	ldr	r2, [pc, #72]	@ (8001554 <HAL_GPIO_Init+0x2b8>)
 800150a:	2380      	movs	r3, #128	@ 0x80
 800150c:	58d3      	ldr	r3, [r2, r3]
 800150e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	43da      	mvns	r2, r3
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	4013      	ands	r3, r2
 8001518:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800151a:	683b      	ldr	r3, [r7, #0]
 800151c:	685a      	ldr	r2, [r3, #4]
 800151e:	2380      	movs	r3, #128	@ 0x80
 8001520:	025b      	lsls	r3, r3, #9
 8001522:	4013      	ands	r3, r2
 8001524:	d003      	beq.n	800152e <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8001526:	693a      	ldr	r2, [r7, #16]
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	4313      	orrs	r3, r2
 800152c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800152e:	4909      	ldr	r1, [pc, #36]	@ (8001554 <HAL_GPIO_Init+0x2b8>)
 8001530:	2280      	movs	r2, #128	@ 0x80
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8001536:	697b      	ldr	r3, [r7, #20]
 8001538:	3301      	adds	r3, #1
 800153a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800153c:	683b      	ldr	r3, [r7, #0]
 800153e:	681a      	ldr	r2, [r3, #0]
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	40da      	lsrs	r2, r3
 8001544:	1e13      	subs	r3, r2, #0
 8001546:	d000      	beq.n	800154a <HAL_GPIO_Init+0x2ae>
 8001548:	e6b0      	b.n	80012ac <HAL_GPIO_Init+0x10>
  }
}
 800154a:	46c0      	nop			@ (mov r8, r8)
 800154c:	46c0      	nop			@ (mov r8, r8)
 800154e:	46bd      	mov	sp, r7
 8001550:	b006      	add	sp, #24
 8001552:	bd80      	pop	{r7, pc}
 8001554:	40021800 	.word	0x40021800
 8001558:	50000400 	.word	0x50000400
 800155c:	50000800 	.word	0x50000800
 8001560:	50000c00 	.word	0x50000c00

08001564 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	0008      	movs	r0, r1
 800156e:	0011      	movs	r1, r2
 8001570:	1cbb      	adds	r3, r7, #2
 8001572:	1c02      	adds	r2, r0, #0
 8001574:	801a      	strh	r2, [r3, #0]
 8001576:	1c7b      	adds	r3, r7, #1
 8001578:	1c0a      	adds	r2, r1, #0
 800157a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800157c:	1c7b      	adds	r3, r7, #1
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2b00      	cmp	r3, #0
 8001582:	d004      	beq.n	800158e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001584:	1cbb      	adds	r3, r7, #2
 8001586:	881a      	ldrh	r2, [r3, #0]
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800158c:	e003      	b.n	8001596 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800158e:	1cbb      	adds	r3, r7, #2
 8001590:	881a      	ldrh	r2, [r3, #0]
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001596:	46c0      	nop			@ (mov r8, r8)
 8001598:	46bd      	mov	sp, r7
 800159a:	b002      	add	sp, #8
 800159c:	bd80      	pop	{r7, pc}
	...

080015a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80015a0:	b580      	push	{r7, lr}
 80015a2:	b082      	sub	sp, #8
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d101      	bne.n	80015b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	e08f      	b.n	80016d2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2241      	movs	r2, #65	@ 0x41
 80015b6:	5c9b      	ldrb	r3, [r3, r2]
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d107      	bne.n	80015ce <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2240      	movs	r2, #64	@ 0x40
 80015c2:	2100      	movs	r1, #0
 80015c4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	0018      	movs	r0, r3
 80015ca:	f7ff fac7 	bl	8000b5c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2241      	movs	r2, #65	@ 0x41
 80015d2:	2124      	movs	r1, #36	@ 0x24
 80015d4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	681a      	ldr	r2, [r3, #0]
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2101      	movs	r1, #1
 80015e2:	438a      	bics	r2, r1
 80015e4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	685a      	ldr	r2, [r3, #4]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	493b      	ldr	r1, [pc, #236]	@ (80016dc <HAL_I2C_Init+0x13c>)
 80015f0:	400a      	ands	r2, r1
 80015f2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	689a      	ldr	r2, [r3, #8]
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	4938      	ldr	r1, [pc, #224]	@ (80016e0 <HAL_I2C_Init+0x140>)
 8001600:	400a      	ands	r2, r1
 8001602:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	68db      	ldr	r3, [r3, #12]
 8001608:	2b01      	cmp	r3, #1
 800160a:	d108      	bne.n	800161e <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	689a      	ldr	r2, [r3, #8]
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2180      	movs	r1, #128	@ 0x80
 8001616:	0209      	lsls	r1, r1, #8
 8001618:	430a      	orrs	r2, r1
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	e007      	b.n	800162e <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	689a      	ldr	r2, [r3, #8]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	2184      	movs	r1, #132	@ 0x84
 8001628:	0209      	lsls	r1, r1, #8
 800162a:	430a      	orrs	r2, r1
 800162c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	68db      	ldr	r3, [r3, #12]
 8001632:	2b02      	cmp	r3, #2
 8001634:	d109      	bne.n	800164a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	685a      	ldr	r2, [r3, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2180      	movs	r1, #128	@ 0x80
 8001642:	0109      	lsls	r1, r1, #4
 8001644:	430a      	orrs	r2, r1
 8001646:	605a      	str	r2, [r3, #4]
 8001648:	e007      	b.n	800165a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	685a      	ldr	r2, [r3, #4]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4923      	ldr	r1, [pc, #140]	@ (80016e4 <HAL_I2C_Init+0x144>)
 8001656:	400a      	ands	r2, r1
 8001658:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	685a      	ldr	r2, [r3, #4]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4920      	ldr	r1, [pc, #128]	@ (80016e8 <HAL_I2C_Init+0x148>)
 8001666:	430a      	orrs	r2, r1
 8001668:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	68da      	ldr	r2, [r3, #12]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	491a      	ldr	r1, [pc, #104]	@ (80016e0 <HAL_I2C_Init+0x140>)
 8001676:	400a      	ands	r2, r1
 8001678:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	691a      	ldr	r2, [r3, #16]
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	695b      	ldr	r3, [r3, #20]
 8001682:	431a      	orrs	r2, r3
 8001684:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	699b      	ldr	r3, [r3, #24]
 800168a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	430a      	orrs	r2, r1
 8001692:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	69d9      	ldr	r1, [r3, #28]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6a1a      	ldr	r2, [r3, #32]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	430a      	orrs	r2, r1
 80016a2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	2101      	movs	r1, #1
 80016b0:	430a      	orrs	r2, r1
 80016b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	2200      	movs	r2, #0
 80016b8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2241      	movs	r2, #65	@ 0x41
 80016be:	2120      	movs	r1, #32
 80016c0:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2242      	movs	r2, #66	@ 0x42
 80016cc:	2100      	movs	r1, #0
 80016ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	0018      	movs	r0, r3
 80016d4:	46bd      	mov	sp, r7
 80016d6:	b002      	add	sp, #8
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	46c0      	nop			@ (mov r8, r8)
 80016dc:	f0ffffff 	.word	0xf0ffffff
 80016e0:	ffff7fff 	.word	0xffff7fff
 80016e4:	fffff7ff 	.word	0xfffff7ff
 80016e8:	02008000 	.word	0x02008000

080016ec <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  XferOptions Options of Transfer, value of @ref I2C_XFEROPTIONS
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                               uint32_t XferOptions)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b086      	sub	sp, #24
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	60f8      	str	r0, [r7, #12]
 80016f4:	60b9      	str	r1, [r7, #8]
 80016f6:	603b      	str	r3, [r7, #0]
 80016f8:	1dbb      	adds	r3, r7, #6
 80016fa:	801a      	strh	r2, [r3, #0]
  FlagStatus tmp;

  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	2241      	movs	r2, #65	@ 0x41
 8001700:	5c9b      	ldrb	r3, [r3, r2]
 8001702:	b2db      	uxtb	r3, r3
 8001704:	001a      	movs	r2, r3
 8001706:	2328      	movs	r3, #40	@ 0x28
 8001708:	4013      	ands	r3, r2
 800170a:	2b28      	cmp	r3, #40	@ 0x28
 800170c:	d000      	beq.n	8001710 <HAL_I2C_Slave_Seq_Receive_IT+0x24>
 800170e:	e09f      	b.n	8001850 <HAL_I2C_Slave_Seq_Receive_IT+0x164>
  {
    if ((pData == NULL) || (Size == 0U))
 8001710:	68bb      	ldr	r3, [r7, #8]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d003      	beq.n	800171e <HAL_I2C_Slave_Seq_Receive_IT+0x32>
 8001716:	1dbb      	adds	r3, r7, #6
 8001718:	881b      	ldrh	r3, [r3, #0]
 800171a:	2b00      	cmp	r3, #0
 800171c:	d105      	bne.n	800172a <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	2280      	movs	r2, #128	@ 0x80
 8001722:	0092      	lsls	r2, r2, #2
 8001724:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e093      	b.n	8001852 <HAL_I2C_Slave_Seq_Receive_IT+0x166>
    }

    /* Disable Interrupts, to prevent preemption during treatment in case of multicall */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800172a:	4a4c      	ldr	r2, [pc, #304]	@ (800185c <HAL_I2C_Slave_Seq_Receive_IT+0x170>)
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	0011      	movs	r1, r2
 8001730:	0018      	movs	r0, r3
 8001732:	f001 fb9b 	bl	8002e6c <I2C_Disable_IRQ>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	2240      	movs	r2, #64	@ 0x40
 800173a:	5c9b      	ldrb	r3, [r3, r2]
 800173c:	2b01      	cmp	r3, #1
 800173e:	d101      	bne.n	8001744 <HAL_I2C_Slave_Seq_Receive_IT+0x58>
 8001740:	2302      	movs	r3, #2
 8001742:	e086      	b.n	8001852 <HAL_I2C_Slave_Seq_Receive_IT+0x166>
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	2240      	movs	r2, #64	@ 0x40
 8001748:	2101      	movs	r1, #1
 800174a:	5499      	strb	r1, [r3, r2]

    /* I2C cannot manage full duplex exchange so disable previous IT enabled if any */
    /* and then toggle the HAL slave TX state to RX state */
    if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	2241      	movs	r2, #65	@ 0x41
 8001750:	5c9b      	ldrb	r3, [r3, r2]
 8001752:	b2db      	uxtb	r3, r3
 8001754:	2b29      	cmp	r3, #41	@ 0x29
 8001756:	d12c      	bne.n	80017b2 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
    {
      /* Disable associated Interrupts */
      I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	2101      	movs	r1, #1
 800175c:	0018      	movs	r0, r3
 800175e:	f001 fb85 	bl	8002e6c <I2C_Disable_IRQ>

      if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	2380      	movs	r3, #128	@ 0x80
 800176a:	01db      	lsls	r3, r3, #7
 800176c:	401a      	ands	r2, r3
 800176e:	2380      	movs	r3, #128	@ 0x80
 8001770:	01db      	lsls	r3, r3, #7
 8001772:	429a      	cmp	r2, r3
 8001774:	d11d      	bne.n	80017b2 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
      {
        hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4937      	ldr	r1, [pc, #220]	@ (8001860 <HAL_I2C_Slave_Seq_Receive_IT+0x174>)
 8001782:	400a      	ands	r2, r1
 8001784:	601a      	str	r2, [r3, #0]

        /* Abort DMA Xfer if any */
        if (hi2c->hdmatx != NULL)
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800178a:	2b00      	cmp	r3, #0
 800178c:	d011      	beq.n	80017b2 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
        {
          /* Set the I2C DMA Abort callback :
           will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
          hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001792:	4a34      	ldr	r2, [pc, #208]	@ (8001864 <HAL_I2C_Slave_Seq_Receive_IT+0x178>)
 8001794:	639a      	str	r2, [r3, #56]	@ 0x38

          /* Abort DMA TX */
          if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800179a:	0018      	movs	r0, r3
 800179c:	f7ff fd08 	bl	80011b0 <HAL_DMA_Abort_IT>
 80017a0:	1e03      	subs	r3, r0, #0
 80017a2:	d006      	beq.n	80017b2 <HAL_I2C_Slave_Seq_Receive_IT+0xc6>
          {
            /* Call Directly XferAbortCallback function in case of error */
            hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80017ae:	0018      	movs	r0, r3
 80017b0:	4790      	blx	r2
          }
        }
      }
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	2241      	movs	r2, #65	@ 0x41
 80017b6:	212a      	movs	r1, #42	@ 0x2a
 80017b8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	2242      	movs	r2, #66	@ 0x42
 80017be:	2120      	movs	r1, #32
 80017c0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	2200      	movs	r2, #0
 80017c6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	685a      	ldr	r2, [r3, #4]
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4925      	ldr	r1, [pc, #148]	@ (8001868 <HAL_I2C_Slave_Seq_Receive_IT+0x17c>)
 80017d4:	400a      	ands	r2, r1
 80017d6:	605a      	str	r2, [r3, #4]

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	68ba      	ldr	r2, [r7, #8]
 80017dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80017de:	68fb      	ldr	r3, [r7, #12]
 80017e0:	1dba      	adds	r2, r7, #6
 80017e2:	8812      	ldrh	r2, [r2, #0]
 80017e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80017ea:	b29a      	uxth	r2, r3
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	683a      	ldr	r2, [r7, #0]
 80017f4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Slave_ISR_IT;
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	4a1c      	ldr	r2, [pc, #112]	@ (800186c <HAL_I2C_Slave_Seq_Receive_IT+0x180>)
 80017fa:	635a      	str	r2, [r3, #52]	@ 0x34

    tmp = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	699b      	ldr	r3, [r3, #24]
 8001802:	2208      	movs	r2, #8
 8001804:	4013      	ands	r3, r2
 8001806:	3b08      	subs	r3, #8
 8001808:	425a      	negs	r2, r3
 800180a:	4153      	adcs	r3, r2
 800180c:	b2da      	uxtb	r2, r3
 800180e:	2117      	movs	r1, #23
 8001810:	187b      	adds	r3, r7, r1
 8001812:	701a      	strb	r2, [r3, #0]
    if ((I2C_GET_DIR(hi2c) == I2C_DIRECTION_TRANSMIT) && (tmp != RESET))
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	699b      	ldr	r3, [r3, #24]
 800181a:	0c1b      	lsrs	r3, r3, #16
 800181c:	b2db      	uxtb	r3, r3
 800181e:	2201      	movs	r2, #1
 8001820:	4013      	ands	r3, r2
 8001822:	b2db      	uxtb	r3, r3
 8001824:	2b00      	cmp	r3, #0
 8001826:	d107      	bne.n	8001838 <HAL_I2C_Slave_Seq_Receive_IT+0x14c>
 8001828:	187b      	adds	r3, r7, r1
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d003      	beq.n	8001838 <HAL_I2C_Slave_Seq_Receive_IT+0x14c>
    {
      /* Clear ADDR flag after prepare the transfer parameters */
      /* This action will generate an acknowledge to the Master */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2208      	movs	r2, #8
 8001836:	61da      	str	r2, [r3, #28]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	2240      	movs	r2, #64	@ 0x40
 800183c:	2100      	movs	r1, #0
 800183e:	5499      	strb	r1, [r3, r2]

    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */
    /* REnable ADDR interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_LISTEN_IT);
 8001840:	4a06      	ldr	r2, [pc, #24]	@ (800185c <HAL_I2C_Slave_Seq_Receive_IT+0x170>)
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	0011      	movs	r1, r2
 8001846:	0018      	movs	r0, r3
 8001848:	f001 fa86 	bl	8002d58 <I2C_Enable_IRQ>

    return HAL_OK;
 800184c:	2300      	movs	r3, #0
 800184e:	e000      	b.n	8001852 <HAL_I2C_Slave_Seq_Receive_IT+0x166>
  }
  else
  {
    return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
  }
}
 8001852:	0018      	movs	r0, r3
 8001854:	46bd      	mov	sp, r7
 8001856:	b006      	add	sp, #24
 8001858:	bd80      	pop	{r7, pc}
 800185a:	46c0      	nop			@ (mov r8, r8)
 800185c:	00008002 	.word	0x00008002
 8001860:	ffffbfff 	.word	0xffffbfff
 8001864:	08002ca7 	.word	0x08002ca7
 8001868:	ffff7fff 	.word	0xffff7fff
 800186c:	080019fd 	.word	0x080019fd

08001870 <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2241      	movs	r2, #65	@ 0x41
 800187c:	5c9b      	ldrb	r3, [r3, r2]
 800187e:	b2db      	uxtb	r3, r3
 8001880:	2b20      	cmp	r3, #32
 8001882:	d10f      	bne.n	80018a4 <HAL_I2C_EnableListen_IT+0x34>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2241      	movs	r2, #65	@ 0x41
 8001888:	2128      	movs	r1, #40	@ 0x28
 800188a:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR = I2C_Slave_ISR_IT;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	4a08      	ldr	r2, [pc, #32]	@ (80018b0 <HAL_I2C_EnableListen_IT+0x40>)
 8001890:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the Address Match interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8001892:	2380      	movs	r3, #128	@ 0x80
 8001894:	021a      	lsls	r2, r3, #8
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	0011      	movs	r1, r2
 800189a:	0018      	movs	r0, r3
 800189c:	f001 fa5c 	bl	8002d58 <I2C_Enable_IRQ>

    return HAL_OK;
 80018a0:	2300      	movs	r3, #0
 80018a2:	e000      	b.n	80018a6 <HAL_I2C_EnableListen_IT+0x36>
  }
  else
  {
    return HAL_BUSY;
 80018a4:	2302      	movs	r3, #2
  }
}
 80018a6:	0018      	movs	r0, r3
 80018a8:	46bd      	mov	sp, r7
 80018aa:	b002      	add	sp, #8
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	46c0      	nop			@ (mov r8, r8)
 80018b0:	080019fd 	.word	0x080019fd

080018b4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	699b      	ldr	r3, [r3, #24]
 80018c2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d005      	beq.n	80018e0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018d8:	68ba      	ldr	r2, [r7, #8]
 80018da:	68f9      	ldr	r1, [r7, #12]
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	4798      	blx	r3
  }
}
 80018e0:	46c0      	nop			@ (mov r8, r8)
 80018e2:	46bd      	mov	sp, r7
 80018e4:	b004      	add	sp, #16
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	699b      	ldr	r3, [r3, #24]
 80018f6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001900:	697a      	ldr	r2, [r7, #20]
 8001902:	2380      	movs	r3, #128	@ 0x80
 8001904:	005b      	lsls	r3, r3, #1
 8001906:	4013      	ands	r3, r2
 8001908:	d00e      	beq.n	8001928 <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800190a:	693b      	ldr	r3, [r7, #16]
 800190c:	2280      	movs	r2, #128	@ 0x80
 800190e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8001910:	d00a      	beq.n	8001928 <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001916:	2201      	movs	r2, #1
 8001918:	431a      	orrs	r2, r3
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	2280      	movs	r2, #128	@ 0x80
 8001924:	0052      	lsls	r2, r2, #1
 8001926:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001928:	697a      	ldr	r2, [r7, #20]
 800192a:	2380      	movs	r3, #128	@ 0x80
 800192c:	00db      	lsls	r3, r3, #3
 800192e:	4013      	ands	r3, r2
 8001930:	d00e      	beq.n	8001950 <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8001932:	693b      	ldr	r3, [r7, #16]
 8001934:	2280      	movs	r2, #128	@ 0x80
 8001936:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8001938:	d00a      	beq.n	8001950 <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800193e:	2208      	movs	r2, #8
 8001940:	431a      	orrs	r2, r3
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2280      	movs	r2, #128	@ 0x80
 800194c:	00d2      	lsls	r2, r2, #3
 800194e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001950:	697a      	ldr	r2, [r7, #20]
 8001952:	2380      	movs	r3, #128	@ 0x80
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	4013      	ands	r3, r2
 8001958:	d00e      	beq.n	8001978 <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800195a:	693b      	ldr	r3, [r7, #16]
 800195c:	2280      	movs	r2, #128	@ 0x80
 800195e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8001960:	d00a      	beq.n	8001978 <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001966:	2202      	movs	r2, #2
 8001968:	431a      	orrs	r2, r3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2280      	movs	r2, #128	@ 0x80
 8001974:	0092      	lsls	r2, r2, #2
 8001976:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197c:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	220b      	movs	r2, #11
 8001982:	4013      	ands	r3, r2
 8001984:	d005      	beq.n	8001992 <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	0011      	movs	r1, r2
 800198c:	0018      	movs	r0, r3
 800198e:	f001 f83d 	bl	8002a0c <I2C_ITError>
  }
}
 8001992:	46c0      	nop			@ (mov r8, r8)
 8001994:	46bd      	mov	sp, r7
 8001996:	b006      	add	sp, #24
 8001998:	bd80      	pop	{r7, pc}

0800199a <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	b082      	sub	sp, #8
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80019a2:	46c0      	nop			@ (mov r8, r8)
 80019a4:	46bd      	mov	sp, r7
 80019a6:	b002      	add	sp, #8
 80019a8:	bd80      	pop	{r7, pc}

080019aa <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	b082      	sub	sp, #8
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80019b2:	46c0      	nop			@ (mov r8, r8)
 80019b4:	46bd      	mov	sp, r7
 80019b6:	b002      	add	sp, #8
 80019b8:	bd80      	pop	{r7, pc}

080019ba <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b082      	sub	sp, #8
 80019be:	af00      	add	r7, sp, #0
 80019c0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80019c2:	46c0      	nop			@ (mov r8, r8)
 80019c4:	46bd      	mov	sp, r7
 80019c6:	b002      	add	sp, #8
 80019c8:	bd80      	pop	{r7, pc}

080019ca <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80019ca:	b580      	push	{r7, lr}
 80019cc:	b082      	sub	sp, #8
 80019ce:	af00      	add	r7, sp, #0
 80019d0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80019d2:	46c0      	nop			@ (mov r8, r8)
 80019d4:	46bd      	mov	sp, r7
 80019d6:	b002      	add	sp, #8
 80019d8:	bd80      	pop	{r7, pc}

080019da <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80019da:	b580      	push	{r7, lr}
 80019dc:	b082      	sub	sp, #8
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80019e2:	46c0      	nop			@ (mov r8, r8)
 80019e4:	46bd      	mov	sp, r7
 80019e6:	b002      	add	sp, #8
 80019e8:	bd80      	pop	{r7, pc}

080019ea <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80019ea:	b580      	push	{r7, lr}
 80019ec:	b082      	sub	sp, #8
 80019ee:	af00      	add	r7, sp, #0
 80019f0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80019f2:	46c0      	nop			@ (mov r8, r8)
 80019f4:	46bd      	mov	sp, r7
 80019f6:	b002      	add	sp, #8
 80019f8:	bd80      	pop	{r7, pc}
	...

080019fc <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	60b9      	str	r1, [r7, #8]
 8001a06:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a0c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8001a0e:	68bb      	ldr	r3, [r7, #8]
 8001a10:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	2240      	movs	r2, #64	@ 0x40
 8001a16:	5c9b      	ldrb	r3, [r3, r2]
 8001a18:	2b01      	cmp	r3, #1
 8001a1a:	d101      	bne.n	8001a20 <I2C_Slave_ISR_IT+0x24>
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	e0e7      	b.n	8001bf0 <I2C_Slave_ISR_IT+0x1f4>
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	2240      	movs	r2, #64	@ 0x40
 8001a24:	2101      	movs	r1, #1
 8001a26:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	2220      	movs	r2, #32
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	d00a      	beq.n	8001a46 <I2C_Slave_ISR_IT+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2220      	movs	r2, #32
 8001a34:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001a36:	d006      	beq.n	8001a46 <I2C_Slave_ISR_IT+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8001a38:	693a      	ldr	r2, [r7, #16]
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	0011      	movs	r1, r2
 8001a3e:	0018      	movs	r0, r3
 8001a40:	f000 fe04 	bl	800264c <I2C_ITSlaveCplt>
 8001a44:	e0cf      	b.n	8001be6 <I2C_Slave_ISR_IT+0x1ea>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001a46:	693b      	ldr	r3, [r7, #16]
 8001a48:	2210      	movs	r2, #16
 8001a4a:	4013      	ands	r3, r2
 8001a4c:	d052      	beq.n	8001af4 <I2C_Slave_ISR_IT+0xf8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2210      	movs	r2, #16
 8001a52:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8001a54:	d04e      	beq.n	8001af4 <I2C_Slave_ISR_IT+0xf8>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001a5a:	b29b      	uxth	r3, r3
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d12d      	bne.n	8001abc <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	2241      	movs	r2, #65	@ 0x41
 8001a64:	5c9b      	ldrb	r3, [r3, r2]
 8001a66:	b2db      	uxtb	r3, r3
 8001a68:	2b28      	cmp	r3, #40	@ 0x28
 8001a6a:	d10b      	bne.n	8001a84 <I2C_Slave_ISR_IT+0x88>
 8001a6c:	697a      	ldr	r2, [r7, #20]
 8001a6e:	2380      	movs	r3, #128	@ 0x80
 8001a70:	049b      	lsls	r3, r3, #18
 8001a72:	429a      	cmp	r2, r3
 8001a74:	d106      	bne.n	8001a84 <I2C_Slave_ISR_IT+0x88>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8001a76:	693a      	ldr	r2, [r7, #16]
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	0011      	movs	r1, r2
 8001a7c:	0018      	movs	r0, r3
 8001a7e:	f000 ff6d 	bl	800295c <I2C_ITListenCplt>
 8001a82:	e036      	b.n	8001af2 <I2C_Slave_ISR_IT+0xf6>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	2241      	movs	r2, #65	@ 0x41
 8001a88:	5c9b      	ldrb	r3, [r3, r2]
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	2b29      	cmp	r3, #41	@ 0x29
 8001a8e:	d110      	bne.n	8001ab2 <I2C_Slave_ISR_IT+0xb6>
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	4a59      	ldr	r2, [pc, #356]	@ (8001bf8 <I2C_Slave_ISR_IT+0x1fc>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d00c      	beq.n	8001ab2 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	2210      	movs	r2, #16
 8001a9e:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	0018      	movs	r0, r3
 8001aa4:	f001 f8dd 	bl	8002c62 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	0018      	movs	r0, r3
 8001aac:	f000 fc9c 	bl	80023e8 <I2C_ITSlaveSeqCplt>
 8001ab0:	e01f      	b.n	8001af2 <I2C_Slave_ISR_IT+0xf6>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	2210      	movs	r2, #16
 8001ab8:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8001aba:	e091      	b.n	8001be0 <I2C_Slave_ISR_IT+0x1e4>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	2210      	movs	r2, #16
 8001ac2:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac8:	2204      	movs	r2, #4
 8001aca:	431a      	orrs	r2, r3
 8001acc:	68fb      	ldr	r3, [r7, #12]
 8001ace:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d005      	beq.n	8001ae2 <I2C_Slave_ISR_IT+0xe6>
 8001ad6:	697a      	ldr	r2, [r7, #20]
 8001ad8:	2380      	movs	r3, #128	@ 0x80
 8001ada:	045b      	lsls	r3, r3, #17
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d000      	beq.n	8001ae2 <I2C_Slave_ISR_IT+0xe6>
 8001ae0:	e07e      	b.n	8001be0 <I2C_Slave_ISR_IT+0x1e4>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	0011      	movs	r1, r2
 8001aea:	0018      	movs	r0, r3
 8001aec:	f000 ff8e 	bl	8002a0c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8001af0:	e076      	b.n	8001be0 <I2C_Slave_ISR_IT+0x1e4>
 8001af2:	e075      	b.n	8001be0 <I2C_Slave_ISR_IT+0x1e4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	2204      	movs	r2, #4
 8001af8:	4013      	ands	r3, r2
 8001afa:	d02f      	beq.n	8001b5c <I2C_Slave_ISR_IT+0x160>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2204      	movs	r2, #4
 8001b00:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8001b02:	d02b      	beq.n	8001b5c <I2C_Slave_ISR_IT+0x160>
  {
    if (hi2c->XferCount > 0U)
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b08:	b29b      	uxth	r3, r3
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d018      	beq.n	8001b40 <I2C_Slave_ISR_IT+0x144>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b18:	b2d2      	uxtb	r2, r2
 8001b1a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b20:	1c5a      	adds	r2, r3, #1
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b2a:	3b01      	subs	r3, #1
 8001b2c:	b29a      	uxth	r2, r3
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	3b01      	subs	r3, #1
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b44:	b29b      	uxth	r3, r3
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d14c      	bne.n	8001be4 <I2C_Slave_ISR_IT+0x1e8>
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	4a2a      	ldr	r2, [pc, #168]	@ (8001bf8 <I2C_Slave_ISR_IT+0x1fc>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d048      	beq.n	8001be4 <I2C_Slave_ISR_IT+0x1e8>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	0018      	movs	r0, r3
 8001b56:	f000 fc47 	bl	80023e8 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8001b5a:	e043      	b.n	8001be4 <I2C_Slave_ISR_IT+0x1e8>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001b5c:	693b      	ldr	r3, [r7, #16]
 8001b5e:	2208      	movs	r2, #8
 8001b60:	4013      	ands	r3, r2
 8001b62:	d00a      	beq.n	8001b7a <I2C_Slave_ISR_IT+0x17e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	2208      	movs	r2, #8
 8001b68:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8001b6a:	d006      	beq.n	8001b7a <I2C_Slave_ISR_IT+0x17e>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8001b6c:	693a      	ldr	r2, [r7, #16]
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	0011      	movs	r1, r2
 8001b72:	0018      	movs	r0, r3
 8001b74:	f000 fb52 	bl	800221c <I2C_ITAddrCplt>
 8001b78:	e035      	b.n	8001be6 <I2C_Slave_ISR_IT+0x1ea>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	2202      	movs	r2, #2
 8001b7e:	4013      	ands	r3, r2
 8001b80:	d031      	beq.n	8001be6 <I2C_Slave_ISR_IT+0x1ea>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2202      	movs	r2, #2
 8001b86:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001b88:	d02d      	beq.n	8001be6 <I2C_Slave_ISR_IT+0x1ea>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d018      	beq.n	8001bc6 <I2C_Slave_ISR_IT+0x1ca>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b98:	781a      	ldrb	r2, [r3, #0]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ba4:	1c5a      	adds	r2, r3, #1
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bae:	b29b      	uxth	r3, r3
 8001bb0:	3b01      	subs	r3, #1
 8001bb2:	b29a      	uxth	r2, r3
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bbc:	3b01      	subs	r3, #1
 8001bbe:	b29a      	uxth	r2, r3
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	851a      	strh	r2, [r3, #40]	@ 0x28
 8001bc4:	e00f      	b.n	8001be6 <I2C_Slave_ISR_IT+0x1ea>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8001bc6:	697a      	ldr	r2, [r7, #20]
 8001bc8:	2380      	movs	r3, #128	@ 0x80
 8001bca:	045b      	lsls	r3, r3, #17
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d002      	beq.n	8001bd6 <I2C_Slave_ISR_IT+0x1da>
 8001bd0:	697b      	ldr	r3, [r7, #20]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d107      	bne.n	8001be6 <I2C_Slave_ISR_IT+0x1ea>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	0018      	movs	r0, r3
 8001bda:	f000 fc05 	bl	80023e8 <I2C_ITSlaveSeqCplt>
 8001bde:	e002      	b.n	8001be6 <I2C_Slave_ISR_IT+0x1ea>
    if (hi2c->XferCount == 0U)
 8001be0:	46c0      	nop			@ (mov r8, r8)
 8001be2:	e000      	b.n	8001be6 <I2C_Slave_ISR_IT+0x1ea>
    if ((hi2c->XferCount == 0U) && \
 8001be4:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	2240      	movs	r2, #64	@ 0x40
 8001bea:	2100      	movs	r1, #0
 8001bec:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001bee:	2300      	movs	r3, #0
}
 8001bf0:	0018      	movs	r0, r3
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	b006      	add	sp, #24
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	ffff0000 	.word	0xffff0000

08001bfc <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8001bfc:	b590      	push	{r4, r7, lr}
 8001bfe:	b089      	sub	sp, #36	@ 0x24
 8001c00:	af02      	add	r7, sp, #8
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	2240      	movs	r2, #64	@ 0x40
 8001c0c:	5c9b      	ldrb	r3, [r3, r2]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d101      	bne.n	8001c16 <I2C_Master_ISR_DMA+0x1a>
 8001c12:	2302      	movs	r3, #2
 8001c14:	e0e7      	b.n	8001de6 <I2C_Master_ISR_DMA+0x1ea>
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	2240      	movs	r2, #64	@ 0x40
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001c1e:	68bb      	ldr	r3, [r7, #8]
 8001c20:	2210      	movs	r2, #16
 8001c22:	4013      	ands	r3, r2
 8001c24:	d017      	beq.n	8001c56 <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	2210      	movs	r2, #16
 8001c2a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001c2c:	d013      	beq.n	8001c56 <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	2210      	movs	r2, #16
 8001c34:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c3a:	2204      	movs	r2, #4
 8001c3c:	431a      	orrs	r2, r3
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	2120      	movs	r1, #32
 8001c46:	0018      	movs	r0, r3
 8001c48:	f001 f886 	bl	8002d58 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f001 f807 	bl	8002c62 <I2C_Flush_TXDR>
 8001c54:	e0c2      	b.n	8001ddc <I2C_Master_ISR_DMA+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8001c56:	68bb      	ldr	r3, [r7, #8]
 8001c58:	2280      	movs	r2, #128	@ 0x80
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	d100      	bne.n	8001c60 <I2C_Master_ISR_DMA+0x64>
 8001c5e:	e07c      	b.n	8001d5a <I2C_Master_ISR_DMA+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	2240      	movs	r2, #64	@ 0x40
 8001c64:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8001c66:	d100      	bne.n	8001c6a <I2C_Master_ISR_DMA+0x6e>
 8001c68:	e077      	b.n	8001d5a <I2C_Master_ISR_DMA+0x15e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	681a      	ldr	r2, [r3, #0]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	2140      	movs	r1, #64	@ 0x40
 8001c76:	438a      	bics	r2, r1
 8001c78:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c7e:	b29b      	uxth	r3, r3
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d055      	beq.n	8001d30 <I2C_Master_ISR_DMA+0x134>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	b29a      	uxth	r2, r3
 8001c8c:	2312      	movs	r3, #18
 8001c8e:	18fb      	adds	r3, r7, r3
 8001c90:	0592      	lsls	r2, r2, #22
 8001c92:	0d92      	lsrs	r2, r2, #22
 8001c94:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	2bff      	cmp	r3, #255	@ 0xff
 8001c9e:	d906      	bls.n	8001cae <I2C_Master_ISR_DMA+0xb2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	22ff      	movs	r2, #255	@ 0xff
 8001ca4:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 8001ca6:	2380      	movs	r3, #128	@ 0x80
 8001ca8:	045b      	lsls	r3, r3, #17
 8001caa:	617b      	str	r3, [r7, #20]
 8001cac:	e010      	b.n	8001cd0 <I2C_Master_ISR_DMA+0xd4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cb2:	b29a      	uxth	r2, r3
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cbc:	4a4c      	ldr	r2, [pc, #304]	@ (8001df0 <I2C_Master_ISR_DMA+0x1f4>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d003      	beq.n	8001cca <I2C_Master_ISR_DMA+0xce>
        {
          xfermode = hi2c->XferOptions;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001cc6:	617b      	str	r3, [r7, #20]
 8001cc8:	e002      	b.n	8001cd0 <I2C_Master_ISR_DMA+0xd4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8001cca:	2380      	movs	r3, #128	@ 0x80
 8001ccc:	049b      	lsls	r3, r3, #18
 8001cce:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cd4:	b2da      	uxtb	r2, r3
 8001cd6:	697c      	ldr	r4, [r7, #20]
 8001cd8:	2312      	movs	r3, #18
 8001cda:	18fb      	adds	r3, r7, r3
 8001cdc:	8819      	ldrh	r1, [r3, #0]
 8001cde:	68f8      	ldr	r0, [r7, #12]
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	9300      	str	r3, [sp, #0]
 8001ce4:	0023      	movs	r3, r4
 8001ce6:	f000 fffd 	bl	8002ce4 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cee:	b29a      	uxth	r2, r3
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	b29a      	uxth	r2, r3
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2241      	movs	r2, #65	@ 0x41
 8001d00:	5c9b      	ldrb	r3, [r3, r2]
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	2b22      	cmp	r3, #34	@ 0x22
 8001d06:	d109      	bne.n	8001d1c <I2C_Master_ISR_DMA+0x120>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681a      	ldr	r2, [r3, #0]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2180      	movs	r1, #128	@ 0x80
 8001d14:	0209      	lsls	r1, r1, #8
 8001d16:	430a      	orrs	r2, r1
 8001d18:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8001d1a:	e05f      	b.n	8001ddc <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	681a      	ldr	r2, [r3, #0]
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	2180      	movs	r1, #128	@ 0x80
 8001d28:	01c9      	lsls	r1, r1, #7
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8001d2e:	e055      	b.n	8001ddc <I2C_Master_ISR_DMA+0x1e0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	685a      	ldr	r2, [r3, #4]
 8001d36:	2380      	movs	r3, #128	@ 0x80
 8001d38:	049b      	lsls	r3, r3, #18
 8001d3a:	401a      	ands	r2, r3
 8001d3c:	2380      	movs	r3, #128	@ 0x80
 8001d3e:	049b      	lsls	r3, r3, #18
 8001d40:	429a      	cmp	r2, r3
 8001d42:	d004      	beq.n	8001d4e <I2C_Master_ISR_DMA+0x152>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	0018      	movs	r0, r3
 8001d48:	f000 fb0c 	bl	8002364 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8001d4c:	e046      	b.n	8001ddc <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	2140      	movs	r1, #64	@ 0x40
 8001d52:	0018      	movs	r0, r3
 8001d54:	f000 fe5a 	bl	8002a0c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8001d58:	e040      	b.n	8001ddc <I2C_Master_ISR_DMA+0x1e0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	2240      	movs	r2, #64	@ 0x40
 8001d5e:	4013      	ands	r3, r2
 8001d60:	d02c      	beq.n	8001dbc <I2C_Master_ISR_DMA+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2240      	movs	r2, #64	@ 0x40
 8001d66:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8001d68:	d028      	beq.n	8001dbc <I2C_Master_ISR_DMA+0x1c0>
  {
    if (hi2c->XferCount == 0U)
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d6e:	b29b      	uxth	r3, r3
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d11d      	bne.n	8001db0 <I2C_Master_ISR_DMA+0x1b4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	685a      	ldr	r2, [r3, #4]
 8001d7a:	2380      	movs	r3, #128	@ 0x80
 8001d7c:	049b      	lsls	r3, r3, #18
 8001d7e:	401a      	ands	r2, r3
 8001d80:	2380      	movs	r3, #128	@ 0x80
 8001d82:	049b      	lsls	r3, r3, #18
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d028      	beq.n	8001dda <I2C_Master_ISR_DMA+0x1de>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d8c:	4a18      	ldr	r2, [pc, #96]	@ (8001df0 <I2C_Master_ISR_DMA+0x1f4>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d109      	bne.n	8001da6 <I2C_Master_ISR_DMA+0x1aa>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	685a      	ldr	r2, [r3, #4]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2180      	movs	r1, #128	@ 0x80
 8001d9e:	01c9      	lsls	r1, r1, #7
 8001da0:	430a      	orrs	r2, r1
 8001da2:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8001da4:	e019      	b.n	8001dda <I2C_Master_ISR_DMA+0x1de>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	0018      	movs	r0, r3
 8001daa:	f000 fadb 	bl	8002364 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8001dae:	e014      	b.n	8001dda <I2C_Master_ISR_DMA+0x1de>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2140      	movs	r1, #64	@ 0x40
 8001db4:	0018      	movs	r0, r3
 8001db6:	f000 fe29 	bl	8002a0c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8001dba:	e00e      	b.n	8001dda <I2C_Master_ISR_DMA+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	2220      	movs	r2, #32
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	d00b      	beq.n	8001ddc <I2C_Master_ISR_DMA+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2220      	movs	r2, #32
 8001dc8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8001dca:	d007      	beq.n	8001ddc <I2C_Master_ISR_DMA+0x1e0>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8001dcc:	68ba      	ldr	r2, [r7, #8]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	0011      	movs	r1, r2
 8001dd2:	0018      	movs	r0, r3
 8001dd4:	f000 fb6c 	bl	80024b0 <I2C_ITMasterCplt>
 8001dd8:	e000      	b.n	8001ddc <I2C_Master_ISR_DMA+0x1e0>
    if (hi2c->XferCount == 0U)
 8001dda:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2240      	movs	r2, #64	@ 0x40
 8001de0:	2100      	movs	r1, #0
 8001de2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	0018      	movs	r0, r3
 8001de8:	46bd      	mov	sp, r7
 8001dea:	b007      	add	sp, #28
 8001dec:	bd90      	pop	{r4, r7, pc}
 8001dee:	46c0      	nop			@ (mov r8, r8)
 8001df0:	ffff0000 	.word	0xffff0000

08001df4 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8001df4:	b590      	push	{r4, r7, lr}
 8001df6:	b089      	sub	sp, #36	@ 0x24
 8001df8:	af02      	add	r7, sp, #8
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8001e00:	4b90      	ldr	r3, [pc, #576]	@ (8002044 <I2C_Mem_ISR_DMA+0x250>)
 8001e02:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	2240      	movs	r2, #64	@ 0x40
 8001e08:	5c9b      	ldrb	r3, [r3, r2]
 8001e0a:	2b01      	cmp	r3, #1
 8001e0c:	d101      	bne.n	8001e12 <I2C_Mem_ISR_DMA+0x1e>
 8001e0e:	2302      	movs	r3, #2
 8001e10:	e113      	b.n	800203a <I2C_Mem_ISR_DMA+0x246>
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	2240      	movs	r2, #64	@ 0x40
 8001e16:	2101      	movs	r1, #1
 8001e18:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001e1a:	68bb      	ldr	r3, [r7, #8]
 8001e1c:	2210      	movs	r2, #16
 8001e1e:	4013      	ands	r3, r2
 8001e20:	d017      	beq.n	8001e52 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	2210      	movs	r2, #16
 8001e26:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8001e28:	d013      	beq.n	8001e52 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	2210      	movs	r2, #16
 8001e30:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e36:	2204      	movs	r2, #4
 8001e38:	431a      	orrs	r2, r3
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	2120      	movs	r1, #32
 8001e42:	0018      	movs	r0, r3
 8001e44:	f000 ff88 	bl	8002d58 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	0018      	movs	r0, r3
 8001e4c:	f000 ff09 	bl	8002c62 <I2C_Flush_TXDR>
 8001e50:	e0ee      	b.n	8002030 <I2C_Mem_ISR_DMA+0x23c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	2202      	movs	r2, #2
 8001e56:	4013      	ands	r3, r2
 8001e58:	d00d      	beq.n	8001e76 <I2C_Mem_ISR_DMA+0x82>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	2202      	movs	r2, #2
 8001e5e:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8001e60:	d009      	beq.n	8001e76 <I2C_Mem_ISR_DMA+0x82>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	68fa      	ldr	r2, [r7, #12]
 8001e68:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001e6a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	2201      	movs	r2, #1
 8001e70:	4252      	negs	r2, r2
 8001e72:	651a      	str	r2, [r3, #80]	@ 0x50
 8001e74:	e0dc      	b.n	8002030 <I2C_Mem_ISR_DMA+0x23c>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	2280      	movs	r2, #128	@ 0x80
 8001e7a:	4013      	ands	r3, r2
 8001e7c:	d063      	beq.n	8001f46 <I2C_Mem_ISR_DMA+0x152>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	2240      	movs	r2, #64	@ 0x40
 8001e82:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8001e84:	d05f      	beq.n	8001f46 <I2C_Mem_ISR_DMA+0x152>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	2101      	movs	r1, #1
 8001e8a:	0018      	movs	r0, r3
 8001e8c:	f000 ffee 	bl	8002e6c <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	2110      	movs	r1, #16
 8001e94:	0018      	movs	r0, r3
 8001e96:	f000 ff5f 	bl	8002d58 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e9e:	b29b      	uxth	r3, r3
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d04a      	beq.n	8001f3a <I2C_Mem_ISR_DMA+0x146>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ea8:	b29b      	uxth	r3, r3
 8001eaa:	2bff      	cmp	r3, #255	@ 0xff
 8001eac:	d910      	bls.n	8001ed0 <I2C_Mem_ISR_DMA+0xdc>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	22ff      	movs	r2, #255	@ 0xff
 8001eb2:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eb8:	b299      	uxth	r1, r3
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ebe:	b2da      	uxtb	r2, r3
 8001ec0:	2380      	movs	r3, #128	@ 0x80
 8001ec2:	045b      	lsls	r3, r3, #17
 8001ec4:	68f8      	ldr	r0, [r7, #12]
 8001ec6:	2400      	movs	r4, #0
 8001ec8:	9400      	str	r4, [sp, #0]
 8001eca:	f000 ff0b 	bl	8002ce4 <I2C_TransferConfig>
 8001ece:	e011      	b.n	8001ef4 <I2C_Mem_ISR_DMA+0x100>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ed4:	b29a      	uxth	r2, r3
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ede:	b299      	uxth	r1, r3
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ee4:	b2da      	uxtb	r2, r3
 8001ee6:	2380      	movs	r3, #128	@ 0x80
 8001ee8:	049b      	lsls	r3, r3, #18
 8001eea:	68f8      	ldr	r0, [r7, #12]
 8001eec:	2400      	movs	r4, #0
 8001eee:	9400      	str	r4, [sp, #0]
 8001ef0:	f000 fef8 	bl	8002ce4 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ef8:	b29a      	uxth	r2, r3
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	b29a      	uxth	r2, r3
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	2241      	movs	r2, #65	@ 0x41
 8001f0a:	5c9b      	ldrb	r3, [r3, r2]
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b22      	cmp	r3, #34	@ 0x22
 8001f10:	d109      	bne.n	8001f26 <I2C_Mem_ISR_DMA+0x132>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	681a      	ldr	r2, [r3, #0]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	2180      	movs	r1, #128	@ 0x80
 8001f1e:	0209      	lsls	r1, r1, #8
 8001f20:	430a      	orrs	r2, r1
 8001f22:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8001f24:	e084      	b.n	8002030 <I2C_Mem_ISR_DMA+0x23c>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	2180      	movs	r1, #128	@ 0x80
 8001f32:	01c9      	lsls	r1, r1, #7
 8001f34:	430a      	orrs	r2, r1
 8001f36:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8001f38:	e07a      	b.n	8002030 <I2C_Mem_ISR_DMA+0x23c>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2140      	movs	r1, #64	@ 0x40
 8001f3e:	0018      	movs	r0, r3
 8001f40:	f000 fd64 	bl	8002a0c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8001f44:	e074      	b.n	8002030 <I2C_Mem_ISR_DMA+0x23c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8001f46:	68bb      	ldr	r3, [r7, #8]
 8001f48:	2240      	movs	r2, #64	@ 0x40
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	d062      	beq.n	8002014 <I2C_Mem_ISR_DMA+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	2240      	movs	r2, #64	@ 0x40
 8001f52:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8001f54:	d05e      	beq.n	8002014 <I2C_Mem_ISR_DMA+0x220>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2101      	movs	r1, #1
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	f000 ff86 	bl	8002e6c <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	2110      	movs	r1, #16
 8001f64:	0018      	movs	r0, r3
 8001f66:	f000 fef7 	bl	8002d58 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2241      	movs	r2, #65	@ 0x41
 8001f6e:	5c9b      	ldrb	r3, [r3, r2]
 8001f70:	b2db      	uxtb	r3, r3
 8001f72:	2b22      	cmp	r3, #34	@ 0x22
 8001f74:	d101      	bne.n	8001f7a <I2C_Mem_ISR_DMA+0x186>
    {
      direction = I2C_GENERATE_START_READ;
 8001f76:	4b34      	ldr	r3, [pc, #208]	@ (8002048 <I2C_Mem_ISR_DMA+0x254>)
 8001f78:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f7e:	b29b      	uxth	r3, r3
 8001f80:	2bff      	cmp	r3, #255	@ 0xff
 8001f82:	d911      	bls.n	8001fa8 <I2C_Mem_ISR_DMA+0x1b4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	22ff      	movs	r2, #255	@ 0xff
 8001f88:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f8e:	b299      	uxth	r1, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f94:	b2da      	uxtb	r2, r3
 8001f96:	2380      	movs	r3, #128	@ 0x80
 8001f98:	045c      	lsls	r4, r3, #17
 8001f9a:	68f8      	ldr	r0, [r7, #12]
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	0023      	movs	r3, r4
 8001fa2:	f000 fe9f 	bl	8002ce4 <I2C_TransferConfig>
 8001fa6:	e012      	b.n	8001fce <I2C_Mem_ISR_DMA+0x1da>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fac:	b29a      	uxth	r2, r3
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001fb6:	b299      	uxth	r1, r3
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	2380      	movs	r3, #128	@ 0x80
 8001fc0:	049c      	lsls	r4, r3, #18
 8001fc2:	68f8      	ldr	r0, [r7, #12]
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	0023      	movs	r3, r4
 8001fca:	f000 fe8b 	bl	8002ce4 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fd2:	b29a      	uxth	r2, r3
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	b29a      	uxth	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	2241      	movs	r2, #65	@ 0x41
 8001fe4:	5c9b      	ldrb	r3, [r3, r2]
 8001fe6:	b2db      	uxtb	r3, r3
 8001fe8:	2b22      	cmp	r3, #34	@ 0x22
 8001fea:	d109      	bne.n	8002000 <I2C_Mem_ISR_DMA+0x20c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	2180      	movs	r1, #128	@ 0x80
 8001ff8:	0209      	lsls	r1, r1, #8
 8001ffa:	430a      	orrs	r2, r1
 8001ffc:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8001ffe:	e017      	b.n	8002030 <I2C_Mem_ISR_DMA+0x23c>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2180      	movs	r1, #128	@ 0x80
 800200c:	01c9      	lsls	r1, r1, #7
 800200e:	430a      	orrs	r2, r1
 8002010:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002012:	e00d      	b.n	8002030 <I2C_Mem_ISR_DMA+0x23c>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	2220      	movs	r2, #32
 8002018:	4013      	ands	r3, r2
 800201a:	d009      	beq.n	8002030 <I2C_Mem_ISR_DMA+0x23c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	2220      	movs	r2, #32
 8002020:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002022:	d005      	beq.n	8002030 <I2C_Mem_ISR_DMA+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8002024:	68ba      	ldr	r2, [r7, #8]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	0011      	movs	r1, r2
 800202a:	0018      	movs	r0, r3
 800202c:	f000 fa40 	bl	80024b0 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2240      	movs	r2, #64	@ 0x40
 8002034:	2100      	movs	r1, #0
 8002036:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002038:	2300      	movs	r3, #0
}
 800203a:	0018      	movs	r0, r3
 800203c:	46bd      	mov	sp, r7
 800203e:	b007      	add	sp, #28
 8002040:	bd90      	pop	{r4, r7, pc}
 8002042:	46c0      	nop			@ (mov r8, r8)
 8002044:	80002000 	.word	0x80002000
 8002048:	80002400 	.word	0x80002400

0800204c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b088      	sub	sp, #32
 8002050:	af00      	add	r7, sp, #0
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800205c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800205e:	2300      	movs	r3, #0
 8002060:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2240      	movs	r2, #64	@ 0x40
 8002066:	5c9b      	ldrb	r3, [r3, r2]
 8002068:	2b01      	cmp	r3, #1
 800206a:	d101      	bne.n	8002070 <I2C_Slave_ISR_DMA+0x24>
 800206c:	2302      	movs	r3, #2
 800206e:	e0ce      	b.n	800220e <I2C_Slave_ISR_DMA+0x1c2>
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2240      	movs	r2, #64	@ 0x40
 8002074:	2101      	movs	r1, #1
 8002076:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	2220      	movs	r2, #32
 800207c:	4013      	ands	r3, r2
 800207e:	d00a      	beq.n	8002096 <I2C_Slave_ISR_DMA+0x4a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2220      	movs	r2, #32
 8002084:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8002086:	d006      	beq.n	8002096 <I2C_Slave_ISR_DMA+0x4a>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8002088:	68ba      	ldr	r2, [r7, #8]
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	0011      	movs	r1, r2
 800208e:	0018      	movs	r0, r3
 8002090:	f000 fadc 	bl	800264c <I2C_ITSlaveCplt>
 8002094:	e0b6      	b.n	8002204 <I2C_Slave_ISR_DMA+0x1b8>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	2210      	movs	r2, #16
 800209a:	4013      	ands	r3, r2
 800209c:	d100      	bne.n	80020a0 <I2C_Slave_ISR_DMA+0x54>
 800209e:	e0a3      	b.n	80021e8 <I2C_Slave_ISR_DMA+0x19c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2210      	movs	r2, #16
 80020a4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80020a6:	d100      	bne.n	80020aa <I2C_Slave_ISR_DMA+0x5e>
 80020a8:	e09e      	b.n	80021e8 <I2C_Slave_ISR_DMA+0x19c>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80020aa:	687a      	ldr	r2, [r7, #4]
 80020ac:	2380      	movs	r3, #128	@ 0x80
 80020ae:	01db      	lsls	r3, r3, #7
 80020b0:	4013      	ands	r3, r2
 80020b2:	d105      	bne.n	80020c0 <I2C_Slave_ISR_DMA+0x74>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80020b4:	687a      	ldr	r2, [r7, #4]
 80020b6:	2380      	movs	r3, #128	@ 0x80
 80020b8:	021b      	lsls	r3, r3, #8
 80020ba:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80020bc:	d100      	bne.n	80020c0 <I2C_Slave_ISR_DMA+0x74>
 80020be:	e08c      	b.n	80021da <I2C_Slave_ISR_DMA+0x18e>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d00c      	beq.n	80020e2 <I2C_Slave_ISR_DMA+0x96>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80020c8:	687a      	ldr	r2, [r7, #4]
 80020ca:	2380      	movs	r3, #128	@ 0x80
 80020cc:	021b      	lsls	r3, r3, #8
 80020ce:	4013      	ands	r3, r2
 80020d0:	d007      	beq.n	80020e2 <I2C_Slave_ISR_DMA+0x96>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d101      	bne.n	80020e2 <I2C_Slave_ISR_DMA+0x96>
          {
            treatdmanack = 1U;
 80020de:	2301      	movs	r3, #1
 80020e0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d00c      	beq.n	8002104 <I2C_Slave_ISR_DMA+0xb8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80020ea:	687a      	ldr	r2, [r7, #4]
 80020ec:	2380      	movs	r3, #128	@ 0x80
 80020ee:	01db      	lsls	r3, r3, #7
 80020f0:	4013      	ands	r3, r2
 80020f2:	d007      	beq.n	8002104 <I2C_Slave_ISR_DMA+0xb8>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d101      	bne.n	8002104 <I2C_Slave_ISR_DMA+0xb8>
          {
            treatdmanack = 1U;
 8002100:	2301      	movs	r3, #1
 8002102:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8002104:	69fb      	ldr	r3, [r7, #28]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d12d      	bne.n	8002166 <I2C_Slave_ISR_DMA+0x11a>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2241      	movs	r2, #65	@ 0x41
 800210e:	5c9b      	ldrb	r3, [r3, r2]
 8002110:	b2db      	uxtb	r3, r3
 8002112:	2b28      	cmp	r3, #40	@ 0x28
 8002114:	d10b      	bne.n	800212e <I2C_Slave_ISR_DMA+0xe2>
 8002116:	69ba      	ldr	r2, [r7, #24]
 8002118:	2380      	movs	r3, #128	@ 0x80
 800211a:	049b      	lsls	r3, r3, #18
 800211c:	429a      	cmp	r2, r3
 800211e:	d106      	bne.n	800212e <I2C_Slave_ISR_DMA+0xe2>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8002120:	68ba      	ldr	r2, [r7, #8]
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	0011      	movs	r1, r2
 8002126:	0018      	movs	r0, r3
 8002128:	f000 fc18 	bl	800295c <I2C_ITListenCplt>
 800212c:	e054      	b.n	80021d8 <I2C_Slave_ISR_DMA+0x18c>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	2241      	movs	r2, #65	@ 0x41
 8002132:	5c9b      	ldrb	r3, [r3, r2]
 8002134:	b2db      	uxtb	r3, r3
 8002136:	2b29      	cmp	r3, #41	@ 0x29
 8002138:	d110      	bne.n	800215c <I2C_Slave_ISR_DMA+0x110>
 800213a:	69bb      	ldr	r3, [r7, #24]
 800213c:	4a36      	ldr	r2, [pc, #216]	@ (8002218 <I2C_Slave_ISR_DMA+0x1cc>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d00c      	beq.n	800215c <I2C_Slave_ISR_DMA+0x110>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2210      	movs	r2, #16
 8002148:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	0018      	movs	r0, r3
 800214e:	f000 fd88 	bl	8002c62 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	0018      	movs	r0, r3
 8002156:	f000 f947 	bl	80023e8 <I2C_ITSlaveSeqCplt>
 800215a:	e03d      	b.n	80021d8 <I2C_Slave_ISR_DMA+0x18c>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	2210      	movs	r2, #16
 8002162:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8002164:	e03e      	b.n	80021e4 <I2C_Slave_ISR_DMA+0x198>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	2210      	movs	r2, #16
 800216c:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002172:	2204      	movs	r2, #4
 8002174:	431a      	orrs	r2, r3
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800217a:	2317      	movs	r3, #23
 800217c:	18fb      	adds	r3, r7, r3
 800217e:	68fa      	ldr	r2, [r7, #12]
 8002180:	2141      	movs	r1, #65	@ 0x41
 8002182:	5c52      	ldrb	r2, [r2, r1]
 8002184:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002186:	69bb      	ldr	r3, [r7, #24]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d004      	beq.n	8002196 <I2C_Slave_ISR_DMA+0x14a>
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	2380      	movs	r3, #128	@ 0x80
 8002190:	045b      	lsls	r3, r3, #17
 8002192:	429a      	cmp	r2, r3
 8002194:	d126      	bne.n	80021e4 <I2C_Slave_ISR_DMA+0x198>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002196:	2217      	movs	r2, #23
 8002198:	18bb      	adds	r3, r7, r2
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b21      	cmp	r3, #33	@ 0x21
 800219e:	d003      	beq.n	80021a8 <I2C_Slave_ISR_DMA+0x15c>
 80021a0:	18bb      	adds	r3, r7, r2
 80021a2:	781b      	ldrb	r3, [r3, #0]
 80021a4:	2b29      	cmp	r3, #41	@ 0x29
 80021a6:	d103      	bne.n	80021b0 <I2C_Slave_ISR_DMA+0x164>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2221      	movs	r2, #33	@ 0x21
 80021ac:	631a      	str	r2, [r3, #48]	@ 0x30
 80021ae:	e00b      	b.n	80021c8 <I2C_Slave_ISR_DMA+0x17c>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80021b0:	2217      	movs	r2, #23
 80021b2:	18bb      	adds	r3, r7, r2
 80021b4:	781b      	ldrb	r3, [r3, #0]
 80021b6:	2b22      	cmp	r3, #34	@ 0x22
 80021b8:	d003      	beq.n	80021c2 <I2C_Slave_ISR_DMA+0x176>
 80021ba:	18bb      	adds	r3, r7, r2
 80021bc:	781b      	ldrb	r3, [r3, #0]
 80021be:	2b2a      	cmp	r3, #42	@ 0x2a
 80021c0:	d102      	bne.n	80021c8 <I2C_Slave_ISR_DMA+0x17c>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	2222      	movs	r2, #34	@ 0x22
 80021c6:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	0011      	movs	r1, r2
 80021d0:	0018      	movs	r0, r3
 80021d2:	f000 fc1b 	bl	8002a0c <I2C_ITError>
      if (treatdmanack == 1U)
 80021d6:	e005      	b.n	80021e4 <I2C_Slave_ISR_DMA+0x198>
 80021d8:	e004      	b.n	80021e4 <I2C_Slave_ISR_DMA+0x198>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	2210      	movs	r2, #16
 80021e0:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80021e2:	e00f      	b.n	8002204 <I2C_Slave_ISR_DMA+0x1b8>
      if (treatdmanack == 1U)
 80021e4:	46c0      	nop			@ (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80021e6:	e00d      	b.n	8002204 <I2C_Slave_ISR_DMA+0x1b8>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	2208      	movs	r2, #8
 80021ec:	4013      	ands	r3, r2
 80021ee:	d009      	beq.n	8002204 <I2C_Slave_ISR_DMA+0x1b8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2208      	movs	r2, #8
 80021f4:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80021f6:	d005      	beq.n	8002204 <I2C_Slave_ISR_DMA+0x1b8>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80021f8:	68ba      	ldr	r2, [r7, #8]
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	0011      	movs	r1, r2
 80021fe:	0018      	movs	r0, r3
 8002200:	f000 f80c 	bl	800221c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2240      	movs	r2, #64	@ 0x40
 8002208:	2100      	movs	r1, #0
 800220a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800220c:	2300      	movs	r3, #0
}
 800220e:	0018      	movs	r0, r3
 8002210:	46bd      	mov	sp, r7
 8002212:	b008      	add	sp, #32
 8002214:	bd80      	pop	{r7, pc}
 8002216:	46c0      	nop			@ (mov r8, r8)
 8002218:	ffff0000 	.word	0xffff0000

0800221c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800221c:	b5b0      	push	{r4, r5, r7, lr}
 800221e:	b084      	sub	sp, #16
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
 8002224:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2241      	movs	r2, #65	@ 0x41
 800222a:	5c9b      	ldrb	r3, [r3, r2]
 800222c:	b2db      	uxtb	r3, r3
 800222e:	001a      	movs	r2, r3
 8002230:	2328      	movs	r3, #40	@ 0x28
 8002232:	4013      	ands	r3, r2
 8002234:	2b28      	cmp	r3, #40	@ 0x28
 8002236:	d000      	beq.n	800223a <I2C_ITAddrCplt+0x1e>
 8002238:	e088      	b.n	800234c <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	699b      	ldr	r3, [r3, #24]
 8002240:	0c1b      	lsrs	r3, r3, #16
 8002242:	b2da      	uxtb	r2, r3
 8002244:	250f      	movs	r5, #15
 8002246:	197b      	adds	r3, r7, r5
 8002248:	2101      	movs	r1, #1
 800224a:	400a      	ands	r2, r1
 800224c:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	699b      	ldr	r3, [r3, #24]
 8002254:	0c1b      	lsrs	r3, r3, #16
 8002256:	b29a      	uxth	r2, r3
 8002258:	200c      	movs	r0, #12
 800225a:	183b      	adds	r3, r7, r0
 800225c:	21fe      	movs	r1, #254	@ 0xfe
 800225e:	400a      	ands	r2, r1
 8002260:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	b29a      	uxth	r2, r3
 800226a:	240a      	movs	r4, #10
 800226c:	193b      	adds	r3, r7, r4
 800226e:	0592      	lsls	r2, r2, #22
 8002270:	0d92      	lsrs	r2, r2, #22
 8002272:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	68db      	ldr	r3, [r3, #12]
 800227a:	b29a      	uxth	r2, r3
 800227c:	2308      	movs	r3, #8
 800227e:	18fb      	adds	r3, r7, r3
 8002280:	21fe      	movs	r1, #254	@ 0xfe
 8002282:	400a      	ands	r2, r1
 8002284:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	68db      	ldr	r3, [r3, #12]
 800228a:	2b02      	cmp	r3, #2
 800228c:	d148      	bne.n	8002320 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800228e:	0021      	movs	r1, r4
 8002290:	187b      	adds	r3, r7, r1
 8002292:	881b      	ldrh	r3, [r3, #0]
 8002294:	09db      	lsrs	r3, r3, #7
 8002296:	b29a      	uxth	r2, r3
 8002298:	183b      	adds	r3, r7, r0
 800229a:	881b      	ldrh	r3, [r3, #0]
 800229c:	4053      	eors	r3, r2
 800229e:	b29b      	uxth	r3, r3
 80022a0:	001a      	movs	r2, r3
 80022a2:	2306      	movs	r3, #6
 80022a4:	4013      	ands	r3, r2
 80022a6:	d120      	bne.n	80022ea <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 80022a8:	183b      	adds	r3, r7, r0
 80022aa:	187a      	adds	r2, r7, r1
 80022ac:	8812      	ldrh	r2, [r2, #0]
 80022ae:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022b4:	1c5a      	adds	r2, r3, #1
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d14c      	bne.n	800235c <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2200      	movs	r2, #0
 80022c6:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2208      	movs	r2, #8
 80022ce:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2240      	movs	r2, #64	@ 0x40
 80022d4:	2100      	movs	r1, #0
 80022d6:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80022d8:	183b      	adds	r3, r7, r0
 80022da:	881a      	ldrh	r2, [r3, #0]
 80022dc:	197b      	adds	r3, r7, r5
 80022de:	7819      	ldrb	r1, [r3, #0]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	0018      	movs	r0, r3
 80022e4:	f7fe fb7e 	bl	80009e4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80022e8:	e038      	b.n	800235c <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 80022ea:	240c      	movs	r4, #12
 80022ec:	193b      	adds	r3, r7, r4
 80022ee:	2208      	movs	r2, #8
 80022f0:	18ba      	adds	r2, r7, r2
 80022f2:	8812      	ldrh	r2, [r2, #0]
 80022f4:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80022f6:	2380      	movs	r3, #128	@ 0x80
 80022f8:	021a      	lsls	r2, r3, #8
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	0011      	movs	r1, r2
 80022fe:	0018      	movs	r0, r3
 8002300:	f000 fdb4 	bl	8002e6c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2240      	movs	r2, #64	@ 0x40
 8002308:	2100      	movs	r1, #0
 800230a:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800230c:	193b      	adds	r3, r7, r4
 800230e:	881a      	ldrh	r2, [r3, #0]
 8002310:	230f      	movs	r3, #15
 8002312:	18fb      	adds	r3, r7, r3
 8002314:	7819      	ldrb	r1, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	0018      	movs	r0, r3
 800231a:	f7fe fb63 	bl	80009e4 <HAL_I2C_AddrCallback>
}
 800231e:	e01d      	b.n	800235c <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8002320:	2380      	movs	r3, #128	@ 0x80
 8002322:	021a      	lsls	r2, r3, #8
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	0011      	movs	r1, r2
 8002328:	0018      	movs	r0, r3
 800232a:	f000 fd9f 	bl	8002e6c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2240      	movs	r2, #64	@ 0x40
 8002332:	2100      	movs	r1, #0
 8002334:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8002336:	230c      	movs	r3, #12
 8002338:	18fb      	adds	r3, r7, r3
 800233a:	881a      	ldrh	r2, [r3, #0]
 800233c:	230f      	movs	r3, #15
 800233e:	18fb      	adds	r3, r7, r3
 8002340:	7819      	ldrb	r1, [r3, #0]
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	0018      	movs	r0, r3
 8002346:	f7fe fb4d 	bl	80009e4 <HAL_I2C_AddrCallback>
}
 800234a:	e007      	b.n	800235c <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	2208      	movs	r2, #8
 8002352:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	2240      	movs	r2, #64	@ 0x40
 8002358:	2100      	movs	r1, #0
 800235a:	5499      	strb	r1, [r3, r2]
}
 800235c:	46c0      	nop			@ (mov r8, r8)
 800235e:	46bd      	mov	sp, r7
 8002360:	b004      	add	sp, #16
 8002362:	bdb0      	pop	{r4, r5, r7, pc}

08002364 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2242      	movs	r2, #66	@ 0x42
 8002370:	2100      	movs	r1, #0
 8002372:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2241      	movs	r2, #65	@ 0x41
 8002378:	5c9b      	ldrb	r3, [r3, r2]
 800237a:	b2db      	uxtb	r3, r3
 800237c:	2b21      	cmp	r3, #33	@ 0x21
 800237e:	d117      	bne.n	80023b0 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2241      	movs	r2, #65	@ 0x41
 8002384:	2120      	movs	r1, #32
 8002386:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2211      	movs	r2, #17
 800238c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	2200      	movs	r2, #0
 8002392:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2101      	movs	r1, #1
 8002398:	0018      	movs	r0, r3
 800239a:	f000 fd67 	bl	8002e6c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2240      	movs	r2, #64	@ 0x40
 80023a2:	2100      	movs	r1, #0
 80023a4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	0018      	movs	r0, r3
 80023aa:	f7ff faf6 	bl	800199a <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80023ae:	e016      	b.n	80023de <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2241      	movs	r2, #65	@ 0x41
 80023b4:	2120      	movs	r1, #32
 80023b6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2212      	movs	r2, #18
 80023bc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	2200      	movs	r2, #0
 80023c2:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2102      	movs	r1, #2
 80023c8:	0018      	movs	r0, r3
 80023ca:	f000 fd4f 	bl	8002e6c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2240      	movs	r2, #64	@ 0x40
 80023d2:	2100      	movs	r1, #0
 80023d4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	0018      	movs	r0, r3
 80023da:	f7ff fae6 	bl	80019aa <HAL_I2C_MasterRxCpltCallback>
}
 80023de:	46c0      	nop			@ (mov r8, r8)
 80023e0:	46bd      	mov	sp, r7
 80023e2:	b002      	add	sp, #8
 80023e4:	bd80      	pop	{r7, pc}
	...

080023e8 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b084      	sub	sp, #16
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2242      	movs	r2, #66	@ 0x42
 80023fc:	2100      	movs	r1, #0
 80023fe:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8002400:	68fa      	ldr	r2, [r7, #12]
 8002402:	2380      	movs	r3, #128	@ 0x80
 8002404:	01db      	lsls	r3, r3, #7
 8002406:	4013      	ands	r3, r2
 8002408:	d008      	beq.n	800241c <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4924      	ldr	r1, [pc, #144]	@ (80024a8 <I2C_ITSlaveSeqCplt+0xc0>)
 8002416:	400a      	ands	r2, r1
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	e00c      	b.n	8002436 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800241c:	68fa      	ldr	r2, [r7, #12]
 800241e:	2380      	movs	r3, #128	@ 0x80
 8002420:	021b      	lsls	r3, r3, #8
 8002422:	4013      	ands	r3, r2
 8002424:	d007      	beq.n	8002436 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	681a      	ldr	r2, [r3, #0]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	491e      	ldr	r1, [pc, #120]	@ (80024ac <I2C_ITSlaveSeqCplt+0xc4>)
 8002432:	400a      	ands	r2, r1
 8002434:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2241      	movs	r2, #65	@ 0x41
 800243a:	5c9b      	ldrb	r3, [r3, r2]
 800243c:	b2db      	uxtb	r3, r3
 800243e:	2b29      	cmp	r3, #41	@ 0x29
 8002440:	d114      	bne.n	800246c <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2241      	movs	r2, #65	@ 0x41
 8002446:	2128      	movs	r1, #40	@ 0x28
 8002448:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2221      	movs	r2, #33	@ 0x21
 800244e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2101      	movs	r1, #1
 8002454:	0018      	movs	r0, r3
 8002456:	f000 fd09 	bl	8002e6c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2240      	movs	r2, #64	@ 0x40
 800245e:	2100      	movs	r1, #0
 8002460:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	0018      	movs	r0, r3
 8002466:	f7ff faa8 	bl	80019ba <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800246a:	e019      	b.n	80024a0 <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2241      	movs	r2, #65	@ 0x41
 8002470:	5c9b      	ldrb	r3, [r3, r2]
 8002472:	b2db      	uxtb	r3, r3
 8002474:	2b2a      	cmp	r3, #42	@ 0x2a
 8002476:	d113      	bne.n	80024a0 <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2241      	movs	r2, #65	@ 0x41
 800247c:	2128      	movs	r1, #40	@ 0x28
 800247e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2222      	movs	r2, #34	@ 0x22
 8002484:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2102      	movs	r1, #2
 800248a:	0018      	movs	r0, r3
 800248c:	f000 fcee 	bl	8002e6c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2240      	movs	r2, #64	@ 0x40
 8002494:	2100      	movs	r1, #0
 8002496:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	0018      	movs	r0, r3
 800249c:	f7fe fac2 	bl	8000a24 <HAL_I2C_SlaveRxCpltCallback>
}
 80024a0:	46c0      	nop			@ (mov r8, r8)
 80024a2:	46bd      	mov	sp, r7
 80024a4:	b004      	add	sp, #16
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	ffffbfff 	.word	0xffffbfff
 80024ac:	ffff7fff 	.word	0xffff7fff

080024b0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
 80024b8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	2220      	movs	r2, #32
 80024c4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2241      	movs	r2, #65	@ 0x41
 80024ca:	5c9b      	ldrb	r3, [r3, r2]
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b21      	cmp	r3, #33	@ 0x21
 80024d0:	d108      	bne.n	80024e4 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2101      	movs	r1, #1
 80024d6:	0018      	movs	r0, r3
 80024d8:	f000 fcc8 	bl	8002e6c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2211      	movs	r2, #17
 80024e0:	631a      	str	r2, [r3, #48]	@ 0x30
 80024e2:	e00d      	b.n	8002500 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2241      	movs	r2, #65	@ 0x41
 80024e8:	5c9b      	ldrb	r3, [r3, r2]
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	2b22      	cmp	r3, #34	@ 0x22
 80024ee:	d107      	bne.n	8002500 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2102      	movs	r1, #2
 80024f4:	0018      	movs	r0, r3
 80024f6:	f000 fcb9 	bl	8002e6c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	2212      	movs	r2, #18
 80024fe:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	685a      	ldr	r2, [r3, #4]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	494e      	ldr	r1, [pc, #312]	@ (8002644 <I2C_ITMasterCplt+0x194>)
 800250c:	400a      	ands	r2, r1
 800250e:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2200      	movs	r2, #0
 8002514:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a4b      	ldr	r2, [pc, #300]	@ (8002648 <I2C_ITMasterCplt+0x198>)
 800251a:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	2210      	movs	r2, #16
 8002520:	4013      	ands	r3, r2
 8002522:	d009      	beq.n	8002538 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2210      	movs	r2, #16
 800252a:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002530:	2204      	movs	r2, #4
 8002532:	431a      	orrs	r2, r3
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2241      	movs	r2, #65	@ 0x41
 800253c:	5c9b      	ldrb	r3, [r3, r2]
 800253e:	b2db      	uxtb	r3, r3
 8002540:	2b60      	cmp	r3, #96	@ 0x60
 8002542:	d109      	bne.n	8002558 <I2C_ITMasterCplt+0xa8>
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	2204      	movs	r2, #4
 8002548:	4013      	ands	r3, r2
 800254a:	d005      	beq.n	8002558 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002552:	b2db      	uxtb	r3, r3
 8002554:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8002556:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	0018      	movs	r0, r3
 800255c:	f000 fb81 	bl	8002c62 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002564:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2241      	movs	r2, #65	@ 0x41
 800256a:	5c9b      	ldrb	r3, [r3, r2]
 800256c:	b2db      	uxtb	r3, r3
 800256e:	2b60      	cmp	r3, #96	@ 0x60
 8002570:	d002      	beq.n	8002578 <I2C_ITMasterCplt+0xc8>
 8002572:	693b      	ldr	r3, [r7, #16]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d007      	beq.n	8002588 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	0011      	movs	r1, r2
 8002580:	0018      	movs	r0, r3
 8002582:	f000 fa43 	bl	8002a0c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8002586:	e058      	b.n	800263a <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2241      	movs	r2, #65	@ 0x41
 800258c:	5c9b      	ldrb	r3, [r3, r2]
 800258e:	b2db      	uxtb	r3, r3
 8002590:	2b21      	cmp	r3, #33	@ 0x21
 8002592:	d126      	bne.n	80025e2 <I2C_ITMasterCplt+0x132>
    hi2c->State = HAL_I2C_STATE_READY;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	2241      	movs	r2, #65	@ 0x41
 8002598:	2120      	movs	r1, #32
 800259a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2200      	movs	r2, #0
 80025a0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	2242      	movs	r2, #66	@ 0x42
 80025a6:	5c9b      	ldrb	r3, [r3, r2]
 80025a8:	b2db      	uxtb	r3, r3
 80025aa:	2b40      	cmp	r3, #64	@ 0x40
 80025ac:	d10c      	bne.n	80025c8 <I2C_ITMasterCplt+0x118>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2242      	movs	r2, #66	@ 0x42
 80025b2:	2100      	movs	r1, #0
 80025b4:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2240      	movs	r2, #64	@ 0x40
 80025ba:	2100      	movs	r1, #0
 80025bc:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	0018      	movs	r0, r3
 80025c2:	f7ff fa02 	bl	80019ca <HAL_I2C_MemTxCpltCallback>
}
 80025c6:	e038      	b.n	800263a <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2242      	movs	r2, #66	@ 0x42
 80025cc:	2100      	movs	r1, #0
 80025ce:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2240      	movs	r2, #64	@ 0x40
 80025d4:	2100      	movs	r1, #0
 80025d6:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	0018      	movs	r0, r3
 80025dc:	f7ff f9dd 	bl	800199a <HAL_I2C_MasterTxCpltCallback>
}
 80025e0:	e02b      	b.n	800263a <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	2241      	movs	r2, #65	@ 0x41
 80025e6:	5c9b      	ldrb	r3, [r3, r2]
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b22      	cmp	r3, #34	@ 0x22
 80025ec:	d125      	bne.n	800263a <I2C_ITMasterCplt+0x18a>
    hi2c->State = HAL_I2C_STATE_READY;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2241      	movs	r2, #65	@ 0x41
 80025f2:	2120      	movs	r1, #32
 80025f4:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	2200      	movs	r2, #0
 80025fa:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2242      	movs	r2, #66	@ 0x42
 8002600:	5c9b      	ldrb	r3, [r3, r2]
 8002602:	b2db      	uxtb	r3, r3
 8002604:	2b40      	cmp	r3, #64	@ 0x40
 8002606:	d10c      	bne.n	8002622 <I2C_ITMasterCplt+0x172>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2242      	movs	r2, #66	@ 0x42
 800260c:	2100      	movs	r1, #0
 800260e:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2240      	movs	r2, #64	@ 0x40
 8002614:	2100      	movs	r1, #0
 8002616:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	0018      	movs	r0, r3
 800261c:	f7ff f9dd 	bl	80019da <HAL_I2C_MemRxCpltCallback>
}
 8002620:	e00b      	b.n	800263a <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2242      	movs	r2, #66	@ 0x42
 8002626:	2100      	movs	r1, #0
 8002628:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2240      	movs	r2, #64	@ 0x40
 800262e:	2100      	movs	r1, #0
 8002630:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	0018      	movs	r0, r3
 8002636:	f7ff f9b8 	bl	80019aa <HAL_I2C_MasterRxCpltCallback>
}
 800263a:	46c0      	nop			@ (mov r8, r8)
 800263c:	46bd      	mov	sp, r7
 800263e:	b006      	add	sp, #24
 8002640:	bd80      	pop	{r7, pc}
 8002642:	46c0      	nop			@ (mov r8, r8)
 8002644:	fe00e800 	.word	0xfe00e800
 8002648:	ffff0000 	.word	0xffff0000

0800264c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b086      	sub	sp, #24
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002666:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002668:	200b      	movs	r0, #11
 800266a:	183b      	adds	r3, r7, r0
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	2141      	movs	r1, #65	@ 0x41
 8002670:	5c52      	ldrb	r2, [r2, r1]
 8002672:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	2220      	movs	r2, #32
 800267a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800267c:	183b      	adds	r3, r7, r0
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	2b21      	cmp	r3, #33	@ 0x21
 8002682:	d003      	beq.n	800268c <I2C_ITSlaveCplt+0x40>
 8002684:	183b      	adds	r3, r7, r0
 8002686:	781b      	ldrb	r3, [r3, #0]
 8002688:	2b29      	cmp	r3, #41	@ 0x29
 800268a:	d109      	bne.n	80026a0 <I2C_ITSlaveCplt+0x54>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800268c:	4aac      	ldr	r2, [pc, #688]	@ (8002940 <I2C_ITSlaveCplt+0x2f4>)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	0011      	movs	r1, r2
 8002692:	0018      	movs	r0, r3
 8002694:	f000 fbea 	bl	8002e6c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2221      	movs	r2, #33	@ 0x21
 800269c:	631a      	str	r2, [r3, #48]	@ 0x30
 800269e:	e020      	b.n	80026e2 <I2C_ITSlaveCplt+0x96>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80026a0:	220b      	movs	r2, #11
 80026a2:	18bb      	adds	r3, r7, r2
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	2b22      	cmp	r3, #34	@ 0x22
 80026a8:	d003      	beq.n	80026b2 <I2C_ITSlaveCplt+0x66>
 80026aa:	18bb      	adds	r3, r7, r2
 80026ac:	781b      	ldrb	r3, [r3, #0]
 80026ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80026b0:	d109      	bne.n	80026c6 <I2C_ITSlaveCplt+0x7a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80026b2:	4aa4      	ldr	r2, [pc, #656]	@ (8002944 <I2C_ITSlaveCplt+0x2f8>)
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	0011      	movs	r1, r2
 80026b8:	0018      	movs	r0, r3
 80026ba:	f000 fbd7 	bl	8002e6c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2222      	movs	r2, #34	@ 0x22
 80026c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80026c4:	e00d      	b.n	80026e2 <I2C_ITSlaveCplt+0x96>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80026c6:	230b      	movs	r3, #11
 80026c8:	18fb      	adds	r3, r7, r3
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	2b28      	cmp	r3, #40	@ 0x28
 80026ce:	d108      	bne.n	80026e2 <I2C_ITSlaveCplt+0x96>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80026d0:	4a9d      	ldr	r2, [pc, #628]	@ (8002948 <I2C_ITSlaveCplt+0x2fc>)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	0011      	movs	r1, r2
 80026d6:	0018      	movs	r0, r3
 80026d8:	f000 fbc8 	bl	8002e6c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2200      	movs	r2, #0
 80026e0:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	685a      	ldr	r2, [r3, #4]
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2180      	movs	r1, #128	@ 0x80
 80026ee:	0209      	lsls	r1, r1, #8
 80026f0:	430a      	orrs	r2, r1
 80026f2:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	685a      	ldr	r2, [r3, #4]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4993      	ldr	r1, [pc, #588]	@ (800294c <I2C_ITSlaveCplt+0x300>)
 8002700:	400a      	ands	r2, r1
 8002702:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	0018      	movs	r0, r3
 8002708:	f000 faab 	bl	8002c62 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800270c:	693a      	ldr	r2, [r7, #16]
 800270e:	2380      	movs	r3, #128	@ 0x80
 8002710:	01db      	lsls	r3, r3, #7
 8002712:	4013      	ands	r3, r2
 8002714:	d013      	beq.n	800273e <I2C_ITSlaveCplt+0xf2>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	498b      	ldr	r1, [pc, #556]	@ (8002950 <I2C_ITSlaveCplt+0x304>)
 8002722:	400a      	ands	r2, r1
 8002724:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800272a:	2b00      	cmp	r3, #0
 800272c:	d01f      	beq.n	800276e <I2C_ITSlaveCplt+0x122>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	685b      	ldr	r3, [r3, #4]
 8002736:	b29a      	uxth	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800273c:	e017      	b.n	800276e <I2C_ITSlaveCplt+0x122>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	2380      	movs	r3, #128	@ 0x80
 8002742:	021b      	lsls	r3, r3, #8
 8002744:	4013      	ands	r3, r2
 8002746:	d012      	beq.n	800276e <I2C_ITSlaveCplt+0x122>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	681a      	ldr	r2, [r3, #0]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4980      	ldr	r1, [pc, #512]	@ (8002954 <I2C_ITSlaveCplt+0x308>)
 8002754:	400a      	ands	r2, r1
 8002756:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800275c:	2b00      	cmp	r3, #0
 800275e:	d006      	beq.n	800276e <I2C_ITSlaveCplt+0x122>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	b29a      	uxth	r2, r3
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	2204      	movs	r2, #4
 8002772:	4013      	ands	r3, r2
 8002774:	d020      	beq.n	80027b8 <I2C_ITSlaveCplt+0x16c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8002776:	697b      	ldr	r3, [r7, #20]
 8002778:	2204      	movs	r2, #4
 800277a:	4393      	bics	r3, r2
 800277c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002788:	b2d2      	uxtb	r2, r2
 800278a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002790:	1c5a      	adds	r2, r3, #1
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800279a:	2b00      	cmp	r3, #0
 800279c:	d00c      	beq.n	80027b8 <I2C_ITSlaveCplt+0x16c>
    {
      hi2c->XferSize--;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027a2:	3b01      	subs	r3, #1
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027ae:	b29b      	uxth	r3, r3
 80027b0:	3b01      	subs	r3, #1
 80027b2:	b29a      	uxth	r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027bc:	b29b      	uxth	r3, r3
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d005      	beq.n	80027ce <I2C_ITSlaveCplt+0x182>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c6:	2204      	movs	r2, #4
 80027c8:	431a      	orrs	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	2210      	movs	r2, #16
 80027d2:	4013      	ands	r3, r2
 80027d4:	d04f      	beq.n	8002876 <I2C_ITSlaveCplt+0x22a>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	2210      	movs	r2, #16
 80027da:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80027dc:	d04b      	beq.n	8002876 <I2C_ITSlaveCplt+0x22a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027e2:	b29b      	uxth	r3, r3
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d12d      	bne.n	8002844 <I2C_ITSlaveCplt+0x1f8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2241      	movs	r2, #65	@ 0x41
 80027ec:	5c9b      	ldrb	r3, [r3, r2]
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	2b28      	cmp	r3, #40	@ 0x28
 80027f2:	d10b      	bne.n	800280c <I2C_ITSlaveCplt+0x1c0>
 80027f4:	68fa      	ldr	r2, [r7, #12]
 80027f6:	2380      	movs	r3, #128	@ 0x80
 80027f8:	049b      	lsls	r3, r3, #18
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d106      	bne.n	800280c <I2C_ITSlaveCplt+0x1c0>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80027fe:	697a      	ldr	r2, [r7, #20]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	0011      	movs	r1, r2
 8002804:	0018      	movs	r0, r3
 8002806:	f000 f8a9 	bl	800295c <I2C_ITListenCplt>
 800280a:	e034      	b.n	8002876 <I2C_ITSlaveCplt+0x22a>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2241      	movs	r2, #65	@ 0x41
 8002810:	5c9b      	ldrb	r3, [r3, r2]
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b29      	cmp	r3, #41	@ 0x29
 8002816:	d110      	bne.n	800283a <I2C_ITSlaveCplt+0x1ee>
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	4a4f      	ldr	r2, [pc, #316]	@ (8002958 <I2C_ITSlaveCplt+0x30c>)
 800281c:	4293      	cmp	r3, r2
 800281e:	d00c      	beq.n	800283a <I2C_ITSlaveCplt+0x1ee>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	2210      	movs	r2, #16
 8002826:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	0018      	movs	r0, r3
 800282c:	f000 fa19 	bl	8002c62 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	0018      	movs	r0, r3
 8002834:	f7ff fdd8 	bl	80023e8 <I2C_ITSlaveSeqCplt>
 8002838:	e01d      	b.n	8002876 <I2C_ITSlaveCplt+0x22a>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2210      	movs	r2, #16
 8002840:	61da      	str	r2, [r3, #28]
 8002842:	e018      	b.n	8002876 <I2C_ITSlaveCplt+0x22a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	2210      	movs	r2, #16
 800284a:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002850:	2204      	movs	r2, #4
 8002852:	431a      	orrs	r2, r3
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d004      	beq.n	8002868 <I2C_ITSlaveCplt+0x21c>
 800285e:	68fa      	ldr	r2, [r7, #12]
 8002860:	2380      	movs	r3, #128	@ 0x80
 8002862:	045b      	lsls	r3, r3, #17
 8002864:	429a      	cmp	r2, r3
 8002866:	d106      	bne.n	8002876 <I2C_ITSlaveCplt+0x22a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	0011      	movs	r1, r2
 8002870:	0018      	movs	r0, r3
 8002872:	f000 f8cb 	bl	8002a0c <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	2242      	movs	r2, #66	@ 0x42
 800287a:	2100      	movs	r1, #0
 800287c:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	2200      	movs	r2, #0
 8002882:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002888:	2b00      	cmp	r3, #0
 800288a:	d013      	beq.n	80028b4 <I2C_ITSlaveCplt+0x268>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	0011      	movs	r1, r2
 8002894:	0018      	movs	r0, r3
 8002896:	f000 f8b9 	bl	8002a0c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2241      	movs	r2, #65	@ 0x41
 800289e:	5c9b      	ldrb	r3, [r3, r2]
 80028a0:	b2db      	uxtb	r3, r3
 80028a2:	2b28      	cmp	r3, #40	@ 0x28
 80028a4:	d147      	bne.n	8002936 <I2C_ITSlaveCplt+0x2ea>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80028a6:	697a      	ldr	r2, [r7, #20]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	0011      	movs	r1, r2
 80028ac:	0018      	movs	r0, r3
 80028ae:	f000 f855 	bl	800295c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80028b2:	e040      	b.n	8002936 <I2C_ITSlaveCplt+0x2ea>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028b8:	4a27      	ldr	r2, [pc, #156]	@ (8002958 <I2C_ITSlaveCplt+0x30c>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d016      	beq.n	80028ec <I2C_ITSlaveCplt+0x2a0>
    I2C_ITSlaveSeqCplt(hi2c);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	0018      	movs	r0, r3
 80028c2:	f7ff fd91 	bl	80023e8 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a23      	ldr	r2, [pc, #140]	@ (8002958 <I2C_ITSlaveCplt+0x30c>)
 80028ca:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2241      	movs	r2, #65	@ 0x41
 80028d0:	2120      	movs	r1, #32
 80028d2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2240      	movs	r2, #64	@ 0x40
 80028de:	2100      	movs	r1, #0
 80028e0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	0018      	movs	r0, r3
 80028e6:	f7fe f871 	bl	80009cc <HAL_I2C_ListenCpltCallback>
}
 80028ea:	e024      	b.n	8002936 <I2C_ITSlaveCplt+0x2ea>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2241      	movs	r2, #65	@ 0x41
 80028f0:	5c9b      	ldrb	r3, [r3, r2]
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	2b22      	cmp	r3, #34	@ 0x22
 80028f6:	d10f      	bne.n	8002918 <I2C_ITSlaveCplt+0x2cc>
    hi2c->State = HAL_I2C_STATE_READY;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2241      	movs	r2, #65	@ 0x41
 80028fc:	2120      	movs	r1, #32
 80028fe:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2200      	movs	r2, #0
 8002904:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2240      	movs	r2, #64	@ 0x40
 800290a:	2100      	movs	r1, #0
 800290c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	0018      	movs	r0, r3
 8002912:	f7fe f887 	bl	8000a24 <HAL_I2C_SlaveRxCpltCallback>
}
 8002916:	e00e      	b.n	8002936 <I2C_ITSlaveCplt+0x2ea>
    hi2c->State = HAL_I2C_STATE_READY;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2241      	movs	r2, #65	@ 0x41
 800291c:	2120      	movs	r1, #32
 800291e:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	2240      	movs	r2, #64	@ 0x40
 800292a:	2100      	movs	r1, #0
 800292c:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	0018      	movs	r0, r3
 8002932:	f7ff f842 	bl	80019ba <HAL_I2C_SlaveTxCpltCallback>
}
 8002936:	46c0      	nop			@ (mov r8, r8)
 8002938:	46bd      	mov	sp, r7
 800293a:	b006      	add	sp, #24
 800293c:	bd80      	pop	{r7, pc}
 800293e:	46c0      	nop			@ (mov r8, r8)
 8002940:	00008001 	.word	0x00008001
 8002944:	00008002 	.word	0x00008002
 8002948:	00008003 	.word	0x00008003
 800294c:	fe00e800 	.word	0xfe00e800
 8002950:	ffffbfff 	.word	0xffffbfff
 8002954:	ffff7fff 	.word	0xffff7fff
 8002958:	ffff0000 	.word	0xffff0000

0800295c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
 8002964:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	4a26      	ldr	r2, [pc, #152]	@ (8002a04 <I2C_ITListenCplt+0xa8>)
 800296a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2241      	movs	r2, #65	@ 0x41
 8002976:	2120      	movs	r1, #32
 8002978:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	2242      	movs	r2, #66	@ 0x42
 800297e:	2100      	movs	r1, #0
 8002980:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	2204      	movs	r2, #4
 800298c:	4013      	ands	r3, r2
 800298e:	d022      	beq.n	80029d6 <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299a:	b2d2      	uxtb	r2, r2
 800299c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a2:	1c5a      	adds	r2, r3, #1
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d012      	beq.n	80029d6 <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029b4:	3b01      	subs	r3, #1
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	3b01      	subs	r3, #1
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029ce:	2204      	movs	r2, #4
 80029d0:	431a      	orrs	r2, r3
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80029d6:	4a0c      	ldr	r2, [pc, #48]	@ (8002a08 <I2C_ITListenCplt+0xac>)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	0011      	movs	r1, r2
 80029dc:	0018      	movs	r0, r3
 80029de:	f000 fa45 	bl	8002e6c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2210      	movs	r2, #16
 80029e8:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	2240      	movs	r2, #64	@ 0x40
 80029ee:	2100      	movs	r1, #0
 80029f0:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	0018      	movs	r0, r3
 80029f6:	f7fd ffe9 	bl	80009cc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80029fa:	46c0      	nop			@ (mov r8, r8)
 80029fc:	46bd      	mov	sp, r7
 80029fe:	b002      	add	sp, #8
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	46c0      	nop			@ (mov r8, r8)
 8002a04:	ffff0000 	.word	0xffff0000
 8002a08:	00008003 	.word	0x00008003

08002a0c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8002a16:	200f      	movs	r0, #15
 8002a18:	183b      	adds	r3, r7, r0
 8002a1a:	687a      	ldr	r2, [r7, #4]
 8002a1c:	2141      	movs	r1, #65	@ 0x41
 8002a1e:	5c52      	ldrb	r2, [r2, r1]
 8002a20:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2242      	movs	r2, #66	@ 0x42
 8002a26:	2100      	movs	r1, #0
 8002a28:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a72      	ldr	r2, [pc, #456]	@ (8002bf8 <I2C_ITError+0x1ec>)
 8002a2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	431a      	orrs	r2, r3
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8002a42:	183b      	adds	r3, r7, r0
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	2b28      	cmp	r3, #40	@ 0x28
 8002a48:	d007      	beq.n	8002a5a <I2C_ITError+0x4e>
 8002a4a:	183b      	adds	r3, r7, r0
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	2b29      	cmp	r3, #41	@ 0x29
 8002a50:	d003      	beq.n	8002a5a <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8002a52:	183b      	adds	r3, r7, r0
 8002a54:	781b      	ldrb	r3, [r3, #0]
 8002a56:	2b2a      	cmp	r3, #42	@ 0x2a
 8002a58:	d10c      	bne.n	8002a74 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2103      	movs	r1, #3
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f000 fa04 	bl	8002e6c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2241      	movs	r2, #65	@ 0x41
 8002a68:	2128      	movs	r1, #40	@ 0x28
 8002a6a:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	4a63      	ldr	r2, [pc, #396]	@ (8002bfc <I2C_ITError+0x1f0>)
 8002a70:	635a      	str	r2, [r3, #52]	@ 0x34
 8002a72:	e032      	b.n	8002ada <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8002a74:	4a62      	ldr	r2, [pc, #392]	@ (8002c00 <I2C_ITError+0x1f4>)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	0011      	movs	r1, r2
 8002a7a:	0018      	movs	r0, r3
 8002a7c:	f000 f9f6 	bl	8002e6c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	0018      	movs	r0, r3
 8002a84:	f000 f8ed 	bl	8002c62 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2241      	movs	r2, #65	@ 0x41
 8002a8c:	5c9b      	ldrb	r3, [r3, r2]
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	2b60      	cmp	r3, #96	@ 0x60
 8002a92:	d01f      	beq.n	8002ad4 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2241      	movs	r2, #65	@ 0x41
 8002a98:	2120      	movs	r1, #32
 8002a9a:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	699b      	ldr	r3, [r3, #24]
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	2b20      	cmp	r3, #32
 8002aa8:	d114      	bne.n	8002ad4 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	699b      	ldr	r3, [r3, #24]
 8002ab0:	2210      	movs	r2, #16
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	2b10      	cmp	r3, #16
 8002ab6:	d109      	bne.n	8002acc <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	2210      	movs	r2, #16
 8002abe:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac4:	2204      	movs	r2, #4
 8002ac6:	431a      	orrs	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2220      	movs	r2, #32
 8002ad2:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2200      	movs	r2, #0
 8002ad8:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ade:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d03b      	beq.n	8002b60 <I2C_ITError+0x154>
 8002ae8:	68bb      	ldr	r3, [r7, #8]
 8002aea:	2b11      	cmp	r3, #17
 8002aec:	d002      	beq.n	8002af4 <I2C_ITError+0xe8>
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	2b21      	cmp	r3, #33	@ 0x21
 8002af2:	d135      	bne.n	8002b60 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	2380      	movs	r3, #128	@ 0x80
 8002afc:	01db      	lsls	r3, r3, #7
 8002afe:	401a      	ands	r2, r3
 8002b00:	2380      	movs	r3, #128	@ 0x80
 8002b02:	01db      	lsls	r3, r3, #7
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d107      	bne.n	8002b18 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681a      	ldr	r2, [r3, #0]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	493c      	ldr	r1, [pc, #240]	@ (8002c04 <I2C_ITError+0x1f8>)
 8002b14:	400a      	ands	r2, r1
 8002b16:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b1c:	0018      	movs	r0, r3
 8002b1e:	f7fe fbb1 	bl	8001284 <HAL_DMA_GetState>
 8002b22:	0003      	movs	r3, r0
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d016      	beq.n	8002b56 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b2c:	4a36      	ldr	r2, [pc, #216]	@ (8002c08 <I2C_ITError+0x1fc>)
 8002b2e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2240      	movs	r2, #64	@ 0x40
 8002b34:	2100      	movs	r1, #0
 8002b36:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b3c:	0018      	movs	r0, r3
 8002b3e:	f7fe fb37 	bl	80011b0 <HAL_DMA_Abort_IT>
 8002b42:	1e03      	subs	r3, r0, #0
 8002b44:	d051      	beq.n	8002bea <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b50:	0018      	movs	r0, r3
 8002b52:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002b54:	e049      	b.n	8002bea <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	0018      	movs	r0, r3
 8002b5a:	f000 f859 	bl	8002c10 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002b5e:	e044      	b.n	8002bea <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d03b      	beq.n	8002be0 <I2C_ITError+0x1d4>
 8002b68:	68bb      	ldr	r3, [r7, #8]
 8002b6a:	2b12      	cmp	r3, #18
 8002b6c:	d002      	beq.n	8002b74 <I2C_ITError+0x168>
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	2b22      	cmp	r3, #34	@ 0x22
 8002b72:	d135      	bne.n	8002be0 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	2380      	movs	r3, #128	@ 0x80
 8002b7c:	021b      	lsls	r3, r3, #8
 8002b7e:	401a      	ands	r2, r3
 8002b80:	2380      	movs	r3, #128	@ 0x80
 8002b82:	021b      	lsls	r3, r3, #8
 8002b84:	429a      	cmp	r2, r3
 8002b86:	d107      	bne.n	8002b98 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681a      	ldr	r2, [r3, #0]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	491e      	ldr	r1, [pc, #120]	@ (8002c0c <I2C_ITError+0x200>)
 8002b94:	400a      	ands	r2, r1
 8002b96:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	f7fe fb71 	bl	8001284 <HAL_DMA_GetState>
 8002ba2:	0003      	movs	r3, r0
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d016      	beq.n	8002bd6 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bac:	4a16      	ldr	r2, [pc, #88]	@ (8002c08 <I2C_ITError+0x1fc>)
 8002bae:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2240      	movs	r2, #64	@ 0x40
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	f7fe faf7 	bl	80011b0 <HAL_DMA_Abort_IT>
 8002bc2:	1e03      	subs	r3, r0, #0
 8002bc4:	d013      	beq.n	8002bee <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bd0:	0018      	movs	r0, r3
 8002bd2:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002bd4:	e00b      	b.n	8002bee <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	0018      	movs	r0, r3
 8002bda:	f000 f819 	bl	8002c10 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002bde:	e006      	b.n	8002bee <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	0018      	movs	r0, r3
 8002be4:	f000 f814 	bl	8002c10 <I2C_TreatErrorCallback>
  }
}
 8002be8:	e002      	b.n	8002bf0 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8002bea:	46c0      	nop			@ (mov r8, r8)
 8002bec:	e000      	b.n	8002bf0 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8002bee:	46c0      	nop			@ (mov r8, r8)
}
 8002bf0:	46c0      	nop			@ (mov r8, r8)
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	b004      	add	sp, #16
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	ffff0000 	.word	0xffff0000
 8002bfc:	080019fd 	.word	0x080019fd
 8002c00:	00008003 	.word	0x00008003
 8002c04:	ffffbfff 	.word	0xffffbfff
 8002c08:	08002ca7 	.word	0x08002ca7
 8002c0c:	ffff7fff 	.word	0xffff7fff

08002c10 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	2241      	movs	r2, #65	@ 0x41
 8002c1c:	5c9b      	ldrb	r3, [r3, r2]
 8002c1e:	b2db      	uxtb	r3, r3
 8002c20:	2b60      	cmp	r3, #96	@ 0x60
 8002c22:	d10f      	bne.n	8002c44 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2241      	movs	r2, #65	@ 0x41
 8002c28:	2120      	movs	r1, #32
 8002c2a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2200      	movs	r2, #0
 8002c30:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	2240      	movs	r2, #64	@ 0x40
 8002c36:	2100      	movs	r1, #0
 8002c38:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	f7fe fed4 	bl	80019ea <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8002c42:	e00a      	b.n	8002c5a <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2200      	movs	r2, #0
 8002c48:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	2240      	movs	r2, #64	@ 0x40
 8002c4e:	2100      	movs	r1, #0
 8002c50:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	0018      	movs	r0, r3
 8002c56:	f7fd ff27 	bl	8000aa8 <HAL_I2C_ErrorCallback>
}
 8002c5a:	46c0      	nop			@ (mov r8, r8)
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	b002      	add	sp, #8
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b082      	sub	sp, #8
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	699b      	ldr	r3, [r3, #24]
 8002c70:	2202      	movs	r2, #2
 8002c72:	4013      	ands	r3, r2
 8002c74:	2b02      	cmp	r3, #2
 8002c76:	d103      	bne.n	8002c80 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	2201      	movs	r2, #1
 8002c88:	4013      	ands	r3, r2
 8002c8a:	2b01      	cmp	r3, #1
 8002c8c:	d007      	beq.n	8002c9e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	699a      	ldr	r2, [r3, #24]
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	2101      	movs	r1, #1
 8002c9a:	430a      	orrs	r2, r1
 8002c9c:	619a      	str	r2, [r3, #24]
  }
}
 8002c9e:	46c0      	nop			@ (mov r8, r8)
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	b002      	add	sp, #8
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b084      	sub	sp, #16
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cb2:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d003      	beq.n	8002cc4 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d003      	beq.n	8002cd4 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	0018      	movs	r0, r3
 8002cd8:	f7ff ff9a 	bl	8002c10 <I2C_TreatErrorCallback>
}
 8002cdc:	46c0      	nop			@ (mov r8, r8)
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	b004      	add	sp, #16
 8002ce2:	bd80      	pop	{r7, pc}

08002ce4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002ce4:	b590      	push	{r4, r7, lr}
 8002ce6:	b087      	sub	sp, #28
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	60f8      	str	r0, [r7, #12]
 8002cec:	0008      	movs	r0, r1
 8002cee:	0011      	movs	r1, r2
 8002cf0:	607b      	str	r3, [r7, #4]
 8002cf2:	240a      	movs	r4, #10
 8002cf4:	193b      	adds	r3, r7, r4
 8002cf6:	1c02      	adds	r2, r0, #0
 8002cf8:	801a      	strh	r2, [r3, #0]
 8002cfa:	2009      	movs	r0, #9
 8002cfc:	183b      	adds	r3, r7, r0
 8002cfe:	1c0a      	adds	r2, r1, #0
 8002d00:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d02:	193b      	adds	r3, r7, r4
 8002d04:	881b      	ldrh	r3, [r3, #0]
 8002d06:	059b      	lsls	r3, r3, #22
 8002d08:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d0a:	183b      	adds	r3, r7, r0
 8002d0c:	781b      	ldrb	r3, [r3, #0]
 8002d0e:	0419      	lsls	r1, r3, #16
 8002d10:	23ff      	movs	r3, #255	@ 0xff
 8002d12:	041b      	lsls	r3, r3, #16
 8002d14:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d16:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002d1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	005b      	lsls	r3, r3, #1
 8002d22:	085b      	lsrs	r3, r3, #1
 8002d24:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002d2e:	0d51      	lsrs	r1, r2, #21
 8002d30:	2280      	movs	r2, #128	@ 0x80
 8002d32:	00d2      	lsls	r2, r2, #3
 8002d34:	400a      	ands	r2, r1
 8002d36:	4907      	ldr	r1, [pc, #28]	@ (8002d54 <I2C_TransferConfig+0x70>)
 8002d38:	430a      	orrs	r2, r1
 8002d3a:	43d2      	mvns	r2, r2
 8002d3c:	401a      	ands	r2, r3
 8002d3e:	0011      	movs	r1, r2
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	697a      	ldr	r2, [r7, #20]
 8002d46:	430a      	orrs	r2, r1
 8002d48:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002d4a:	46c0      	nop			@ (mov r8, r8)
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	b007      	add	sp, #28
 8002d50:	bd90      	pop	{r4, r7, pc}
 8002d52:	46c0      	nop			@ (mov r8, r8)
 8002d54:	03ff63ff 	.word	0x03ff63ff

08002d58 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b084      	sub	sp, #16
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
 8002d60:	000a      	movs	r2, r1
 8002d62:	1cbb      	adds	r3, r7, #2
 8002d64:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8002d66:	2300      	movs	r3, #0
 8002d68:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d6e:	4b3c      	ldr	r3, [pc, #240]	@ (8002e60 <I2C_Enable_IRQ+0x108>)
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d035      	beq.n	8002de0 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8002d78:	4b3a      	ldr	r3, [pc, #232]	@ (8002e64 <I2C_Enable_IRQ+0x10c>)
 8002d7a:	429a      	cmp	r2, r3
 8002d7c:	d030      	beq.n	8002de0 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8002d82:	4b39      	ldr	r3, [pc, #228]	@ (8002e68 <I2C_Enable_IRQ+0x110>)
 8002d84:	429a      	cmp	r2, r3
 8002d86:	d02b      	beq.n	8002de0 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002d88:	1cbb      	adds	r3, r7, #2
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	5e9b      	ldrsh	r3, [r3, r2]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	da03      	bge.n	8002d9a <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	22b8      	movs	r2, #184	@ 0xb8
 8002d96:	4313      	orrs	r3, r2
 8002d98:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002d9a:	1cbb      	adds	r3, r7, #2
 8002d9c:	881b      	ldrh	r3, [r3, #0]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	4013      	ands	r3, r2
 8002da2:	d003      	beq.n	8002dac <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	22f2      	movs	r2, #242	@ 0xf2
 8002da8:	4313      	orrs	r3, r2
 8002daa:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8002dac:	1cbb      	adds	r3, r7, #2
 8002dae:	881b      	ldrh	r3, [r3, #0]
 8002db0:	2202      	movs	r2, #2
 8002db2:	4013      	ands	r3, r2
 8002db4:	d003      	beq.n	8002dbe <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	22f4      	movs	r2, #244	@ 0xf4
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002dbe:	1cbb      	adds	r3, r7, #2
 8002dc0:	881b      	ldrh	r3, [r3, #0]
 8002dc2:	2b10      	cmp	r3, #16
 8002dc4:	d103      	bne.n	8002dce <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2290      	movs	r2, #144	@ 0x90
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002dce:	1cbb      	adds	r3, r7, #2
 8002dd0:	881b      	ldrh	r3, [r3, #0]
 8002dd2:	2b20      	cmp	r3, #32
 8002dd4:	d137      	bne.n	8002e46 <I2C_Enable_IRQ+0xee>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2220      	movs	r2, #32
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002dde:	e032      	b.n	8002e46 <I2C_Enable_IRQ+0xee>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002de0:	1cbb      	adds	r3, r7, #2
 8002de2:	2200      	movs	r2, #0
 8002de4:	5e9b      	ldrsh	r3, [r3, r2]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	da03      	bge.n	8002df2 <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	22b8      	movs	r2, #184	@ 0xb8
 8002dee:	4313      	orrs	r3, r2
 8002df0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002df2:	1cbb      	adds	r3, r7, #2
 8002df4:	881b      	ldrh	r3, [r3, #0]
 8002df6:	2201      	movs	r2, #1
 8002df8:	4013      	ands	r3, r2
 8002dfa:	d003      	beq.n	8002e04 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	22f2      	movs	r2, #242	@ 0xf2
 8002e00:	4313      	orrs	r3, r2
 8002e02:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8002e04:	1cbb      	adds	r3, r7, #2
 8002e06:	881b      	ldrh	r3, [r3, #0]
 8002e08:	2202      	movs	r2, #2
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	d003      	beq.n	8002e16 <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	22f4      	movs	r2, #244	@ 0xf4
 8002e12:	4313      	orrs	r3, r2
 8002e14:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002e16:	1cbb      	adds	r3, r7, #2
 8002e18:	881b      	ldrh	r3, [r3, #0]
 8002e1a:	2b10      	cmp	r3, #16
 8002e1c:	d103      	bne.n	8002e26 <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	2290      	movs	r2, #144	@ 0x90
 8002e22:	4313      	orrs	r3, r2
 8002e24:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002e26:	1cbb      	adds	r3, r7, #2
 8002e28:	881b      	ldrh	r3, [r3, #0]
 8002e2a:	2b20      	cmp	r3, #32
 8002e2c:	d103      	bne.n	8002e36 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	2260      	movs	r2, #96	@ 0x60
 8002e32:	4313      	orrs	r3, r2
 8002e34:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002e36:	1cbb      	adds	r3, r7, #2
 8002e38:	881b      	ldrh	r3, [r3, #0]
 8002e3a:	2b40      	cmp	r3, #64	@ 0x40
 8002e3c:	d103      	bne.n	8002e46 <I2C_Enable_IRQ+0xee>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	2240      	movs	r2, #64	@ 0x40
 8002e42:	4313      	orrs	r3, r2
 8002e44:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	6819      	ldr	r1, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	430a      	orrs	r2, r1
 8002e54:	601a      	str	r2, [r3, #0]
}
 8002e56:	46c0      	nop			@ (mov r8, r8)
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	b004      	add	sp, #16
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	46c0      	nop			@ (mov r8, r8)
 8002e60:	08001bfd 	.word	0x08001bfd
 8002e64:	0800204d 	.word	0x0800204d
 8002e68:	08001df5 	.word	0x08001df5

08002e6c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b084      	sub	sp, #16
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
 8002e74:	000a      	movs	r2, r1
 8002e76:	1cbb      	adds	r3, r7, #2
 8002e78:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8002e7e:	1cbb      	adds	r3, r7, #2
 8002e80:	881b      	ldrh	r3, [r3, #0]
 8002e82:	2201      	movs	r2, #1
 8002e84:	4013      	ands	r3, r2
 8002e86:	d010      	beq.n	8002eaa <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2242      	movs	r2, #66	@ 0x42
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2241      	movs	r2, #65	@ 0x41
 8002e94:	5c9b      	ldrb	r3, [r3, r2]
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	001a      	movs	r2, r3
 8002e9a:	2328      	movs	r3, #40	@ 0x28
 8002e9c:	4013      	ands	r3, r2
 8002e9e:	2b28      	cmp	r3, #40	@ 0x28
 8002ea0:	d003      	beq.n	8002eaa <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	22b0      	movs	r2, #176	@ 0xb0
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8002eaa:	1cbb      	adds	r3, r7, #2
 8002eac:	881b      	ldrh	r3, [r3, #0]
 8002eae:	2202      	movs	r2, #2
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	d010      	beq.n	8002ed6 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	2244      	movs	r2, #68	@ 0x44
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2241      	movs	r2, #65	@ 0x41
 8002ec0:	5c9b      	ldrb	r3, [r3, r2]
 8002ec2:	b2db      	uxtb	r3, r3
 8002ec4:	001a      	movs	r2, r3
 8002ec6:	2328      	movs	r3, #40	@ 0x28
 8002ec8:	4013      	ands	r3, r2
 8002eca:	2b28      	cmp	r3, #40	@ 0x28
 8002ecc:	d003      	beq.n	8002ed6 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	22b0      	movs	r2, #176	@ 0xb0
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8002ed6:	1cbb      	adds	r3, r7, #2
 8002ed8:	2200      	movs	r2, #0
 8002eda:	5e9b      	ldrsh	r3, [r3, r2]
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	da03      	bge.n	8002ee8 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	22b8      	movs	r2, #184	@ 0xb8
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8002ee8:	1cbb      	adds	r3, r7, #2
 8002eea:	881b      	ldrh	r3, [r3, #0]
 8002eec:	2b10      	cmp	r3, #16
 8002eee:	d103      	bne.n	8002ef8 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	2290      	movs	r2, #144	@ 0x90
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8002ef8:	1cbb      	adds	r3, r7, #2
 8002efa:	881b      	ldrh	r3, [r3, #0]
 8002efc:	2b20      	cmp	r3, #32
 8002efe:	d103      	bne.n	8002f08 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2220      	movs	r2, #32
 8002f04:	4313      	orrs	r3, r2
 8002f06:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8002f08:	1cbb      	adds	r3, r7, #2
 8002f0a:	881b      	ldrh	r3, [r3, #0]
 8002f0c:	2b40      	cmp	r3, #64	@ 0x40
 8002f0e:	d103      	bne.n	8002f18 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2240      	movs	r2, #64	@ 0x40
 8002f14:	4313      	orrs	r3, r2
 8002f16:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	43d9      	mvns	r1, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	400a      	ands	r2, r1
 8002f28:	601a      	str	r2, [r3, #0]
}
 8002f2a:	46c0      	nop			@ (mov r8, r8)
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	b004      	add	sp, #16
 8002f30:	bd80      	pop	{r7, pc}
	...

08002f34 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	b082      	sub	sp, #8
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
 8002f3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2241      	movs	r2, #65	@ 0x41
 8002f42:	5c9b      	ldrb	r3, [r3, r2]
 8002f44:	b2db      	uxtb	r3, r3
 8002f46:	2b20      	cmp	r3, #32
 8002f48:	d138      	bne.n	8002fbc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2240      	movs	r2, #64	@ 0x40
 8002f4e:	5c9b      	ldrb	r3, [r3, r2]
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d101      	bne.n	8002f58 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002f54:	2302      	movs	r3, #2
 8002f56:	e032      	b.n	8002fbe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2240      	movs	r2, #64	@ 0x40
 8002f5c:	2101      	movs	r1, #1
 8002f5e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2241      	movs	r2, #65	@ 0x41
 8002f64:	2124      	movs	r1, #36	@ 0x24
 8002f66:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2101      	movs	r1, #1
 8002f74:	438a      	bics	r2, r1
 8002f76:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4911      	ldr	r1, [pc, #68]	@ (8002fc8 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8002f84:	400a      	ands	r2, r1
 8002f86:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	6819      	ldr	r1, [r3, #0]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	683a      	ldr	r2, [r7, #0]
 8002f94:	430a      	orrs	r2, r1
 8002f96:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	681a      	ldr	r2, [r3, #0]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	2101      	movs	r1, #1
 8002fa4:	430a      	orrs	r2, r1
 8002fa6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2241      	movs	r2, #65	@ 0x41
 8002fac:	2120      	movs	r1, #32
 8002fae:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	2240      	movs	r2, #64	@ 0x40
 8002fb4:	2100      	movs	r1, #0
 8002fb6:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	e000      	b.n	8002fbe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002fbc:	2302      	movs	r3, #2
  }
}
 8002fbe:	0018      	movs	r0, r3
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	b002      	add	sp, #8
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	46c0      	nop			@ (mov r8, r8)
 8002fc8:	ffffefff 	.word	0xffffefff

08002fcc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b084      	sub	sp, #16
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
 8002fd4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2241      	movs	r2, #65	@ 0x41
 8002fda:	5c9b      	ldrb	r3, [r3, r2]
 8002fdc:	b2db      	uxtb	r3, r3
 8002fde:	2b20      	cmp	r3, #32
 8002fe0:	d139      	bne.n	8003056 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2240      	movs	r2, #64	@ 0x40
 8002fe6:	5c9b      	ldrb	r3, [r3, r2]
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	d101      	bne.n	8002ff0 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002fec:	2302      	movs	r3, #2
 8002fee:	e033      	b.n	8003058 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2240      	movs	r2, #64	@ 0x40
 8002ff4:	2101      	movs	r1, #1
 8002ff6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2241      	movs	r2, #65	@ 0x41
 8002ffc:	2124      	movs	r1, #36	@ 0x24
 8002ffe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2101      	movs	r1, #1
 800300c:	438a      	bics	r2, r1
 800300e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4a11      	ldr	r2, [pc, #68]	@ (8003060 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 800301c:	4013      	ands	r3, r2
 800301e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	021b      	lsls	r3, r3, #8
 8003024:	68fa      	ldr	r2, [r7, #12]
 8003026:	4313      	orrs	r3, r2
 8003028:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	68fa      	ldr	r2, [r7, #12]
 8003030:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2101      	movs	r1, #1
 800303e:	430a      	orrs	r2, r1
 8003040:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2241      	movs	r2, #65	@ 0x41
 8003046:	2120      	movs	r1, #32
 8003048:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2240      	movs	r2, #64	@ 0x40
 800304e:	2100      	movs	r1, #0
 8003050:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8003052:	2300      	movs	r3, #0
 8003054:	e000      	b.n	8003058 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003056:	2302      	movs	r3, #2
  }
}
 8003058:	0018      	movs	r0, r3
 800305a:	46bd      	mov	sp, r7
 800305c:	b004      	add	sp, #16
 800305e:	bd80      	pop	{r7, pc}
 8003060:	fffff0ff 	.word	0xfffff0ff

08003064 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b084      	sub	sp, #16
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800306c:	4b19      	ldr	r3, [pc, #100]	@ (80030d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a19      	ldr	r2, [pc, #100]	@ (80030d8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8003072:	4013      	ands	r3, r2
 8003074:	0019      	movs	r1, r3
 8003076:	4b17      	ldr	r3, [pc, #92]	@ (80030d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8003078:	687a      	ldr	r2, [r7, #4]
 800307a:	430a      	orrs	r2, r1
 800307c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800307e:	687a      	ldr	r2, [r7, #4]
 8003080:	2380      	movs	r3, #128	@ 0x80
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	429a      	cmp	r2, r3
 8003086:	d11f      	bne.n	80030c8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8003088:	4b14      	ldr	r3, [pc, #80]	@ (80030dc <HAL_PWREx_ControlVoltageScaling+0x78>)
 800308a:	681a      	ldr	r2, [r3, #0]
 800308c:	0013      	movs	r3, r2
 800308e:	005b      	lsls	r3, r3, #1
 8003090:	189b      	adds	r3, r3, r2
 8003092:	005b      	lsls	r3, r3, #1
 8003094:	4912      	ldr	r1, [pc, #72]	@ (80030e0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8003096:	0018      	movs	r0, r3
 8003098:	f7fd f834 	bl	8000104 <__udivsi3>
 800309c:	0003      	movs	r3, r0
 800309e:	3301      	adds	r3, #1
 80030a0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030a2:	e008      	b.n	80030b6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d003      	beq.n	80030b2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	3b01      	subs	r3, #1
 80030ae:	60fb      	str	r3, [r7, #12]
 80030b0:	e001      	b.n	80030b6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e009      	b.n	80030ca <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80030b6:	4b07      	ldr	r3, [pc, #28]	@ (80030d4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80030b8:	695a      	ldr	r2, [r3, #20]
 80030ba:	2380      	movs	r3, #128	@ 0x80
 80030bc:	00db      	lsls	r3, r3, #3
 80030be:	401a      	ands	r2, r3
 80030c0:	2380      	movs	r3, #128	@ 0x80
 80030c2:	00db      	lsls	r3, r3, #3
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d0ed      	beq.n	80030a4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	0018      	movs	r0, r3
 80030cc:	46bd      	mov	sp, r7
 80030ce:	b004      	add	sp, #16
 80030d0:	bd80      	pop	{r7, pc}
 80030d2:	46c0      	nop			@ (mov r8, r8)
 80030d4:	40007000 	.word	0x40007000
 80030d8:	fffff9ff 	.word	0xfffff9ff
 80030dc:	20000000 	.word	0x20000000
 80030e0:	000f4240 	.word	0x000f4240

080030e4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80030e8:	4b03      	ldr	r3, [pc, #12]	@ (80030f8 <LL_RCC_GetAPB1Prescaler+0x14>)
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	23e0      	movs	r3, #224	@ 0xe0
 80030ee:	01db      	lsls	r3, r3, #7
 80030f0:	4013      	ands	r3, r2
}
 80030f2:	0018      	movs	r0, r3
 80030f4:	46bd      	mov	sp, r7
 80030f6:	bd80      	pop	{r7, pc}
 80030f8:	40021000 	.word	0x40021000

080030fc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b088      	sub	sp, #32
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d101      	bne.n	800310e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800310a:	2301      	movs	r3, #1
 800310c:	e2fe      	b.n	800370c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	2201      	movs	r2, #1
 8003114:	4013      	ands	r3, r2
 8003116:	d100      	bne.n	800311a <HAL_RCC_OscConfig+0x1e>
 8003118:	e07c      	b.n	8003214 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800311a:	4bc3      	ldr	r3, [pc, #780]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 800311c:	689b      	ldr	r3, [r3, #8]
 800311e:	2238      	movs	r2, #56	@ 0x38
 8003120:	4013      	ands	r3, r2
 8003122:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003124:	4bc0      	ldr	r3, [pc, #768]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	2203      	movs	r2, #3
 800312a:	4013      	ands	r3, r2
 800312c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	2b10      	cmp	r3, #16
 8003132:	d102      	bne.n	800313a <HAL_RCC_OscConfig+0x3e>
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	2b03      	cmp	r3, #3
 8003138:	d002      	beq.n	8003140 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800313a:	69bb      	ldr	r3, [r7, #24]
 800313c:	2b08      	cmp	r3, #8
 800313e:	d10b      	bne.n	8003158 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003140:	4bb9      	ldr	r3, [pc, #740]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	2380      	movs	r3, #128	@ 0x80
 8003146:	029b      	lsls	r3, r3, #10
 8003148:	4013      	ands	r3, r2
 800314a:	d062      	beq.n	8003212 <HAL_RCC_OscConfig+0x116>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d15e      	bne.n	8003212 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8003154:	2301      	movs	r3, #1
 8003156:	e2d9      	b.n	800370c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	2380      	movs	r3, #128	@ 0x80
 800315e:	025b      	lsls	r3, r3, #9
 8003160:	429a      	cmp	r2, r3
 8003162:	d107      	bne.n	8003174 <HAL_RCC_OscConfig+0x78>
 8003164:	4bb0      	ldr	r3, [pc, #704]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003166:	681a      	ldr	r2, [r3, #0]
 8003168:	4baf      	ldr	r3, [pc, #700]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 800316a:	2180      	movs	r1, #128	@ 0x80
 800316c:	0249      	lsls	r1, r1, #9
 800316e:	430a      	orrs	r2, r1
 8003170:	601a      	str	r2, [r3, #0]
 8003172:	e020      	b.n	80031b6 <HAL_RCC_OscConfig+0xba>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	685a      	ldr	r2, [r3, #4]
 8003178:	23a0      	movs	r3, #160	@ 0xa0
 800317a:	02db      	lsls	r3, r3, #11
 800317c:	429a      	cmp	r2, r3
 800317e:	d10e      	bne.n	800319e <HAL_RCC_OscConfig+0xa2>
 8003180:	4ba9      	ldr	r3, [pc, #676]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	4ba8      	ldr	r3, [pc, #672]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003186:	2180      	movs	r1, #128	@ 0x80
 8003188:	02c9      	lsls	r1, r1, #11
 800318a:	430a      	orrs	r2, r1
 800318c:	601a      	str	r2, [r3, #0]
 800318e:	4ba6      	ldr	r3, [pc, #664]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	4ba5      	ldr	r3, [pc, #660]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003194:	2180      	movs	r1, #128	@ 0x80
 8003196:	0249      	lsls	r1, r1, #9
 8003198:	430a      	orrs	r2, r1
 800319a:	601a      	str	r2, [r3, #0]
 800319c:	e00b      	b.n	80031b6 <HAL_RCC_OscConfig+0xba>
 800319e:	4ba2      	ldr	r3, [pc, #648]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	4ba1      	ldr	r3, [pc, #644]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 80031a4:	49a1      	ldr	r1, [pc, #644]	@ (800342c <HAL_RCC_OscConfig+0x330>)
 80031a6:	400a      	ands	r2, r1
 80031a8:	601a      	str	r2, [r3, #0]
 80031aa:	4b9f      	ldr	r3, [pc, #636]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	4b9e      	ldr	r3, [pc, #632]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 80031b0:	499f      	ldr	r1, [pc, #636]	@ (8003430 <HAL_RCC_OscConfig+0x334>)
 80031b2:	400a      	ands	r2, r1
 80031b4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d014      	beq.n	80031e8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031be:	f7fd fe89 	bl	8000ed4 <HAL_GetTick>
 80031c2:	0003      	movs	r3, r0
 80031c4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031c6:	e008      	b.n	80031da <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031c8:	f7fd fe84 	bl	8000ed4 <HAL_GetTick>
 80031cc:	0002      	movs	r2, r0
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	1ad3      	subs	r3, r2, r3
 80031d2:	2b64      	cmp	r3, #100	@ 0x64
 80031d4:	d901      	bls.n	80031da <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80031d6:	2303      	movs	r3, #3
 80031d8:	e298      	b.n	800370c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031da:	4b93      	ldr	r3, [pc, #588]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	2380      	movs	r3, #128	@ 0x80
 80031e0:	029b      	lsls	r3, r3, #10
 80031e2:	4013      	ands	r3, r2
 80031e4:	d0f0      	beq.n	80031c8 <HAL_RCC_OscConfig+0xcc>
 80031e6:	e015      	b.n	8003214 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031e8:	f7fd fe74 	bl	8000ed4 <HAL_GetTick>
 80031ec:	0003      	movs	r3, r0
 80031ee:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80031f0:	e008      	b.n	8003204 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031f2:	f7fd fe6f 	bl	8000ed4 <HAL_GetTick>
 80031f6:	0002      	movs	r2, r0
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b64      	cmp	r3, #100	@ 0x64
 80031fe:	d901      	bls.n	8003204 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e283      	b.n	800370c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003204:	4b88      	ldr	r3, [pc, #544]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	2380      	movs	r3, #128	@ 0x80
 800320a:	029b      	lsls	r3, r3, #10
 800320c:	4013      	ands	r3, r2
 800320e:	d1f0      	bne.n	80031f2 <HAL_RCC_OscConfig+0xf6>
 8003210:	e000      	b.n	8003214 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003212:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	2202      	movs	r2, #2
 800321a:	4013      	ands	r3, r2
 800321c:	d100      	bne.n	8003220 <HAL_RCC_OscConfig+0x124>
 800321e:	e099      	b.n	8003354 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003220:	4b81      	ldr	r3, [pc, #516]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	2238      	movs	r2, #56	@ 0x38
 8003226:	4013      	ands	r3, r2
 8003228:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800322a:	4b7f      	ldr	r3, [pc, #508]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 800322c:	68db      	ldr	r3, [r3, #12]
 800322e:	2203      	movs	r2, #3
 8003230:	4013      	ands	r3, r2
 8003232:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8003234:	69bb      	ldr	r3, [r7, #24]
 8003236:	2b10      	cmp	r3, #16
 8003238:	d102      	bne.n	8003240 <HAL_RCC_OscConfig+0x144>
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	2b02      	cmp	r3, #2
 800323e:	d002      	beq.n	8003246 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8003240:	69bb      	ldr	r3, [r7, #24]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d135      	bne.n	80032b2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003246:	4b78      	ldr	r3, [pc, #480]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	2380      	movs	r3, #128	@ 0x80
 800324c:	00db      	lsls	r3, r3, #3
 800324e:	4013      	ands	r3, r2
 8003250:	d005      	beq.n	800325e <HAL_RCC_OscConfig+0x162>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	68db      	ldr	r3, [r3, #12]
 8003256:	2b00      	cmp	r3, #0
 8003258:	d101      	bne.n	800325e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e256      	b.n	800370c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800325e:	4b72      	ldr	r3, [pc, #456]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	4a74      	ldr	r2, [pc, #464]	@ (8003434 <HAL_RCC_OscConfig+0x338>)
 8003264:	4013      	ands	r3, r2
 8003266:	0019      	movs	r1, r3
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	695b      	ldr	r3, [r3, #20]
 800326c:	021a      	lsls	r2, r3, #8
 800326e:	4b6e      	ldr	r3, [pc, #440]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003270:	430a      	orrs	r2, r1
 8003272:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d112      	bne.n	80032a0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800327a:	4b6b      	ldr	r3, [pc, #428]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a6e      	ldr	r2, [pc, #440]	@ (8003438 <HAL_RCC_OscConfig+0x33c>)
 8003280:	4013      	ands	r3, r2
 8003282:	0019      	movs	r1, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	691a      	ldr	r2, [r3, #16]
 8003288:	4b67      	ldr	r3, [pc, #412]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 800328a:	430a      	orrs	r2, r1
 800328c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800328e:	4b66      	ldr	r3, [pc, #408]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	0adb      	lsrs	r3, r3, #11
 8003294:	2207      	movs	r2, #7
 8003296:	4013      	ands	r3, r2
 8003298:	4a68      	ldr	r2, [pc, #416]	@ (800343c <HAL_RCC_OscConfig+0x340>)
 800329a:	40da      	lsrs	r2, r3
 800329c:	4b68      	ldr	r3, [pc, #416]	@ (8003440 <HAL_RCC_OscConfig+0x344>)
 800329e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80032a0:	4b68      	ldr	r3, [pc, #416]	@ (8003444 <HAL_RCC_OscConfig+0x348>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	0018      	movs	r0, r3
 80032a6:	f7fd fdb9 	bl	8000e1c <HAL_InitTick>
 80032aa:	1e03      	subs	r3, r0, #0
 80032ac:	d051      	beq.n	8003352 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e22c      	b.n	800370c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	68db      	ldr	r3, [r3, #12]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d030      	beq.n	800331c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80032ba:	4b5b      	ldr	r3, [pc, #364]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	4a5e      	ldr	r2, [pc, #376]	@ (8003438 <HAL_RCC_OscConfig+0x33c>)
 80032c0:	4013      	ands	r3, r2
 80032c2:	0019      	movs	r1, r3
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	691a      	ldr	r2, [r3, #16]
 80032c8:	4b57      	ldr	r3, [pc, #348]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 80032ca:	430a      	orrs	r2, r1
 80032cc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80032ce:	4b56      	ldr	r3, [pc, #344]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 80032d0:	681a      	ldr	r2, [r3, #0]
 80032d2:	4b55      	ldr	r3, [pc, #340]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 80032d4:	2180      	movs	r1, #128	@ 0x80
 80032d6:	0049      	lsls	r1, r1, #1
 80032d8:	430a      	orrs	r2, r1
 80032da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032dc:	f7fd fdfa 	bl	8000ed4 <HAL_GetTick>
 80032e0:	0003      	movs	r3, r0
 80032e2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032e4:	e008      	b.n	80032f8 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032e6:	f7fd fdf5 	bl	8000ed4 <HAL_GetTick>
 80032ea:	0002      	movs	r2, r0
 80032ec:	693b      	ldr	r3, [r7, #16]
 80032ee:	1ad3      	subs	r3, r2, r3
 80032f0:	2b02      	cmp	r3, #2
 80032f2:	d901      	bls.n	80032f8 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80032f4:	2303      	movs	r3, #3
 80032f6:	e209      	b.n	800370c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032f8:	4b4b      	ldr	r3, [pc, #300]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	2380      	movs	r3, #128	@ 0x80
 80032fe:	00db      	lsls	r3, r3, #3
 8003300:	4013      	ands	r3, r2
 8003302:	d0f0      	beq.n	80032e6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003304:	4b48      	ldr	r3, [pc, #288]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	4a4a      	ldr	r2, [pc, #296]	@ (8003434 <HAL_RCC_OscConfig+0x338>)
 800330a:	4013      	ands	r3, r2
 800330c:	0019      	movs	r1, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	695b      	ldr	r3, [r3, #20]
 8003312:	021a      	lsls	r2, r3, #8
 8003314:	4b44      	ldr	r3, [pc, #272]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003316:	430a      	orrs	r2, r1
 8003318:	605a      	str	r2, [r3, #4]
 800331a:	e01b      	b.n	8003354 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800331c:	4b42      	ldr	r3, [pc, #264]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	4b41      	ldr	r3, [pc, #260]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003322:	4949      	ldr	r1, [pc, #292]	@ (8003448 <HAL_RCC_OscConfig+0x34c>)
 8003324:	400a      	ands	r2, r1
 8003326:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003328:	f7fd fdd4 	bl	8000ed4 <HAL_GetTick>
 800332c:	0003      	movs	r3, r0
 800332e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003330:	e008      	b.n	8003344 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003332:	f7fd fdcf 	bl	8000ed4 <HAL_GetTick>
 8003336:	0002      	movs	r2, r0
 8003338:	693b      	ldr	r3, [r7, #16]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	2b02      	cmp	r3, #2
 800333e:	d901      	bls.n	8003344 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8003340:	2303      	movs	r3, #3
 8003342:	e1e3      	b.n	800370c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003344:	4b38      	ldr	r3, [pc, #224]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	2380      	movs	r3, #128	@ 0x80
 800334a:	00db      	lsls	r3, r3, #3
 800334c:	4013      	ands	r3, r2
 800334e:	d1f0      	bne.n	8003332 <HAL_RCC_OscConfig+0x236>
 8003350:	e000      	b.n	8003354 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003352:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	2208      	movs	r2, #8
 800335a:	4013      	ands	r3, r2
 800335c:	d047      	beq.n	80033ee <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800335e:	4b32      	ldr	r3, [pc, #200]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003360:	689b      	ldr	r3, [r3, #8]
 8003362:	2238      	movs	r2, #56	@ 0x38
 8003364:	4013      	ands	r3, r2
 8003366:	2b18      	cmp	r3, #24
 8003368:	d10a      	bne.n	8003380 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800336a:	4b2f      	ldr	r3, [pc, #188]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 800336c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800336e:	2202      	movs	r2, #2
 8003370:	4013      	ands	r3, r2
 8003372:	d03c      	beq.n	80033ee <HAL_RCC_OscConfig+0x2f2>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	699b      	ldr	r3, [r3, #24]
 8003378:	2b00      	cmp	r3, #0
 800337a:	d138      	bne.n	80033ee <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e1c5      	b.n	800370c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	699b      	ldr	r3, [r3, #24]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d019      	beq.n	80033bc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8003388:	4b27      	ldr	r3, [pc, #156]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 800338a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800338c:	4b26      	ldr	r3, [pc, #152]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 800338e:	2101      	movs	r1, #1
 8003390:	430a      	orrs	r2, r1
 8003392:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003394:	f7fd fd9e 	bl	8000ed4 <HAL_GetTick>
 8003398:	0003      	movs	r3, r0
 800339a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800339c:	e008      	b.n	80033b0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800339e:	f7fd fd99 	bl	8000ed4 <HAL_GetTick>
 80033a2:	0002      	movs	r2, r0
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	1ad3      	subs	r3, r2, r3
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d901      	bls.n	80033b0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80033ac:	2303      	movs	r3, #3
 80033ae:	e1ad      	b.n	800370c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 80033b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033b4:	2202      	movs	r2, #2
 80033b6:	4013      	ands	r3, r2
 80033b8:	d0f1      	beq.n	800339e <HAL_RCC_OscConfig+0x2a2>
 80033ba:	e018      	b.n	80033ee <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80033bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 80033be:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80033c0:	4b19      	ldr	r3, [pc, #100]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 80033c2:	2101      	movs	r1, #1
 80033c4:	438a      	bics	r2, r1
 80033c6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033c8:	f7fd fd84 	bl	8000ed4 <HAL_GetTick>
 80033cc:	0003      	movs	r3, r0
 80033ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033d0:	e008      	b.n	80033e4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033d2:	f7fd fd7f 	bl	8000ed4 <HAL_GetTick>
 80033d6:	0002      	movs	r2, r0
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	1ad3      	subs	r3, r2, r3
 80033dc:	2b02      	cmp	r3, #2
 80033de:	d901      	bls.n	80033e4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80033e0:	2303      	movs	r3, #3
 80033e2:	e193      	b.n	800370c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80033e4:	4b10      	ldr	r3, [pc, #64]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 80033e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033e8:	2202      	movs	r2, #2
 80033ea:	4013      	ands	r3, r2
 80033ec:	d1f1      	bne.n	80033d2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	2204      	movs	r2, #4
 80033f4:	4013      	ands	r3, r2
 80033f6:	d100      	bne.n	80033fa <HAL_RCC_OscConfig+0x2fe>
 80033f8:	e0c6      	b.n	8003588 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033fa:	231f      	movs	r3, #31
 80033fc:	18fb      	adds	r3, r7, r3
 80033fe:	2200      	movs	r2, #0
 8003400:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003402:	4b09      	ldr	r3, [pc, #36]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	2238      	movs	r2, #56	@ 0x38
 8003408:	4013      	ands	r3, r2
 800340a:	2b20      	cmp	r3, #32
 800340c:	d11e      	bne.n	800344c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800340e:	4b06      	ldr	r3, [pc, #24]	@ (8003428 <HAL_RCC_OscConfig+0x32c>)
 8003410:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003412:	2202      	movs	r2, #2
 8003414:	4013      	ands	r3, r2
 8003416:	d100      	bne.n	800341a <HAL_RCC_OscConfig+0x31e>
 8003418:	e0b6      	b.n	8003588 <HAL_RCC_OscConfig+0x48c>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	2b00      	cmp	r3, #0
 8003420:	d000      	beq.n	8003424 <HAL_RCC_OscConfig+0x328>
 8003422:	e0b1      	b.n	8003588 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e171      	b.n	800370c <HAL_RCC_OscConfig+0x610>
 8003428:	40021000 	.word	0x40021000
 800342c:	fffeffff 	.word	0xfffeffff
 8003430:	fffbffff 	.word	0xfffbffff
 8003434:	ffff80ff 	.word	0xffff80ff
 8003438:	ffffc7ff 	.word	0xffffc7ff
 800343c:	00f42400 	.word	0x00f42400
 8003440:	20000000 	.word	0x20000000
 8003444:	20000004 	.word	0x20000004
 8003448:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800344c:	4bb1      	ldr	r3, [pc, #708]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 800344e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003450:	2380      	movs	r3, #128	@ 0x80
 8003452:	055b      	lsls	r3, r3, #21
 8003454:	4013      	ands	r3, r2
 8003456:	d101      	bne.n	800345c <HAL_RCC_OscConfig+0x360>
 8003458:	2301      	movs	r3, #1
 800345a:	e000      	b.n	800345e <HAL_RCC_OscConfig+0x362>
 800345c:	2300      	movs	r3, #0
 800345e:	2b00      	cmp	r3, #0
 8003460:	d011      	beq.n	8003486 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003462:	4bac      	ldr	r3, [pc, #688]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003464:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003466:	4bab      	ldr	r3, [pc, #684]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003468:	2180      	movs	r1, #128	@ 0x80
 800346a:	0549      	lsls	r1, r1, #21
 800346c:	430a      	orrs	r2, r1
 800346e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003470:	4ba8      	ldr	r3, [pc, #672]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003472:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003474:	2380      	movs	r3, #128	@ 0x80
 8003476:	055b      	lsls	r3, r3, #21
 8003478:	4013      	ands	r3, r2
 800347a:	60fb      	str	r3, [r7, #12]
 800347c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800347e:	231f      	movs	r3, #31
 8003480:	18fb      	adds	r3, r7, r3
 8003482:	2201      	movs	r2, #1
 8003484:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003486:	4ba4      	ldr	r3, [pc, #656]	@ (8003718 <HAL_RCC_OscConfig+0x61c>)
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	2380      	movs	r3, #128	@ 0x80
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	4013      	ands	r3, r2
 8003490:	d11a      	bne.n	80034c8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003492:	4ba1      	ldr	r3, [pc, #644]	@ (8003718 <HAL_RCC_OscConfig+0x61c>)
 8003494:	681a      	ldr	r2, [r3, #0]
 8003496:	4ba0      	ldr	r3, [pc, #640]	@ (8003718 <HAL_RCC_OscConfig+0x61c>)
 8003498:	2180      	movs	r1, #128	@ 0x80
 800349a:	0049      	lsls	r1, r1, #1
 800349c:	430a      	orrs	r2, r1
 800349e:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80034a0:	f7fd fd18 	bl	8000ed4 <HAL_GetTick>
 80034a4:	0003      	movs	r3, r0
 80034a6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034a8:	e008      	b.n	80034bc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034aa:	f7fd fd13 	bl	8000ed4 <HAL_GetTick>
 80034ae:	0002      	movs	r2, r0
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	2b02      	cmp	r3, #2
 80034b6:	d901      	bls.n	80034bc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e127      	b.n	800370c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034bc:	4b96      	ldr	r3, [pc, #600]	@ (8003718 <HAL_RCC_OscConfig+0x61c>)
 80034be:	681a      	ldr	r2, [r3, #0]
 80034c0:	2380      	movs	r3, #128	@ 0x80
 80034c2:	005b      	lsls	r3, r3, #1
 80034c4:	4013      	ands	r3, r2
 80034c6:	d0f0      	beq.n	80034aa <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d106      	bne.n	80034de <HAL_RCC_OscConfig+0x3e2>
 80034d0:	4b90      	ldr	r3, [pc, #576]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 80034d2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80034d4:	4b8f      	ldr	r3, [pc, #572]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 80034d6:	2101      	movs	r1, #1
 80034d8:	430a      	orrs	r2, r1
 80034da:	65da      	str	r2, [r3, #92]	@ 0x5c
 80034dc:	e01c      	b.n	8003518 <HAL_RCC_OscConfig+0x41c>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	2b05      	cmp	r3, #5
 80034e4:	d10c      	bne.n	8003500 <HAL_RCC_OscConfig+0x404>
 80034e6:	4b8b      	ldr	r3, [pc, #556]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 80034e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80034ea:	4b8a      	ldr	r3, [pc, #552]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 80034ec:	2104      	movs	r1, #4
 80034ee:	430a      	orrs	r2, r1
 80034f0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80034f2:	4b88      	ldr	r3, [pc, #544]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 80034f4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80034f6:	4b87      	ldr	r3, [pc, #540]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 80034f8:	2101      	movs	r1, #1
 80034fa:	430a      	orrs	r2, r1
 80034fc:	65da      	str	r2, [r3, #92]	@ 0x5c
 80034fe:	e00b      	b.n	8003518 <HAL_RCC_OscConfig+0x41c>
 8003500:	4b84      	ldr	r3, [pc, #528]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003502:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003504:	4b83      	ldr	r3, [pc, #524]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003506:	2101      	movs	r1, #1
 8003508:	438a      	bics	r2, r1
 800350a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800350c:	4b81      	ldr	r3, [pc, #516]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 800350e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003510:	4b80      	ldr	r3, [pc, #512]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003512:	2104      	movs	r1, #4
 8003514:	438a      	bics	r2, r1
 8003516:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	689b      	ldr	r3, [r3, #8]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d014      	beq.n	800354a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003520:	f7fd fcd8 	bl	8000ed4 <HAL_GetTick>
 8003524:	0003      	movs	r3, r0
 8003526:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003528:	e009      	b.n	800353e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800352a:	f7fd fcd3 	bl	8000ed4 <HAL_GetTick>
 800352e:	0002      	movs	r2, r0
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	4a79      	ldr	r2, [pc, #484]	@ (800371c <HAL_RCC_OscConfig+0x620>)
 8003536:	4293      	cmp	r3, r2
 8003538:	d901      	bls.n	800353e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e0e6      	b.n	800370c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800353e:	4b75      	ldr	r3, [pc, #468]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003540:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003542:	2202      	movs	r2, #2
 8003544:	4013      	ands	r3, r2
 8003546:	d0f0      	beq.n	800352a <HAL_RCC_OscConfig+0x42e>
 8003548:	e013      	b.n	8003572 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354a:	f7fd fcc3 	bl	8000ed4 <HAL_GetTick>
 800354e:	0003      	movs	r3, r0
 8003550:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003552:	e009      	b.n	8003568 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003554:	f7fd fcbe 	bl	8000ed4 <HAL_GetTick>
 8003558:	0002      	movs	r2, r0
 800355a:	693b      	ldr	r3, [r7, #16]
 800355c:	1ad3      	subs	r3, r2, r3
 800355e:	4a6f      	ldr	r2, [pc, #444]	@ (800371c <HAL_RCC_OscConfig+0x620>)
 8003560:	4293      	cmp	r3, r2
 8003562:	d901      	bls.n	8003568 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8003564:	2303      	movs	r3, #3
 8003566:	e0d1      	b.n	800370c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003568:	4b6a      	ldr	r3, [pc, #424]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 800356a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800356c:	2202      	movs	r2, #2
 800356e:	4013      	ands	r3, r2
 8003570:	d1f0      	bne.n	8003554 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003572:	231f      	movs	r3, #31
 8003574:	18fb      	adds	r3, r7, r3
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	2b01      	cmp	r3, #1
 800357a:	d105      	bne.n	8003588 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800357c:	4b65      	ldr	r3, [pc, #404]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 800357e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003580:	4b64      	ldr	r3, [pc, #400]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003582:	4967      	ldr	r1, [pc, #412]	@ (8003720 <HAL_RCC_OscConfig+0x624>)
 8003584:	400a      	ands	r2, r1
 8003586:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	69db      	ldr	r3, [r3, #28]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d100      	bne.n	8003592 <HAL_RCC_OscConfig+0x496>
 8003590:	e0bb      	b.n	800370a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003592:	4b60      	ldr	r3, [pc, #384]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	2238      	movs	r2, #56	@ 0x38
 8003598:	4013      	ands	r3, r2
 800359a:	2b10      	cmp	r3, #16
 800359c:	d100      	bne.n	80035a0 <HAL_RCC_OscConfig+0x4a4>
 800359e:	e07b      	b.n	8003698 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	69db      	ldr	r3, [r3, #28]
 80035a4:	2b02      	cmp	r3, #2
 80035a6:	d156      	bne.n	8003656 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035a8:	4b5a      	ldr	r3, [pc, #360]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	4b59      	ldr	r3, [pc, #356]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 80035ae:	495d      	ldr	r1, [pc, #372]	@ (8003724 <HAL_RCC_OscConfig+0x628>)
 80035b0:	400a      	ands	r2, r1
 80035b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035b4:	f7fd fc8e 	bl	8000ed4 <HAL_GetTick>
 80035b8:	0003      	movs	r3, r0
 80035ba:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035bc:	e008      	b.n	80035d0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035be:	f7fd fc89 	bl	8000ed4 <HAL_GetTick>
 80035c2:	0002      	movs	r2, r0
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	2b02      	cmp	r3, #2
 80035ca:	d901      	bls.n	80035d0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e09d      	b.n	800370c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035d0:	4b50      	ldr	r3, [pc, #320]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 80035d2:	681a      	ldr	r2, [r3, #0]
 80035d4:	2380      	movs	r3, #128	@ 0x80
 80035d6:	049b      	lsls	r3, r3, #18
 80035d8:	4013      	ands	r3, r2
 80035da:	d1f0      	bne.n	80035be <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80035dc:	4b4d      	ldr	r3, [pc, #308]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 80035de:	68db      	ldr	r3, [r3, #12]
 80035e0:	4a51      	ldr	r2, [pc, #324]	@ (8003728 <HAL_RCC_OscConfig+0x62c>)
 80035e2:	4013      	ands	r3, r2
 80035e4:	0019      	movs	r1, r3
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6a1a      	ldr	r2, [r3, #32]
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ee:	431a      	orrs	r2, r3
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035f4:	021b      	lsls	r3, r3, #8
 80035f6:	431a      	orrs	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035fc:	431a      	orrs	r2, r3
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003602:	431a      	orrs	r2, r3
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003608:	431a      	orrs	r2, r3
 800360a:	4b42      	ldr	r3, [pc, #264]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 800360c:	430a      	orrs	r2, r1
 800360e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003610:	4b40      	ldr	r3, [pc, #256]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003612:	681a      	ldr	r2, [r3, #0]
 8003614:	4b3f      	ldr	r3, [pc, #252]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003616:	2180      	movs	r1, #128	@ 0x80
 8003618:	0449      	lsls	r1, r1, #17
 800361a:	430a      	orrs	r2, r1
 800361c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800361e:	4b3d      	ldr	r3, [pc, #244]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003620:	68da      	ldr	r2, [r3, #12]
 8003622:	4b3c      	ldr	r3, [pc, #240]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003624:	2180      	movs	r1, #128	@ 0x80
 8003626:	0549      	lsls	r1, r1, #21
 8003628:	430a      	orrs	r2, r1
 800362a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800362c:	f7fd fc52 	bl	8000ed4 <HAL_GetTick>
 8003630:	0003      	movs	r3, r0
 8003632:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003634:	e008      	b.n	8003648 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003636:	f7fd fc4d 	bl	8000ed4 <HAL_GetTick>
 800363a:	0002      	movs	r2, r0
 800363c:	693b      	ldr	r3, [r7, #16]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	2b02      	cmp	r3, #2
 8003642:	d901      	bls.n	8003648 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8003644:	2303      	movs	r3, #3
 8003646:	e061      	b.n	800370c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003648:	4b32      	ldr	r3, [pc, #200]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 800364a:	681a      	ldr	r2, [r3, #0]
 800364c:	2380      	movs	r3, #128	@ 0x80
 800364e:	049b      	lsls	r3, r3, #18
 8003650:	4013      	ands	r3, r2
 8003652:	d0f0      	beq.n	8003636 <HAL_RCC_OscConfig+0x53a>
 8003654:	e059      	b.n	800370a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003656:	4b2f      	ldr	r3, [pc, #188]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	4b2e      	ldr	r3, [pc, #184]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 800365c:	4931      	ldr	r1, [pc, #196]	@ (8003724 <HAL_RCC_OscConfig+0x628>)
 800365e:	400a      	ands	r2, r1
 8003660:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003662:	f7fd fc37 	bl	8000ed4 <HAL_GetTick>
 8003666:	0003      	movs	r3, r0
 8003668:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800366a:	e008      	b.n	800367e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800366c:	f7fd fc32 	bl	8000ed4 <HAL_GetTick>
 8003670:	0002      	movs	r2, r0
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	2b02      	cmp	r3, #2
 8003678:	d901      	bls.n	800367e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e046      	b.n	800370c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800367e:	4b25      	ldr	r3, [pc, #148]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	2380      	movs	r3, #128	@ 0x80
 8003684:	049b      	lsls	r3, r3, #18
 8003686:	4013      	ands	r3, r2
 8003688:	d1f0      	bne.n	800366c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800368a:	4b22      	ldr	r3, [pc, #136]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 800368c:	68da      	ldr	r2, [r3, #12]
 800368e:	4b21      	ldr	r3, [pc, #132]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 8003690:	4926      	ldr	r1, [pc, #152]	@ (800372c <HAL_RCC_OscConfig+0x630>)
 8003692:	400a      	ands	r2, r1
 8003694:	60da      	str	r2, [r3, #12]
 8003696:	e038      	b.n	800370a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	69db      	ldr	r3, [r3, #28]
 800369c:	2b01      	cmp	r3, #1
 800369e:	d101      	bne.n	80036a4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	e033      	b.n	800370c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80036a4:	4b1b      	ldr	r3, [pc, #108]	@ (8003714 <HAL_RCC_OscConfig+0x618>)
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	2203      	movs	r2, #3
 80036ae:	401a      	ands	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6a1b      	ldr	r3, [r3, #32]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d126      	bne.n	8003706 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	2270      	movs	r2, #112	@ 0x70
 80036bc:	401a      	ands	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d11f      	bne.n	8003706 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036c6:	697a      	ldr	r2, [r7, #20]
 80036c8:	23fe      	movs	r3, #254	@ 0xfe
 80036ca:	01db      	lsls	r3, r3, #7
 80036cc:	401a      	ands	r2, r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036d2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d116      	bne.n	8003706 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80036d8:	697a      	ldr	r2, [r7, #20]
 80036da:	23f8      	movs	r3, #248	@ 0xf8
 80036dc:	039b      	lsls	r3, r3, #14
 80036de:	401a      	ands	r2, r3
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d10e      	bne.n	8003706 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80036e8:	697a      	ldr	r2, [r7, #20]
 80036ea:	23e0      	movs	r3, #224	@ 0xe0
 80036ec:	051b      	lsls	r3, r3, #20
 80036ee:	401a      	ands	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d106      	bne.n	8003706 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	0f5b      	lsrs	r3, r3, #29
 80036fc:	075a      	lsls	r2, r3, #29
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003702:	429a      	cmp	r2, r3
 8003704:	d001      	beq.n	800370a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	e000      	b.n	800370c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800370a:	2300      	movs	r3, #0
}
 800370c:	0018      	movs	r0, r3
 800370e:	46bd      	mov	sp, r7
 8003710:	b008      	add	sp, #32
 8003712:	bd80      	pop	{r7, pc}
 8003714:	40021000 	.word	0x40021000
 8003718:	40007000 	.word	0x40007000
 800371c:	00001388 	.word	0x00001388
 8003720:	efffffff 	.word	0xefffffff
 8003724:	feffffff 	.word	0xfeffffff
 8003728:	11c1808c 	.word	0x11c1808c
 800372c:	eefefffc 	.word	0xeefefffc

08003730 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
 8003738:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d101      	bne.n	8003744 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e0e9      	b.n	8003918 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003744:	4b76      	ldr	r3, [pc, #472]	@ (8003920 <HAL_RCC_ClockConfig+0x1f0>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	2207      	movs	r2, #7
 800374a:	4013      	ands	r3, r2
 800374c:	683a      	ldr	r2, [r7, #0]
 800374e:	429a      	cmp	r2, r3
 8003750:	d91e      	bls.n	8003790 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003752:	4b73      	ldr	r3, [pc, #460]	@ (8003920 <HAL_RCC_ClockConfig+0x1f0>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	2207      	movs	r2, #7
 8003758:	4393      	bics	r3, r2
 800375a:	0019      	movs	r1, r3
 800375c:	4b70      	ldr	r3, [pc, #448]	@ (8003920 <HAL_RCC_ClockConfig+0x1f0>)
 800375e:	683a      	ldr	r2, [r7, #0]
 8003760:	430a      	orrs	r2, r1
 8003762:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003764:	f7fd fbb6 	bl	8000ed4 <HAL_GetTick>
 8003768:	0003      	movs	r3, r0
 800376a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800376c:	e009      	b.n	8003782 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800376e:	f7fd fbb1 	bl	8000ed4 <HAL_GetTick>
 8003772:	0002      	movs	r2, r0
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	4a6a      	ldr	r2, [pc, #424]	@ (8003924 <HAL_RCC_ClockConfig+0x1f4>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d901      	bls.n	8003782 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800377e:	2303      	movs	r3, #3
 8003780:	e0ca      	b.n	8003918 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003782:	4b67      	ldr	r3, [pc, #412]	@ (8003920 <HAL_RCC_ClockConfig+0x1f0>)
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	2207      	movs	r2, #7
 8003788:	4013      	ands	r3, r2
 800378a:	683a      	ldr	r2, [r7, #0]
 800378c:	429a      	cmp	r2, r3
 800378e:	d1ee      	bne.n	800376e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	2202      	movs	r2, #2
 8003796:	4013      	ands	r3, r2
 8003798:	d015      	beq.n	80037c6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	2204      	movs	r2, #4
 80037a0:	4013      	ands	r3, r2
 80037a2:	d006      	beq.n	80037b2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80037a4:	4b60      	ldr	r3, [pc, #384]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 80037a6:	689a      	ldr	r2, [r3, #8]
 80037a8:	4b5f      	ldr	r3, [pc, #380]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 80037aa:	21e0      	movs	r1, #224	@ 0xe0
 80037ac:	01c9      	lsls	r1, r1, #7
 80037ae:	430a      	orrs	r2, r1
 80037b0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80037b2:	4b5d      	ldr	r3, [pc, #372]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	4a5d      	ldr	r2, [pc, #372]	@ (800392c <HAL_RCC_ClockConfig+0x1fc>)
 80037b8:	4013      	ands	r3, r2
 80037ba:	0019      	movs	r1, r3
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	689a      	ldr	r2, [r3, #8]
 80037c0:	4b59      	ldr	r3, [pc, #356]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 80037c2:	430a      	orrs	r2, r1
 80037c4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2201      	movs	r2, #1
 80037cc:	4013      	ands	r3, r2
 80037ce:	d057      	beq.n	8003880 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	685b      	ldr	r3, [r3, #4]
 80037d4:	2b01      	cmp	r3, #1
 80037d6:	d107      	bne.n	80037e8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037d8:	4b53      	ldr	r3, [pc, #332]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	2380      	movs	r3, #128	@ 0x80
 80037de:	029b      	lsls	r3, r3, #10
 80037e0:	4013      	ands	r3, r2
 80037e2:	d12b      	bne.n	800383c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e097      	b.n	8003918 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	2b02      	cmp	r3, #2
 80037ee:	d107      	bne.n	8003800 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037f0:	4b4d      	ldr	r3, [pc, #308]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	2380      	movs	r3, #128	@ 0x80
 80037f6:	049b      	lsls	r3, r3, #18
 80037f8:	4013      	ands	r3, r2
 80037fa:	d11f      	bne.n	800383c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e08b      	b.n	8003918 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d107      	bne.n	8003818 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003808:	4b47      	ldr	r3, [pc, #284]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 800380a:	681a      	ldr	r2, [r3, #0]
 800380c:	2380      	movs	r3, #128	@ 0x80
 800380e:	00db      	lsls	r3, r3, #3
 8003810:	4013      	ands	r3, r2
 8003812:	d113      	bne.n	800383c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003814:	2301      	movs	r3, #1
 8003816:	e07f      	b.n	8003918 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	685b      	ldr	r3, [r3, #4]
 800381c:	2b03      	cmp	r3, #3
 800381e:	d106      	bne.n	800382e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003820:	4b41      	ldr	r3, [pc, #260]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 8003822:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003824:	2202      	movs	r2, #2
 8003826:	4013      	ands	r3, r2
 8003828:	d108      	bne.n	800383c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e074      	b.n	8003918 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800382e:	4b3e      	ldr	r3, [pc, #248]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 8003830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003832:	2202      	movs	r2, #2
 8003834:	4013      	ands	r3, r2
 8003836:	d101      	bne.n	800383c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003838:	2301      	movs	r3, #1
 800383a:	e06d      	b.n	8003918 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800383c:	4b3a      	ldr	r3, [pc, #232]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	2207      	movs	r2, #7
 8003842:	4393      	bics	r3, r2
 8003844:	0019      	movs	r1, r3
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	685a      	ldr	r2, [r3, #4]
 800384a:	4b37      	ldr	r3, [pc, #220]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 800384c:	430a      	orrs	r2, r1
 800384e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003850:	f7fd fb40 	bl	8000ed4 <HAL_GetTick>
 8003854:	0003      	movs	r3, r0
 8003856:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003858:	e009      	b.n	800386e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800385a:	f7fd fb3b 	bl	8000ed4 <HAL_GetTick>
 800385e:	0002      	movs	r2, r0
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	4a2f      	ldr	r2, [pc, #188]	@ (8003924 <HAL_RCC_ClockConfig+0x1f4>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d901      	bls.n	800386e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e054      	b.n	8003918 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800386e:	4b2e      	ldr	r3, [pc, #184]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	2238      	movs	r2, #56	@ 0x38
 8003874:	401a      	ands	r2, r3
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	00db      	lsls	r3, r3, #3
 800387c:	429a      	cmp	r2, r3
 800387e:	d1ec      	bne.n	800385a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003880:	4b27      	ldr	r3, [pc, #156]	@ (8003920 <HAL_RCC_ClockConfig+0x1f0>)
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2207      	movs	r2, #7
 8003886:	4013      	ands	r3, r2
 8003888:	683a      	ldr	r2, [r7, #0]
 800388a:	429a      	cmp	r2, r3
 800388c:	d21e      	bcs.n	80038cc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800388e:	4b24      	ldr	r3, [pc, #144]	@ (8003920 <HAL_RCC_ClockConfig+0x1f0>)
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	2207      	movs	r2, #7
 8003894:	4393      	bics	r3, r2
 8003896:	0019      	movs	r1, r3
 8003898:	4b21      	ldr	r3, [pc, #132]	@ (8003920 <HAL_RCC_ClockConfig+0x1f0>)
 800389a:	683a      	ldr	r2, [r7, #0]
 800389c:	430a      	orrs	r2, r1
 800389e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80038a0:	f7fd fb18 	bl	8000ed4 <HAL_GetTick>
 80038a4:	0003      	movs	r3, r0
 80038a6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80038a8:	e009      	b.n	80038be <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038aa:	f7fd fb13 	bl	8000ed4 <HAL_GetTick>
 80038ae:	0002      	movs	r2, r0
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	4a1b      	ldr	r2, [pc, #108]	@ (8003924 <HAL_RCC_ClockConfig+0x1f4>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d901      	bls.n	80038be <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e02c      	b.n	8003918 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80038be:	4b18      	ldr	r3, [pc, #96]	@ (8003920 <HAL_RCC_ClockConfig+0x1f0>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2207      	movs	r2, #7
 80038c4:	4013      	ands	r3, r2
 80038c6:	683a      	ldr	r2, [r7, #0]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d1ee      	bne.n	80038aa <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2204      	movs	r2, #4
 80038d2:	4013      	ands	r3, r2
 80038d4:	d009      	beq.n	80038ea <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80038d6:	4b14      	ldr	r3, [pc, #80]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	4a15      	ldr	r2, [pc, #84]	@ (8003930 <HAL_RCC_ClockConfig+0x200>)
 80038dc:	4013      	ands	r3, r2
 80038de:	0019      	movs	r1, r3
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	68da      	ldr	r2, [r3, #12]
 80038e4:	4b10      	ldr	r3, [pc, #64]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 80038e6:	430a      	orrs	r2, r1
 80038e8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80038ea:	f000 f829 	bl	8003940 <HAL_RCC_GetSysClockFreq>
 80038ee:	0001      	movs	r1, r0
 80038f0:	4b0d      	ldr	r3, [pc, #52]	@ (8003928 <HAL_RCC_ClockConfig+0x1f8>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	0a1b      	lsrs	r3, r3, #8
 80038f6:	220f      	movs	r2, #15
 80038f8:	401a      	ands	r2, r3
 80038fa:	4b0e      	ldr	r3, [pc, #56]	@ (8003934 <HAL_RCC_ClockConfig+0x204>)
 80038fc:	0092      	lsls	r2, r2, #2
 80038fe:	58d3      	ldr	r3, [r2, r3]
 8003900:	221f      	movs	r2, #31
 8003902:	4013      	ands	r3, r2
 8003904:	000a      	movs	r2, r1
 8003906:	40da      	lsrs	r2, r3
 8003908:	4b0b      	ldr	r3, [pc, #44]	@ (8003938 <HAL_RCC_ClockConfig+0x208>)
 800390a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800390c:	4b0b      	ldr	r3, [pc, #44]	@ (800393c <HAL_RCC_ClockConfig+0x20c>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	0018      	movs	r0, r3
 8003912:	f7fd fa83 	bl	8000e1c <HAL_InitTick>
 8003916:	0003      	movs	r3, r0
}
 8003918:	0018      	movs	r0, r3
 800391a:	46bd      	mov	sp, r7
 800391c:	b004      	add	sp, #16
 800391e:	bd80      	pop	{r7, pc}
 8003920:	40022000 	.word	0x40022000
 8003924:	00001388 	.word	0x00001388
 8003928:	40021000 	.word	0x40021000
 800392c:	fffff0ff 	.word	0xfffff0ff
 8003930:	ffff8fff 	.word	0xffff8fff
 8003934:	08005720 	.word	0x08005720
 8003938:	20000000 	.word	0x20000000
 800393c:	20000004 	.word	0x20000004

08003940 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b086      	sub	sp, #24
 8003944:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003946:	4b3c      	ldr	r3, [pc, #240]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	2238      	movs	r2, #56	@ 0x38
 800394c:	4013      	ands	r3, r2
 800394e:	d10f      	bne.n	8003970 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003950:	4b39      	ldr	r3, [pc, #228]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	0adb      	lsrs	r3, r3, #11
 8003956:	2207      	movs	r2, #7
 8003958:	4013      	ands	r3, r2
 800395a:	2201      	movs	r2, #1
 800395c:	409a      	lsls	r2, r3
 800395e:	0013      	movs	r3, r2
 8003960:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003962:	6839      	ldr	r1, [r7, #0]
 8003964:	4835      	ldr	r0, [pc, #212]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0xfc>)
 8003966:	f7fc fbcd 	bl	8000104 <__udivsi3>
 800396a:	0003      	movs	r3, r0
 800396c:	613b      	str	r3, [r7, #16]
 800396e:	e05d      	b.n	8003a2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003970:	4b31      	ldr	r3, [pc, #196]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003972:	689b      	ldr	r3, [r3, #8]
 8003974:	2238      	movs	r2, #56	@ 0x38
 8003976:	4013      	ands	r3, r2
 8003978:	2b08      	cmp	r3, #8
 800397a:	d102      	bne.n	8003982 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800397c:	4b30      	ldr	r3, [pc, #192]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x100>)
 800397e:	613b      	str	r3, [r7, #16]
 8003980:	e054      	b.n	8003a2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003982:	4b2d      	ldr	r3, [pc, #180]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	2238      	movs	r2, #56	@ 0x38
 8003988:	4013      	ands	r3, r2
 800398a:	2b10      	cmp	r3, #16
 800398c:	d138      	bne.n	8003a00 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800398e:	4b2a      	ldr	r3, [pc, #168]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003990:	68db      	ldr	r3, [r3, #12]
 8003992:	2203      	movs	r2, #3
 8003994:	4013      	ands	r3, r2
 8003996:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003998:	4b27      	ldr	r3, [pc, #156]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	091b      	lsrs	r3, r3, #4
 800399e:	2207      	movs	r2, #7
 80039a0:	4013      	ands	r3, r2
 80039a2:	3301      	adds	r3, #1
 80039a4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	2b03      	cmp	r3, #3
 80039aa:	d10d      	bne.n	80039c8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039ac:	68b9      	ldr	r1, [r7, #8]
 80039ae:	4824      	ldr	r0, [pc, #144]	@ (8003a40 <HAL_RCC_GetSysClockFreq+0x100>)
 80039b0:	f7fc fba8 	bl	8000104 <__udivsi3>
 80039b4:	0003      	movs	r3, r0
 80039b6:	0019      	movs	r1, r3
 80039b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	0a1b      	lsrs	r3, r3, #8
 80039be:	227f      	movs	r2, #127	@ 0x7f
 80039c0:	4013      	ands	r3, r2
 80039c2:	434b      	muls	r3, r1
 80039c4:	617b      	str	r3, [r7, #20]
        break;
 80039c6:	e00d      	b.n	80039e4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80039c8:	68b9      	ldr	r1, [r7, #8]
 80039ca:	481c      	ldr	r0, [pc, #112]	@ (8003a3c <HAL_RCC_GetSysClockFreq+0xfc>)
 80039cc:	f7fc fb9a 	bl	8000104 <__udivsi3>
 80039d0:	0003      	movs	r3, r0
 80039d2:	0019      	movs	r1, r3
 80039d4:	4b18      	ldr	r3, [pc, #96]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	0a1b      	lsrs	r3, r3, #8
 80039da:	227f      	movs	r2, #127	@ 0x7f
 80039dc:	4013      	ands	r3, r2
 80039de:	434b      	muls	r3, r1
 80039e0:	617b      	str	r3, [r7, #20]
        break;
 80039e2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80039e4:	4b14      	ldr	r3, [pc, #80]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 80039e6:	68db      	ldr	r3, [r3, #12]
 80039e8:	0f5b      	lsrs	r3, r3, #29
 80039ea:	2207      	movs	r2, #7
 80039ec:	4013      	ands	r3, r2
 80039ee:	3301      	adds	r3, #1
 80039f0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80039f2:	6879      	ldr	r1, [r7, #4]
 80039f4:	6978      	ldr	r0, [r7, #20]
 80039f6:	f7fc fb85 	bl	8000104 <__udivsi3>
 80039fa:	0003      	movs	r3, r0
 80039fc:	613b      	str	r3, [r7, #16]
 80039fe:	e015      	b.n	8003a2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003a00:	4b0d      	ldr	r3, [pc, #52]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a02:	689b      	ldr	r3, [r3, #8]
 8003a04:	2238      	movs	r2, #56	@ 0x38
 8003a06:	4013      	ands	r3, r2
 8003a08:	2b20      	cmp	r3, #32
 8003a0a:	d103      	bne.n	8003a14 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003a0c:	2380      	movs	r3, #128	@ 0x80
 8003a0e:	021b      	lsls	r3, r3, #8
 8003a10:	613b      	str	r3, [r7, #16]
 8003a12:	e00b      	b.n	8003a2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003a14:	4b08      	ldr	r3, [pc, #32]	@ (8003a38 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003a16:	689b      	ldr	r3, [r3, #8]
 8003a18:	2238      	movs	r2, #56	@ 0x38
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	2b18      	cmp	r3, #24
 8003a1e:	d103      	bne.n	8003a28 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003a20:	23fa      	movs	r3, #250	@ 0xfa
 8003a22:	01db      	lsls	r3, r3, #7
 8003a24:	613b      	str	r3, [r7, #16]
 8003a26:	e001      	b.n	8003a2c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003a2c:	693b      	ldr	r3, [r7, #16]
}
 8003a2e:	0018      	movs	r0, r3
 8003a30:	46bd      	mov	sp, r7
 8003a32:	b006      	add	sp, #24
 8003a34:	bd80      	pop	{r7, pc}
 8003a36:	46c0      	nop			@ (mov r8, r8)
 8003a38:	40021000 	.word	0x40021000
 8003a3c:	00f42400 	.word	0x00f42400
 8003a40:	007a1200 	.word	0x007a1200

08003a44 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a48:	4b02      	ldr	r3, [pc, #8]	@ (8003a54 <HAL_RCC_GetHCLKFreq+0x10>)
 8003a4a:	681b      	ldr	r3, [r3, #0]
}
 8003a4c:	0018      	movs	r0, r3
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	46c0      	nop			@ (mov r8, r8)
 8003a54:	20000000 	.word	0x20000000

08003a58 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a58:	b5b0      	push	{r4, r5, r7, lr}
 8003a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8003a5c:	f7ff fff2 	bl	8003a44 <HAL_RCC_GetHCLKFreq>
 8003a60:	0004      	movs	r4, r0
 8003a62:	f7ff fb3f 	bl	80030e4 <LL_RCC_GetAPB1Prescaler>
 8003a66:	0003      	movs	r3, r0
 8003a68:	0b1a      	lsrs	r2, r3, #12
 8003a6a:	4b05      	ldr	r3, [pc, #20]	@ (8003a80 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003a6c:	0092      	lsls	r2, r2, #2
 8003a6e:	58d3      	ldr	r3, [r2, r3]
 8003a70:	221f      	movs	r2, #31
 8003a72:	4013      	ands	r3, r2
 8003a74:	40dc      	lsrs	r4, r3
 8003a76:	0023      	movs	r3, r4
}
 8003a78:	0018      	movs	r0, r3
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bdb0      	pop	{r4, r5, r7, pc}
 8003a7e:	46c0      	nop			@ (mov r8, r8)
 8003a80:	08005760 	.word	0x08005760

08003a84 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b086      	sub	sp, #24
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003a8c:	2313      	movs	r3, #19
 8003a8e:	18fb      	adds	r3, r7, r3
 8003a90:	2200      	movs	r2, #0
 8003a92:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a94:	2312      	movs	r3, #18
 8003a96:	18fb      	adds	r3, r7, r3
 8003a98:	2200      	movs	r2, #0
 8003a9a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681a      	ldr	r2, [r3, #0]
 8003aa0:	2380      	movs	r3, #128	@ 0x80
 8003aa2:	029b      	lsls	r3, r3, #10
 8003aa4:	4013      	ands	r3, r2
 8003aa6:	d100      	bne.n	8003aaa <HAL_RCCEx_PeriphCLKConfig+0x26>
 8003aa8:	e0a3      	b.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003aaa:	2011      	movs	r0, #17
 8003aac:	183b      	adds	r3, r7, r0
 8003aae:	2200      	movs	r2, #0
 8003ab0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ab2:	4bc3      	ldr	r3, [pc, #780]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003ab4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ab6:	2380      	movs	r3, #128	@ 0x80
 8003ab8:	055b      	lsls	r3, r3, #21
 8003aba:	4013      	ands	r3, r2
 8003abc:	d110      	bne.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003abe:	4bc0      	ldr	r3, [pc, #768]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003ac0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ac2:	4bbf      	ldr	r3, [pc, #764]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003ac4:	2180      	movs	r1, #128	@ 0x80
 8003ac6:	0549      	lsls	r1, r1, #21
 8003ac8:	430a      	orrs	r2, r1
 8003aca:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003acc:	4bbc      	ldr	r3, [pc, #752]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003ace:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003ad0:	2380      	movs	r3, #128	@ 0x80
 8003ad2:	055b      	lsls	r3, r3, #21
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	60bb      	str	r3, [r7, #8]
 8003ad8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ada:	183b      	adds	r3, r7, r0
 8003adc:	2201      	movs	r2, #1
 8003ade:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003ae0:	4bb8      	ldr	r3, [pc, #736]	@ (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	4bb7      	ldr	r3, [pc, #732]	@ (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003ae6:	2180      	movs	r1, #128	@ 0x80
 8003ae8:	0049      	lsls	r1, r1, #1
 8003aea:	430a      	orrs	r2, r1
 8003aec:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003aee:	f7fd f9f1 	bl	8000ed4 <HAL_GetTick>
 8003af2:	0003      	movs	r3, r0
 8003af4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003af6:	e00b      	b.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003af8:	f7fd f9ec 	bl	8000ed4 <HAL_GetTick>
 8003afc:	0002      	movs	r2, r0
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d904      	bls.n	8003b10 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8003b06:	2313      	movs	r3, #19
 8003b08:	18fb      	adds	r3, r7, r3
 8003b0a:	2203      	movs	r2, #3
 8003b0c:	701a      	strb	r2, [r3, #0]
        break;
 8003b0e:	e005      	b.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003b10:	4bac      	ldr	r3, [pc, #688]	@ (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8003b12:	681a      	ldr	r2, [r3, #0]
 8003b14:	2380      	movs	r3, #128	@ 0x80
 8003b16:	005b      	lsls	r3, r3, #1
 8003b18:	4013      	ands	r3, r2
 8003b1a:	d0ed      	beq.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003b1c:	2313      	movs	r3, #19
 8003b1e:	18fb      	adds	r3, r7, r3
 8003b20:	781b      	ldrb	r3, [r3, #0]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d154      	bne.n	8003bd0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b26:	4ba6      	ldr	r3, [pc, #664]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003b28:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b2a:	23c0      	movs	r3, #192	@ 0xc0
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	4013      	ands	r3, r2
 8003b30:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d019      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b3c:	697a      	ldr	r2, [r7, #20]
 8003b3e:	429a      	cmp	r2, r3
 8003b40:	d014      	beq.n	8003b6c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b42:	4b9f      	ldr	r3, [pc, #636]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003b44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b46:	4aa0      	ldr	r2, [pc, #640]	@ (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003b48:	4013      	ands	r3, r2
 8003b4a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b4c:	4b9c      	ldr	r3, [pc, #624]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003b4e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b50:	4b9b      	ldr	r3, [pc, #620]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003b52:	2180      	movs	r1, #128	@ 0x80
 8003b54:	0249      	lsls	r1, r1, #9
 8003b56:	430a      	orrs	r2, r1
 8003b58:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b5a:	4b99      	ldr	r3, [pc, #612]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003b5c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003b5e:	4b98      	ldr	r3, [pc, #608]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003b60:	499a      	ldr	r1, [pc, #616]	@ (8003dcc <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8003b62:	400a      	ands	r2, r1
 8003b64:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b66:	4b96      	ldr	r3, [pc, #600]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	4013      	ands	r3, r2
 8003b72:	d016      	beq.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b74:	f7fd f9ae 	bl	8000ed4 <HAL_GetTick>
 8003b78:	0003      	movs	r3, r0
 8003b7a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b7c:	e00c      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b7e:	f7fd f9a9 	bl	8000ed4 <HAL_GetTick>
 8003b82:	0002      	movs	r2, r0
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	1ad3      	subs	r3, r2, r3
 8003b88:	4a91      	ldr	r2, [pc, #580]	@ (8003dd0 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d904      	bls.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003b8e:	2313      	movs	r3, #19
 8003b90:	18fb      	adds	r3, r7, r3
 8003b92:	2203      	movs	r2, #3
 8003b94:	701a      	strb	r2, [r3, #0]
            break;
 8003b96:	e004      	b.n	8003ba2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b98:	4b89      	ldr	r3, [pc, #548]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003b9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b9c:	2202      	movs	r2, #2
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	d0ed      	beq.n	8003b7e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003ba2:	2313      	movs	r3, #19
 8003ba4:	18fb      	adds	r3, r7, r3
 8003ba6:	781b      	ldrb	r3, [r3, #0]
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d10a      	bne.n	8003bc2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bac:	4b84      	ldr	r3, [pc, #528]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003bae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003bb0:	4a85      	ldr	r2, [pc, #532]	@ (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	0019      	movs	r1, r3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003bba:	4b81      	ldr	r3, [pc, #516]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003bbc:	430a      	orrs	r2, r1
 8003bbe:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003bc0:	e00c      	b.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003bc2:	2312      	movs	r3, #18
 8003bc4:	18fb      	adds	r3, r7, r3
 8003bc6:	2213      	movs	r2, #19
 8003bc8:	18ba      	adds	r2, r7, r2
 8003bca:	7812      	ldrb	r2, [r2, #0]
 8003bcc:	701a      	strb	r2, [r3, #0]
 8003bce:	e005      	b.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003bd0:	2312      	movs	r3, #18
 8003bd2:	18fb      	adds	r3, r7, r3
 8003bd4:	2213      	movs	r2, #19
 8003bd6:	18ba      	adds	r2, r7, r2
 8003bd8:	7812      	ldrb	r2, [r2, #0]
 8003bda:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003bdc:	2311      	movs	r3, #17
 8003bde:	18fb      	adds	r3, r7, r3
 8003be0:	781b      	ldrb	r3, [r3, #0]
 8003be2:	2b01      	cmp	r3, #1
 8003be4:	d105      	bne.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003be6:	4b76      	ldr	r3, [pc, #472]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003be8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003bea:	4b75      	ldr	r3, [pc, #468]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003bec:	4979      	ldr	r1, [pc, #484]	@ (8003dd4 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8003bee:	400a      	ands	r2, r1
 8003bf0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	2201      	movs	r2, #1
 8003bf8:	4013      	ands	r3, r2
 8003bfa:	d009      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003bfc:	4b70      	ldr	r3, [pc, #448]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c00:	2203      	movs	r2, #3
 8003c02:	4393      	bics	r3, r2
 8003c04:	0019      	movs	r1, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	4b6d      	ldr	r3, [pc, #436]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c0c:	430a      	orrs	r2, r1
 8003c0e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	2202      	movs	r2, #2
 8003c16:	4013      	ands	r3, r2
 8003c18:	d009      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c1a:	4b69      	ldr	r3, [pc, #420]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c1e:	220c      	movs	r2, #12
 8003c20:	4393      	bics	r3, r2
 8003c22:	0019      	movs	r1, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	689a      	ldr	r2, [r3, #8]
 8003c28:	4b65      	ldr	r3, [pc, #404]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c2a:	430a      	orrs	r2, r1
 8003c2c:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	2210      	movs	r2, #16
 8003c34:	4013      	ands	r3, r2
 8003c36:	d009      	beq.n	8003c4c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c38:	4b61      	ldr	r3, [pc, #388]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c3c:	4a66      	ldr	r2, [pc, #408]	@ (8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8003c3e:	4013      	ands	r3, r2
 8003c40:	0019      	movs	r1, r3
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	68da      	ldr	r2, [r3, #12]
 8003c46:	4b5e      	ldr	r3, [pc, #376]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c48:	430a      	orrs	r2, r1
 8003c4a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681a      	ldr	r2, [r3, #0]
 8003c50:	2380      	movs	r3, #128	@ 0x80
 8003c52:	009b      	lsls	r3, r3, #2
 8003c54:	4013      	ands	r3, r2
 8003c56:	d009      	beq.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c58:	4b59      	ldr	r3, [pc, #356]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c5c:	4a5f      	ldr	r2, [pc, #380]	@ (8003ddc <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8003c5e:	4013      	ands	r3, r2
 8003c60:	0019      	movs	r1, r3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	699a      	ldr	r2, [r3, #24]
 8003c66:	4b56      	ldr	r3, [pc, #344]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c68:	430a      	orrs	r2, r1
 8003c6a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	2380      	movs	r3, #128	@ 0x80
 8003c72:	00db      	lsls	r3, r3, #3
 8003c74:	4013      	ands	r3, r2
 8003c76:	d009      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003c78:	4b51      	ldr	r3, [pc, #324]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c7c:	4a58      	ldr	r2, [pc, #352]	@ (8003de0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003c7e:	4013      	ands	r3, r2
 8003c80:	0019      	movs	r1, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	69da      	ldr	r2, [r3, #28]
 8003c86:	4b4e      	ldr	r3, [pc, #312]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c88:	430a      	orrs	r2, r1
 8003c8a:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	2220      	movs	r2, #32
 8003c92:	4013      	ands	r3, r2
 8003c94:	d009      	beq.n	8003caa <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c96:	4b4a      	ldr	r3, [pc, #296]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003c98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c9a:	4a52      	ldr	r2, [pc, #328]	@ (8003de4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	0019      	movs	r1, r3
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	691a      	ldr	r2, [r3, #16]
 8003ca4:	4b46      	ldr	r3, [pc, #280]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681a      	ldr	r2, [r3, #0]
 8003cae:	2380      	movs	r3, #128	@ 0x80
 8003cb0:	01db      	lsls	r3, r3, #7
 8003cb2:	4013      	ands	r3, r2
 8003cb4:	d015      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003cb6:	4b42      	ldr	r3, [pc, #264]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003cb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cba:	009b      	lsls	r3, r3, #2
 8003cbc:	0899      	lsrs	r1, r3, #2
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a1a      	ldr	r2, [r3, #32]
 8003cc2:	4b3f      	ldr	r3, [pc, #252]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a1a      	ldr	r2, [r3, #32]
 8003ccc:	2380      	movs	r3, #128	@ 0x80
 8003cce:	05db      	lsls	r3, r3, #23
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d106      	bne.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003cd4:	4b3a      	ldr	r3, [pc, #232]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003cd6:	68da      	ldr	r2, [r3, #12]
 8003cd8:	4b39      	ldr	r3, [pc, #228]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003cda:	2180      	movs	r1, #128	@ 0x80
 8003cdc:	0249      	lsls	r1, r1, #9
 8003cde:	430a      	orrs	r2, r1
 8003ce0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	2380      	movs	r3, #128	@ 0x80
 8003ce8:	031b      	lsls	r3, r3, #12
 8003cea:	4013      	ands	r3, r2
 8003cec:	d009      	beq.n	8003d02 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003cee:	4b34      	ldr	r3, [pc, #208]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cf2:	2240      	movs	r2, #64	@ 0x40
 8003cf4:	4393      	bics	r3, r2
 8003cf6:	0019      	movs	r1, r3
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003cfc:	4b30      	ldr	r3, [pc, #192]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681a      	ldr	r2, [r3, #0]
 8003d06:	2380      	movs	r3, #128	@ 0x80
 8003d08:	039b      	lsls	r3, r3, #14
 8003d0a:	4013      	ands	r3, r2
 8003d0c:	d016      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003d0e:	4b2c      	ldr	r3, [pc, #176]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d12:	4a35      	ldr	r2, [pc, #212]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8003d14:	4013      	ands	r3, r2
 8003d16:	0019      	movs	r1, r3
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d1c:	4b28      	ldr	r3, [pc, #160]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d1e:	430a      	orrs	r2, r1
 8003d20:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d26:	2380      	movs	r3, #128	@ 0x80
 8003d28:	03db      	lsls	r3, r3, #15
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d106      	bne.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003d2e:	4b24      	ldr	r3, [pc, #144]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d30:	68da      	ldr	r2, [r3, #12]
 8003d32:	4b23      	ldr	r3, [pc, #140]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d34:	2180      	movs	r1, #128	@ 0x80
 8003d36:	0449      	lsls	r1, r1, #17
 8003d38:	430a      	orrs	r2, r1
 8003d3a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	2380      	movs	r3, #128	@ 0x80
 8003d42:	03db      	lsls	r3, r3, #15
 8003d44:	4013      	ands	r3, r2
 8003d46:	d016      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003d48:	4b1d      	ldr	r3, [pc, #116]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d4c:	4a27      	ldr	r2, [pc, #156]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8003d4e:	4013      	ands	r3, r2
 8003d50:	0019      	movs	r1, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d56:	4b1a      	ldr	r3, [pc, #104]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d60:	2380      	movs	r3, #128	@ 0x80
 8003d62:	045b      	lsls	r3, r3, #17
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d106      	bne.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003d68:	4b15      	ldr	r3, [pc, #84]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d6a:	68da      	ldr	r2, [r3, #12]
 8003d6c:	4b14      	ldr	r3, [pc, #80]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d6e:	2180      	movs	r1, #128	@ 0x80
 8003d70:	0449      	lsls	r1, r1, #17
 8003d72:	430a      	orrs	r2, r1
 8003d74:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	2380      	movs	r3, #128	@ 0x80
 8003d7c:	011b      	lsls	r3, r3, #4
 8003d7e:	4013      	ands	r3, r2
 8003d80:	d016      	beq.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003d82:	4b0f      	ldr	r3, [pc, #60]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d86:	4a1a      	ldr	r2, [pc, #104]	@ (8003df0 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8003d88:	4013      	ands	r3, r2
 8003d8a:	0019      	movs	r1, r3
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	695a      	ldr	r2, [r3, #20]
 8003d90:	4b0b      	ldr	r3, [pc, #44]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003d92:	430a      	orrs	r2, r1
 8003d94:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	695a      	ldr	r2, [r3, #20]
 8003d9a:	2380      	movs	r3, #128	@ 0x80
 8003d9c:	01db      	lsls	r3, r3, #7
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d106      	bne.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003da2:	4b07      	ldr	r3, [pc, #28]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003da4:	68da      	ldr	r2, [r3, #12]
 8003da6:	4b06      	ldr	r3, [pc, #24]	@ (8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003da8:	2180      	movs	r1, #128	@ 0x80
 8003daa:	0249      	lsls	r1, r1, #9
 8003dac:	430a      	orrs	r2, r1
 8003dae:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003db0:	2312      	movs	r3, #18
 8003db2:	18fb      	adds	r3, r7, r3
 8003db4:	781b      	ldrb	r3, [r3, #0]
}
 8003db6:	0018      	movs	r0, r3
 8003db8:	46bd      	mov	sp, r7
 8003dba:	b006      	add	sp, #24
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	46c0      	nop			@ (mov r8, r8)
 8003dc0:	40021000 	.word	0x40021000
 8003dc4:	40007000 	.word	0x40007000
 8003dc8:	fffffcff 	.word	0xfffffcff
 8003dcc:	fffeffff 	.word	0xfffeffff
 8003dd0:	00001388 	.word	0x00001388
 8003dd4:	efffffff 	.word	0xefffffff
 8003dd8:	fffff3ff 	.word	0xfffff3ff
 8003ddc:	fff3ffff 	.word	0xfff3ffff
 8003de0:	ffcfffff 	.word	0xffcfffff
 8003de4:	ffffcfff 	.word	0xffffcfff
 8003de8:	ffbfffff 	.word	0xffbfffff
 8003dec:	feffffff 	.word	0xfeffffff
 8003df0:	ffff3fff 	.word	0xffff3fff

08003df4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b082      	sub	sp, #8
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d101      	bne.n	8003e06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e046      	b.n	8003e94 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2288      	movs	r2, #136	@ 0x88
 8003e0a:	589b      	ldr	r3, [r3, r2]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d107      	bne.n	8003e20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2284      	movs	r2, #132	@ 0x84
 8003e14:	2100      	movs	r1, #0
 8003e16:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	0018      	movs	r0, r3
 8003e1c:	f7fc ff08 	bl	8000c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	2288      	movs	r2, #136	@ 0x88
 8003e24:	2124      	movs	r1, #36	@ 0x24
 8003e26:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	681a      	ldr	r2, [r3, #0]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2101      	movs	r1, #1
 8003e34:	438a      	bics	r2, r1
 8003e36:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d003      	beq.n	8003e48 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	0018      	movs	r0, r3
 8003e44:	f000 fed4 	bl	8004bf0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	0018      	movs	r0, r3
 8003e4c:	f000 fc12 	bl	8004674 <UART_SetConfig>
 8003e50:	0003      	movs	r3, r0
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d101      	bne.n	8003e5a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8003e56:	2301      	movs	r3, #1
 8003e58:	e01c      	b.n	8003e94 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	685a      	ldr	r2, [r3, #4]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	490d      	ldr	r1, [pc, #52]	@ (8003e9c <HAL_UART_Init+0xa8>)
 8003e66:	400a      	ands	r2, r1
 8003e68:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	689a      	ldr	r2, [r3, #8]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	212a      	movs	r1, #42	@ 0x2a
 8003e76:	438a      	bics	r2, r1
 8003e78:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	681a      	ldr	r2, [r3, #0]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	2101      	movs	r1, #1
 8003e86:	430a      	orrs	r2, r1
 8003e88:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	0018      	movs	r0, r3
 8003e8e:	f000 ff63 	bl	8004d58 <UART_CheckIdleState>
 8003e92:	0003      	movs	r3, r0
}
 8003e94:	0018      	movs	r0, r3
 8003e96:	46bd      	mov	sp, r7
 8003e98:	b002      	add	sp, #8
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	ffffb7ff 	.word	0xffffb7ff

08003ea0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b08c      	sub	sp, #48	@ 0x30
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	60f8      	str	r0, [r7, #12]
 8003ea8:	60b9      	str	r1, [r7, #8]
 8003eaa:	1dbb      	adds	r3, r7, #6
 8003eac:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	2288      	movs	r2, #136	@ 0x88
 8003eb2:	589b      	ldr	r3, [r3, r2]
 8003eb4:	2b20      	cmp	r3, #32
 8003eb6:	d000      	beq.n	8003eba <HAL_UART_Transmit_IT+0x1a>
 8003eb8:	e08d      	b.n	8003fd6 <HAL_UART_Transmit_IT+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d003      	beq.n	8003ec8 <HAL_UART_Transmit_IT+0x28>
 8003ec0:	1dbb      	adds	r3, r7, #6
 8003ec2:	881b      	ldrh	r3, [r3, #0]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d101      	bne.n	8003ecc <HAL_UART_Transmit_IT+0x2c>
    {
      return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e085      	b.n	8003fd8 <HAL_UART_Transmit_IT+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	689a      	ldr	r2, [r3, #8]
 8003ed0:	2380      	movs	r3, #128	@ 0x80
 8003ed2:	015b      	lsls	r3, r3, #5
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	d109      	bne.n	8003eec <HAL_UART_Transmit_IT+0x4c>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	691b      	ldr	r3, [r3, #16]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d105      	bne.n	8003eec <HAL_UART_Transmit_IT+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003ee0:	68bb      	ldr	r3, [r7, #8]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	4013      	ands	r3, r2
 8003ee6:	d001      	beq.n	8003eec <HAL_UART_Transmit_IT+0x4c>
      {
        return  HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e075      	b.n	8003fd8 <HAL_UART_Transmit_IT+0x138>
      }
    }

    huart->pTxBuffPtr  = pData;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	68ba      	ldr	r2, [r7, #8]
 8003ef0:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	1dba      	adds	r2, r7, #6
 8003ef6:	2154      	movs	r1, #84	@ 0x54
 8003ef8:	8812      	ldrh	r2, [r2, #0]
 8003efa:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	1dba      	adds	r2, r7, #6
 8003f00:	2156      	movs	r1, #86	@ 0x56
 8003f02:	8812      	ldrh	r2, [r2, #0]
 8003f04:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	679a      	str	r2, [r3, #120]	@ 0x78

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	2290      	movs	r2, #144	@ 0x90
 8003f10:	2100      	movs	r1, #0
 8003f12:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2288      	movs	r2, #136	@ 0x88
 8003f18:	2121      	movs	r1, #33	@ 0x21
 8003f1a:	5099      	str	r1, [r3, r2]

    /* Configure Tx interrupt processing */
    if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8003f20:	2380      	movs	r3, #128	@ 0x80
 8003f22:	059b      	lsls	r3, r3, #22
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d12a      	bne.n	8003f7e <HAL_UART_Transmit_IT+0xde>
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	689a      	ldr	r2, [r3, #8]
 8003f2c:	2380      	movs	r3, #128	@ 0x80
 8003f2e:	015b      	lsls	r3, r3, #5
 8003f30:	429a      	cmp	r2, r3
 8003f32:	d107      	bne.n	8003f44 <HAL_UART_Transmit_IT+0xa4>
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	691b      	ldr	r3, [r3, #16]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d103      	bne.n	8003f44 <HAL_UART_Transmit_IT+0xa4>
      {
        huart->TxISR = UART_TxISR_16BIT_FIFOEN;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	4a28      	ldr	r2, [pc, #160]	@ (8003fe0 <HAL_UART_Transmit_IT+0x140>)
 8003f40:	679a      	str	r2, [r3, #120]	@ 0x78
 8003f42:	e002      	b.n	8003f4a <HAL_UART_Transmit_IT+0xaa>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT_FIFOEN;
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	4a27      	ldr	r2, [pc, #156]	@ (8003fe4 <HAL_UART_Transmit_IT+0x144>)
 8003f48:	679a      	str	r2, [r3, #120]	@ 0x78
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003f4a:	f3ef 8310 	mrs	r3, PRIMASK
 8003f4e:	61fb      	str	r3, [r7, #28]
  return(result);
 8003f50:	69fb      	ldr	r3, [r7, #28]
      }

      /* Enable the TX FIFO threshold interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8003f52:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003f54:	2301      	movs	r3, #1
 8003f56:	623b      	str	r3, [r7, #32]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f58:	6a3b      	ldr	r3, [r7, #32]
 8003f5a:	f383 8810 	msr	PRIMASK, r3
}
 8003f5e:	46c0      	nop			@ (mov r8, r8)
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	689a      	ldr	r2, [r3, #8]
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	2180      	movs	r1, #128	@ 0x80
 8003f6c:	0409      	lsls	r1, r1, #16
 8003f6e:	430a      	orrs	r2, r1
 8003f70:	609a      	str	r2, [r3, #8]
 8003f72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f74:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f78:	f383 8810 	msr	PRIMASK, r3
}
 8003f7c:	e029      	b.n	8003fd2 <HAL_UART_Transmit_IT+0x132>
    }
    else
    {
      /* Set the Tx ISR function pointer according to the data word length */
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	689a      	ldr	r2, [r3, #8]
 8003f82:	2380      	movs	r3, #128	@ 0x80
 8003f84:	015b      	lsls	r3, r3, #5
 8003f86:	429a      	cmp	r2, r3
 8003f88:	d107      	bne.n	8003f9a <HAL_UART_Transmit_IT+0xfa>
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d103      	bne.n	8003f9a <HAL_UART_Transmit_IT+0xfa>
      {
        huart->TxISR = UART_TxISR_16BIT;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	4a14      	ldr	r2, [pc, #80]	@ (8003fe8 <HAL_UART_Transmit_IT+0x148>)
 8003f96:	679a      	str	r2, [r3, #120]	@ 0x78
 8003f98:	e002      	b.n	8003fa0 <HAL_UART_Transmit_IT+0x100>
      }
      else
      {
        huart->TxISR = UART_TxISR_8BIT;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	4a13      	ldr	r2, [pc, #76]	@ (8003fec <HAL_UART_Transmit_IT+0x14c>)
 8003f9e:	679a      	str	r2, [r3, #120]	@ 0x78
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003fa0:	f3ef 8310 	mrs	r3, PRIMASK
 8003fa4:	613b      	str	r3, [r7, #16]
  return(result);
 8003fa6:	693b      	ldr	r3, [r7, #16]
      }

      /* Enable the Transmit Data Register Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8003fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003faa:	2301      	movs	r3, #1
 8003fac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	f383 8810 	msr	PRIMASK, r3
}
 8003fb4:	46c0      	nop			@ (mov r8, r8)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	681a      	ldr	r2, [r3, #0]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2180      	movs	r1, #128	@ 0x80
 8003fc2:	430a      	orrs	r2, r1
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fc8:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	f383 8810 	msr	PRIMASK, r3
}
 8003fd0:	46c0      	nop			@ (mov r8, r8)
    }

    return HAL_OK;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	e000      	b.n	8003fd8 <HAL_UART_Transmit_IT+0x138>
  }
  else
  {
    return HAL_BUSY;
 8003fd6:	2302      	movs	r3, #2
  }
}
 8003fd8:	0018      	movs	r0, r3
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	b00c      	add	sp, #48	@ 0x30
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	080052e5 	.word	0x080052e5
 8003fe4:	080051f9 	.word	0x080051f9
 8003fe8:	0800513b 	.word	0x0800513b
 8003fec:	08005087 	.word	0x08005087

08003ff0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ff0:	b5b0      	push	{r4, r5, r7, lr}
 8003ff2:	b0aa      	sub	sp, #168	@ 0xa8
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	69db      	ldr	r3, [r3, #28]
 8003ffe:	22a4      	movs	r2, #164	@ 0xa4
 8004000:	18b9      	adds	r1, r7, r2
 8004002:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	20a0      	movs	r0, #160	@ 0xa0
 800400c:	1839      	adds	r1, r7, r0
 800400e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	249c      	movs	r4, #156	@ 0x9c
 8004018:	1939      	adds	r1, r7, r4
 800401a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800401c:	0011      	movs	r1, r2
 800401e:	18bb      	adds	r3, r7, r2
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4aa2      	ldr	r2, [pc, #648]	@ (80042ac <HAL_UART_IRQHandler+0x2bc>)
 8004024:	4013      	ands	r3, r2
 8004026:	2298      	movs	r2, #152	@ 0x98
 8004028:	18bd      	adds	r5, r7, r2
 800402a:	602b      	str	r3, [r5, #0]
  if (errorflags == 0U)
 800402c:	18bb      	adds	r3, r7, r2
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	2b00      	cmp	r3, #0
 8004032:	d11a      	bne.n	800406a <HAL_UART_IRQHandler+0x7a>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8004034:	187b      	adds	r3, r7, r1
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	2220      	movs	r2, #32
 800403a:	4013      	ands	r3, r2
 800403c:	d015      	beq.n	800406a <HAL_UART_IRQHandler+0x7a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800403e:	183b      	adds	r3, r7, r0
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2220      	movs	r2, #32
 8004044:	4013      	ands	r3, r2
 8004046:	d105      	bne.n	8004054 <HAL_UART_IRQHandler+0x64>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8004048:	193b      	adds	r3, r7, r4
 800404a:	681a      	ldr	r2, [r3, #0]
 800404c:	2380      	movs	r3, #128	@ 0x80
 800404e:	055b      	lsls	r3, r3, #21
 8004050:	4013      	ands	r3, r2
 8004052:	d00a      	beq.n	800406a <HAL_UART_IRQHandler+0x7a>
    {
      if (huart->RxISR != NULL)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004058:	2b00      	cmp	r3, #0
 800405a:	d100      	bne.n	800405e <HAL_UART_IRQHandler+0x6e>
 800405c:	e2dc      	b.n	8004618 <HAL_UART_IRQHandler+0x628>
      {
        huart->RxISR(huart);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004062:	687a      	ldr	r2, [r7, #4]
 8004064:	0010      	movs	r0, r2
 8004066:	4798      	blx	r3
      }
      return;
 8004068:	e2d6      	b.n	8004618 <HAL_UART_IRQHandler+0x628>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800406a:	2398      	movs	r3, #152	@ 0x98
 800406c:	18fb      	adds	r3, r7, r3
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d100      	bne.n	8004076 <HAL_UART_IRQHandler+0x86>
 8004074:	e122      	b.n	80042bc <HAL_UART_IRQHandler+0x2cc>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8004076:	239c      	movs	r3, #156	@ 0x9c
 8004078:	18fb      	adds	r3, r7, r3
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	4a8c      	ldr	r2, [pc, #560]	@ (80042b0 <HAL_UART_IRQHandler+0x2c0>)
 800407e:	4013      	ands	r3, r2
 8004080:	d106      	bne.n	8004090 <HAL_UART_IRQHandler+0xa0>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8004082:	23a0      	movs	r3, #160	@ 0xa0
 8004084:	18fb      	adds	r3, r7, r3
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	4a8a      	ldr	r2, [pc, #552]	@ (80042b4 <HAL_UART_IRQHandler+0x2c4>)
 800408a:	4013      	ands	r3, r2
 800408c:	d100      	bne.n	8004090 <HAL_UART_IRQHandler+0xa0>
 800408e:	e115      	b.n	80042bc <HAL_UART_IRQHandler+0x2cc>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004090:	23a4      	movs	r3, #164	@ 0xa4
 8004092:	18fb      	adds	r3, r7, r3
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	2201      	movs	r2, #1
 8004098:	4013      	ands	r3, r2
 800409a:	d012      	beq.n	80040c2 <HAL_UART_IRQHandler+0xd2>
 800409c:	23a0      	movs	r3, #160	@ 0xa0
 800409e:	18fb      	adds	r3, r7, r3
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	2380      	movs	r3, #128	@ 0x80
 80040a4:	005b      	lsls	r3, r3, #1
 80040a6:	4013      	ands	r3, r2
 80040a8:	d00b      	beq.n	80040c2 <HAL_UART_IRQHandler+0xd2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	2201      	movs	r2, #1
 80040b0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2290      	movs	r2, #144	@ 0x90
 80040b6:	589b      	ldr	r3, [r3, r2]
 80040b8:	2201      	movs	r2, #1
 80040ba:	431a      	orrs	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2190      	movs	r1, #144	@ 0x90
 80040c0:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80040c2:	23a4      	movs	r3, #164	@ 0xa4
 80040c4:	18fb      	adds	r3, r7, r3
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2202      	movs	r2, #2
 80040ca:	4013      	ands	r3, r2
 80040cc:	d011      	beq.n	80040f2 <HAL_UART_IRQHandler+0x102>
 80040ce:	239c      	movs	r3, #156	@ 0x9c
 80040d0:	18fb      	adds	r3, r7, r3
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	2201      	movs	r2, #1
 80040d6:	4013      	ands	r3, r2
 80040d8:	d00b      	beq.n	80040f2 <HAL_UART_IRQHandler+0x102>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	2202      	movs	r2, #2
 80040e0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2290      	movs	r2, #144	@ 0x90
 80040e6:	589b      	ldr	r3, [r3, r2]
 80040e8:	2204      	movs	r2, #4
 80040ea:	431a      	orrs	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2190      	movs	r1, #144	@ 0x90
 80040f0:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80040f2:	23a4      	movs	r3, #164	@ 0xa4
 80040f4:	18fb      	adds	r3, r7, r3
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2204      	movs	r2, #4
 80040fa:	4013      	ands	r3, r2
 80040fc:	d011      	beq.n	8004122 <HAL_UART_IRQHandler+0x132>
 80040fe:	239c      	movs	r3, #156	@ 0x9c
 8004100:	18fb      	adds	r3, r7, r3
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2201      	movs	r2, #1
 8004106:	4013      	ands	r3, r2
 8004108:	d00b      	beq.n	8004122 <HAL_UART_IRQHandler+0x132>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	2204      	movs	r2, #4
 8004110:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2290      	movs	r2, #144	@ 0x90
 8004116:	589b      	ldr	r3, [r3, r2]
 8004118:	2202      	movs	r2, #2
 800411a:	431a      	orrs	r2, r3
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2190      	movs	r1, #144	@ 0x90
 8004120:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004122:	23a4      	movs	r3, #164	@ 0xa4
 8004124:	18fb      	adds	r3, r7, r3
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	2208      	movs	r2, #8
 800412a:	4013      	ands	r3, r2
 800412c:	d017      	beq.n	800415e <HAL_UART_IRQHandler+0x16e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800412e:	23a0      	movs	r3, #160	@ 0xa0
 8004130:	18fb      	adds	r3, r7, r3
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	2220      	movs	r2, #32
 8004136:	4013      	ands	r3, r2
 8004138:	d105      	bne.n	8004146 <HAL_UART_IRQHandler+0x156>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800413a:	239c      	movs	r3, #156	@ 0x9c
 800413c:	18fb      	adds	r3, r7, r3
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a5b      	ldr	r2, [pc, #364]	@ (80042b0 <HAL_UART_IRQHandler+0x2c0>)
 8004142:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8004144:	d00b      	beq.n	800415e <HAL_UART_IRQHandler+0x16e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2208      	movs	r2, #8
 800414c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2290      	movs	r2, #144	@ 0x90
 8004152:	589b      	ldr	r3, [r3, r2]
 8004154:	2208      	movs	r2, #8
 8004156:	431a      	orrs	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2190      	movs	r1, #144	@ 0x90
 800415c:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800415e:	23a4      	movs	r3, #164	@ 0xa4
 8004160:	18fb      	adds	r3, r7, r3
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	2380      	movs	r3, #128	@ 0x80
 8004166:	011b      	lsls	r3, r3, #4
 8004168:	4013      	ands	r3, r2
 800416a:	d013      	beq.n	8004194 <HAL_UART_IRQHandler+0x1a4>
 800416c:	23a0      	movs	r3, #160	@ 0xa0
 800416e:	18fb      	adds	r3, r7, r3
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	2380      	movs	r3, #128	@ 0x80
 8004174:	04db      	lsls	r3, r3, #19
 8004176:	4013      	ands	r3, r2
 8004178:	d00c      	beq.n	8004194 <HAL_UART_IRQHandler+0x1a4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	2280      	movs	r2, #128	@ 0x80
 8004180:	0112      	lsls	r2, r2, #4
 8004182:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2290      	movs	r2, #144	@ 0x90
 8004188:	589b      	ldr	r3, [r3, r2]
 800418a:	2220      	movs	r2, #32
 800418c:	431a      	orrs	r2, r3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2190      	movs	r1, #144	@ 0x90
 8004192:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2290      	movs	r2, #144	@ 0x90
 8004198:	589b      	ldr	r3, [r3, r2]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d100      	bne.n	80041a0 <HAL_UART_IRQHandler+0x1b0>
 800419e:	e23d      	b.n	800461c <HAL_UART_IRQHandler+0x62c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80041a0:	23a4      	movs	r3, #164	@ 0xa4
 80041a2:	18fb      	adds	r3, r7, r3
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	2220      	movs	r2, #32
 80041a8:	4013      	ands	r3, r2
 80041aa:	d015      	beq.n	80041d8 <HAL_UART_IRQHandler+0x1e8>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80041ac:	23a0      	movs	r3, #160	@ 0xa0
 80041ae:	18fb      	adds	r3, r7, r3
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	2220      	movs	r2, #32
 80041b4:	4013      	ands	r3, r2
 80041b6:	d106      	bne.n	80041c6 <HAL_UART_IRQHandler+0x1d6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80041b8:	239c      	movs	r3, #156	@ 0x9c
 80041ba:	18fb      	adds	r3, r7, r3
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	2380      	movs	r3, #128	@ 0x80
 80041c0:	055b      	lsls	r3, r3, #21
 80041c2:	4013      	ands	r3, r2
 80041c4:	d008      	beq.n	80041d8 <HAL_UART_IRQHandler+0x1e8>
      {
        if (huart->RxISR != NULL)
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d004      	beq.n	80041d8 <HAL_UART_IRQHandler+0x1e8>
        {
          huart->RxISR(huart);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041d2:	687a      	ldr	r2, [r7, #4]
 80041d4:	0010      	movs	r0, r2
 80041d6:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2290      	movs	r2, #144	@ 0x90
 80041dc:	589b      	ldr	r3, [r3, r2]
 80041de:	2194      	movs	r1, #148	@ 0x94
 80041e0:	187a      	adds	r2, r7, r1
 80041e2:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	689b      	ldr	r3, [r3, #8]
 80041ea:	2240      	movs	r2, #64	@ 0x40
 80041ec:	4013      	ands	r3, r2
 80041ee:	2b40      	cmp	r3, #64	@ 0x40
 80041f0:	d004      	beq.n	80041fc <HAL_UART_IRQHandler+0x20c>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80041f2:	187b      	adds	r3, r7, r1
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	2228      	movs	r2, #40	@ 0x28
 80041f8:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80041fa:	d04c      	beq.n	8004296 <HAL_UART_IRQHandler+0x2a6>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	0018      	movs	r0, r3
 8004200:	f000 fec4 	bl	8004f8c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	689b      	ldr	r3, [r3, #8]
 800420a:	2240      	movs	r2, #64	@ 0x40
 800420c:	4013      	ands	r3, r2
 800420e:	2b40      	cmp	r3, #64	@ 0x40
 8004210:	d13c      	bne.n	800428c <HAL_UART_IRQHandler+0x29c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004212:	f3ef 8310 	mrs	r3, PRIMASK
 8004216:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8004218:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800421a:	2090      	movs	r0, #144	@ 0x90
 800421c:	183a      	adds	r2, r7, r0
 800421e:	6013      	str	r3, [r2, #0]
 8004220:	2301      	movs	r3, #1
 8004222:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004224:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004226:	f383 8810 	msr	PRIMASK, r3
}
 800422a:	46c0      	nop			@ (mov r8, r8)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	689a      	ldr	r2, [r3, #8]
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	2140      	movs	r1, #64	@ 0x40
 8004238:	438a      	bics	r2, r1
 800423a:	609a      	str	r2, [r3, #8]
 800423c:	183b      	adds	r3, r7, r0
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004242:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004244:	f383 8810 	msr	PRIMASK, r3
}
 8004248:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2280      	movs	r2, #128	@ 0x80
 800424e:	589b      	ldr	r3, [r3, r2]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d016      	beq.n	8004282 <HAL_UART_IRQHandler+0x292>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2280      	movs	r2, #128	@ 0x80
 8004258:	589b      	ldr	r3, [r3, r2]
 800425a:	4a17      	ldr	r2, [pc, #92]	@ (80042b8 <HAL_UART_IRQHandler+0x2c8>)
 800425c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2280      	movs	r2, #128	@ 0x80
 8004262:	589b      	ldr	r3, [r3, r2]
 8004264:	0018      	movs	r0, r3
 8004266:	f7fc ffa3 	bl	80011b0 <HAL_DMA_Abort_IT>
 800426a:	1e03      	subs	r3, r0, #0
 800426c:	d01c      	beq.n	80042a8 <HAL_UART_IRQHandler+0x2b8>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2280      	movs	r2, #128	@ 0x80
 8004272:	589b      	ldr	r3, [r3, r2]
 8004274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004276:	687a      	ldr	r2, [r7, #4]
 8004278:	2180      	movs	r1, #128	@ 0x80
 800427a:	5852      	ldr	r2, [r2, r1]
 800427c:	0010      	movs	r0, r2
 800427e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004280:	e012      	b.n	80042a8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	0018      	movs	r0, r3
 8004286:	f000 f9e1 	bl	800464c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800428a:	e00d      	b.n	80042a8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	0018      	movs	r0, r3
 8004290:	f000 f9dc 	bl	800464c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004294:	e008      	b.n	80042a8 <HAL_UART_IRQHandler+0x2b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	0018      	movs	r0, r3
 800429a:	f000 f9d7 	bl	800464c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2290      	movs	r2, #144	@ 0x90
 80042a2:	2100      	movs	r1, #0
 80042a4:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80042a6:	e1b9      	b.n	800461c <HAL_UART_IRQHandler+0x62c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042a8:	46c0      	nop			@ (mov r8, r8)
    return;
 80042aa:	e1b7      	b.n	800461c <HAL_UART_IRQHandler+0x62c>
 80042ac:	0000080f 	.word	0x0000080f
 80042b0:	10000001 	.word	0x10000001
 80042b4:	04000120 	.word	0x04000120
 80042b8:	08005059 	.word	0x08005059

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80042c0:	2b01      	cmp	r3, #1
 80042c2:	d000      	beq.n	80042c6 <HAL_UART_IRQHandler+0x2d6>
 80042c4:	e13e      	b.n	8004544 <HAL_UART_IRQHandler+0x554>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80042c6:	23a4      	movs	r3, #164	@ 0xa4
 80042c8:	18fb      	adds	r3, r7, r3
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2210      	movs	r2, #16
 80042ce:	4013      	ands	r3, r2
 80042d0:	d100      	bne.n	80042d4 <HAL_UART_IRQHandler+0x2e4>
 80042d2:	e137      	b.n	8004544 <HAL_UART_IRQHandler+0x554>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80042d4:	23a0      	movs	r3, #160	@ 0xa0
 80042d6:	18fb      	adds	r3, r7, r3
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	2210      	movs	r2, #16
 80042dc:	4013      	ands	r3, r2
 80042de:	d100      	bne.n	80042e2 <HAL_UART_IRQHandler+0x2f2>
 80042e0:	e130      	b.n	8004544 <HAL_UART_IRQHandler+0x554>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	2210      	movs	r2, #16
 80042e8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	2240      	movs	r2, #64	@ 0x40
 80042f2:	4013      	ands	r3, r2
 80042f4:	2b40      	cmp	r3, #64	@ 0x40
 80042f6:	d000      	beq.n	80042fa <HAL_UART_IRQHandler+0x30a>
 80042f8:	e0a4      	b.n	8004444 <HAL_UART_IRQHandler+0x454>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2280      	movs	r2, #128	@ 0x80
 80042fe:	589b      	ldr	r3, [r3, r2]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	685a      	ldr	r2, [r3, #4]
 8004304:	217e      	movs	r1, #126	@ 0x7e
 8004306:	187b      	adds	r3, r7, r1
 8004308:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 800430a:	187b      	adds	r3, r7, r1
 800430c:	881b      	ldrh	r3, [r3, #0]
 800430e:	2b00      	cmp	r3, #0
 8004310:	d100      	bne.n	8004314 <HAL_UART_IRQHandler+0x324>
 8004312:	e185      	b.n	8004620 <HAL_UART_IRQHandler+0x630>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	225c      	movs	r2, #92	@ 0x5c
 8004318:	5a9b      	ldrh	r3, [r3, r2]
 800431a:	187a      	adds	r2, r7, r1
 800431c:	8812      	ldrh	r2, [r2, #0]
 800431e:	429a      	cmp	r2, r3
 8004320:	d300      	bcc.n	8004324 <HAL_UART_IRQHandler+0x334>
 8004322:	e17d      	b.n	8004620 <HAL_UART_IRQHandler+0x630>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	187a      	adds	r2, r7, r1
 8004328:	215e      	movs	r1, #94	@ 0x5e
 800432a:	8812      	ldrh	r2, [r2, #0]
 800432c:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2280      	movs	r2, #128	@ 0x80
 8004332:	589b      	ldr	r3, [r3, r2]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2220      	movs	r2, #32
 800433a:	4013      	ands	r3, r2
 800433c:	d170      	bne.n	8004420 <HAL_UART_IRQHandler+0x430>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800433e:	f3ef 8310 	mrs	r3, PRIMASK
 8004342:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8004344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004346:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004348:	2301      	movs	r3, #1
 800434a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800434c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800434e:	f383 8810 	msr	PRIMASK, r3
}
 8004352:	46c0      	nop			@ (mov r8, r8)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681a      	ldr	r2, [r3, #0]
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	49b4      	ldr	r1, [pc, #720]	@ (8004630 <HAL_UART_IRQHandler+0x640>)
 8004360:	400a      	ands	r2, r1
 8004362:	601a      	str	r2, [r3, #0]
 8004364:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004366:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800436a:	f383 8810 	msr	PRIMASK, r3
}
 800436e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004370:	f3ef 8310 	mrs	r3, PRIMASK
 8004374:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8004376:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004378:	677b      	str	r3, [r7, #116]	@ 0x74
 800437a:	2301      	movs	r3, #1
 800437c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800437e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004380:	f383 8810 	msr	PRIMASK, r3
}
 8004384:	46c0      	nop			@ (mov r8, r8)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	689a      	ldr	r2, [r3, #8]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2101      	movs	r1, #1
 8004392:	438a      	bics	r2, r1
 8004394:	609a      	str	r2, [r3, #8]
 8004396:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004398:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800439a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800439c:	f383 8810 	msr	PRIMASK, r3
}
 80043a0:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043a2:	f3ef 8310 	mrs	r3, PRIMASK
 80043a6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80043a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80043ac:	2301      	movs	r3, #1
 80043ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80043b2:	f383 8810 	msr	PRIMASK, r3
}
 80043b6:	46c0      	nop			@ (mov r8, r8)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	689a      	ldr	r2, [r3, #8]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2140      	movs	r1, #64	@ 0x40
 80043c4:	438a      	bics	r2, r1
 80043c6:	609a      	str	r2, [r3, #8]
 80043c8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80043ca:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043cc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80043ce:	f383 8810 	msr	PRIMASK, r3
}
 80043d2:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	228c      	movs	r2, #140	@ 0x8c
 80043d8:	2120      	movs	r1, #32
 80043da:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	66da      	str	r2, [r3, #108]	@ 0x6c
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043e2:	f3ef 8310 	mrs	r3, PRIMASK
 80043e6:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80043e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80043ec:	2301      	movs	r3, #1
 80043ee:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043f0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80043f2:	f383 8810 	msr	PRIMASK, r3
}
 80043f6:	46c0      	nop			@ (mov r8, r8)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681a      	ldr	r2, [r3, #0]
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2110      	movs	r1, #16
 8004404:	438a      	bics	r2, r1
 8004406:	601a      	str	r2, [r3, #0]
 8004408:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800440a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800440c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800440e:	f383 8810 	msr	PRIMASK, r3
}
 8004412:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2280      	movs	r2, #128	@ 0x80
 8004418:	589b      	ldr	r3, [r3, r2]
 800441a:	0018      	movs	r0, r3
 800441c:	f7fc fe66 	bl	80010ec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2202      	movs	r2, #2
 8004424:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	225c      	movs	r2, #92	@ 0x5c
 800442a:	5a9a      	ldrh	r2, [r3, r2]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	215e      	movs	r1, #94	@ 0x5e
 8004430:	5a5b      	ldrh	r3, [r3, r1]
 8004432:	b29b      	uxth	r3, r3
 8004434:	1ad3      	subs	r3, r2, r3
 8004436:	b29a      	uxth	r2, r3
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	0011      	movs	r1, r2
 800443c:	0018      	movs	r0, r3
 800443e:	f000 f90d 	bl	800465c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004442:	e0ed      	b.n	8004620 <HAL_UART_IRQHandler+0x630>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	225c      	movs	r2, #92	@ 0x5c
 8004448:	5a99      	ldrh	r1, [r3, r2]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	225e      	movs	r2, #94	@ 0x5e
 800444e:	5a9b      	ldrh	r3, [r3, r2]
 8004450:	b29a      	uxth	r2, r3
 8004452:	208e      	movs	r0, #142	@ 0x8e
 8004454:	183b      	adds	r3, r7, r0
 8004456:	1a8a      	subs	r2, r1, r2
 8004458:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	225e      	movs	r2, #94	@ 0x5e
 800445e:	5a9b      	ldrh	r3, [r3, r2]
 8004460:	b29b      	uxth	r3, r3
 8004462:	2b00      	cmp	r3, #0
 8004464:	d100      	bne.n	8004468 <HAL_UART_IRQHandler+0x478>
 8004466:	e0dd      	b.n	8004624 <HAL_UART_IRQHandler+0x634>
          && (nb_rx_data > 0U))
 8004468:	183b      	adds	r3, r7, r0
 800446a:	881b      	ldrh	r3, [r3, #0]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d100      	bne.n	8004472 <HAL_UART_IRQHandler+0x482>
 8004470:	e0d8      	b.n	8004624 <HAL_UART_IRQHandler+0x634>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004472:	f3ef 8310 	mrs	r3, PRIMASK
 8004476:	60fb      	str	r3, [r7, #12]
  return(result);
 8004478:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800447a:	2488      	movs	r4, #136	@ 0x88
 800447c:	193a      	adds	r2, r7, r4
 800447e:	6013      	str	r3, [r2, #0]
 8004480:	2301      	movs	r3, #1
 8004482:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	f383 8810 	msr	PRIMASK, r3
}
 800448a:	46c0      	nop			@ (mov r8, r8)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4967      	ldr	r1, [pc, #412]	@ (8004634 <HAL_UART_IRQHandler+0x644>)
 8004498:	400a      	ands	r2, r1
 800449a:	601a      	str	r2, [r3, #0]
 800449c:	193b      	adds	r3, r7, r4
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	f383 8810 	msr	PRIMASK, r3
}
 80044a8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044aa:	f3ef 8310 	mrs	r3, PRIMASK
 80044ae:	61bb      	str	r3, [r7, #24]
  return(result);
 80044b0:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80044b2:	2484      	movs	r4, #132	@ 0x84
 80044b4:	193a      	adds	r2, r7, r4
 80044b6:	6013      	str	r3, [r2, #0]
 80044b8:	2301      	movs	r3, #1
 80044ba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044bc:	69fb      	ldr	r3, [r7, #28]
 80044be:	f383 8810 	msr	PRIMASK, r3
}
 80044c2:	46c0      	nop			@ (mov r8, r8)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	689a      	ldr	r2, [r3, #8]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	495a      	ldr	r1, [pc, #360]	@ (8004638 <HAL_UART_IRQHandler+0x648>)
 80044d0:	400a      	ands	r2, r1
 80044d2:	609a      	str	r2, [r3, #8]
 80044d4:	193b      	adds	r3, r7, r4
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044da:	6a3b      	ldr	r3, [r7, #32]
 80044dc:	f383 8810 	msr	PRIMASK, r3
}
 80044e0:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	228c      	movs	r2, #140	@ 0x8c
 80044e6:	2120      	movs	r1, #32
 80044e8:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	2200      	movs	r2, #0
 80044f4:	675a      	str	r2, [r3, #116]	@ 0x74
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044f6:	f3ef 8310 	mrs	r3, PRIMASK
 80044fa:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80044fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044fe:	2480      	movs	r4, #128	@ 0x80
 8004500:	193a      	adds	r2, r7, r4
 8004502:	6013      	str	r3, [r2, #0]
 8004504:	2301      	movs	r3, #1
 8004506:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004508:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800450a:	f383 8810 	msr	PRIMASK, r3
}
 800450e:	46c0      	nop			@ (mov r8, r8)
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	2110      	movs	r1, #16
 800451c:	438a      	bics	r2, r1
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	193b      	adds	r3, r7, r4
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004528:	f383 8810 	msr	PRIMASK, r3
}
 800452c:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2202      	movs	r2, #2
 8004532:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004534:	183b      	adds	r3, r7, r0
 8004536:	881a      	ldrh	r2, [r3, #0]
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	0011      	movs	r1, r2
 800453c:	0018      	movs	r0, r3
 800453e:	f000 f88d 	bl	800465c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004542:	e06f      	b.n	8004624 <HAL_UART_IRQHandler+0x634>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004544:	23a4      	movs	r3, #164	@ 0xa4
 8004546:	18fb      	adds	r3, r7, r3
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	2380      	movs	r3, #128	@ 0x80
 800454c:	035b      	lsls	r3, r3, #13
 800454e:	4013      	ands	r3, r2
 8004550:	d010      	beq.n	8004574 <HAL_UART_IRQHandler+0x584>
 8004552:	239c      	movs	r3, #156	@ 0x9c
 8004554:	18fb      	adds	r3, r7, r3
 8004556:	681a      	ldr	r2, [r3, #0]
 8004558:	2380      	movs	r3, #128	@ 0x80
 800455a:	03db      	lsls	r3, r3, #15
 800455c:	4013      	ands	r3, r2
 800455e:	d009      	beq.n	8004574 <HAL_UART_IRQHandler+0x584>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2280      	movs	r2, #128	@ 0x80
 8004566:	0352      	lsls	r2, r2, #13
 8004568:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	0018      	movs	r0, r3
 800456e:	f000 ff5f 	bl	8005430 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004572:	e05a      	b.n	800462a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8004574:	23a4      	movs	r3, #164	@ 0xa4
 8004576:	18fb      	adds	r3, r7, r3
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2280      	movs	r2, #128	@ 0x80
 800457c:	4013      	ands	r3, r2
 800457e:	d016      	beq.n	80045ae <HAL_UART_IRQHandler+0x5be>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8004580:	23a0      	movs	r3, #160	@ 0xa0
 8004582:	18fb      	adds	r3, r7, r3
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	2280      	movs	r2, #128	@ 0x80
 8004588:	4013      	ands	r3, r2
 800458a:	d106      	bne.n	800459a <HAL_UART_IRQHandler+0x5aa>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800458c:	239c      	movs	r3, #156	@ 0x9c
 800458e:	18fb      	adds	r3, r7, r3
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	2380      	movs	r3, #128	@ 0x80
 8004594:	041b      	lsls	r3, r3, #16
 8004596:	4013      	ands	r3, r2
 8004598:	d009      	beq.n	80045ae <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d042      	beq.n	8004628 <HAL_UART_IRQHandler+0x638>
    {
      huart->TxISR(huart);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80045a6:	687a      	ldr	r2, [r7, #4]
 80045a8:	0010      	movs	r0, r2
 80045aa:	4798      	blx	r3
    }
    return;
 80045ac:	e03c      	b.n	8004628 <HAL_UART_IRQHandler+0x638>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80045ae:	23a4      	movs	r3, #164	@ 0xa4
 80045b0:	18fb      	adds	r3, r7, r3
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2240      	movs	r2, #64	@ 0x40
 80045b6:	4013      	ands	r3, r2
 80045b8:	d00a      	beq.n	80045d0 <HAL_UART_IRQHandler+0x5e0>
 80045ba:	23a0      	movs	r3, #160	@ 0xa0
 80045bc:	18fb      	adds	r3, r7, r3
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2240      	movs	r2, #64	@ 0x40
 80045c2:	4013      	ands	r3, r2
 80045c4:	d004      	beq.n	80045d0 <HAL_UART_IRQHandler+0x5e0>
  {
    UART_EndTransmit_IT(huart);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	0018      	movs	r0, r3
 80045ca:	f000 ff05 	bl	80053d8 <UART_EndTransmit_IT>
    return;
 80045ce:	e02c      	b.n	800462a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80045d0:	23a4      	movs	r3, #164	@ 0xa4
 80045d2:	18fb      	adds	r3, r7, r3
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	2380      	movs	r3, #128	@ 0x80
 80045d8:	041b      	lsls	r3, r3, #16
 80045da:	4013      	ands	r3, r2
 80045dc:	d00b      	beq.n	80045f6 <HAL_UART_IRQHandler+0x606>
 80045de:	23a0      	movs	r3, #160	@ 0xa0
 80045e0:	18fb      	adds	r3, r7, r3
 80045e2:	681a      	ldr	r2, [r3, #0]
 80045e4:	2380      	movs	r3, #128	@ 0x80
 80045e6:	05db      	lsls	r3, r3, #23
 80045e8:	4013      	ands	r3, r2
 80045ea:	d004      	beq.n	80045f6 <HAL_UART_IRQHandler+0x606>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	0018      	movs	r0, r3
 80045f0:	f000 ff2e 	bl	8005450 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80045f4:	e019      	b.n	800462a <HAL_UART_IRQHandler+0x63a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80045f6:	23a4      	movs	r3, #164	@ 0xa4
 80045f8:	18fb      	adds	r3, r7, r3
 80045fa:	681a      	ldr	r2, [r3, #0]
 80045fc:	2380      	movs	r3, #128	@ 0x80
 80045fe:	045b      	lsls	r3, r3, #17
 8004600:	4013      	ands	r3, r2
 8004602:	d012      	beq.n	800462a <HAL_UART_IRQHandler+0x63a>
 8004604:	23a0      	movs	r3, #160	@ 0xa0
 8004606:	18fb      	adds	r3, r7, r3
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	2b00      	cmp	r3, #0
 800460c:	da0d      	bge.n	800462a <HAL_UART_IRQHandler+0x63a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	0018      	movs	r0, r3
 8004612:	f000 ff15 	bl	8005440 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004616:	e008      	b.n	800462a <HAL_UART_IRQHandler+0x63a>
      return;
 8004618:	46c0      	nop			@ (mov r8, r8)
 800461a:	e006      	b.n	800462a <HAL_UART_IRQHandler+0x63a>
    return;
 800461c:	46c0      	nop			@ (mov r8, r8)
 800461e:	e004      	b.n	800462a <HAL_UART_IRQHandler+0x63a>
      return;
 8004620:	46c0      	nop			@ (mov r8, r8)
 8004622:	e002      	b.n	800462a <HAL_UART_IRQHandler+0x63a>
      return;
 8004624:	46c0      	nop			@ (mov r8, r8)
 8004626:	e000      	b.n	800462a <HAL_UART_IRQHandler+0x63a>
    return;
 8004628:	46c0      	nop			@ (mov r8, r8)
  }
}
 800462a:	46bd      	mov	sp, r7
 800462c:	b02a      	add	sp, #168	@ 0xa8
 800462e:	bdb0      	pop	{r4, r5, r7, pc}
 8004630:	fffffeff 	.word	0xfffffeff
 8004634:	fffffedf 	.word	0xfffffedf
 8004638:	effffffe 	.word	0xeffffffe

0800463c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004644:	46c0      	nop			@ (mov r8, r8)
 8004646:	46bd      	mov	sp, r7
 8004648:	b002      	add	sp, #8
 800464a:	bd80      	pop	{r7, pc}

0800464c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004654:	46c0      	nop			@ (mov r8, r8)
 8004656:	46bd      	mov	sp, r7
 8004658:	b002      	add	sp, #8
 800465a:	bd80      	pop	{r7, pc}

0800465c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
 8004664:	000a      	movs	r2, r1
 8004666:	1cbb      	adds	r3, r7, #2
 8004668:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800466a:	46c0      	nop			@ (mov r8, r8)
 800466c:	46bd      	mov	sp, r7
 800466e:	b002      	add	sp, #8
 8004670:	bd80      	pop	{r7, pc}
	...

08004674 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004674:	b5b0      	push	{r4, r5, r7, lr}
 8004676:	b090      	sub	sp, #64	@ 0x40
 8004678:	af00      	add	r7, sp, #0
 800467a:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800467c:	231a      	movs	r3, #26
 800467e:	2220      	movs	r2, #32
 8004680:	189b      	adds	r3, r3, r2
 8004682:	19db      	adds	r3, r3, r7
 8004684:	2200      	movs	r2, #0
 8004686:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004688:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468a:	689a      	ldr	r2, [r3, #8]
 800468c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	431a      	orrs	r2, r3
 8004692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004694:	695b      	ldr	r3, [r3, #20]
 8004696:	431a      	orrs	r2, r3
 8004698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469a:	69db      	ldr	r3, [r3, #28]
 800469c:	4313      	orrs	r3, r2
 800469e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80046a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4aaf      	ldr	r2, [pc, #700]	@ (8004964 <UART_SetConfig+0x2f0>)
 80046a8:	4013      	ands	r3, r2
 80046aa:	0019      	movs	r1, r3
 80046ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046b2:	430b      	orrs	r3, r1
 80046b4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	4aaa      	ldr	r2, [pc, #680]	@ (8004968 <UART_SetConfig+0x2f4>)
 80046be:	4013      	ands	r3, r2
 80046c0:	0018      	movs	r0, r3
 80046c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c4:	68d9      	ldr	r1, [r3, #12]
 80046c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c8:	681a      	ldr	r2, [r3, #0]
 80046ca:	0003      	movs	r3, r0
 80046cc:	430b      	orrs	r3, r1
 80046ce:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80046d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80046d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4aa4      	ldr	r2, [pc, #656]	@ (800496c <UART_SetConfig+0x2f8>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d004      	beq.n	80046ea <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80046e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046e2:	6a1b      	ldr	r3, [r3, #32]
 80046e4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80046e6:	4313      	orrs	r3, r2
 80046e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	689b      	ldr	r3, [r3, #8]
 80046f0:	4a9f      	ldr	r2, [pc, #636]	@ (8004970 <UART_SetConfig+0x2fc>)
 80046f2:	4013      	ands	r3, r2
 80046f4:	0019      	movs	r1, r3
 80046f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f8:	681a      	ldr	r2, [r3, #0]
 80046fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046fc:	430b      	orrs	r3, r1
 80046fe:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004706:	220f      	movs	r2, #15
 8004708:	4393      	bics	r3, r2
 800470a:	0018      	movs	r0, r3
 800470c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800470e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004712:	681a      	ldr	r2, [r3, #0]
 8004714:	0003      	movs	r3, r0
 8004716:	430b      	orrs	r3, r1
 8004718:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800471a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4a95      	ldr	r2, [pc, #596]	@ (8004974 <UART_SetConfig+0x300>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d131      	bne.n	8004788 <UART_SetConfig+0x114>
 8004724:	4b94      	ldr	r3, [pc, #592]	@ (8004978 <UART_SetConfig+0x304>)
 8004726:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004728:	2203      	movs	r2, #3
 800472a:	4013      	ands	r3, r2
 800472c:	2b03      	cmp	r3, #3
 800472e:	d01d      	beq.n	800476c <UART_SetConfig+0xf8>
 8004730:	d823      	bhi.n	800477a <UART_SetConfig+0x106>
 8004732:	2b02      	cmp	r3, #2
 8004734:	d00c      	beq.n	8004750 <UART_SetConfig+0xdc>
 8004736:	d820      	bhi.n	800477a <UART_SetConfig+0x106>
 8004738:	2b00      	cmp	r3, #0
 800473a:	d002      	beq.n	8004742 <UART_SetConfig+0xce>
 800473c:	2b01      	cmp	r3, #1
 800473e:	d00e      	beq.n	800475e <UART_SetConfig+0xea>
 8004740:	e01b      	b.n	800477a <UART_SetConfig+0x106>
 8004742:	231b      	movs	r3, #27
 8004744:	2220      	movs	r2, #32
 8004746:	189b      	adds	r3, r3, r2
 8004748:	19db      	adds	r3, r3, r7
 800474a:	2200      	movs	r2, #0
 800474c:	701a      	strb	r2, [r3, #0]
 800474e:	e0b4      	b.n	80048ba <UART_SetConfig+0x246>
 8004750:	231b      	movs	r3, #27
 8004752:	2220      	movs	r2, #32
 8004754:	189b      	adds	r3, r3, r2
 8004756:	19db      	adds	r3, r3, r7
 8004758:	2202      	movs	r2, #2
 800475a:	701a      	strb	r2, [r3, #0]
 800475c:	e0ad      	b.n	80048ba <UART_SetConfig+0x246>
 800475e:	231b      	movs	r3, #27
 8004760:	2220      	movs	r2, #32
 8004762:	189b      	adds	r3, r3, r2
 8004764:	19db      	adds	r3, r3, r7
 8004766:	2204      	movs	r2, #4
 8004768:	701a      	strb	r2, [r3, #0]
 800476a:	e0a6      	b.n	80048ba <UART_SetConfig+0x246>
 800476c:	231b      	movs	r3, #27
 800476e:	2220      	movs	r2, #32
 8004770:	189b      	adds	r3, r3, r2
 8004772:	19db      	adds	r3, r3, r7
 8004774:	2208      	movs	r2, #8
 8004776:	701a      	strb	r2, [r3, #0]
 8004778:	e09f      	b.n	80048ba <UART_SetConfig+0x246>
 800477a:	231b      	movs	r3, #27
 800477c:	2220      	movs	r2, #32
 800477e:	189b      	adds	r3, r3, r2
 8004780:	19db      	adds	r3, r3, r7
 8004782:	2210      	movs	r2, #16
 8004784:	701a      	strb	r2, [r3, #0]
 8004786:	e098      	b.n	80048ba <UART_SetConfig+0x246>
 8004788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	4a7b      	ldr	r2, [pc, #492]	@ (800497c <UART_SetConfig+0x308>)
 800478e:	4293      	cmp	r3, r2
 8004790:	d131      	bne.n	80047f6 <UART_SetConfig+0x182>
 8004792:	4b79      	ldr	r3, [pc, #484]	@ (8004978 <UART_SetConfig+0x304>)
 8004794:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004796:	220c      	movs	r2, #12
 8004798:	4013      	ands	r3, r2
 800479a:	2b0c      	cmp	r3, #12
 800479c:	d01d      	beq.n	80047da <UART_SetConfig+0x166>
 800479e:	d823      	bhi.n	80047e8 <UART_SetConfig+0x174>
 80047a0:	2b08      	cmp	r3, #8
 80047a2:	d00c      	beq.n	80047be <UART_SetConfig+0x14a>
 80047a4:	d820      	bhi.n	80047e8 <UART_SetConfig+0x174>
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d002      	beq.n	80047b0 <UART_SetConfig+0x13c>
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	d00e      	beq.n	80047cc <UART_SetConfig+0x158>
 80047ae:	e01b      	b.n	80047e8 <UART_SetConfig+0x174>
 80047b0:	231b      	movs	r3, #27
 80047b2:	2220      	movs	r2, #32
 80047b4:	189b      	adds	r3, r3, r2
 80047b6:	19db      	adds	r3, r3, r7
 80047b8:	2200      	movs	r2, #0
 80047ba:	701a      	strb	r2, [r3, #0]
 80047bc:	e07d      	b.n	80048ba <UART_SetConfig+0x246>
 80047be:	231b      	movs	r3, #27
 80047c0:	2220      	movs	r2, #32
 80047c2:	189b      	adds	r3, r3, r2
 80047c4:	19db      	adds	r3, r3, r7
 80047c6:	2202      	movs	r2, #2
 80047c8:	701a      	strb	r2, [r3, #0]
 80047ca:	e076      	b.n	80048ba <UART_SetConfig+0x246>
 80047cc:	231b      	movs	r3, #27
 80047ce:	2220      	movs	r2, #32
 80047d0:	189b      	adds	r3, r3, r2
 80047d2:	19db      	adds	r3, r3, r7
 80047d4:	2204      	movs	r2, #4
 80047d6:	701a      	strb	r2, [r3, #0]
 80047d8:	e06f      	b.n	80048ba <UART_SetConfig+0x246>
 80047da:	231b      	movs	r3, #27
 80047dc:	2220      	movs	r2, #32
 80047de:	189b      	adds	r3, r3, r2
 80047e0:	19db      	adds	r3, r3, r7
 80047e2:	2208      	movs	r2, #8
 80047e4:	701a      	strb	r2, [r3, #0]
 80047e6:	e068      	b.n	80048ba <UART_SetConfig+0x246>
 80047e8:	231b      	movs	r3, #27
 80047ea:	2220      	movs	r2, #32
 80047ec:	189b      	adds	r3, r3, r2
 80047ee:	19db      	adds	r3, r3, r7
 80047f0:	2210      	movs	r2, #16
 80047f2:	701a      	strb	r2, [r3, #0]
 80047f4:	e061      	b.n	80048ba <UART_SetConfig+0x246>
 80047f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	4a61      	ldr	r2, [pc, #388]	@ (8004980 <UART_SetConfig+0x30c>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d106      	bne.n	800480e <UART_SetConfig+0x19a>
 8004800:	231b      	movs	r3, #27
 8004802:	2220      	movs	r2, #32
 8004804:	189b      	adds	r3, r3, r2
 8004806:	19db      	adds	r3, r3, r7
 8004808:	2200      	movs	r2, #0
 800480a:	701a      	strb	r2, [r3, #0]
 800480c:	e055      	b.n	80048ba <UART_SetConfig+0x246>
 800480e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a5c      	ldr	r2, [pc, #368]	@ (8004984 <UART_SetConfig+0x310>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d106      	bne.n	8004826 <UART_SetConfig+0x1b2>
 8004818:	231b      	movs	r3, #27
 800481a:	2220      	movs	r2, #32
 800481c:	189b      	adds	r3, r3, r2
 800481e:	19db      	adds	r3, r3, r7
 8004820:	2200      	movs	r2, #0
 8004822:	701a      	strb	r2, [r3, #0]
 8004824:	e049      	b.n	80048ba <UART_SetConfig+0x246>
 8004826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a50      	ldr	r2, [pc, #320]	@ (800496c <UART_SetConfig+0x2f8>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d13e      	bne.n	80048ae <UART_SetConfig+0x23a>
 8004830:	4b51      	ldr	r3, [pc, #324]	@ (8004978 <UART_SetConfig+0x304>)
 8004832:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004834:	23c0      	movs	r3, #192	@ 0xc0
 8004836:	011b      	lsls	r3, r3, #4
 8004838:	4013      	ands	r3, r2
 800483a:	22c0      	movs	r2, #192	@ 0xc0
 800483c:	0112      	lsls	r2, r2, #4
 800483e:	4293      	cmp	r3, r2
 8004840:	d027      	beq.n	8004892 <UART_SetConfig+0x21e>
 8004842:	22c0      	movs	r2, #192	@ 0xc0
 8004844:	0112      	lsls	r2, r2, #4
 8004846:	4293      	cmp	r3, r2
 8004848:	d82a      	bhi.n	80048a0 <UART_SetConfig+0x22c>
 800484a:	2280      	movs	r2, #128	@ 0x80
 800484c:	0112      	lsls	r2, r2, #4
 800484e:	4293      	cmp	r3, r2
 8004850:	d011      	beq.n	8004876 <UART_SetConfig+0x202>
 8004852:	2280      	movs	r2, #128	@ 0x80
 8004854:	0112      	lsls	r2, r2, #4
 8004856:	4293      	cmp	r3, r2
 8004858:	d822      	bhi.n	80048a0 <UART_SetConfig+0x22c>
 800485a:	2b00      	cmp	r3, #0
 800485c:	d004      	beq.n	8004868 <UART_SetConfig+0x1f4>
 800485e:	2280      	movs	r2, #128	@ 0x80
 8004860:	00d2      	lsls	r2, r2, #3
 8004862:	4293      	cmp	r3, r2
 8004864:	d00e      	beq.n	8004884 <UART_SetConfig+0x210>
 8004866:	e01b      	b.n	80048a0 <UART_SetConfig+0x22c>
 8004868:	231b      	movs	r3, #27
 800486a:	2220      	movs	r2, #32
 800486c:	189b      	adds	r3, r3, r2
 800486e:	19db      	adds	r3, r3, r7
 8004870:	2200      	movs	r2, #0
 8004872:	701a      	strb	r2, [r3, #0]
 8004874:	e021      	b.n	80048ba <UART_SetConfig+0x246>
 8004876:	231b      	movs	r3, #27
 8004878:	2220      	movs	r2, #32
 800487a:	189b      	adds	r3, r3, r2
 800487c:	19db      	adds	r3, r3, r7
 800487e:	2202      	movs	r2, #2
 8004880:	701a      	strb	r2, [r3, #0]
 8004882:	e01a      	b.n	80048ba <UART_SetConfig+0x246>
 8004884:	231b      	movs	r3, #27
 8004886:	2220      	movs	r2, #32
 8004888:	189b      	adds	r3, r3, r2
 800488a:	19db      	adds	r3, r3, r7
 800488c:	2204      	movs	r2, #4
 800488e:	701a      	strb	r2, [r3, #0]
 8004890:	e013      	b.n	80048ba <UART_SetConfig+0x246>
 8004892:	231b      	movs	r3, #27
 8004894:	2220      	movs	r2, #32
 8004896:	189b      	adds	r3, r3, r2
 8004898:	19db      	adds	r3, r3, r7
 800489a:	2208      	movs	r2, #8
 800489c:	701a      	strb	r2, [r3, #0]
 800489e:	e00c      	b.n	80048ba <UART_SetConfig+0x246>
 80048a0:	231b      	movs	r3, #27
 80048a2:	2220      	movs	r2, #32
 80048a4:	189b      	adds	r3, r3, r2
 80048a6:	19db      	adds	r3, r3, r7
 80048a8:	2210      	movs	r2, #16
 80048aa:	701a      	strb	r2, [r3, #0]
 80048ac:	e005      	b.n	80048ba <UART_SetConfig+0x246>
 80048ae:	231b      	movs	r3, #27
 80048b0:	2220      	movs	r2, #32
 80048b2:	189b      	adds	r3, r3, r2
 80048b4:	19db      	adds	r3, r3, r7
 80048b6:	2210      	movs	r2, #16
 80048b8:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80048ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4a2b      	ldr	r2, [pc, #172]	@ (800496c <UART_SetConfig+0x2f8>)
 80048c0:	4293      	cmp	r3, r2
 80048c2:	d000      	beq.n	80048c6 <UART_SetConfig+0x252>
 80048c4:	e0a9      	b.n	8004a1a <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80048c6:	231b      	movs	r3, #27
 80048c8:	2220      	movs	r2, #32
 80048ca:	189b      	adds	r3, r3, r2
 80048cc:	19db      	adds	r3, r3, r7
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	2b08      	cmp	r3, #8
 80048d2:	d015      	beq.n	8004900 <UART_SetConfig+0x28c>
 80048d4:	dc18      	bgt.n	8004908 <UART_SetConfig+0x294>
 80048d6:	2b04      	cmp	r3, #4
 80048d8:	d00d      	beq.n	80048f6 <UART_SetConfig+0x282>
 80048da:	dc15      	bgt.n	8004908 <UART_SetConfig+0x294>
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d002      	beq.n	80048e6 <UART_SetConfig+0x272>
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d005      	beq.n	80048f0 <UART_SetConfig+0x27c>
 80048e4:	e010      	b.n	8004908 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048e6:	f7ff f8b7 	bl	8003a58 <HAL_RCC_GetPCLK1Freq>
 80048ea:	0003      	movs	r3, r0
 80048ec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048ee:	e014      	b.n	800491a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048f0:	4b25      	ldr	r3, [pc, #148]	@ (8004988 <UART_SetConfig+0x314>)
 80048f2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048f4:	e011      	b.n	800491a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048f6:	f7ff f823 	bl	8003940 <HAL_RCC_GetSysClockFreq>
 80048fa:	0003      	movs	r3, r0
 80048fc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80048fe:	e00c      	b.n	800491a <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004900:	2380      	movs	r3, #128	@ 0x80
 8004902:	021b      	lsls	r3, r3, #8
 8004904:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004906:	e008      	b.n	800491a <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8004908:	2300      	movs	r3, #0
 800490a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800490c:	231a      	movs	r3, #26
 800490e:	2220      	movs	r2, #32
 8004910:	189b      	adds	r3, r3, r2
 8004912:	19db      	adds	r3, r3, r7
 8004914:	2201      	movs	r2, #1
 8004916:	701a      	strb	r2, [r3, #0]
        break;
 8004918:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800491a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800491c:	2b00      	cmp	r3, #0
 800491e:	d100      	bne.n	8004922 <UART_SetConfig+0x2ae>
 8004920:	e14b      	b.n	8004bba <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004924:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004926:	4b19      	ldr	r3, [pc, #100]	@ (800498c <UART_SetConfig+0x318>)
 8004928:	0052      	lsls	r2, r2, #1
 800492a:	5ad3      	ldrh	r3, [r2, r3]
 800492c:	0019      	movs	r1, r3
 800492e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004930:	f7fb fbe8 	bl	8000104 <__udivsi3>
 8004934:	0003      	movs	r3, r0
 8004936:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800493a:	685a      	ldr	r2, [r3, #4]
 800493c:	0013      	movs	r3, r2
 800493e:	005b      	lsls	r3, r3, #1
 8004940:	189b      	adds	r3, r3, r2
 8004942:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004944:	429a      	cmp	r2, r3
 8004946:	d305      	bcc.n	8004954 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800494a:	685b      	ldr	r3, [r3, #4]
 800494c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800494e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004950:	429a      	cmp	r2, r3
 8004952:	d91d      	bls.n	8004990 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8004954:	231a      	movs	r3, #26
 8004956:	2220      	movs	r2, #32
 8004958:	189b      	adds	r3, r3, r2
 800495a:	19db      	adds	r3, r3, r7
 800495c:	2201      	movs	r2, #1
 800495e:	701a      	strb	r2, [r3, #0]
 8004960:	e12b      	b.n	8004bba <UART_SetConfig+0x546>
 8004962:	46c0      	nop			@ (mov r8, r8)
 8004964:	cfff69f3 	.word	0xcfff69f3
 8004968:	ffffcfff 	.word	0xffffcfff
 800496c:	40008000 	.word	0x40008000
 8004970:	11fff4ff 	.word	0x11fff4ff
 8004974:	40013800 	.word	0x40013800
 8004978:	40021000 	.word	0x40021000
 800497c:	40004400 	.word	0x40004400
 8004980:	40004800 	.word	0x40004800
 8004984:	40004c00 	.word	0x40004c00
 8004988:	00f42400 	.word	0x00f42400
 800498c:	08005780 	.word	0x08005780
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004992:	61bb      	str	r3, [r7, #24]
 8004994:	2300      	movs	r3, #0
 8004996:	61fb      	str	r3, [r7, #28]
 8004998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800499c:	4b92      	ldr	r3, [pc, #584]	@ (8004be8 <UART_SetConfig+0x574>)
 800499e:	0052      	lsls	r2, r2, #1
 80049a0:	5ad3      	ldrh	r3, [r2, r3]
 80049a2:	613b      	str	r3, [r7, #16]
 80049a4:	2300      	movs	r3, #0
 80049a6:	617b      	str	r3, [r7, #20]
 80049a8:	693a      	ldr	r2, [r7, #16]
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	69b8      	ldr	r0, [r7, #24]
 80049ae:	69f9      	ldr	r1, [r7, #28]
 80049b0:	f7fb fd1e 	bl	80003f0 <__aeabi_uldivmod>
 80049b4:	0002      	movs	r2, r0
 80049b6:	000b      	movs	r3, r1
 80049b8:	0e11      	lsrs	r1, r2, #24
 80049ba:	021d      	lsls	r5, r3, #8
 80049bc:	430d      	orrs	r5, r1
 80049be:	0214      	lsls	r4, r2, #8
 80049c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049c2:	685b      	ldr	r3, [r3, #4]
 80049c4:	085b      	lsrs	r3, r3, #1
 80049c6:	60bb      	str	r3, [r7, #8]
 80049c8:	2300      	movs	r3, #0
 80049ca:	60fb      	str	r3, [r7, #12]
 80049cc:	68b8      	ldr	r0, [r7, #8]
 80049ce:	68f9      	ldr	r1, [r7, #12]
 80049d0:	1900      	adds	r0, r0, r4
 80049d2:	4169      	adcs	r1, r5
 80049d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	603b      	str	r3, [r7, #0]
 80049da:	2300      	movs	r3, #0
 80049dc:	607b      	str	r3, [r7, #4]
 80049de:	683a      	ldr	r2, [r7, #0]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f7fb fd05 	bl	80003f0 <__aeabi_uldivmod>
 80049e6:	0002      	movs	r2, r0
 80049e8:	000b      	movs	r3, r1
 80049ea:	0013      	movs	r3, r2
 80049ec:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80049ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049f0:	23c0      	movs	r3, #192	@ 0xc0
 80049f2:	009b      	lsls	r3, r3, #2
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d309      	bcc.n	8004a0c <UART_SetConfig+0x398>
 80049f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049fa:	2380      	movs	r3, #128	@ 0x80
 80049fc:	035b      	lsls	r3, r3, #13
 80049fe:	429a      	cmp	r2, r3
 8004a00:	d204      	bcs.n	8004a0c <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8004a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a08:	60da      	str	r2, [r3, #12]
 8004a0a:	e0d6      	b.n	8004bba <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8004a0c:	231a      	movs	r3, #26
 8004a0e:	2220      	movs	r2, #32
 8004a10:	189b      	adds	r3, r3, r2
 8004a12:	19db      	adds	r3, r3, r7
 8004a14:	2201      	movs	r2, #1
 8004a16:	701a      	strb	r2, [r3, #0]
 8004a18:	e0cf      	b.n	8004bba <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a1c:	69da      	ldr	r2, [r3, #28]
 8004a1e:	2380      	movs	r3, #128	@ 0x80
 8004a20:	021b      	lsls	r3, r3, #8
 8004a22:	429a      	cmp	r2, r3
 8004a24:	d000      	beq.n	8004a28 <UART_SetConfig+0x3b4>
 8004a26:	e070      	b.n	8004b0a <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8004a28:	231b      	movs	r3, #27
 8004a2a:	2220      	movs	r2, #32
 8004a2c:	189b      	adds	r3, r3, r2
 8004a2e:	19db      	adds	r3, r3, r7
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	2b08      	cmp	r3, #8
 8004a34:	d015      	beq.n	8004a62 <UART_SetConfig+0x3ee>
 8004a36:	dc18      	bgt.n	8004a6a <UART_SetConfig+0x3f6>
 8004a38:	2b04      	cmp	r3, #4
 8004a3a:	d00d      	beq.n	8004a58 <UART_SetConfig+0x3e4>
 8004a3c:	dc15      	bgt.n	8004a6a <UART_SetConfig+0x3f6>
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d002      	beq.n	8004a48 <UART_SetConfig+0x3d4>
 8004a42:	2b02      	cmp	r3, #2
 8004a44:	d005      	beq.n	8004a52 <UART_SetConfig+0x3de>
 8004a46:	e010      	b.n	8004a6a <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a48:	f7ff f806 	bl	8003a58 <HAL_RCC_GetPCLK1Freq>
 8004a4c:	0003      	movs	r3, r0
 8004a4e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a50:	e014      	b.n	8004a7c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a52:	4b66      	ldr	r3, [pc, #408]	@ (8004bec <UART_SetConfig+0x578>)
 8004a54:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a56:	e011      	b.n	8004a7c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a58:	f7fe ff72 	bl	8003940 <HAL_RCC_GetSysClockFreq>
 8004a5c:	0003      	movs	r3, r0
 8004a5e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a60:	e00c      	b.n	8004a7c <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a62:	2380      	movs	r3, #128	@ 0x80
 8004a64:	021b      	lsls	r3, r3, #8
 8004a66:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004a68:	e008      	b.n	8004a7c <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8004a6a:	2300      	movs	r3, #0
 8004a6c:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8004a6e:	231a      	movs	r3, #26
 8004a70:	2220      	movs	r2, #32
 8004a72:	189b      	adds	r3, r3, r2
 8004a74:	19db      	adds	r3, r3, r7
 8004a76:	2201      	movs	r2, #1
 8004a78:	701a      	strb	r2, [r3, #0]
        break;
 8004a7a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d100      	bne.n	8004a84 <UART_SetConfig+0x410>
 8004a82:	e09a      	b.n	8004bba <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a86:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a88:	4b57      	ldr	r3, [pc, #348]	@ (8004be8 <UART_SetConfig+0x574>)
 8004a8a:	0052      	lsls	r2, r2, #1
 8004a8c:	5ad3      	ldrh	r3, [r2, r3]
 8004a8e:	0019      	movs	r1, r3
 8004a90:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004a92:	f7fb fb37 	bl	8000104 <__udivsi3>
 8004a96:	0003      	movs	r3, r0
 8004a98:	005a      	lsls	r2, r3, #1
 8004a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	085b      	lsrs	r3, r3, #1
 8004aa0:	18d2      	adds	r2, r2, r3
 8004aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	0019      	movs	r1, r3
 8004aa8:	0010      	movs	r0, r2
 8004aaa:	f7fb fb2b 	bl	8000104 <__udivsi3>
 8004aae:	0003      	movs	r3, r0
 8004ab0:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab4:	2b0f      	cmp	r3, #15
 8004ab6:	d921      	bls.n	8004afc <UART_SetConfig+0x488>
 8004ab8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004aba:	2380      	movs	r3, #128	@ 0x80
 8004abc:	025b      	lsls	r3, r3, #9
 8004abe:	429a      	cmp	r2, r3
 8004ac0:	d21c      	bcs.n	8004afc <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac4:	b29a      	uxth	r2, r3
 8004ac6:	200e      	movs	r0, #14
 8004ac8:	2420      	movs	r4, #32
 8004aca:	1903      	adds	r3, r0, r4
 8004acc:	19db      	adds	r3, r3, r7
 8004ace:	210f      	movs	r1, #15
 8004ad0:	438a      	bics	r2, r1
 8004ad2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ad4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad6:	085b      	lsrs	r3, r3, #1
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	2207      	movs	r2, #7
 8004adc:	4013      	ands	r3, r2
 8004ade:	b299      	uxth	r1, r3
 8004ae0:	1903      	adds	r3, r0, r4
 8004ae2:	19db      	adds	r3, r3, r7
 8004ae4:	1902      	adds	r2, r0, r4
 8004ae6:	19d2      	adds	r2, r2, r7
 8004ae8:	8812      	ldrh	r2, [r2, #0]
 8004aea:	430a      	orrs	r2, r1
 8004aec:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8004aee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	1902      	adds	r2, r0, r4
 8004af4:	19d2      	adds	r2, r2, r7
 8004af6:	8812      	ldrh	r2, [r2, #0]
 8004af8:	60da      	str	r2, [r3, #12]
 8004afa:	e05e      	b.n	8004bba <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004afc:	231a      	movs	r3, #26
 8004afe:	2220      	movs	r2, #32
 8004b00:	189b      	adds	r3, r3, r2
 8004b02:	19db      	adds	r3, r3, r7
 8004b04:	2201      	movs	r2, #1
 8004b06:	701a      	strb	r2, [r3, #0]
 8004b08:	e057      	b.n	8004bba <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004b0a:	231b      	movs	r3, #27
 8004b0c:	2220      	movs	r2, #32
 8004b0e:	189b      	adds	r3, r3, r2
 8004b10:	19db      	adds	r3, r3, r7
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	2b08      	cmp	r3, #8
 8004b16:	d015      	beq.n	8004b44 <UART_SetConfig+0x4d0>
 8004b18:	dc18      	bgt.n	8004b4c <UART_SetConfig+0x4d8>
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	d00d      	beq.n	8004b3a <UART_SetConfig+0x4c6>
 8004b1e:	dc15      	bgt.n	8004b4c <UART_SetConfig+0x4d8>
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d002      	beq.n	8004b2a <UART_SetConfig+0x4b6>
 8004b24:	2b02      	cmp	r3, #2
 8004b26:	d005      	beq.n	8004b34 <UART_SetConfig+0x4c0>
 8004b28:	e010      	b.n	8004b4c <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b2a:	f7fe ff95 	bl	8003a58 <HAL_RCC_GetPCLK1Freq>
 8004b2e:	0003      	movs	r3, r0
 8004b30:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b32:	e014      	b.n	8004b5e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b34:	4b2d      	ldr	r3, [pc, #180]	@ (8004bec <UART_SetConfig+0x578>)
 8004b36:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b38:	e011      	b.n	8004b5e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b3a:	f7fe ff01 	bl	8003940 <HAL_RCC_GetSysClockFreq>
 8004b3e:	0003      	movs	r3, r0
 8004b40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b42:	e00c      	b.n	8004b5e <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b44:	2380      	movs	r3, #128	@ 0x80
 8004b46:	021b      	lsls	r3, r3, #8
 8004b48:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b4a:	e008      	b.n	8004b5e <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8004b50:	231a      	movs	r3, #26
 8004b52:	2220      	movs	r2, #32
 8004b54:	189b      	adds	r3, r3, r2
 8004b56:	19db      	adds	r3, r3, r7
 8004b58:	2201      	movs	r2, #1
 8004b5a:	701a      	strb	r2, [r3, #0]
        break;
 8004b5c:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8004b5e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d02a      	beq.n	8004bba <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b66:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b68:	4b1f      	ldr	r3, [pc, #124]	@ (8004be8 <UART_SetConfig+0x574>)
 8004b6a:	0052      	lsls	r2, r2, #1
 8004b6c:	5ad3      	ldrh	r3, [r2, r3]
 8004b6e:	0019      	movs	r1, r3
 8004b70:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8004b72:	f7fb fac7 	bl	8000104 <__udivsi3>
 8004b76:	0003      	movs	r3, r0
 8004b78:	001a      	movs	r2, r3
 8004b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	085b      	lsrs	r3, r3, #1
 8004b80:	18d2      	adds	r2, r2, r3
 8004b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	0019      	movs	r1, r3
 8004b88:	0010      	movs	r0, r2
 8004b8a:	f7fb fabb 	bl	8000104 <__udivsi3>
 8004b8e:	0003      	movs	r3, r0
 8004b90:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b94:	2b0f      	cmp	r3, #15
 8004b96:	d90a      	bls.n	8004bae <UART_SetConfig+0x53a>
 8004b98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b9a:	2380      	movs	r3, #128	@ 0x80
 8004b9c:	025b      	lsls	r3, r3, #9
 8004b9e:	429a      	cmp	r2, r3
 8004ba0:	d205      	bcs.n	8004bae <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba4:	b29a      	uxth	r2, r3
 8004ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	60da      	str	r2, [r3, #12]
 8004bac:	e005      	b.n	8004bba <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8004bae:	231a      	movs	r3, #26
 8004bb0:	2220      	movs	r2, #32
 8004bb2:	189b      	adds	r3, r3, r2
 8004bb4:	19db      	adds	r3, r3, r7
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bbc:	226a      	movs	r2, #106	@ 0x6a
 8004bbe:	2101      	movs	r1, #1
 8004bc0:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8004bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bc4:	2268      	movs	r2, #104	@ 0x68
 8004bc6:	2101      	movs	r1, #1
 8004bc8:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bcc:	2200      	movs	r2, #0
 8004bce:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004bd6:	231a      	movs	r3, #26
 8004bd8:	2220      	movs	r2, #32
 8004bda:	189b      	adds	r3, r3, r2
 8004bdc:	19db      	adds	r3, r3, r7
 8004bde:	781b      	ldrb	r3, [r3, #0]
}
 8004be0:	0018      	movs	r0, r3
 8004be2:	46bd      	mov	sp, r7
 8004be4:	b010      	add	sp, #64	@ 0x40
 8004be6:	bdb0      	pop	{r4, r5, r7, pc}
 8004be8:	08005780 	.word	0x08005780
 8004bec:	00f42400 	.word	0x00f42400

08004bf0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bfc:	2208      	movs	r2, #8
 8004bfe:	4013      	ands	r3, r2
 8004c00:	d00b      	beq.n	8004c1a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	4a4a      	ldr	r2, [pc, #296]	@ (8004d34 <UART_AdvFeatureConfig+0x144>)
 8004c0a:	4013      	ands	r3, r2
 8004c0c:	0019      	movs	r1, r3
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	430a      	orrs	r2, r1
 8004c18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c1e:	2201      	movs	r2, #1
 8004c20:	4013      	ands	r3, r2
 8004c22:	d00b      	beq.n	8004c3c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	4a43      	ldr	r2, [pc, #268]	@ (8004d38 <UART_AdvFeatureConfig+0x148>)
 8004c2c:	4013      	ands	r3, r2
 8004c2e:	0019      	movs	r1, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	430a      	orrs	r2, r1
 8004c3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c40:	2202      	movs	r2, #2
 8004c42:	4013      	ands	r3, r2
 8004c44:	d00b      	beq.n	8004c5e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	4a3b      	ldr	r2, [pc, #236]	@ (8004d3c <UART_AdvFeatureConfig+0x14c>)
 8004c4e:	4013      	ands	r3, r2
 8004c50:	0019      	movs	r1, r3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	430a      	orrs	r2, r1
 8004c5c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c62:	2204      	movs	r2, #4
 8004c64:	4013      	ands	r3, r2
 8004c66:	d00b      	beq.n	8004c80 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	4a34      	ldr	r2, [pc, #208]	@ (8004d40 <UART_AdvFeatureConfig+0x150>)
 8004c70:	4013      	ands	r3, r2
 8004c72:	0019      	movs	r1, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	430a      	orrs	r2, r1
 8004c7e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c84:	2210      	movs	r2, #16
 8004c86:	4013      	ands	r3, r2
 8004c88:	d00b      	beq.n	8004ca2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	4a2c      	ldr	r2, [pc, #176]	@ (8004d44 <UART_AdvFeatureConfig+0x154>)
 8004c92:	4013      	ands	r3, r2
 8004c94:	0019      	movs	r1, r3
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	430a      	orrs	r2, r1
 8004ca0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ca6:	2220      	movs	r2, #32
 8004ca8:	4013      	ands	r3, r2
 8004caa:	d00b      	beq.n	8004cc4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	689b      	ldr	r3, [r3, #8]
 8004cb2:	4a25      	ldr	r2, [pc, #148]	@ (8004d48 <UART_AdvFeatureConfig+0x158>)
 8004cb4:	4013      	ands	r3, r2
 8004cb6:	0019      	movs	r1, r3
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	430a      	orrs	r2, r1
 8004cc2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004cc8:	2240      	movs	r2, #64	@ 0x40
 8004cca:	4013      	ands	r3, r2
 8004ccc:	d01d      	beq.n	8004d0a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8004d4c <UART_AdvFeatureConfig+0x15c>)
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	0019      	movs	r1, r3
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	430a      	orrs	r2, r1
 8004ce4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cea:	2380      	movs	r3, #128	@ 0x80
 8004cec:	035b      	lsls	r3, r3, #13
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	d10b      	bne.n	8004d0a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	4a15      	ldr	r2, [pc, #84]	@ (8004d50 <UART_AdvFeatureConfig+0x160>)
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	0019      	movs	r1, r3
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	430a      	orrs	r2, r1
 8004d08:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004d0e:	2280      	movs	r2, #128	@ 0x80
 8004d10:	4013      	ands	r3, r2
 8004d12:	d00b      	beq.n	8004d2c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	4a0e      	ldr	r2, [pc, #56]	@ (8004d54 <UART_AdvFeatureConfig+0x164>)
 8004d1c:	4013      	ands	r3, r2
 8004d1e:	0019      	movs	r1, r3
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	430a      	orrs	r2, r1
 8004d2a:	605a      	str	r2, [r3, #4]
  }
}
 8004d2c:	46c0      	nop			@ (mov r8, r8)
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	b002      	add	sp, #8
 8004d32:	bd80      	pop	{r7, pc}
 8004d34:	ffff7fff 	.word	0xffff7fff
 8004d38:	fffdffff 	.word	0xfffdffff
 8004d3c:	fffeffff 	.word	0xfffeffff
 8004d40:	fffbffff 	.word	0xfffbffff
 8004d44:	ffffefff 	.word	0xffffefff
 8004d48:	ffffdfff 	.word	0xffffdfff
 8004d4c:	ffefffff 	.word	0xffefffff
 8004d50:	ff9fffff 	.word	0xff9fffff
 8004d54:	fff7ffff 	.word	0xfff7ffff

08004d58 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b092      	sub	sp, #72	@ 0x48
 8004d5c:	af02      	add	r7, sp, #8
 8004d5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	2290      	movs	r2, #144	@ 0x90
 8004d64:	2100      	movs	r1, #0
 8004d66:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004d68:	f7fc f8b4 	bl	8000ed4 <HAL_GetTick>
 8004d6c:	0003      	movs	r3, r0
 8004d6e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	2208      	movs	r2, #8
 8004d78:	4013      	ands	r3, r2
 8004d7a:	2b08      	cmp	r3, #8
 8004d7c:	d12d      	bne.n	8004dda <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d80:	2280      	movs	r2, #128	@ 0x80
 8004d82:	0391      	lsls	r1, r2, #14
 8004d84:	6878      	ldr	r0, [r7, #4]
 8004d86:	4a47      	ldr	r2, [pc, #284]	@ (8004ea4 <UART_CheckIdleState+0x14c>)
 8004d88:	9200      	str	r2, [sp, #0]
 8004d8a:	2200      	movs	r2, #0
 8004d8c:	f000 f88e 	bl	8004eac <UART_WaitOnFlagUntilTimeout>
 8004d90:	1e03      	subs	r3, r0, #0
 8004d92:	d022      	beq.n	8004dda <UART_CheckIdleState+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d94:	f3ef 8310 	mrs	r3, PRIMASK
 8004d98:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004d9c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d9e:	2301      	movs	r3, #1
 8004da0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004da2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004da4:	f383 8810 	msr	PRIMASK, r3
}
 8004da8:	46c0      	nop			@ (mov r8, r8)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	2180      	movs	r1, #128	@ 0x80
 8004db6:	438a      	bics	r2, r1
 8004db8:	601a      	str	r2, [r3, #0]
 8004dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004dc0:	f383 8810 	msr	PRIMASK, r3
}
 8004dc4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2288      	movs	r2, #136	@ 0x88
 8004dca:	2120      	movs	r1, #32
 8004dcc:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	2284      	movs	r2, #132	@ 0x84
 8004dd2:	2100      	movs	r1, #0
 8004dd4:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e060      	b.n	8004e9c <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	2204      	movs	r2, #4
 8004de2:	4013      	ands	r3, r2
 8004de4:	2b04      	cmp	r3, #4
 8004de6:	d146      	bne.n	8004e76 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004de8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004dea:	2280      	movs	r2, #128	@ 0x80
 8004dec:	03d1      	lsls	r1, r2, #15
 8004dee:	6878      	ldr	r0, [r7, #4]
 8004df0:	4a2c      	ldr	r2, [pc, #176]	@ (8004ea4 <UART_CheckIdleState+0x14c>)
 8004df2:	9200      	str	r2, [sp, #0]
 8004df4:	2200      	movs	r2, #0
 8004df6:	f000 f859 	bl	8004eac <UART_WaitOnFlagUntilTimeout>
 8004dfa:	1e03      	subs	r3, r0, #0
 8004dfc:	d03b      	beq.n	8004e76 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dfe:	f3ef 8310 	mrs	r3, PRIMASK
 8004e02:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e04:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004e06:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e08:	2301      	movs	r3, #1
 8004e0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e0c:	693b      	ldr	r3, [r7, #16]
 8004e0e:	f383 8810 	msr	PRIMASK, r3
}
 8004e12:	46c0      	nop			@ (mov r8, r8)
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4922      	ldr	r1, [pc, #136]	@ (8004ea8 <UART_CheckIdleState+0x150>)
 8004e20:	400a      	ands	r2, r1
 8004e22:	601a      	str	r2, [r3, #0]
 8004e24:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e26:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	f383 8810 	msr	PRIMASK, r3
}
 8004e2e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e30:	f3ef 8310 	mrs	r3, PRIMASK
 8004e34:	61bb      	str	r3, [r7, #24]
  return(result);
 8004e36:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e38:	633b      	str	r3, [r7, #48]	@ 0x30
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	f383 8810 	msr	PRIMASK, r3
}
 8004e44:	46c0      	nop			@ (mov r8, r8)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	689a      	ldr	r2, [r3, #8]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	2101      	movs	r1, #1
 8004e52:	438a      	bics	r2, r1
 8004e54:	609a      	str	r2, [r3, #8]
 8004e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e58:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e5a:	6a3b      	ldr	r3, [r7, #32]
 8004e5c:	f383 8810 	msr	PRIMASK, r3
}
 8004e60:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	228c      	movs	r2, #140	@ 0x8c
 8004e66:	2120      	movs	r1, #32
 8004e68:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2284      	movs	r2, #132	@ 0x84
 8004e6e:	2100      	movs	r1, #0
 8004e70:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e72:	2303      	movs	r3, #3
 8004e74:	e012      	b.n	8004e9c <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2288      	movs	r2, #136	@ 0x88
 8004e7a:	2120      	movs	r1, #32
 8004e7c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	228c      	movs	r2, #140	@ 0x8c
 8004e82:	2120      	movs	r1, #32
 8004e84:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2200      	movs	r2, #0
 8004e8a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	2284      	movs	r2, #132	@ 0x84
 8004e96:	2100      	movs	r1, #0
 8004e98:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e9a:	2300      	movs	r3, #0
}
 8004e9c:	0018      	movs	r0, r3
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	b010      	add	sp, #64	@ 0x40
 8004ea2:	bd80      	pop	{r7, pc}
 8004ea4:	01ffffff 	.word	0x01ffffff
 8004ea8:	fffffedf 	.word	0xfffffedf

08004eac <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	60f8      	str	r0, [r7, #12]
 8004eb4:	60b9      	str	r1, [r7, #8]
 8004eb6:	603b      	str	r3, [r7, #0]
 8004eb8:	1dfb      	adds	r3, r7, #7
 8004eba:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ebc:	e051      	b.n	8004f62 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ebe:	69bb      	ldr	r3, [r7, #24]
 8004ec0:	3301      	adds	r3, #1
 8004ec2:	d04e      	beq.n	8004f62 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ec4:	f7fc f806 	bl	8000ed4 <HAL_GetTick>
 8004ec8:	0002      	movs	r2, r0
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	69ba      	ldr	r2, [r7, #24]
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d302      	bcc.n	8004eda <UART_WaitOnFlagUntilTimeout+0x2e>
 8004ed4:	69bb      	ldr	r3, [r7, #24]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d101      	bne.n	8004ede <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004eda:	2303      	movs	r3, #3
 8004edc:	e051      	b.n	8004f82 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2204      	movs	r2, #4
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	d03b      	beq.n	8004f62 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004eea:	68bb      	ldr	r3, [r7, #8]
 8004eec:	2b80      	cmp	r3, #128	@ 0x80
 8004eee:	d038      	beq.n	8004f62 <UART_WaitOnFlagUntilTimeout+0xb6>
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	2b40      	cmp	r3, #64	@ 0x40
 8004ef4:	d035      	beq.n	8004f62 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	69db      	ldr	r3, [r3, #28]
 8004efc:	2208      	movs	r2, #8
 8004efe:	4013      	ands	r3, r2
 8004f00:	2b08      	cmp	r3, #8
 8004f02:	d111      	bne.n	8004f28 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	2208      	movs	r2, #8
 8004f0a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	0018      	movs	r0, r3
 8004f10:	f000 f83c 	bl	8004f8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2290      	movs	r2, #144	@ 0x90
 8004f18:	2108      	movs	r1, #8
 8004f1a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	2284      	movs	r2, #132	@ 0x84
 8004f20:	2100      	movs	r1, #0
 8004f22:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8004f24:	2301      	movs	r3, #1
 8004f26:	e02c      	b.n	8004f82 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	69da      	ldr	r2, [r3, #28]
 8004f2e:	2380      	movs	r3, #128	@ 0x80
 8004f30:	011b      	lsls	r3, r3, #4
 8004f32:	401a      	ands	r2, r3
 8004f34:	2380      	movs	r3, #128	@ 0x80
 8004f36:	011b      	lsls	r3, r3, #4
 8004f38:	429a      	cmp	r2, r3
 8004f3a:	d112      	bne.n	8004f62 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2280      	movs	r2, #128	@ 0x80
 8004f42:	0112      	lsls	r2, r2, #4
 8004f44:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	0018      	movs	r0, r3
 8004f4a:	f000 f81f 	bl	8004f8c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2290      	movs	r2, #144	@ 0x90
 8004f52:	2120      	movs	r1, #32
 8004f54:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2284      	movs	r2, #132	@ 0x84
 8004f5a:	2100      	movs	r1, #0
 8004f5c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004f5e:	2303      	movs	r3, #3
 8004f60:	e00f      	b.n	8004f82 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	69db      	ldr	r3, [r3, #28]
 8004f68:	68ba      	ldr	r2, [r7, #8]
 8004f6a:	4013      	ands	r3, r2
 8004f6c:	68ba      	ldr	r2, [r7, #8]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	425a      	negs	r2, r3
 8004f72:	4153      	adcs	r3, r2
 8004f74:	b2db      	uxtb	r3, r3
 8004f76:	001a      	movs	r2, r3
 8004f78:	1dfb      	adds	r3, r7, #7
 8004f7a:	781b      	ldrb	r3, [r3, #0]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	d09e      	beq.n	8004ebe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	0018      	movs	r0, r3
 8004f84:	46bd      	mov	sp, r7
 8004f86:	b004      	add	sp, #16
 8004f88:	bd80      	pop	{r7, pc}
	...

08004f8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b08e      	sub	sp, #56	@ 0x38
 8004f90:	af00      	add	r7, sp, #0
 8004f92:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f94:	f3ef 8310 	mrs	r3, PRIMASK
 8004f98:	617b      	str	r3, [r7, #20]
  return(result);
 8004f9a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004f9c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fa2:	69bb      	ldr	r3, [r7, #24]
 8004fa4:	f383 8810 	msr	PRIMASK, r3
}
 8004fa8:	46c0      	nop			@ (mov r8, r8)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4926      	ldr	r1, [pc, #152]	@ (8005050 <UART_EndRxTransfer+0xc4>)
 8004fb6:	400a      	ands	r2, r1
 8004fb8:	601a      	str	r2, [r3, #0]
 8004fba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004fbc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	f383 8810 	msr	PRIMASK, r3
}
 8004fc4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fc6:	f3ef 8310 	mrs	r3, PRIMASK
 8004fca:	623b      	str	r3, [r7, #32]
  return(result);
 8004fcc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004fce:	633b      	str	r3, [r7, #48]	@ 0x30
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fd6:	f383 8810 	msr	PRIMASK, r3
}
 8004fda:	46c0      	nop			@ (mov r8, r8)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	689a      	ldr	r2, [r3, #8]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	491b      	ldr	r1, [pc, #108]	@ (8005054 <UART_EndRxTransfer+0xc8>)
 8004fe8:	400a      	ands	r2, r1
 8004fea:	609a      	str	r2, [r3, #8]
 8004fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fee:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ff2:	f383 8810 	msr	PRIMASK, r3
}
 8004ff6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d118      	bne.n	8005032 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005000:	f3ef 8310 	mrs	r3, PRIMASK
 8005004:	60bb      	str	r3, [r7, #8]
  return(result);
 8005006:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005008:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800500a:	2301      	movs	r3, #1
 800500c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f383 8810 	msr	PRIMASK, r3
}
 8005014:	46c0      	nop			@ (mov r8, r8)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2110      	movs	r1, #16
 8005022:	438a      	bics	r2, r1
 8005024:	601a      	str	r2, [r3, #0]
 8005026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005028:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	f383 8810 	msr	PRIMASK, r3
}
 8005030:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	228c      	movs	r2, #140	@ 0x8c
 8005036:	2120      	movs	r1, #32
 8005038:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005046:	46c0      	nop			@ (mov r8, r8)
 8005048:	46bd      	mov	sp, r7
 800504a:	b00e      	add	sp, #56	@ 0x38
 800504c:	bd80      	pop	{r7, pc}
 800504e:	46c0      	nop			@ (mov r8, r8)
 8005050:	fffffedf 	.word	0xfffffedf
 8005054:	effffffe 	.word	0xeffffffe

08005058 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005058:	b580      	push	{r7, lr}
 800505a:	b084      	sub	sp, #16
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005064:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	225e      	movs	r2, #94	@ 0x5e
 800506a:	2100      	movs	r1, #0
 800506c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2256      	movs	r2, #86	@ 0x56
 8005072:	2100      	movs	r1, #0
 8005074:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	0018      	movs	r0, r3
 800507a:	f7ff fae7 	bl	800464c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800507e:	46c0      	nop			@ (mov r8, r8)
 8005080:	46bd      	mov	sp, r7
 8005082:	b004      	add	sp, #16
 8005084:	bd80      	pop	{r7, pc}

08005086 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005086:	b580      	push	{r7, lr}
 8005088:	b08a      	sub	sp, #40	@ 0x28
 800508a:	af00      	add	r7, sp, #0
 800508c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2288      	movs	r2, #136	@ 0x88
 8005092:	589b      	ldr	r3, [r3, r2]
 8005094:	2b21      	cmp	r3, #33	@ 0x21
 8005096:	d14c      	bne.n	8005132 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	2256      	movs	r2, #86	@ 0x56
 800509c:	5a9b      	ldrh	r3, [r3, r2]
 800509e:	b29b      	uxth	r3, r3
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d132      	bne.n	800510a <UART_TxISR_8BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050a4:	f3ef 8310 	mrs	r3, PRIMASK
 80050a8:	60bb      	str	r3, [r7, #8]
  return(result);
 80050aa:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 80050ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80050ae:	2301      	movs	r3, #1
 80050b0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f383 8810 	msr	PRIMASK, r3
}
 80050b8:	46c0      	nop			@ (mov r8, r8)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2180      	movs	r1, #128	@ 0x80
 80050c6:	438a      	bics	r2, r1
 80050c8:	601a      	str	r2, [r3, #0]
 80050ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050ce:	693b      	ldr	r3, [r7, #16]
 80050d0:	f383 8810 	msr	PRIMASK, r3
}
 80050d4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80050d6:	f3ef 8310 	mrs	r3, PRIMASK
 80050da:	617b      	str	r3, [r7, #20]
  return(result);
 80050dc:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80050de:	623b      	str	r3, [r7, #32]
 80050e0:	2301      	movs	r3, #1
 80050e2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050e4:	69bb      	ldr	r3, [r7, #24]
 80050e6:	f383 8810 	msr	PRIMASK, r3
}
 80050ea:	46c0      	nop			@ (mov r8, r8)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	681a      	ldr	r2, [r3, #0]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	2140      	movs	r1, #64	@ 0x40
 80050f8:	430a      	orrs	r2, r1
 80050fa:	601a      	str	r2, [r3, #0]
 80050fc:	6a3b      	ldr	r3, [r7, #32]
 80050fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	f383 8810 	msr	PRIMASK, r3
}
 8005106:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005108:	e013      	b.n	8005132 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800510e:	781a      	ldrb	r2, [r3, #0]
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr++;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800511a:	1c5a      	adds	r2, r3, #1
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2256      	movs	r2, #86	@ 0x56
 8005124:	5a9b      	ldrh	r3, [r3, r2]
 8005126:	b29b      	uxth	r3, r3
 8005128:	3b01      	subs	r3, #1
 800512a:	b299      	uxth	r1, r3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2256      	movs	r2, #86	@ 0x56
 8005130:	5299      	strh	r1, [r3, r2]
}
 8005132:	46c0      	nop			@ (mov r8, r8)
 8005134:	46bd      	mov	sp, r7
 8005136:	b00a      	add	sp, #40	@ 0x28
 8005138:	bd80      	pop	{r7, pc}

0800513a <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 800513a:	b580      	push	{r7, lr}
 800513c:	b08c      	sub	sp, #48	@ 0x30
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2288      	movs	r2, #136	@ 0x88
 8005146:	589b      	ldr	r3, [r3, r2]
 8005148:	2b21      	cmp	r3, #33	@ 0x21
 800514a:	d151      	bne.n	80051f0 <UART_TxISR_16BIT+0xb6>
  {
    if (huart->TxXferCount == 0U)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2256      	movs	r2, #86	@ 0x56
 8005150:	5a9b      	ldrh	r3, [r3, r2]
 8005152:	b29b      	uxth	r3, r3
 8005154:	2b00      	cmp	r3, #0
 8005156:	d132      	bne.n	80051be <UART_TxISR_16BIT+0x84>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005158:	f3ef 8310 	mrs	r3, PRIMASK
 800515c:	60fb      	str	r3, [r7, #12]
  return(result);
 800515e:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
 8005160:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005162:	2301      	movs	r3, #1
 8005164:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005166:	693b      	ldr	r3, [r7, #16]
 8005168:	f383 8810 	msr	PRIMASK, r3
}
 800516c:	46c0      	nop			@ (mov r8, r8)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	681a      	ldr	r2, [r3, #0]
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	2180      	movs	r1, #128	@ 0x80
 800517a:	438a      	bics	r2, r1
 800517c:	601a      	str	r2, [r3, #0]
 800517e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005180:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f383 8810 	msr	PRIMASK, r3
}
 8005188:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800518a:	f3ef 8310 	mrs	r3, PRIMASK
 800518e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005190:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005192:	627b      	str	r3, [r7, #36]	@ 0x24
 8005194:	2301      	movs	r3, #1
 8005196:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005198:	69fb      	ldr	r3, [r7, #28]
 800519a:	f383 8810 	msr	PRIMASK, r3
}
 800519e:	46c0      	nop			@ (mov r8, r8)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	2140      	movs	r1, #64	@ 0x40
 80051ac:	430a      	orrs	r2, r1
 80051ae:	601a      	str	r2, [r3, #0]
 80051b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b2:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051b4:	6a3b      	ldr	r3, [r7, #32]
 80051b6:	f383 8810 	msr	PRIMASK, r3
}
 80051ba:	46c0      	nop			@ (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80051bc:	e018      	b.n	80051f0 <UART_TxISR_16BIT+0xb6>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80051c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051c6:	881b      	ldrh	r3, [r3, #0]
 80051c8:	001a      	movs	r2, r3
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	05d2      	lsls	r2, r2, #23
 80051d0:	0dd2      	lsrs	r2, r2, #23
 80051d2:	629a      	str	r2, [r3, #40]	@ 0x28
      huart->pTxBuffPtr += 2U;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051d8:	1c9a      	adds	r2, r3, #2
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	651a      	str	r2, [r3, #80]	@ 0x50
      huart->TxXferCount--;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2256      	movs	r2, #86	@ 0x56
 80051e2:	5a9b      	ldrh	r3, [r3, r2]
 80051e4:	b29b      	uxth	r3, r3
 80051e6:	3b01      	subs	r3, #1
 80051e8:	b299      	uxth	r1, r3
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2256      	movs	r2, #86	@ 0x56
 80051ee:	5299      	strh	r1, [r3, r2]
}
 80051f0:	46c0      	nop			@ (mov r8, r8)
 80051f2:	46bd      	mov	sp, r7
 80051f4:	b00c      	add	sp, #48	@ 0x30
 80051f6:	bd80      	pop	{r7, pc}

080051f8 <UART_TxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b08c      	sub	sp, #48	@ 0x30
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2288      	movs	r2, #136	@ 0x88
 8005204:	589b      	ldr	r3, [r3, r2]
 8005206:	2b21      	cmp	r3, #33	@ 0x21
 8005208:	d165      	bne.n	80052d6 <UART_TxISR_8BIT_FIFOEN+0xde>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 800520a:	232e      	movs	r3, #46	@ 0x2e
 800520c:	18fb      	adds	r3, r7, r3
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	216a      	movs	r1, #106	@ 0x6a
 8005212:	5a52      	ldrh	r2, [r2, r1]
 8005214:	801a      	strh	r2, [r3, #0]
 8005216:	e059      	b.n	80052cc <UART_TxISR_8BIT_FIFOEN+0xd4>
    {
      if (huart->TxXferCount == 0U)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2256      	movs	r2, #86	@ 0x56
 800521c:	5a9b      	ldrh	r3, [r3, r2]
 800521e:	b29b      	uxth	r3, r3
 8005220:	2b00      	cmp	r3, #0
 8005222:	d133      	bne.n	800528c <UART_TxISR_8BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005224:	f3ef 8310 	mrs	r3, PRIMASK
 8005228:	60fb      	str	r3, [r7, #12]
  return(result);
 800522a:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 800522c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800522e:	2301      	movs	r3, #1
 8005230:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	f383 8810 	msr	PRIMASK, r3
}
 8005238:	46c0      	nop			@ (mov r8, r8)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	689a      	ldr	r2, [r3, #8]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4926      	ldr	r1, [pc, #152]	@ (80052e0 <UART_TxISR_8BIT_FIFOEN+0xe8>)
 8005246:	400a      	ands	r2, r1
 8005248:	609a      	str	r2, [r3, #8]
 800524a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800524c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800524e:	697b      	ldr	r3, [r7, #20]
 8005250:	f383 8810 	msr	PRIMASK, r3
}
 8005254:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005256:	f3ef 8310 	mrs	r3, PRIMASK
 800525a:	61bb      	str	r3, [r7, #24]
  return(result);
 800525c:	69bb      	ldr	r3, [r7, #24]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800525e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005260:	2301      	movs	r3, #1
 8005262:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005264:	69fb      	ldr	r3, [r7, #28]
 8005266:	f383 8810 	msr	PRIMASK, r3
}
 800526a:	46c0      	nop			@ (mov r8, r8)
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681a      	ldr	r2, [r3, #0]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	2140      	movs	r1, #64	@ 0x40
 8005278:	430a      	orrs	r2, r1
 800527a:	601a      	str	r2, [r3, #0]
 800527c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800527e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005280:	6a3b      	ldr	r3, [r7, #32]
 8005282:	f383 8810 	msr	PRIMASK, r3
}
 8005286:	46c0      	nop			@ (mov r8, r8)

        break; /* force exit loop */
 8005288:	46c0      	nop			@ (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 800528a:	e024      	b.n	80052d6 <UART_TxISR_8BIT_FIFOEN+0xde>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	69db      	ldr	r3, [r3, #28]
 8005292:	2280      	movs	r2, #128	@ 0x80
 8005294:	4013      	ands	r3, r2
 8005296:	d013      	beq.n	80052c0 <UART_TxISR_8BIT_FIFOEN+0xc8>
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800529c:	781a      	ldrb	r2, [r3, #0]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr++;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80052a8:	1c5a      	adds	r2, r3, #1
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2256      	movs	r2, #86	@ 0x56
 80052b2:	5a9b      	ldrh	r3, [r3, r2]
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	3b01      	subs	r3, #1
 80052b8:	b299      	uxth	r1, r3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2256      	movs	r2, #86	@ 0x56
 80052be:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80052c0:	212e      	movs	r1, #46	@ 0x2e
 80052c2:	187b      	adds	r3, r7, r1
 80052c4:	881a      	ldrh	r2, [r3, #0]
 80052c6:	187b      	adds	r3, r7, r1
 80052c8:	3a01      	subs	r2, #1
 80052ca:	801a      	strh	r2, [r3, #0]
 80052cc:	232e      	movs	r3, #46	@ 0x2e
 80052ce:	18fb      	adds	r3, r7, r3
 80052d0:	881b      	ldrh	r3, [r3, #0]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d1a0      	bne.n	8005218 <UART_TxISR_8BIT_FIFOEN+0x20>
}
 80052d6:	46c0      	nop			@ (mov r8, r8)
 80052d8:	46bd      	mov	sp, r7
 80052da:	b00c      	add	sp, #48	@ 0x30
 80052dc:	bd80      	pop	{r7, pc}
 80052de:	46c0      	nop			@ (mov r8, r8)
 80052e0:	ff7fffff 	.word	0xff7fffff

080052e4 <UART_TxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b08c      	sub	sp, #48	@ 0x30
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;
  uint16_t  nb_tx_data;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2288      	movs	r2, #136	@ 0x88
 80052f0:	589b      	ldr	r3, [r3, r2]
 80052f2:	2b21      	cmp	r3, #33	@ 0x21
 80052f4:	d16a      	bne.n	80053cc <UART_TxISR_16BIT_FIFOEN+0xe8>
  {
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80052f6:	232e      	movs	r3, #46	@ 0x2e
 80052f8:	18fb      	adds	r3, r7, r3
 80052fa:	687a      	ldr	r2, [r7, #4]
 80052fc:	216a      	movs	r1, #106	@ 0x6a
 80052fe:	5a52      	ldrh	r2, [r2, r1]
 8005300:	801a      	strh	r2, [r3, #0]
 8005302:	e05e      	b.n	80053c2 <UART_TxISR_16BIT_FIFOEN+0xde>
    {
      if (huart->TxXferCount == 0U)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2256      	movs	r2, #86	@ 0x56
 8005308:	5a9b      	ldrh	r3, [r3, r2]
 800530a:	b29b      	uxth	r3, r3
 800530c:	2b00      	cmp	r3, #0
 800530e:	d133      	bne.n	8005378 <UART_TxISR_16BIT_FIFOEN+0x94>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005310:	f3ef 8310 	mrs	r3, PRIMASK
 8005314:	60bb      	str	r3, [r7, #8]
  return(result);
 8005316:	68bb      	ldr	r3, [r7, #8]
      {
        /* Disable the TX FIFO threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_TXFTIE);
 8005318:	627b      	str	r3, [r7, #36]	@ 0x24
 800531a:	2301      	movs	r3, #1
 800531c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	f383 8810 	msr	PRIMASK, r3
}
 8005324:	46c0      	nop			@ (mov r8, r8)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	689a      	ldr	r2, [r3, #8]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4928      	ldr	r1, [pc, #160]	@ (80053d4 <UART_TxISR_16BIT_FIFOEN+0xf0>)
 8005332:	400a      	ands	r2, r1
 8005334:	609a      	str	r2, [r3, #8]
 8005336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005338:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	f383 8810 	msr	PRIMASK, r3
}
 8005340:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005342:	f3ef 8310 	mrs	r3, PRIMASK
 8005346:	617b      	str	r3, [r7, #20]
  return(result);
 8005348:	697b      	ldr	r3, [r7, #20]

        /* Enable the UART Transmit Complete Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800534a:	623b      	str	r3, [r7, #32]
 800534c:	2301      	movs	r3, #1
 800534e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005350:	69bb      	ldr	r3, [r7, #24]
 8005352:	f383 8810 	msr	PRIMASK, r3
}
 8005356:	46c0      	nop			@ (mov r8, r8)
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2140      	movs	r1, #64	@ 0x40
 8005364:	430a      	orrs	r2, r1
 8005366:	601a      	str	r2, [r3, #0]
 8005368:	6a3b      	ldr	r3, [r7, #32]
 800536a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800536c:	69fb      	ldr	r3, [r7, #28]
 800536e:	f383 8810 	msr	PRIMASK, r3
}
 8005372:	46c0      	nop			@ (mov r8, r8)

        break; /* force exit loop */
 8005374:	46c0      	nop			@ (mov r8, r8)
      {
        /* Nothing to do */
      }
    }
  }
}
 8005376:	e029      	b.n	80053cc <UART_TxISR_16BIT_FIFOEN+0xe8>
      else if (READ_BIT(huart->Instance->ISR, USART_ISR_TXE_TXFNF) != 0U)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	2280      	movs	r2, #128	@ 0x80
 8005380:	4013      	ands	r3, r2
 8005382:	d018      	beq.n	80053b6 <UART_TxISR_16BIT_FIFOEN+0xd2>
        tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005388:	62bb      	str	r3, [r7, #40]	@ 0x28
        huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 800538a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800538c:	881b      	ldrh	r3, [r3, #0]
 800538e:	001a      	movs	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	05d2      	lsls	r2, r2, #23
 8005396:	0dd2      	lsrs	r2, r2, #23
 8005398:	629a      	str	r2, [r3, #40]	@ 0x28
        huart->pTxBuffPtr += 2U;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800539e:	1c9a      	adds	r2, r3, #2
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	651a      	str	r2, [r3, #80]	@ 0x50
        huart->TxXferCount--;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	2256      	movs	r2, #86	@ 0x56
 80053a8:	5a9b      	ldrh	r3, [r3, r2]
 80053aa:	b29b      	uxth	r3, r3
 80053ac:	3b01      	subs	r3, #1
 80053ae:	b299      	uxth	r1, r3
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2256      	movs	r2, #86	@ 0x56
 80053b4:	5299      	strh	r1, [r3, r2]
    for (nb_tx_data = huart->NbTxDataToProcess ; nb_tx_data > 0U ; nb_tx_data--)
 80053b6:	212e      	movs	r1, #46	@ 0x2e
 80053b8:	187b      	adds	r3, r7, r1
 80053ba:	881a      	ldrh	r2, [r3, #0]
 80053bc:	187b      	adds	r3, r7, r1
 80053be:	3a01      	subs	r2, #1
 80053c0:	801a      	strh	r2, [r3, #0]
 80053c2:	232e      	movs	r3, #46	@ 0x2e
 80053c4:	18fb      	adds	r3, r7, r3
 80053c6:	881b      	ldrh	r3, [r3, #0]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d19b      	bne.n	8005304 <UART_TxISR_16BIT_FIFOEN+0x20>
}
 80053cc:	46c0      	nop			@ (mov r8, r8)
 80053ce:	46bd      	mov	sp, r7
 80053d0:	b00c      	add	sp, #48	@ 0x30
 80053d2:	bd80      	pop	{r7, pc}
 80053d4:	ff7fffff 	.word	0xff7fffff

080053d8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b086      	sub	sp, #24
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80053e0:	f3ef 8310 	mrs	r3, PRIMASK
 80053e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80053e6:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80053e8:	617b      	str	r3, [r7, #20]
 80053ea:	2301      	movs	r3, #1
 80053ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f383 8810 	msr	PRIMASK, r3
}
 80053f4:	46c0      	nop			@ (mov r8, r8)
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	681a      	ldr	r2, [r3, #0]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2140      	movs	r1, #64	@ 0x40
 8005402:	438a      	bics	r2, r1
 8005404:	601a      	str	r2, [r3, #0]
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800540a:	693b      	ldr	r3, [r7, #16]
 800540c:	f383 8810 	msr	PRIMASK, r3
}
 8005410:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2288      	movs	r2, #136	@ 0x88
 8005416:	2120      	movs	r1, #32
 8005418:	5099      	str	r1, [r3, r2]

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2200      	movs	r2, #0
 800541e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	0018      	movs	r0, r3
 8005424:	f7ff f90a 	bl	800463c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005428:	46c0      	nop			@ (mov r8, r8)
 800542a:	46bd      	mov	sp, r7
 800542c:	b006      	add	sp, #24
 800542e:	bd80      	pop	{r7, pc}

08005430 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	b082      	sub	sp, #8
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005438:	46c0      	nop			@ (mov r8, r8)
 800543a:	46bd      	mov	sp, r7
 800543c:	b002      	add	sp, #8
 800543e:	bd80      	pop	{r7, pc}

08005440 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b082      	sub	sp, #8
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8005448:	46c0      	nop			@ (mov r8, r8)
 800544a:	46bd      	mov	sp, r7
 800544c:	b002      	add	sp, #8
 800544e:	bd80      	pop	{r7, pc}

08005450 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8005458:	46c0      	nop			@ (mov r8, r8)
 800545a:	46bd      	mov	sp, r7
 800545c:	b002      	add	sp, #8
 800545e:	bd80      	pop	{r7, pc}

08005460 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2284      	movs	r2, #132	@ 0x84
 800546c:	5c9b      	ldrb	r3, [r3, r2]
 800546e:	2b01      	cmp	r3, #1
 8005470:	d101      	bne.n	8005476 <HAL_UARTEx_DisableFifoMode+0x16>
 8005472:	2302      	movs	r3, #2
 8005474:	e027      	b.n	80054c6 <HAL_UARTEx_DisableFifoMode+0x66>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	2284      	movs	r2, #132	@ 0x84
 800547a:	2101      	movs	r1, #1
 800547c:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	2288      	movs	r2, #136	@ 0x88
 8005482:	2124      	movs	r1, #36	@ 0x24
 8005484:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	681a      	ldr	r2, [r3, #0]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2101      	movs	r1, #1
 800549a:	438a      	bics	r2, r1
 800549c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	4a0b      	ldr	r2, [pc, #44]	@ (80054d0 <HAL_UARTEx_DisableFifoMode+0x70>)
 80054a2:	4013      	ands	r3, r2
 80054a4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	68fa      	ldr	r2, [r7, #12]
 80054b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2288      	movs	r2, #136	@ 0x88
 80054b8:	2120      	movs	r1, #32
 80054ba:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2284      	movs	r2, #132	@ 0x84
 80054c0:	2100      	movs	r1, #0
 80054c2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80054c4:	2300      	movs	r3, #0
}
 80054c6:	0018      	movs	r0, r3
 80054c8:	46bd      	mov	sp, r7
 80054ca:	b004      	add	sp, #16
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	46c0      	nop			@ (mov r8, r8)
 80054d0:	dfffffff 	.word	0xdfffffff

080054d4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b084      	sub	sp, #16
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2284      	movs	r2, #132	@ 0x84
 80054e2:	5c9b      	ldrb	r3, [r3, r2]
 80054e4:	2b01      	cmp	r3, #1
 80054e6:	d101      	bne.n	80054ec <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80054e8:	2302      	movs	r3, #2
 80054ea:	e02e      	b.n	800554a <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2284      	movs	r2, #132	@ 0x84
 80054f0:	2101      	movs	r1, #1
 80054f2:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2288      	movs	r2, #136	@ 0x88
 80054f8:	2124      	movs	r1, #36	@ 0x24
 80054fa:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	2101      	movs	r1, #1
 8005510:	438a      	bics	r2, r1
 8005512:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	00db      	lsls	r3, r3, #3
 800551c:	08d9      	lsrs	r1, r3, #3
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	683a      	ldr	r2, [r7, #0]
 8005524:	430a      	orrs	r2, r1
 8005526:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	0018      	movs	r0, r3
 800552c:	f000 f854 	bl	80055d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	2288      	movs	r2, #136	@ 0x88
 800553c:	2120      	movs	r1, #32
 800553e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2284      	movs	r2, #132	@ 0x84
 8005544:	2100      	movs	r1, #0
 8005546:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005548:	2300      	movs	r3, #0
}
 800554a:	0018      	movs	r0, r3
 800554c:	46bd      	mov	sp, r7
 800554e:	b004      	add	sp, #16
 8005550:	bd80      	pop	{r7, pc}
	...

08005554 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2284      	movs	r2, #132	@ 0x84
 8005562:	5c9b      	ldrb	r3, [r3, r2]
 8005564:	2b01      	cmp	r3, #1
 8005566:	d101      	bne.n	800556c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005568:	2302      	movs	r3, #2
 800556a:	e02f      	b.n	80055cc <HAL_UARTEx_SetRxFifoThreshold+0x78>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2284      	movs	r2, #132	@ 0x84
 8005570:	2101      	movs	r1, #1
 8005572:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2288      	movs	r2, #136	@ 0x88
 8005578:	2124      	movs	r1, #36	@ 0x24
 800557a:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	2101      	movs	r1, #1
 8005590:	438a      	bics	r2, r1
 8005592:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	4a0e      	ldr	r2, [pc, #56]	@ (80055d4 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 800559c:	4013      	ands	r3, r2
 800559e:	0019      	movs	r1, r3
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	683a      	ldr	r2, [r7, #0]
 80055a6:	430a      	orrs	r2, r1
 80055a8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	0018      	movs	r0, r3
 80055ae:	f000 f813 	bl	80055d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	68fa      	ldr	r2, [r7, #12]
 80055b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2288      	movs	r2, #136	@ 0x88
 80055be:	2120      	movs	r1, #32
 80055c0:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2284      	movs	r2, #132	@ 0x84
 80055c6:	2100      	movs	r1, #0
 80055c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80055ca:	2300      	movs	r3, #0
}
 80055cc:	0018      	movs	r0, r3
 80055ce:	46bd      	mov	sp, r7
 80055d0:	b004      	add	sp, #16
 80055d2:	bd80      	pop	{r7, pc}
 80055d4:	f1ffffff 	.word	0xf1ffffff

080055d8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80055d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80055da:	b085      	sub	sp, #20
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d108      	bne.n	80055fa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	226a      	movs	r2, #106	@ 0x6a
 80055ec:	2101      	movs	r1, #1
 80055ee:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2268      	movs	r2, #104	@ 0x68
 80055f4:	2101      	movs	r1, #1
 80055f6:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80055f8:	e043      	b.n	8005682 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80055fa:	260f      	movs	r6, #15
 80055fc:	19bb      	adds	r3, r7, r6
 80055fe:	2208      	movs	r2, #8
 8005600:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005602:	200e      	movs	r0, #14
 8005604:	183b      	adds	r3, r7, r0
 8005606:	2208      	movs	r2, #8
 8005608:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	0e5b      	lsrs	r3, r3, #25
 8005612:	b2da      	uxtb	r2, r3
 8005614:	240d      	movs	r4, #13
 8005616:	193b      	adds	r3, r7, r4
 8005618:	2107      	movs	r1, #7
 800561a:	400a      	ands	r2, r1
 800561c:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	0f5b      	lsrs	r3, r3, #29
 8005626:	b2da      	uxtb	r2, r3
 8005628:	250c      	movs	r5, #12
 800562a:	197b      	adds	r3, r7, r5
 800562c:	2107      	movs	r1, #7
 800562e:	400a      	ands	r2, r1
 8005630:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005632:	183b      	adds	r3, r7, r0
 8005634:	781b      	ldrb	r3, [r3, #0]
 8005636:	197a      	adds	r2, r7, r5
 8005638:	7812      	ldrb	r2, [r2, #0]
 800563a:	4914      	ldr	r1, [pc, #80]	@ (800568c <UARTEx_SetNbDataToProcess+0xb4>)
 800563c:	5c8a      	ldrb	r2, [r1, r2]
 800563e:	435a      	muls	r2, r3
 8005640:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8005642:	197b      	adds	r3, r7, r5
 8005644:	781b      	ldrb	r3, [r3, #0]
 8005646:	4a12      	ldr	r2, [pc, #72]	@ (8005690 <UARTEx_SetNbDataToProcess+0xb8>)
 8005648:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800564a:	0019      	movs	r1, r3
 800564c:	f7fa fde4 	bl	8000218 <__divsi3>
 8005650:	0003      	movs	r3, r0
 8005652:	b299      	uxth	r1, r3
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	226a      	movs	r2, #106	@ 0x6a
 8005658:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800565a:	19bb      	adds	r3, r7, r6
 800565c:	781b      	ldrb	r3, [r3, #0]
 800565e:	193a      	adds	r2, r7, r4
 8005660:	7812      	ldrb	r2, [r2, #0]
 8005662:	490a      	ldr	r1, [pc, #40]	@ (800568c <UARTEx_SetNbDataToProcess+0xb4>)
 8005664:	5c8a      	ldrb	r2, [r1, r2]
 8005666:	435a      	muls	r2, r3
 8005668:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800566a:	193b      	adds	r3, r7, r4
 800566c:	781b      	ldrb	r3, [r3, #0]
 800566e:	4a08      	ldr	r2, [pc, #32]	@ (8005690 <UARTEx_SetNbDataToProcess+0xb8>)
 8005670:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005672:	0019      	movs	r1, r3
 8005674:	f7fa fdd0 	bl	8000218 <__divsi3>
 8005678:	0003      	movs	r3, r0
 800567a:	b299      	uxth	r1, r3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	2268      	movs	r2, #104	@ 0x68
 8005680:	5299      	strh	r1, [r3, r2]
}
 8005682:	46c0      	nop			@ (mov r8, r8)
 8005684:	46bd      	mov	sp, r7
 8005686:	b005      	add	sp, #20
 8005688:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800568a:	46c0      	nop			@ (mov r8, r8)
 800568c:	08005798 	.word	0x08005798
 8005690:	080057a0 	.word	0x080057a0

08005694 <memcmp>:
 8005694:	b530      	push	{r4, r5, lr}
 8005696:	2400      	movs	r4, #0
 8005698:	3901      	subs	r1, #1
 800569a:	42a2      	cmp	r2, r4
 800569c:	d101      	bne.n	80056a2 <memcmp+0xe>
 800569e:	2000      	movs	r0, #0
 80056a0:	e005      	b.n	80056ae <memcmp+0x1a>
 80056a2:	5d03      	ldrb	r3, [r0, r4]
 80056a4:	3401      	adds	r4, #1
 80056a6:	5d0d      	ldrb	r5, [r1, r4]
 80056a8:	42ab      	cmp	r3, r5
 80056aa:	d0f6      	beq.n	800569a <memcmp+0x6>
 80056ac:	1b58      	subs	r0, r3, r5
 80056ae:	bd30      	pop	{r4, r5, pc}

080056b0 <memset>:
 80056b0:	0003      	movs	r3, r0
 80056b2:	1882      	adds	r2, r0, r2
 80056b4:	4293      	cmp	r3, r2
 80056b6:	d100      	bne.n	80056ba <memset+0xa>
 80056b8:	4770      	bx	lr
 80056ba:	7019      	strb	r1, [r3, #0]
 80056bc:	3301      	adds	r3, #1
 80056be:	e7f9      	b.n	80056b4 <memset+0x4>

080056c0 <__libc_init_array>:
 80056c0:	b570      	push	{r4, r5, r6, lr}
 80056c2:	2600      	movs	r6, #0
 80056c4:	4c0c      	ldr	r4, [pc, #48]	@ (80056f8 <__libc_init_array+0x38>)
 80056c6:	4d0d      	ldr	r5, [pc, #52]	@ (80056fc <__libc_init_array+0x3c>)
 80056c8:	1b64      	subs	r4, r4, r5
 80056ca:	10a4      	asrs	r4, r4, #2
 80056cc:	42a6      	cmp	r6, r4
 80056ce:	d109      	bne.n	80056e4 <__libc_init_array+0x24>
 80056d0:	2600      	movs	r6, #0
 80056d2:	f000 f819 	bl	8005708 <_init>
 80056d6:	4c0a      	ldr	r4, [pc, #40]	@ (8005700 <__libc_init_array+0x40>)
 80056d8:	4d0a      	ldr	r5, [pc, #40]	@ (8005704 <__libc_init_array+0x44>)
 80056da:	1b64      	subs	r4, r4, r5
 80056dc:	10a4      	asrs	r4, r4, #2
 80056de:	42a6      	cmp	r6, r4
 80056e0:	d105      	bne.n	80056ee <__libc_init_array+0x2e>
 80056e2:	bd70      	pop	{r4, r5, r6, pc}
 80056e4:	00b3      	lsls	r3, r6, #2
 80056e6:	58eb      	ldr	r3, [r5, r3]
 80056e8:	4798      	blx	r3
 80056ea:	3601      	adds	r6, #1
 80056ec:	e7ee      	b.n	80056cc <__libc_init_array+0xc>
 80056ee:	00b3      	lsls	r3, r6, #2
 80056f0:	58eb      	ldr	r3, [r5, r3]
 80056f2:	4798      	blx	r3
 80056f4:	3601      	adds	r6, #1
 80056f6:	e7f2      	b.n	80056de <__libc_init_array+0x1e>
 80056f8:	080057b0 	.word	0x080057b0
 80056fc:	080057b0 	.word	0x080057b0
 8005700:	080057b4 	.word	0x080057b4
 8005704:	080057b0 	.word	0x080057b0

08005708 <_init>:
 8005708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800570a:	46c0      	nop			@ (mov r8, r8)
 800570c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800570e:	bc08      	pop	{r3}
 8005710:	469e      	mov	lr, r3
 8005712:	4770      	bx	lr

08005714 <_fini>:
 8005714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005716:	46c0      	nop			@ (mov r8, r8)
 8005718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800571a:	bc08      	pop	{r3}
 800571c:	469e      	mov	lr, r3
 800571e:	4770      	bx	lr
