#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000241514ba610 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000241514f7ab0_0 .net "PC", 31 0, v00000241514f1800_0;  1 drivers
v00000241514f8af0_0 .var "clk", 0 0;
v00000241514f93b0_0 .net "clkout", 0 0, L_00000241514fa3f0;  1 drivers
v00000241514f9450_0 .net "cycles_consumed", 31 0, v00000241514f8d70_0;  1 drivers
v00000241514f8730_0 .var "rst", 0 0;
S_00000241514d0df0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000241514ba610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000241514d0f80 .param/l "RType" 0 4 2, C4<000000>;
P_00000241514d0fb8 .param/l "add" 0 4 5, C4<100000>;
P_00000241514d0ff0 .param/l "addi" 0 4 8, C4<001000>;
P_00000241514d1028 .param/l "addu" 0 4 5, C4<100001>;
P_00000241514d1060 .param/l "and_" 0 4 5, C4<100100>;
P_00000241514d1098 .param/l "andi" 0 4 8, C4<001100>;
P_00000241514d10d0 .param/l "beq" 0 4 10, C4<000100>;
P_00000241514d1108 .param/l "bne" 0 4 10, C4<000101>;
P_00000241514d1140 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000241514d1178 .param/l "j" 0 4 12, C4<000010>;
P_00000241514d11b0 .param/l "jal" 0 4 12, C4<000011>;
P_00000241514d11e8 .param/l "jr" 0 4 6, C4<001000>;
P_00000241514d1220 .param/l "lw" 0 4 8, C4<100011>;
P_00000241514d1258 .param/l "nor_" 0 4 5, C4<100111>;
P_00000241514d1290 .param/l "or_" 0 4 5, C4<100101>;
P_00000241514d12c8 .param/l "ori" 0 4 8, C4<001101>;
P_00000241514d1300 .param/l "sgt" 0 4 6, C4<101011>;
P_00000241514d1338 .param/l "sll" 0 4 6, C4<000000>;
P_00000241514d1370 .param/l "slt" 0 4 5, C4<101010>;
P_00000241514d13a8 .param/l "slti" 0 4 8, C4<101010>;
P_00000241514d13e0 .param/l "srl" 0 4 6, C4<000010>;
P_00000241514d1418 .param/l "sub" 0 4 5, C4<100010>;
P_00000241514d1450 .param/l "subu" 0 4 5, C4<100011>;
P_00000241514d1488 .param/l "sw" 0 4 8, C4<101011>;
P_00000241514d14c0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000241514d14f8 .param/l "xori" 0 4 8, C4<001110>;
L_00000241514f9ba0 .functor NOT 1, v00000241514f8730_0, C4<0>, C4<0>, C4<0>;
L_00000241514f9900 .functor NOT 1, v00000241514f8730_0, C4<0>, C4<0>, C4<0>;
L_00000241514f9c80 .functor NOT 1, v00000241514f8730_0, C4<0>, C4<0>, C4<0>;
L_00000241514f96d0 .functor NOT 1, v00000241514f8730_0, C4<0>, C4<0>, C4<0>;
L_00000241514fa070 .functor NOT 1, v00000241514f8730_0, C4<0>, C4<0>, C4<0>;
L_00000241514fa460 .functor NOT 1, v00000241514f8730_0, C4<0>, C4<0>, C4<0>;
L_00000241514fa540 .functor NOT 1, v00000241514f8730_0, C4<0>, C4<0>, C4<0>;
L_00000241514fa0e0 .functor NOT 1, v00000241514f8730_0, C4<0>, C4<0>, C4<0>;
L_00000241514fa3f0 .functor OR 1, v00000241514f8af0_0, v00000241514c2ea0_0, C4<0>, C4<0>;
L_00000241514f9820 .functor OR 1, L_0000024151592c30, L_0000024151592f50, C4<0>, C4<0>;
L_00000241514f9740 .functor AND 1, L_0000024151594670, L_0000024151593310, C4<1>, C4<1>;
L_00000241514fa4d0 .functor NOT 1, v00000241514f8730_0, C4<0>, C4<0>, C4<0>;
L_00000241514f9e40 .functor OR 1, L_00000241515938b0, L_0000024151592d70, C4<0>, C4<0>;
L_00000241514f9cf0 .functor OR 1, L_00000241514f9e40, L_0000024151593950, C4<0>, C4<0>;
L_00000241514fa230 .functor OR 1, L_00000241515939f0, L_0000024151593bd0, C4<0>, C4<0>;
L_00000241514f9970 .functor AND 1, L_0000024151594210, L_00000241514fa230, C4<1>, C4<1>;
L_00000241514f9660 .functor OR 1, L_0000024151596180, L_0000024151595320, C4<0>, C4<0>;
L_00000241514f9dd0 .functor AND 1, L_0000024151594e20, L_00000241514f9660, C4<1>, C4<1>;
L_00000241514fa000 .functor NOT 1, L_00000241514fa3f0, C4<0>, C4<0>, C4<0>;
v00000241514f18a0_0 .net "ALUOp", 3 0, v00000241514c2720_0;  1 drivers
v00000241514f1940_0 .net "ALUResult", 31 0, v00000241514f2660_0;  1 drivers
v00000241514f19e0_0 .net "ALUSrc", 0 0, v00000241514c2400_0;  1 drivers
v00000241514f1a80_0 .net "ALUin2", 31 0, L_00000241515958c0;  1 drivers
v00000241514f4df0_0 .net "MemReadEn", 0 0, v00000241514c2fe0_0;  1 drivers
v00000241514f4d50_0 .net "MemWriteEn", 0 0, v00000241514c3800_0;  1 drivers
v00000241514f4670_0 .net "MemtoReg", 0 0, v00000241514c1d20_0;  1 drivers
v00000241514f4fd0_0 .net "PC", 31 0, v00000241514f1800_0;  alias, 1 drivers
v00000241514f4e90_0 .net "PCPlus1", 31 0, L_00000241515942b0;  1 drivers
v00000241514f3d10_0 .net "PCsrc", 0 0, v00000241514f22a0_0;  1 drivers
v00000241514f3a90_0 .net "RegDst", 0 0, v00000241514c2e00_0;  1 drivers
v00000241514f4710_0 .net "RegWriteEn", 0 0, v00000241514c24a0_0;  1 drivers
v00000241514f4f30_0 .net "WriteRegister", 4 0, L_0000024151593090;  1 drivers
v00000241514f3db0_0 .net *"_ivl_0", 0 0, L_00000241514f9ba0;  1 drivers
L_000002415153a7b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000241514f54d0_0 .net/2u *"_ivl_10", 4 0, L_000002415153a7b0;  1 drivers
L_000002415153aba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f3770_0 .net *"_ivl_101", 15 0, L_000002415153aba0;  1 drivers
v00000241514f51b0_0 .net *"_ivl_102", 31 0, L_0000024151592ff0;  1 drivers
L_000002415153abe8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f4530_0 .net *"_ivl_105", 25 0, L_000002415153abe8;  1 drivers
L_000002415153ac30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f5070_0 .net/2u *"_ivl_106", 31 0, L_000002415153ac30;  1 drivers
v00000241514f4ad0_0 .net *"_ivl_108", 0 0, L_0000024151594670;  1 drivers
L_000002415153ac78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000241514f3e50_0 .net/2u *"_ivl_110", 5 0, L_000002415153ac78;  1 drivers
v00000241514f45d0_0 .net *"_ivl_112", 0 0, L_0000024151593310;  1 drivers
v00000241514f4b70_0 .net *"_ivl_115", 0 0, L_00000241514f9740;  1 drivers
v00000241514f4030_0 .net *"_ivl_116", 47 0, L_0000024151594490;  1 drivers
L_000002415153acc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f47b0_0 .net *"_ivl_119", 15 0, L_000002415153acc0;  1 drivers
L_000002415153a7f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000241514f3b30_0 .net/2u *"_ivl_12", 5 0, L_000002415153a7f8;  1 drivers
v00000241514f43f0_0 .net *"_ivl_120", 47 0, L_0000024151593b30;  1 drivers
L_000002415153ad08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f4c10_0 .net *"_ivl_123", 15 0, L_000002415153ad08;  1 drivers
v00000241514f4850_0 .net *"_ivl_125", 0 0, L_0000024151593e50;  1 drivers
v00000241514f5110_0 .net *"_ivl_126", 31 0, L_0000024151594350;  1 drivers
v00000241514f3ef0_0 .net *"_ivl_128", 47 0, L_0000024151593d10;  1 drivers
v00000241514f4cb0_0 .net *"_ivl_130", 47 0, L_00000241515933b0;  1 drivers
v00000241514f5250_0 .net *"_ivl_132", 47 0, L_0000024151592eb0;  1 drivers
v00000241514f52f0_0 .net *"_ivl_134", 47 0, L_0000024151592a50;  1 drivers
v00000241514f5390_0 .net *"_ivl_14", 0 0, L_00000241514f7830;  1 drivers
v00000241514f5430_0 .net *"_ivl_140", 0 0, L_00000241514fa4d0;  1 drivers
L_000002415153ad98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f3c70_0 .net/2u *"_ivl_142", 31 0, L_000002415153ad98;  1 drivers
L_000002415153ae70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000241514f3f90_0 .net/2u *"_ivl_146", 5 0, L_000002415153ae70;  1 drivers
v00000241514f48f0_0 .net *"_ivl_148", 0 0, L_00000241515938b0;  1 drivers
L_000002415153aeb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000241514f40d0_0 .net/2u *"_ivl_150", 5 0, L_000002415153aeb8;  1 drivers
v00000241514f42b0_0 .net *"_ivl_152", 0 0, L_0000024151592d70;  1 drivers
v00000241514f3630_0 .net *"_ivl_155", 0 0, L_00000241514f9e40;  1 drivers
L_000002415153af00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000241514f3810_0 .net/2u *"_ivl_156", 5 0, L_000002415153af00;  1 drivers
v00000241514f38b0_0 .net *"_ivl_158", 0 0, L_0000024151593950;  1 drivers
L_000002415153a840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000241514f36d0_0 .net/2u *"_ivl_16", 4 0, L_000002415153a840;  1 drivers
v00000241514f4170_0 .net *"_ivl_161", 0 0, L_00000241514f9cf0;  1 drivers
L_000002415153af48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f3950_0 .net/2u *"_ivl_162", 15 0, L_000002415153af48;  1 drivers
v00000241514f39f0_0 .net *"_ivl_164", 31 0, L_0000024151593a90;  1 drivers
v00000241514f3bd0_0 .net *"_ivl_167", 0 0, L_0000024151593450;  1 drivers
v00000241514f4210_0 .net *"_ivl_168", 15 0, L_00000241515934f0;  1 drivers
v00000241514f4350_0 .net *"_ivl_170", 31 0, L_0000024151593630;  1 drivers
v00000241514f4490_0 .net *"_ivl_174", 31 0, L_00000241515931d0;  1 drivers
L_000002415153af90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f4990_0 .net *"_ivl_177", 25 0, L_000002415153af90;  1 drivers
L_000002415153afd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f4a30_0 .net/2u *"_ivl_178", 31 0, L_000002415153afd8;  1 drivers
v00000241514f69a0_0 .net *"_ivl_180", 0 0, L_0000024151594210;  1 drivers
L_000002415153b020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000241514f5d20_0 .net/2u *"_ivl_182", 5 0, L_000002415153b020;  1 drivers
v00000241514f6a40_0 .net *"_ivl_184", 0 0, L_00000241515939f0;  1 drivers
L_000002415153b068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000241514f6540_0 .net/2u *"_ivl_186", 5 0, L_000002415153b068;  1 drivers
v00000241514f60e0_0 .net *"_ivl_188", 0 0, L_0000024151593bd0;  1 drivers
v00000241514f6c20_0 .net *"_ivl_19", 4 0, L_00000241514f8910;  1 drivers
v00000241514f6040_0 .net *"_ivl_191", 0 0, L_00000241514fa230;  1 drivers
v00000241514f5fa0_0 .net *"_ivl_193", 0 0, L_00000241514f9970;  1 drivers
L_000002415153b0b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000241514f5f00_0 .net/2u *"_ivl_194", 5 0, L_000002415153b0b0;  1 drivers
v00000241514f6fe0_0 .net *"_ivl_196", 0 0, L_0000024151594920;  1 drivers
L_000002415153b0f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000241514f6e00_0 .net/2u *"_ivl_198", 31 0, L_000002415153b0f8;  1 drivers
L_000002415153a768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000241514f7080_0 .net/2u *"_ivl_2", 5 0, L_000002415153a768;  1 drivers
v00000241514f7120_0 .net *"_ivl_20", 4 0, L_00000241514f7c90;  1 drivers
v00000241514f71c0_0 .net *"_ivl_200", 31 0, L_0000024151595460;  1 drivers
v00000241514f67c0_0 .net *"_ivl_204", 31 0, L_0000024151596360;  1 drivers
L_000002415153b140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f5aa0_0 .net *"_ivl_207", 25 0, L_000002415153b140;  1 drivers
L_000002415153b188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f6ae0_0 .net/2u *"_ivl_208", 31 0, L_000002415153b188;  1 drivers
v00000241514f6b80_0 .net *"_ivl_210", 0 0, L_0000024151594e20;  1 drivers
L_000002415153b1d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000241514f6cc0_0 .net/2u *"_ivl_212", 5 0, L_000002415153b1d0;  1 drivers
v00000241514f5be0_0 .net *"_ivl_214", 0 0, L_0000024151596180;  1 drivers
L_000002415153b218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000241514f7260_0 .net/2u *"_ivl_216", 5 0, L_000002415153b218;  1 drivers
v00000241514f6360_0 .net *"_ivl_218", 0 0, L_0000024151595320;  1 drivers
v00000241514f5c80_0 .net *"_ivl_221", 0 0, L_00000241514f9660;  1 drivers
v00000241514f6d60_0 .net *"_ivl_223", 0 0, L_00000241514f9dd0;  1 drivers
L_000002415153b260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000241514f6180_0 .net/2u *"_ivl_224", 5 0, L_000002415153b260;  1 drivers
v00000241514f6220_0 .net *"_ivl_226", 0 0, L_00000241515962c0;  1 drivers
v00000241514f6720_0 .net *"_ivl_228", 31 0, L_0000024151594880;  1 drivers
v00000241514f5b40_0 .net *"_ivl_24", 0 0, L_00000241514f9c80;  1 drivers
L_000002415153a888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000241514f6ea0_0 .net/2u *"_ivl_26", 4 0, L_000002415153a888;  1 drivers
v00000241514f58c0_0 .net *"_ivl_29", 4 0, L_00000241514f8b90;  1 drivers
v00000241514f6860_0 .net *"_ivl_32", 0 0, L_00000241514f96d0;  1 drivers
L_000002415153a8d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000241514f5dc0_0 .net/2u *"_ivl_34", 4 0, L_000002415153a8d0;  1 drivers
v00000241514f5960_0 .net *"_ivl_37", 4 0, L_00000241514f7b50;  1 drivers
v00000241514f62c0_0 .net *"_ivl_40", 0 0, L_00000241514fa070;  1 drivers
L_000002415153a918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f6f40_0 .net/2u *"_ivl_42", 15 0, L_000002415153a918;  1 drivers
v00000241514f7300_0 .net *"_ivl_45", 15 0, L_0000024151593770;  1 drivers
v00000241514f5e60_0 .net *"_ivl_48", 0 0, L_00000241514fa460;  1 drivers
v00000241514f73a0_0 .net *"_ivl_5", 5 0, L_00000241514f84b0;  1 drivers
L_000002415153a960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f7440_0 .net/2u *"_ivl_50", 36 0, L_000002415153a960;  1 drivers
L_000002415153a9a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f6900_0 .net/2u *"_ivl_52", 31 0, L_000002415153a9a8;  1 drivers
v00000241514f6400_0 .net *"_ivl_55", 4 0, L_0000024151592910;  1 drivers
v00000241514f74e0_0 .net *"_ivl_56", 36 0, L_0000024151592870;  1 drivers
v00000241514f5640_0 .net *"_ivl_58", 36 0, L_0000024151593db0;  1 drivers
v00000241514f56e0_0 .net *"_ivl_62", 0 0, L_00000241514fa540;  1 drivers
L_000002415153a9f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000241514f5780_0 .net/2u *"_ivl_64", 5 0, L_000002415153a9f0;  1 drivers
v00000241514f5820_0 .net *"_ivl_67", 5 0, L_00000241515945d0;  1 drivers
v00000241514f64a0_0 .net *"_ivl_70", 0 0, L_00000241514fa0e0;  1 drivers
L_000002415153aa38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f5a00_0 .net/2u *"_ivl_72", 57 0, L_000002415153aa38;  1 drivers
L_000002415153aa80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f65e0_0 .net/2u *"_ivl_74", 31 0, L_000002415153aa80;  1 drivers
v00000241514f6680_0 .net *"_ivl_77", 25 0, L_0000024151592b90;  1 drivers
v00000241514f8190_0 .net *"_ivl_78", 57 0, L_0000024151593270;  1 drivers
v00000241514f9270_0 .net *"_ivl_8", 0 0, L_00000241514f9900;  1 drivers
v00000241514f91d0_0 .net *"_ivl_80", 57 0, L_0000024151593590;  1 drivers
L_000002415153aac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000241514f7d30_0 .net/2u *"_ivl_84", 31 0, L_000002415153aac8;  1 drivers
L_000002415153ab10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000241514f7a10_0 .net/2u *"_ivl_88", 5 0, L_000002415153ab10;  1 drivers
v00000241514f89b0_0 .net *"_ivl_90", 0 0, L_0000024151592c30;  1 drivers
L_000002415153ab58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000241514f7fb0_0 .net/2u *"_ivl_92", 5 0, L_000002415153ab58;  1 drivers
v00000241514f8cd0_0 .net *"_ivl_94", 0 0, L_0000024151592f50;  1 drivers
v00000241514f8230_0 .net *"_ivl_97", 0 0, L_00000241514f9820;  1 drivers
v00000241514f8ff0_0 .net *"_ivl_98", 47 0, L_00000241515943f0;  1 drivers
v00000241514f94f0_0 .net "adderResult", 31 0, L_0000024151594530;  1 drivers
v00000241514f8370_0 .net "address", 31 0, L_0000024151592e10;  1 drivers
v00000241514f82d0_0 .net "clk", 0 0, L_00000241514fa3f0;  alias, 1 drivers
v00000241514f8d70_0 .var "cycles_consumed", 31 0;
v00000241514f7dd0_0 .net "extImm", 31 0, L_00000241515927d0;  1 drivers
v00000241514f9130_0 .net "funct", 5 0, L_00000241515929b0;  1 drivers
v00000241514f78d0_0 .net "hlt", 0 0, v00000241514c2ea0_0;  1 drivers
v00000241514f8e10_0 .net "imm", 15 0, L_0000024151593130;  1 drivers
v00000241514f8eb0_0 .net "immediate", 31 0, L_0000024151594c40;  1 drivers
v00000241514f9310_0 .net "input_clk", 0 0, v00000241514f8af0_0;  1 drivers
v00000241514f76f0_0 .net "instruction", 31 0, L_0000024151592af0;  1 drivers
v00000241514f8550_0 .net "memoryReadData", 31 0, v00000241514f2480_0;  1 drivers
v00000241514f7e70_0 .net "nextPC", 31 0, L_0000024151594170;  1 drivers
v00000241514f85f0_0 .net "opcode", 5 0, L_00000241514f8870;  1 drivers
v00000241514f8f50_0 .net "rd", 4 0, L_00000241514f8a50;  1 drivers
v00000241514f7f10_0 .net "readData1", 31 0, L_00000241514f9eb0;  1 drivers
v00000241514f7650_0 .net "readData1_w", 31 0, L_0000024151596400;  1 drivers
v00000241514f7970_0 .net "readData2", 31 0, L_00000241514fa150;  1 drivers
v00000241514f9090_0 .net "rs", 4 0, L_00000241514f8c30;  1 drivers
v00000241514f8050_0 .net "rst", 0 0, v00000241514f8730_0;  1 drivers
v00000241514f8690_0 .net "rt", 4 0, L_00000241514f7bf0;  1 drivers
v00000241514f80f0_0 .net "shamt", 31 0, L_0000024151593c70;  1 drivers
v00000241514f7790_0 .net "wire_instruction", 31 0, L_00000241514f9c10;  1 drivers
v00000241514f8410_0 .net "writeData", 31 0, L_0000024151595be0;  1 drivers
v00000241514f87d0_0 .net "zero", 0 0, L_00000241515947e0;  1 drivers
L_00000241514f84b0 .part L_0000024151592af0, 26, 6;
L_00000241514f8870 .functor MUXZ 6, L_00000241514f84b0, L_000002415153a768, L_00000241514f9ba0, C4<>;
L_00000241514f7830 .cmp/eq 6, L_00000241514f8870, L_000002415153a7f8;
L_00000241514f8910 .part L_0000024151592af0, 11, 5;
L_00000241514f7c90 .functor MUXZ 5, L_00000241514f8910, L_000002415153a840, L_00000241514f7830, C4<>;
L_00000241514f8a50 .functor MUXZ 5, L_00000241514f7c90, L_000002415153a7b0, L_00000241514f9900, C4<>;
L_00000241514f8b90 .part L_0000024151592af0, 21, 5;
L_00000241514f8c30 .functor MUXZ 5, L_00000241514f8b90, L_000002415153a888, L_00000241514f9c80, C4<>;
L_00000241514f7b50 .part L_0000024151592af0, 16, 5;
L_00000241514f7bf0 .functor MUXZ 5, L_00000241514f7b50, L_000002415153a8d0, L_00000241514f96d0, C4<>;
L_0000024151593770 .part L_0000024151592af0, 0, 16;
L_0000024151593130 .functor MUXZ 16, L_0000024151593770, L_000002415153a918, L_00000241514fa070, C4<>;
L_0000024151592910 .part L_0000024151592af0, 6, 5;
L_0000024151592870 .concat [ 5 32 0 0], L_0000024151592910, L_000002415153a9a8;
L_0000024151593db0 .functor MUXZ 37, L_0000024151592870, L_000002415153a960, L_00000241514fa460, C4<>;
L_0000024151593c70 .part L_0000024151593db0, 0, 32;
L_00000241515945d0 .part L_0000024151592af0, 0, 6;
L_00000241515929b0 .functor MUXZ 6, L_00000241515945d0, L_000002415153a9f0, L_00000241514fa540, C4<>;
L_0000024151592b90 .part L_0000024151592af0, 0, 26;
L_0000024151593270 .concat [ 26 32 0 0], L_0000024151592b90, L_000002415153aa80;
L_0000024151593590 .functor MUXZ 58, L_0000024151593270, L_000002415153aa38, L_00000241514fa0e0, C4<>;
L_0000024151592e10 .part L_0000024151593590, 0, 32;
L_00000241515942b0 .arith/sum 32, v00000241514f1800_0, L_000002415153aac8;
L_0000024151592c30 .cmp/eq 6, L_00000241514f8870, L_000002415153ab10;
L_0000024151592f50 .cmp/eq 6, L_00000241514f8870, L_000002415153ab58;
L_00000241515943f0 .concat [ 32 16 0 0], L_0000024151592e10, L_000002415153aba0;
L_0000024151592ff0 .concat [ 6 26 0 0], L_00000241514f8870, L_000002415153abe8;
L_0000024151594670 .cmp/eq 32, L_0000024151592ff0, L_000002415153ac30;
L_0000024151593310 .cmp/eq 6, L_00000241515929b0, L_000002415153ac78;
L_0000024151594490 .concat [ 32 16 0 0], L_00000241514f9eb0, L_000002415153acc0;
L_0000024151593b30 .concat [ 32 16 0 0], v00000241514f1800_0, L_000002415153ad08;
L_0000024151593e50 .part L_0000024151593130, 15, 1;
LS_0000024151594350_0_0 .concat [ 1 1 1 1], L_0000024151593e50, L_0000024151593e50, L_0000024151593e50, L_0000024151593e50;
LS_0000024151594350_0_4 .concat [ 1 1 1 1], L_0000024151593e50, L_0000024151593e50, L_0000024151593e50, L_0000024151593e50;
LS_0000024151594350_0_8 .concat [ 1 1 1 1], L_0000024151593e50, L_0000024151593e50, L_0000024151593e50, L_0000024151593e50;
LS_0000024151594350_0_12 .concat [ 1 1 1 1], L_0000024151593e50, L_0000024151593e50, L_0000024151593e50, L_0000024151593e50;
LS_0000024151594350_0_16 .concat [ 1 1 1 1], L_0000024151593e50, L_0000024151593e50, L_0000024151593e50, L_0000024151593e50;
LS_0000024151594350_0_20 .concat [ 1 1 1 1], L_0000024151593e50, L_0000024151593e50, L_0000024151593e50, L_0000024151593e50;
LS_0000024151594350_0_24 .concat [ 1 1 1 1], L_0000024151593e50, L_0000024151593e50, L_0000024151593e50, L_0000024151593e50;
LS_0000024151594350_0_28 .concat [ 1 1 1 1], L_0000024151593e50, L_0000024151593e50, L_0000024151593e50, L_0000024151593e50;
LS_0000024151594350_1_0 .concat [ 4 4 4 4], LS_0000024151594350_0_0, LS_0000024151594350_0_4, LS_0000024151594350_0_8, LS_0000024151594350_0_12;
LS_0000024151594350_1_4 .concat [ 4 4 4 4], LS_0000024151594350_0_16, LS_0000024151594350_0_20, LS_0000024151594350_0_24, LS_0000024151594350_0_28;
L_0000024151594350 .concat [ 16 16 0 0], LS_0000024151594350_1_0, LS_0000024151594350_1_4;
L_0000024151593d10 .concat [ 16 32 0 0], L_0000024151593130, L_0000024151594350;
L_00000241515933b0 .arith/sum 48, L_0000024151593b30, L_0000024151593d10;
L_0000024151592eb0 .functor MUXZ 48, L_00000241515933b0, L_0000024151594490, L_00000241514f9740, C4<>;
L_0000024151592a50 .functor MUXZ 48, L_0000024151592eb0, L_00000241515943f0, L_00000241514f9820, C4<>;
L_0000024151594530 .part L_0000024151592a50, 0, 32;
L_0000024151594170 .functor MUXZ 32, L_00000241515942b0, L_0000024151594530, v00000241514f22a0_0, C4<>;
L_0000024151592af0 .functor MUXZ 32, L_00000241514f9c10, L_000002415153ad98, L_00000241514fa4d0, C4<>;
L_00000241515938b0 .cmp/eq 6, L_00000241514f8870, L_000002415153ae70;
L_0000024151592d70 .cmp/eq 6, L_00000241514f8870, L_000002415153aeb8;
L_0000024151593950 .cmp/eq 6, L_00000241514f8870, L_000002415153af00;
L_0000024151593a90 .concat [ 16 16 0 0], L_0000024151593130, L_000002415153af48;
L_0000024151593450 .part L_0000024151593130, 15, 1;
LS_00000241515934f0_0_0 .concat [ 1 1 1 1], L_0000024151593450, L_0000024151593450, L_0000024151593450, L_0000024151593450;
LS_00000241515934f0_0_4 .concat [ 1 1 1 1], L_0000024151593450, L_0000024151593450, L_0000024151593450, L_0000024151593450;
LS_00000241515934f0_0_8 .concat [ 1 1 1 1], L_0000024151593450, L_0000024151593450, L_0000024151593450, L_0000024151593450;
LS_00000241515934f0_0_12 .concat [ 1 1 1 1], L_0000024151593450, L_0000024151593450, L_0000024151593450, L_0000024151593450;
L_00000241515934f0 .concat [ 4 4 4 4], LS_00000241515934f0_0_0, LS_00000241515934f0_0_4, LS_00000241515934f0_0_8, LS_00000241515934f0_0_12;
L_0000024151593630 .concat [ 16 16 0 0], L_0000024151593130, L_00000241515934f0;
L_00000241515927d0 .functor MUXZ 32, L_0000024151593630, L_0000024151593a90, L_00000241514f9cf0, C4<>;
L_00000241515931d0 .concat [ 6 26 0 0], L_00000241514f8870, L_000002415153af90;
L_0000024151594210 .cmp/eq 32, L_00000241515931d0, L_000002415153afd8;
L_00000241515939f0 .cmp/eq 6, L_00000241515929b0, L_000002415153b020;
L_0000024151593bd0 .cmp/eq 6, L_00000241515929b0, L_000002415153b068;
L_0000024151594920 .cmp/eq 6, L_00000241514f8870, L_000002415153b0b0;
L_0000024151595460 .functor MUXZ 32, L_00000241515927d0, L_000002415153b0f8, L_0000024151594920, C4<>;
L_0000024151594c40 .functor MUXZ 32, L_0000024151595460, L_0000024151593c70, L_00000241514f9970, C4<>;
L_0000024151596360 .concat [ 6 26 0 0], L_00000241514f8870, L_000002415153b140;
L_0000024151594e20 .cmp/eq 32, L_0000024151596360, L_000002415153b188;
L_0000024151596180 .cmp/eq 6, L_00000241515929b0, L_000002415153b1d0;
L_0000024151595320 .cmp/eq 6, L_00000241515929b0, L_000002415153b218;
L_00000241515962c0 .cmp/eq 6, L_00000241514f8870, L_000002415153b260;
L_0000024151594880 .functor MUXZ 32, L_00000241514f9eb0, v00000241514f1800_0, L_00000241515962c0, C4<>;
L_0000024151596400 .functor MUXZ 32, L_0000024151594880, L_00000241514fa150, L_00000241514f9dd0, C4<>;
S_00000241514ba930 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000241514d0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000241514b8790 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000241514f97b0 .functor NOT 1, v00000241514c2400_0, C4<0>, C4<0>, C4<0>;
v00000241514c2360_0 .net *"_ivl_0", 0 0, L_00000241514f97b0;  1 drivers
v00000241514c1c80_0 .net "in1", 31 0, L_00000241514fa150;  alias, 1 drivers
v00000241514c2d60_0 .net "in2", 31 0, L_0000024151594c40;  alias, 1 drivers
v00000241514c3760_0 .net "out", 31 0, L_00000241515958c0;  alias, 1 drivers
v00000241514c34e0_0 .net "s", 0 0, v00000241514c2400_0;  alias, 1 drivers
L_00000241515958c0 .functor MUXZ 32, L_0000024151594c40, L_00000241514fa150, L_00000241514f97b0, C4<>;
S_00000241514baac0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000241514d0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000024151530090 .param/l "RType" 0 4 2, C4<000000>;
P_00000241515300c8 .param/l "add" 0 4 5, C4<100000>;
P_0000024151530100 .param/l "addi" 0 4 8, C4<001000>;
P_0000024151530138 .param/l "addu" 0 4 5, C4<100001>;
P_0000024151530170 .param/l "and_" 0 4 5, C4<100100>;
P_00000241515301a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000241515301e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000024151530218 .param/l "bne" 0 4 10, C4<000101>;
P_0000024151530250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024151530288 .param/l "j" 0 4 12, C4<000010>;
P_00000241515302c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000241515302f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000024151530330 .param/l "lw" 0 4 8, C4<100011>;
P_0000024151530368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000241515303a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000241515303d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000024151530410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024151530448 .param/l "sll" 0 4 6, C4<000000>;
P_0000024151530480 .param/l "slt" 0 4 5, C4<101010>;
P_00000241515304b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000241515304f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000024151530528 .param/l "sub" 0 4 5, C4<100010>;
P_0000024151530560 .param/l "subu" 0 4 5, C4<100011>;
P_0000024151530598 .param/l "sw" 0 4 8, C4<101011>;
P_00000241515305d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024151530608 .param/l "xori" 0 4 8, C4<001110>;
v00000241514c2720_0 .var "ALUOp", 3 0;
v00000241514c2400_0 .var "ALUSrc", 0 0;
v00000241514c2fe0_0 .var "MemReadEn", 0 0;
v00000241514c3800_0 .var "MemWriteEn", 0 0;
v00000241514c1d20_0 .var "MemtoReg", 0 0;
v00000241514c2e00_0 .var "RegDst", 0 0;
v00000241514c24a0_0 .var "RegWriteEn", 0 0;
v00000241514c3620_0 .net "funct", 5 0, L_00000241515929b0;  alias, 1 drivers
v00000241514c2ea0_0 .var "hlt", 0 0;
v00000241514c3080_0 .net "opcode", 5 0, L_00000241514f8870;  alias, 1 drivers
v00000241514c39e0_0 .net "rst", 0 0, v00000241514f8730_0;  alias, 1 drivers
E_00000241514b8450 .event anyedge, v00000241514c39e0_0, v00000241514c3080_0, v00000241514c3620_0;
S_0000024151463180 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000241514d0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000241514b8d50 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000241514f9c10 .functor BUFZ 32, L_0000024151593810, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241514c1b40_0 .net "Data_Out", 31 0, L_00000241514f9c10;  alias, 1 drivers
v00000241514c1be0 .array "InstMem", 0 1023, 31 0;
v00000241514c25e0_0 .net *"_ivl_0", 31 0, L_0000024151593810;  1 drivers
v00000241514c3300_0 .net *"_ivl_3", 9 0, L_00000241515936d0;  1 drivers
v00000241514c1dc0_0 .net *"_ivl_4", 11 0, L_00000241515940d0;  1 drivers
L_000002415153ad50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241514c3260_0 .net *"_ivl_7", 1 0, L_000002415153ad50;  1 drivers
v00000241514c1e60_0 .net "addr", 31 0, v00000241514f1800_0;  alias, 1 drivers
v00000241514c3440_0 .var/i "i", 31 0;
L_0000024151593810 .array/port v00000241514c1be0, L_00000241515940d0;
L_00000241515936d0 .part v00000241514f1800_0, 0, 10;
L_00000241515940d0 .concat [ 10 2 0 0], L_00000241515936d0, L_000002415153ad50;
S_0000024151463310 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000241514d0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000241514f9eb0 .functor BUFZ 32, L_0000024151593ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000241514fa150 .functor BUFZ 32, L_0000024151594030, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000241514c2900_0 .net *"_ivl_0", 31 0, L_0000024151593ef0;  1 drivers
v00000241514c1f00_0 .net *"_ivl_10", 6 0, L_0000024151592cd0;  1 drivers
L_000002415153ae28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241514c1fa0_0 .net *"_ivl_13", 1 0, L_000002415153ae28;  1 drivers
v00000241514a5240_0 .net *"_ivl_2", 6 0, L_0000024151593f90;  1 drivers
L_000002415153ade0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241514a54c0_0 .net *"_ivl_5", 1 0, L_000002415153ade0;  1 drivers
v00000241514f1f80_0 .net *"_ivl_8", 31 0, L_0000024151594030;  1 drivers
v00000241514f2520_0 .net "clk", 0 0, L_00000241514fa3f0;  alias, 1 drivers
v00000241514f1da0_0 .var/i "i", 31 0;
v00000241514f2700_0 .net "readData1", 31 0, L_00000241514f9eb0;  alias, 1 drivers
v00000241514f2e80_0 .net "readData2", 31 0, L_00000241514fa150;  alias, 1 drivers
v00000241514f2b60_0 .net "readRegister1", 4 0, L_00000241514f8c30;  alias, 1 drivers
v00000241514f32e0_0 .net "readRegister2", 4 0, L_00000241514f7bf0;  alias, 1 drivers
v00000241514f3100 .array "registers", 31 0, 31 0;
v00000241514f2340_0 .net "rst", 0 0, v00000241514f8730_0;  alias, 1 drivers
v00000241514f1e40_0 .net "we", 0 0, v00000241514c24a0_0;  alias, 1 drivers
v00000241514f2fc0_0 .net "writeData", 31 0, L_0000024151595be0;  alias, 1 drivers
v00000241514f2980_0 .net "writeRegister", 4 0, L_0000024151593090;  alias, 1 drivers
E_00000241514b89d0/0 .event negedge, v00000241514c39e0_0;
E_00000241514b89d0/1 .event posedge, v00000241514f2520_0;
E_00000241514b89d0 .event/or E_00000241514b89d0/0, E_00000241514b89d0/1;
L_0000024151593ef0 .array/port v00000241514f3100, L_0000024151593f90;
L_0000024151593f90 .concat [ 5 2 0 0], L_00000241514f8c30, L_000002415153ade0;
L_0000024151594030 .array/port v00000241514f3100, L_0000024151592cd0;
L_0000024151592cd0 .concat [ 5 2 0 0], L_00000241514f7bf0, L_000002415153ae28;
S_00000241513f69a0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000024151463310;
 .timescale 0 0;
v00000241514c3580_0 .var/i "i", 31 0;
S_00000241513f6b30 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000241514d0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000241514b8310 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000241514f9d60 .functor NOT 1, v00000241514c2e00_0, C4<0>, C4<0>, C4<0>;
v00000241514f25c0_0 .net *"_ivl_0", 0 0, L_00000241514f9d60;  1 drivers
v00000241514f20c0_0 .net "in1", 4 0, L_00000241514f7bf0;  alias, 1 drivers
v00000241514f2160_0 .net "in2", 4 0, L_00000241514f8a50;  alias, 1 drivers
v00000241514f2c00_0 .net "out", 4 0, L_0000024151593090;  alias, 1 drivers
v00000241514f2020_0 .net "s", 0 0, v00000241514c2e00_0;  alias, 1 drivers
L_0000024151593090 .functor MUXZ 5, L_00000241514f8a50, L_00000241514f7bf0, L_00000241514f9d60, C4<>;
S_0000024151461770 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000241514d0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000241514b8c90 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000241514f9890 .functor NOT 1, v00000241514c1d20_0, C4<0>, C4<0>, C4<0>;
v00000241514f3060_0 .net *"_ivl_0", 0 0, L_00000241514f9890;  1 drivers
v00000241514f1b20_0 .net "in1", 31 0, v00000241514f2660_0;  alias, 1 drivers
v00000241514f3380_0 .net "in2", 31 0, v00000241514f2480_0;  alias, 1 drivers
v00000241514f1ee0_0 .net "out", 31 0, L_0000024151595be0;  alias, 1 drivers
v00000241514f2ac0_0 .net "s", 0 0, v00000241514c1d20_0;  alias, 1 drivers
L_0000024151595be0 .functor MUXZ 32, v00000241514f2480_0, v00000241514f2660_0, L_00000241514f9890, C4<>;
S_0000024151461900 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000241514d0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002415144b890 .param/l "ADD" 0 9 12, C4<0000>;
P_000002415144b8c8 .param/l "AND" 0 9 12, C4<0010>;
P_000002415144b900 .param/l "NOR" 0 9 12, C4<0101>;
P_000002415144b938 .param/l "OR" 0 9 12, C4<0011>;
P_000002415144b970 .param/l "SGT" 0 9 12, C4<0111>;
P_000002415144b9a8 .param/l "SLL" 0 9 12, C4<1000>;
P_000002415144b9e0 .param/l "SLT" 0 9 12, C4<0110>;
P_000002415144ba18 .param/l "SRL" 0 9 12, C4<1001>;
P_000002415144ba50 .param/l "SUB" 0 9 12, C4<0001>;
P_000002415144ba88 .param/l "XOR" 0 9 12, C4<0100>;
P_000002415144bac0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002415144baf8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002415153b2a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000241514f1c60_0 .net/2u *"_ivl_0", 31 0, L_000002415153b2a8;  1 drivers
v00000241514f2ca0_0 .net "opSel", 3 0, v00000241514c2720_0;  alias, 1 drivers
v00000241514f1bc0_0 .net "operand1", 31 0, L_0000024151596400;  alias, 1 drivers
v00000241514f1d00_0 .net "operand2", 31 0, L_00000241515958c0;  alias, 1 drivers
v00000241514f2660_0 .var "result", 31 0;
v00000241514f2200_0 .net "zero", 0 0, L_00000241515947e0;  alias, 1 drivers
E_00000241514b8fd0 .event anyedge, v00000241514c2720_0, v00000241514f1bc0_0, v00000241514c3760_0;
L_00000241515947e0 .cmp/eq 32, v00000241514f2660_0, L_000002415153b2a8;
S_000002415144bb40 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000241514d0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000024151531660 .param/l "RType" 0 4 2, C4<000000>;
P_0000024151531698 .param/l "add" 0 4 5, C4<100000>;
P_00000241515316d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000024151531708 .param/l "addu" 0 4 5, C4<100001>;
P_0000024151531740 .param/l "and_" 0 4 5, C4<100100>;
P_0000024151531778 .param/l "andi" 0 4 8, C4<001100>;
P_00000241515317b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000241515317e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000024151531820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000024151531858 .param/l "j" 0 4 12, C4<000010>;
P_0000024151531890 .param/l "jal" 0 4 12, C4<000011>;
P_00000241515318c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000024151531900 .param/l "lw" 0 4 8, C4<100011>;
P_0000024151531938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000024151531970 .param/l "or_" 0 4 5, C4<100101>;
P_00000241515319a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000241515319e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000024151531a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000024151531a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000024151531a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000024151531ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000024151531af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000024151531b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000024151531b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000024151531ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000024151531bd8 .param/l "xori" 0 4 8, C4<001110>;
v00000241514f22a0_0 .var "PCsrc", 0 0;
v00000241514f27a0_0 .net "funct", 5 0, L_00000241515929b0;  alias, 1 drivers
v00000241514f2d40_0 .net "opcode", 5 0, L_00000241514f8870;  alias, 1 drivers
v00000241514f23e0_0 .net "operand1", 31 0, L_00000241514f9eb0;  alias, 1 drivers
v00000241514f2de0_0 .net "operand2", 31 0, L_00000241515958c0;  alias, 1 drivers
v00000241514f31a0_0 .net "rst", 0 0, v00000241514f8730_0;  alias, 1 drivers
E_00000241514b8150/0 .event anyedge, v00000241514c39e0_0, v00000241514c3080_0, v00000241514f2700_0, v00000241514c3760_0;
E_00000241514b8150/1 .event anyedge, v00000241514c3620_0;
E_00000241514b8150 .event/or E_00000241514b8150/0, E_00000241514b8150/1;
S_0000024151531c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000241514d0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000241514f3420 .array "DataMem", 0 1023, 31 0;
v00000241514f3240_0 .net "address", 31 0, v00000241514f2660_0;  alias, 1 drivers
v00000241514f2f20_0 .net "clock", 0 0, L_00000241514fa000;  1 drivers
v00000241514f34c0_0 .net "data", 31 0, L_00000241514fa150;  alias, 1 drivers
v00000241514f1620_0 .var/i "i", 31 0;
v00000241514f2480_0 .var "q", 31 0;
v00000241514f2840_0 .net "rden", 0 0, v00000241514c2fe0_0;  alias, 1 drivers
v00000241514f16c0_0 .net "wren", 0 0, v00000241514c3800_0;  alias, 1 drivers
E_00000241514b8e10 .event posedge, v00000241514f2f20_0;
S_0000024151531db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000241514d0df0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000241514b8490 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000241514f1760_0 .net "PCin", 31 0, L_0000024151594170;  alias, 1 drivers
v00000241514f1800_0 .var "PCout", 31 0;
v00000241514f28e0_0 .net "clk", 0 0, L_00000241514fa3f0;  alias, 1 drivers
v00000241514f2a20_0 .net "rst", 0 0, v00000241514f8730_0;  alias, 1 drivers
    .scope S_000002415144bb40;
T_0 ;
    %wait E_00000241514b8150;
    %load/vec4 v00000241514f31a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241514f22a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000241514f2d40_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000241514f23e0_0;
    %load/vec4 v00000241514f2de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000241514f2d40_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000241514f23e0_0;
    %load/vec4 v00000241514f2de0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000241514f2d40_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000241514f2d40_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000241514f2d40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000241514f27a0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000241514f22a0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000024151531db0;
T_1 ;
    %wait E_00000241514b89d0;
    %load/vec4 v00000241514f2a20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000241514f1800_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000241514f1760_0;
    %assign/vec4 v00000241514f1800_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024151463180;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241514c3440_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000241514c3440_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000241514c3440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %load/vec4 v00000241514c3440_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241514c3440_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514c1be0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000241514baac0;
T_3 ;
    %wait E_00000241514b8450;
    %load/vec4 v00000241514c39e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000241514c2ea0_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241514c2400_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241514c24a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241514c3800_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241514c1d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000241514c2fe0_0, 0;
    %assign/vec4 v00000241514c2e00_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000241514c2ea0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000241514c2720_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000241514c2400_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000241514c24a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000241514c3800_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000241514c1d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000241514c2fe0_0, 0, 1;
    %store/vec4 v00000241514c2e00_0, 0, 1;
    %load/vec4 v00000241514c3080_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c2ea0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c2e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c24a0_0, 0;
    %load/vec4 v00000241514c3620_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c2400_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c2400_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c24a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c2e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c2400_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c24a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000241514c2e00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c2400_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c24a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c2400_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c24a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c2400_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c24a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c2400_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c24a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c2400_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c2fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c24a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c2400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c1d20_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c3800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000241514c2400_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000241514c2720_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000024151463310;
T_4 ;
    %wait E_00000241514b89d0;
    %fork t_1, S_00000241513f69a0;
    %jmp t_0;
    .scope S_00000241513f69a0;
t_1 ;
    %load/vec4 v00000241514f2340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241514c3580_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000241514c3580_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000241514c3580_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514f3100, 0, 4;
    %load/vec4 v00000241514c3580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241514c3580_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000241514f1e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000241514f2fc0_0;
    %load/vec4 v00000241514f2980_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514f3100, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514f3100, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000024151463310;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024151463310;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241514f1da0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000241514f1da0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000241514f1da0_0;
    %ix/getv/s 4, v00000241514f1da0_0;
    %load/vec4a v00000241514f3100, 4;
    %ix/getv/s 4, v00000241514f1da0_0;
    %load/vec4a v00000241514f3100, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000241514f1da0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241514f1da0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000024151461900;
T_6 ;
    %wait E_00000241514b8fd0;
    %load/vec4 v00000241514f2ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000241514f2660_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000241514f1bc0_0;
    %load/vec4 v00000241514f1d00_0;
    %add;
    %assign/vec4 v00000241514f2660_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000241514f1bc0_0;
    %load/vec4 v00000241514f1d00_0;
    %sub;
    %assign/vec4 v00000241514f2660_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000241514f1bc0_0;
    %load/vec4 v00000241514f1d00_0;
    %and;
    %assign/vec4 v00000241514f2660_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000241514f1bc0_0;
    %load/vec4 v00000241514f1d00_0;
    %or;
    %assign/vec4 v00000241514f2660_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000241514f1bc0_0;
    %load/vec4 v00000241514f1d00_0;
    %xor;
    %assign/vec4 v00000241514f2660_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000241514f1bc0_0;
    %load/vec4 v00000241514f1d00_0;
    %or;
    %inv;
    %assign/vec4 v00000241514f2660_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000241514f1bc0_0;
    %load/vec4 v00000241514f1d00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000241514f2660_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000241514f1d00_0;
    %load/vec4 v00000241514f1bc0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000241514f2660_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000241514f1bc0_0;
    %ix/getv 4, v00000241514f1d00_0;
    %shiftl 4;
    %assign/vec4 v00000241514f2660_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000241514f1bc0_0;
    %ix/getv 4, v00000241514f1d00_0;
    %shiftr 4;
    %assign/vec4 v00000241514f2660_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000024151531c20;
T_7 ;
    %wait E_00000241514b8e10;
    %load/vec4 v00000241514f2840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000241514f3240_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000241514f3420, 4;
    %assign/vec4 v00000241514f2480_0, 0;
T_7.0 ;
    %load/vec4 v00000241514f16c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000241514f34c0_0;
    %ix/getv 3, v00000241514f3240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514f3420, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024151531c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241514f1620_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000241514f1620_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000241514f1620_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514f3420, 0, 4;
    %load/vec4 v00000241514f1620_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241514f1620_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000241514f3420, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000024151531c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000241514f1620_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000241514f1620_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000241514f1620_0;
    %load/vec4a v00000241514f3420, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000241514f1620_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000241514f1620_0;
    %addi 1, 0, 32;
    %store/vec4 v00000241514f1620_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000241514d0df0;
T_10 ;
    %wait E_00000241514b89d0;
    %load/vec4 v00000241514f8050_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000241514f8d70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000241514f8d70_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000241514f8d70_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000241514ba610;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241514f8af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241514f8730_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000241514ba610;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000241514f8af0_0;
    %inv;
    %assign/vec4 v00000241514f8af0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000241514ba610;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241514f8730_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241514f8730_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000241514f9450_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
