

================================================================
== Vitis HLS Report for 'convolution1_1'
================================================================
* Date:           Tue May 31 15:50:15 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        MagicWand
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    60441|   223257|  0.604 ms|  2.233 ms|  60441|  223257|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) |   Iteration  |  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+--------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1      |    60440|   223256|  7555 ~ 27907|          -|          -|     8|        no|
        | + VITIS_LOOP_11_2    |     7552|    27904|      59 ~ 218|          -|          -|   128|        no|
        |  ++ VITIS_LOOP_13_3  |       57|      216|       19 ~ 72|          -|          -|     3|        no|
        +----------------------+---------+---------+--------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 130
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 42 49 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 30 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 41 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 67 100 129 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 41 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 41 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 88 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 129 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 129 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 114 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 129 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 131 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_10, i32 0, i32 0, void @empty_9, i32 4294967295, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.40ns)   --->   "%store_ln9 = store i4 0, i4 %d" [MagicWand/model_functions.c:9]   --->   Operation 133 'store' 'store_ln9' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln9 = br void" [MagicWand/model_functions.c:9]   --->   Operation 134 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%d_6 = load i4 %d"   --->   Operation 135 'load' 'd_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %d_6" [MagicWand/model_functions.c:9]   --->   Operation 136 'zext' 'zext_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln9_1 = zext i4 %d_6" [MagicWand/model_functions.c:9]   --->   Operation 137 'zext' 'zext_ln9_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.65ns)   --->   "%icmp_ln9 = icmp_eq  i4 %d_6, i4 8" [MagicWand/model_functions.c:9]   --->   Operation 138 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 139 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.72ns)   --->   "%add_ln9 = add i4 %d_6, i4 1" [MagicWand/model_functions.c:9]   --->   Operation 140 'add' 'add_ln9' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split5, void" [MagicWand/model_functions.c:9]   --->   Operation 141 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%empty_59 = trunc i4 %d_6"   --->   Operation 142 'trunc' 'empty_59' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_59, i4 0"   --->   Operation 143 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %empty_59, i2 0"   --->   Operation 144 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%p_shl4_cast = zext i5 %p_shl4"   --->   Operation 145 'zext' 'p_shl4_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.70ns)   --->   "%empty_60 = sub i7 %p_shl, i7 %p_shl4_cast"   --->   Operation 146 'sub' 'empty_60' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%p_cast11 = zext i7 %empty_60"   --->   Operation 147 'zext' 'p_cast11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%firstKernel_addr_2 = getelementptr i32 %firstKernel, i64 0, i64 %p_cast11"   --->   Operation 148 'getelementptr' 'firstKernel_addr_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.70ns)   --->   "%arrayidx72_sum = add i7 %empty_60, i7 4"   --->   Operation 149 'add' 'arrayidx72_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%arrayidx72_sum_cast = zext i7 %arrayidx72_sum"   --->   Operation 150 'zext' 'arrayidx72_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%firstKernel_addr = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx72_sum_cast"   --->   Operation 151 'getelementptr' 'firstKernel_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%firstBias_addr = getelementptr i32 %firstBias, i64 0, i64 %zext_ln9" [MagicWand/model_functions.c:9]   --->   Operation 152 'getelementptr' 'firstBias_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%arrayidx2562_sum1 = or i7 %empty_60, i7 1"   --->   Operation 153 'or' 'arrayidx2562_sum1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%arrayidx2562_sum1_cast = zext i7 %arrayidx2562_sum1"   --->   Operation 154 'zext' 'arrayidx2562_sum1_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%firstKernel_addr_1 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx2562_sum1_cast"   --->   Operation 155 'getelementptr' 'firstKernel_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%arrayidx54_sum2 = or i7 %empty_60, i7 3"   --->   Operation 156 'or' 'arrayidx54_sum2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%arrayidx54_sum2_cast = zext i7 %arrayidx54_sum2"   --->   Operation 157 'zext' 'arrayidx54_sum2_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%firstKernel_addr_3 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx54_sum2_cast"   --->   Operation 158 'getelementptr' 'firstKernel_addr_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.70ns)   --->   "%arrayidx14428_sum = add i7 %empty_60, i7 7"   --->   Operation 159 'add' 'arrayidx14428_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%arrayidx14428_sum_cast = zext i7 %arrayidx14428_sum"   --->   Operation 160 'zext' 'arrayidx14428_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%firstKernel_addr_4 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx14428_sum_cast"   --->   Operation 161 'getelementptr' 'firstKernel_addr_4' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.70ns)   --->   "%arrayidx15431_sum = add i7 %empty_60, i7 10"   --->   Operation 162 'add' 'arrayidx15431_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%arrayidx15431_sum_cast = zext i7 %arrayidx15431_sum"   --->   Operation 163 'zext' 'arrayidx15431_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%firstKernel_addr_5 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx15431_sum_cast"   --->   Operation 164 'getelementptr' 'firstKernel_addr_5' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%arrayidx7667_sum3 = or i7 %empty_60, i7 2"   --->   Operation 165 'or' 'arrayidx7667_sum3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%arrayidx7667_sum3_cast = zext i7 %arrayidx7667_sum3"   --->   Operation 166 'zext' 'arrayidx7667_sum3_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%firstKernel_addr_6 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx7667_sum3_cast"   --->   Operation 167 'getelementptr' 'firstKernel_addr_6' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.70ns)   --->   "%arrayidx8670_sum = add i7 %empty_60, i7 5"   --->   Operation 168 'add' 'arrayidx8670_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%arrayidx8670_sum_cast = zext i7 %arrayidx8670_sum"   --->   Operation 169 'zext' 'arrayidx8670_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%firstKernel_addr_7 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx8670_sum_cast"   --->   Operation 170 'getelementptr' 'firstKernel_addr_7' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.70ns)   --->   "%arrayidx174_sum = add i7 %empty_60, i7 6"   --->   Operation 171 'add' 'arrayidx174_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%arrayidx174_sum_cast = zext i7 %arrayidx174_sum"   --->   Operation 172 'zext' 'arrayidx174_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%firstKernel_addr_8 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx174_sum_cast"   --->   Operation 173 'getelementptr' 'firstKernel_addr_8' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.70ns)   --->   "%arrayidx185_sum = add i7 %empty_60, i7 9"   --->   Operation 174 'add' 'arrayidx185_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%arrayidx185_sum_cast = zext i7 %arrayidx185_sum"   --->   Operation 175 'zext' 'arrayidx185_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%firstKernel_addr_9 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx185_sum_cast"   --->   Operation 176 'getelementptr' 'firstKernel_addr_9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.70ns)   --->   "%arrayidx20736_sum = add i7 %empty_60, i7 8"   --->   Operation 177 'add' 'arrayidx20736_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%arrayidx20736_sum_cast = zext i7 %arrayidx20736_sum"   --->   Operation 178 'zext' 'arrayidx20736_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%firstKernel_addr_10 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx20736_sum_cast"   --->   Operation 179 'getelementptr' 'firstKernel_addr_10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.70ns)   --->   "%arrayidx21839_sum = add i7 %empty_60, i7 11"   --->   Operation 180 'add' 'arrayidx21839_sum' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%arrayidx21839_sum_cast = zext i7 %arrayidx21839_sum"   --->   Operation 181 'zext' 'arrayidx21839_sum_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%firstKernel_addr_11 = getelementptr i32 %firstKernel, i64 0, i64 %arrayidx21839_sum_cast"   --->   Operation 182 'getelementptr' 'firstKernel_addr_11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 183 [2/2] (1.09ns)   --->   "%firstKernel_load = load i7 %firstKernel_addr"   --->   Operation 183 'load' 'firstKernel_load' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 184 [2/2] (0.61ns)   --->   "%firstBias_load = load i3 %firstBias_addr" [MagicWand/model_functions.c:9]   --->   Operation 184 'load' 'firstBias_load' <Predicate = (!icmp_ln9)> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_2 : Operation 185 [2/2] (1.09ns)   --->   "%firstKernel_load_1 = load i7 %firstKernel_addr_1" [MagicWand/model_functions.c:19]   --->   Operation 185 'load' 'firstKernel_load_1' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 186 [2/2] (1.09ns)   --->   "%firstKernel_load_2 = load i7 %firstKernel_addr_2" [MagicWand/model_functions.c:20]   --->   Operation 186 'load' 'firstKernel_load_2' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 187 [2/2] (1.09ns)   --->   "%firstKernel_load_3 = load i7 %firstKernel_addr_3" [MagicWand/model_functions.c:20]   --->   Operation 187 'load' 'firstKernel_load_3' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 188 [2/2] (1.09ns)   --->   "%firstKernel_load_4 = load i7 %firstKernel_addr_6" [MagicWand/model_functions.c:21]   --->   Operation 188 'load' 'firstKernel_load_4' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 189 [2/2] (1.09ns)   --->   "%firstKernel_load_5 = load i7 %firstKernel_addr_7" [MagicWand/model_functions.c:21]   --->   Operation 189 'load' 'firstKernel_load_5' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 190 [2/2] (1.09ns)   --->   "%firstKernel_load_6 = load i7 %firstKernel_addr_4" [MagicWand/model_functions.c:27]   --->   Operation 190 'load' 'firstKernel_load_6' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 191 [2/2] (1.09ns)   --->   "%firstKernel_load_7 = load i7 %firstKernel_addr_5" [MagicWand/model_functions.c:27]   --->   Operation 191 'load' 'firstKernel_load_7' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 192 [2/2] (1.09ns)   --->   "%firstKernel_load_8 = load i7 %firstKernel_addr_8" [MagicWand/model_functions.c:28]   --->   Operation 192 'load' 'firstKernel_load_8' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 193 [2/2] (1.09ns)   --->   "%firstKernel_load_9 = load i7 %firstKernel_addr_9" [MagicWand/model_functions.c:28]   --->   Operation 193 'load' 'firstKernel_load_9' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 194 [2/2] (1.09ns)   --->   "%firstKernel_load_10 = load i7 %firstKernel_addr_10" [MagicWand/model_functions.c:29]   --->   Operation 194 'load' 'firstKernel_load_10' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 195 [2/2] (1.09ns)   --->   "%firstKernel_load_11 = load i7 %firstKernel_addr_11" [MagicWand/model_functions.c:29]   --->   Operation 195 'load' 'firstKernel_load_11' <Predicate = (!icmp_ln9)> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [MagicWand/model_functions.c:40]   --->   Operation 196 'ret' 'ret_ln40' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.09>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [MagicWand/model_functions.c:7]   --->   Operation 197 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/2] (1.09ns)   --->   "%firstKernel_load = load i7 %firstKernel_addr"   --->   Operation 198 'load' 'firstKernel_load' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 199 [1/2] (0.61ns)   --->   "%firstBias_load = load i3 %firstBias_addr" [MagicWand/model_functions.c:9]   --->   Operation 199 'load' 'firstBias_load' <Predicate = true> <Delay = 0.61> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.61> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8> <ROM>
ST_3 : Operation 200 [1/2] (1.09ns)   --->   "%firstKernel_load_1 = load i7 %firstKernel_addr_1" [MagicWand/model_functions.c:19]   --->   Operation 200 'load' 'firstKernel_load_1' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 201 [1/2] (1.09ns)   --->   "%firstKernel_load_2 = load i7 %firstKernel_addr_2" [MagicWand/model_functions.c:20]   --->   Operation 201 'load' 'firstKernel_load_2' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 202 [1/2] (1.09ns)   --->   "%firstKernel_load_3 = load i7 %firstKernel_addr_3" [MagicWand/model_functions.c:20]   --->   Operation 202 'load' 'firstKernel_load_3' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 203 [1/2] (1.09ns)   --->   "%firstKernel_load_4 = load i7 %firstKernel_addr_6" [MagicWand/model_functions.c:21]   --->   Operation 203 'load' 'firstKernel_load_4' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 204 [1/2] (1.09ns)   --->   "%firstKernel_load_5 = load i7 %firstKernel_addr_7" [MagicWand/model_functions.c:21]   --->   Operation 204 'load' 'firstKernel_load_5' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 205 [1/2] (1.09ns)   --->   "%firstKernel_load_6 = load i7 %firstKernel_addr_4" [MagicWand/model_functions.c:27]   --->   Operation 205 'load' 'firstKernel_load_6' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 206 [1/2] (1.09ns)   --->   "%firstKernel_load_7 = load i7 %firstKernel_addr_5" [MagicWand/model_functions.c:27]   --->   Operation 206 'load' 'firstKernel_load_7' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 207 [1/2] (1.09ns)   --->   "%firstKernel_load_8 = load i7 %firstKernel_addr_8" [MagicWand/model_functions.c:28]   --->   Operation 207 'load' 'firstKernel_load_8' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 208 [1/2] (1.09ns)   --->   "%firstKernel_load_9 = load i7 %firstKernel_addr_9" [MagicWand/model_functions.c:28]   --->   Operation 208 'load' 'firstKernel_load_9' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 209 [1/2] (1.09ns)   --->   "%firstKernel_load_10 = load i7 %firstKernel_addr_10" [MagicWand/model_functions.c:29]   --->   Operation 209 'load' 'firstKernel_load_10' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 210 [1/2] (1.09ns)   --->   "%firstKernel_load_11 = load i7 %firstKernel_addr_11" [MagicWand/model_functions.c:29]   --->   Operation 210 'load' 'firstKernel_load_11' <Predicate = true> <Delay = 1.09> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_3 : Operation 211 [1/1] (0.40ns)   --->   "%br_ln11 = br void" [MagicWand/model_functions.c:11]   --->   Operation 211 'br' 'br_ln11' <Predicate = true> <Delay = 0.40>

State 4 <SV = 3> <Delay = 1.43>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%i = phi i8 %indvars_iv_next112, void, i8 0, void %.split5"   --->   Operation 212 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%i_cast = zext i8 %i"   --->   Operation 213 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.79ns)   --->   "%exitcond1154 = icmp_eq  i8 %i, i8 128"   --->   Operation 214 'icmp' 'exitcond1154' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 215 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.70ns)   --->   "%indvars_iv_next112 = add i8 %i, i8 1"   --->   Operation 216 'add' 'indvars_iv_next112' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %exitcond1154, void %.split3, void" [MagicWand/model_functions.c:11]   --->   Operation 217 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [MagicWand/model_functions.c:7]   --->   Operation 218 'specloopname' 'specloopname_ln7' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%empty_62 = trunc i8 %i"   --->   Operation 219 'trunc' 'empty_62' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%p_shl9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_62, i2 0"   --->   Operation 220 'bitconcatenate' 'p_shl9' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.71ns)   --->   "%empty_63 = sub i9 %p_shl9, i9 %i_cast"   --->   Operation 221 'sub' 'empty_63' <Predicate = (!exitcond1154)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i7.i5, i7 %empty_62, i5 0"   --->   Operation 222 'bitconcatenate' 'p_shl7' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%p_shl8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %empty_62, i3 0"   --->   Operation 223 'bitconcatenate' 'p_shl8' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%p_shl8_cast = zext i10 %p_shl8"   --->   Operation 224 'zext' 'p_shl8_cast' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.77ns)   --->   "%empty_64 = sub i12 %p_shl7, i12 %p_shl8_cast"   --->   Operation 225 'sub' 'empty_64' <Predicate = (!exitcond1154)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.79ns)   --->   "%cmp17 = icmp_eq  i8 %i, i8 0"   --->   Operation 226 'icmp' 'cmp17' <Predicate = (!exitcond1154)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.71ns)   --->   "%empty_65 = add i9 %empty_63, i9 509"   --->   Operation 227 'add' 'empty_65' <Predicate = (!exitcond1154)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.70ns)   --->   "%empty_66 = add i8 %i, i8 2"   --->   Operation 228 'add' 'empty_66' <Predicate = (!exitcond1154)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%p_cast = zext i8 %empty_66"   --->   Operation 229 'zext' 'p_cast' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_66, i32 7"   --->   Operation 230 'bitselect' 'tmp_15' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%indvars_iv_next112_cast = zext i8 %indvars_iv_next112"   --->   Operation 231 'zext' 'indvars_iv_next112_cast' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%empty_67 = trunc i8 %indvars_iv_next112"   --->   Operation 232 'trunc' 'empty_67' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%p_shl6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_67, i2 0"   --->   Operation 233 'bitconcatenate' 'p_shl6' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.71ns)   --->   "%empty_68 = sub i9 %p_shl6, i9 %indvars_iv_next112_cast"   --->   Operation 234 'sub' 'empty_68' <Predicate = (!exitcond1154)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%empty_69 = trunc i8 %empty_66"   --->   Operation 235 'trunc' 'empty_69' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%p_shl5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %empty_69, i2 0"   --->   Operation 236 'bitconcatenate' 'p_shl5' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.71ns)   --->   "%empty_70 = sub i9 %p_shl5, i9 %p_cast"   --->   Operation 237 'sub' 'empty_70' <Predicate = (!exitcond1154)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %indvars_iv_next112, i32 7"   --->   Operation 238 'bitselect' 'tmp_16' <Predicate = (!exitcond1154)> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.40ns)   --->   "%br_ln13 = br void" [MagicWand/model_functions.c:13]   --->   Operation 239 'br' 'br_ln13' <Predicate = (!exitcond1154)> <Delay = 0.40>
ST_4 : Operation 240 [1/1] (0.40ns)   --->   "%store_ln9 = store i4 %add_ln9, i4 %d" [MagicWand/model_functions.c:9]   --->   Operation 240 'store' 'store_ln9' <Predicate = (exitcond1154)> <Delay = 0.40>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 241 'br' 'br_ln0' <Predicate = (exitcond1154)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.81>
ST_5 : Operation 242 [1/1] (0.00ns)   --->   "%j = phi i2 0, void %.split3, i2 %add_ln13, void %._crit_edge12" [MagicWand/model_functions.c:13]   --->   Operation 242 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i2 %j" [MagicWand/model_functions.c:13]   --->   Operation 243 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (0.40ns)   --->   "%icmp_ln13 = icmp_eq  i2 %j, i2 3" [MagicWand/model_functions.c:13]   --->   Operation 244 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%empty_71 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 245 'speclooptripcount' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (0.50ns)   --->   "%add_ln13 = add i2 %j, i2 1" [MagicWand/model_functions.c:13]   --->   Operation 246 'add' 'add_ln13' <Predicate = true> <Delay = 0.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 247 [1/1] (0.40ns)   --->   "%icmp_ln21 = icmp_eq  i2 %add_ln13, i2 3" [MagicWand/model_functions.c:21]   --->   Operation 247 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %.split, void" [MagicWand/model_functions.c:13]   --->   Operation 248 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 249 [1/1] (0.71ns)   --->   "%add_ln16 = add i9 %zext_ln13, i9 %empty_63" [MagicWand/model_functions.c:16]   --->   Operation 249 'add' 'add_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i9 %add_ln16" [MagicWand/model_functions.c:16]   --->   Operation 250 'zext' 'zext_ln16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln16" [MagicWand/model_functions.c:16]   --->   Operation 251 'getelementptr' 'input_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 252 [2/2] (1.09ns)   --->   "%input_load = load i9 %input_addr" [MagicWand/model_functions.c:16]   --->   Operation 252 'load' 'input_load' <Predicate = (!icmp_ln13)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %j, i3 0" [MagicWand/model_functions.c:16]   --->   Operation 253 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (0.71ns)   --->   "%add_ln16_1 = add i5 %zext_ln9_1, i5 %shl_ln" [MagicWand/model_functions.c:16]   --->   Operation 254 'add' 'add_ln16_1' <Predicate = (!icmp_ln13)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln16_1 = zext i5 %add_ln16_1" [MagicWand/model_functions.c:16]   --->   Operation 255 'zext' 'zext_ln16_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (0.77ns)   --->   "%add_ln16_2 = add i12 %zext_ln16_1, i12 %empty_64" [MagicWand/model_functions.c:16]   --->   Operation 256 'add' 'add_ln16_2' <Predicate = (!icmp_ln13)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln16_2 = zext i12 %add_ln16_2" [MagicWand/model_functions.c:16]   --->   Operation 257 'zext' 'zext_ln16_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i32 %out_r, i64 0, i64 %zext_ln16_2" [MagicWand/model_functions.c:16]   --->   Operation 258 'getelementptr' 'out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 259 'br' 'br_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 260 [1/2] (1.09ns)   --->   "%input_load = load i9 %input_addr" [MagicWand/model_functions.c:16]   --->   Operation 260 'load' 'input_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %input_load" [MagicWand/model_functions.c:16]   --->   Operation 261 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 262 [3/3] (6.08ns)   --->   "%mul = fmul i32 %bitcast_ln16, i32 %firstKernel_load" [MagicWand/model_functions.c:16]   --->   Operation 262 'fmul' 'mul' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.08>
ST_7 : Operation 263 [2/3] (6.08ns)   --->   "%mul = fmul i32 %bitcast_ln16, i32 %firstKernel_load" [MagicWand/model_functions.c:16]   --->   Operation 263 'fmul' 'mul' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.08>
ST_8 : Operation 264 [1/3] (6.08ns)   --->   "%mul = fmul i32 %bitcast_ln16, i32 %firstKernel_load" [MagicWand/model_functions.c:16]   --->   Operation 264 'fmul' 'mul' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.71>
ST_9 : Operation 265 [4/4] (5.71ns)   --->   "%add = fadd i32 %mul, i32 %firstBias_load" [MagicWand/model_functions.c:16]   --->   Operation 265 'fadd' 'add' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.71>
ST_10 : Operation 266 [3/4] (5.71ns)   --->   "%add = fadd i32 %mul, i32 %firstBias_load" [MagicWand/model_functions.c:16]   --->   Operation 266 'fadd' 'add' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.71>
ST_11 : Operation 267 [2/4] (5.71ns)   --->   "%add = fadd i32 %mul, i32 %firstBias_load" [MagicWand/model_functions.c:16]   --->   Operation 267 'fadd' 'add' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.81>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [MagicWand/model_functions.c:7]   --->   Operation 268 'specloopname' 'specloopname_ln7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 269 [1/4] (5.71ns)   --->   "%add = fadd i32 %mul, i32 %firstBias_load" [MagicWand/model_functions.c:16]   --->   Operation 269 'fadd' 'add' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 270 [1/1] (1.09ns)   --->   "%store_ln16 = store i32 %add, i12 %out_addr" [MagicWand/model_functions.c:16]   --->   Operation 270 'store' 'store_ln16' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_12 : Operation 271 [1/1] (0.50ns)   --->   "%add_ln20 = add i2 %j, i2 3" [MagicWand/model_functions.c:20]   --->   Operation 271 'add' 'add_ln20' <Predicate = true> <Delay = 0.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i2 %add_ln20" [MagicWand/model_functions.c:20]   --->   Operation 272 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 273 [1/1] (0.40ns)   --->   "%icmp_ln20 = icmp_ne  i2 %j, i2 0" [MagicWand/model_functions.c:20]   --->   Operation 273 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %cmp17, void, void" [MagicWand/model_functions.c:18]   --->   Operation 274 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 275 [1/1] (0.71ns)   --->   "%add_ln19 = add i9 %zext_ln13, i9 %empty_65" [MagicWand/model_functions.c:19]   --->   Operation 275 'add' 'add_ln19' <Predicate = (!cmp17)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i9 %add_ln19" [MagicWand/model_functions.c:19]   --->   Operation 276 'zext' 'zext_ln19' <Predicate = (!cmp17)> <Delay = 0.00>
ST_12 : Operation 277 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln19" [MagicWand/model_functions.c:19]   --->   Operation 277 'getelementptr' 'input_addr_1' <Predicate = (!cmp17)> <Delay = 0.00>
ST_12 : Operation 278 [2/2] (1.09ns)   --->   "%input_load_1 = load i9 %input_addr_1" [MagicWand/model_functions.c:19]   --->   Operation 278 'load' 'input_load_1' <Predicate = (!cmp17)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_12 : Operation 279 [1/1] (0.40ns)   --->   "%br_ln23 = br i1 %icmp_ln20, void %._crit_edge5, void" [MagicWand/model_functions.c:23]   --->   Operation 279 'br' 'br_ln23' <Predicate = (cmp17)> <Delay = 0.40>
ST_12 : Operation 280 [1/1] (0.71ns)   --->   "%add_ln23 = add i9 %sext_ln20, i9 %empty_63" [MagicWand/model_functions.c:23]   --->   Operation 280 'add' 'add_ln23' <Predicate = (cmp17 & icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i9 %add_ln23" [MagicWand/model_functions.c:23]   --->   Operation 281 'zext' 'zext_ln23' <Predicate = (cmp17 & icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 282 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr i32 %input_r, i64 0, i64 %zext_ln23" [MagicWand/model_functions.c:23]   --->   Operation 282 'getelementptr' 'input_addr_4' <Predicate = (cmp17 & icmp_ln20)> <Delay = 0.00>
ST_12 : Operation 283 [2/2] (1.09ns)   --->   "%input_load_4 = load i9 %input_addr_4" [MagicWand/model_functions.c:23]   --->   Operation 283 'load' 'input_load_4' <Predicate = (cmp17 & icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 13 <SV = 12> <Delay = 7.18>
ST_13 : Operation 284 [1/2] (1.09ns)   --->   "%input_load_1 = load i9 %input_addr_1" [MagicWand/model_functions.c:19]   --->   Operation 284 'load' 'input_load_1' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_13 : Operation 285 [1/1] (0.00ns)   --->   "%bitcast_ln19 = bitcast i32 %input_load_1" [MagicWand/model_functions.c:19]   --->   Operation 285 'bitcast' 'bitcast_ln19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 286 [3/3] (6.08ns)   --->   "%mul5 = fmul i32 %bitcast_ln19, i32 %firstKernel_load_1" [MagicWand/model_functions.c:19]   --->   Operation 286 'fmul' 'mul5' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.08>
ST_14 : Operation 287 [2/3] (6.08ns)   --->   "%mul5 = fmul i32 %bitcast_ln19, i32 %firstKernel_load_1" [MagicWand/model_functions.c:19]   --->   Operation 287 'fmul' 'mul5' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.08>
ST_15 : Operation 288 [1/3] (6.08ns)   --->   "%mul5 = fmul i32 %bitcast_ln19, i32 %firstKernel_load_1" [MagicWand/model_functions.c:19]   --->   Operation 288 'fmul' 'mul5' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.71>
ST_16 : Operation 289 [4/4] (5.71ns)   --->   "%add5 = fadd i32 %add, i32 %mul5" [MagicWand/model_functions.c:19]   --->   Operation 289 'fadd' 'add5' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.71>
ST_17 : Operation 290 [3/4] (5.71ns)   --->   "%add5 = fadd i32 %add, i32 %mul5" [MagicWand/model_functions.c:19]   --->   Operation 290 'fadd' 'add5' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.71>
ST_18 : Operation 291 [2/4] (5.71ns)   --->   "%add5 = fadd i32 %add, i32 %mul5" [MagicWand/model_functions.c:19]   --->   Operation 291 'fadd' 'add5' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.81>
ST_19 : Operation 292 [1/4] (5.71ns)   --->   "%add5 = fadd i32 %add, i32 %mul5" [MagicWand/model_functions.c:19]   --->   Operation 292 'fadd' 'add5' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 293 [1/1] (1.09ns)   --->   "%store_ln19 = store i32 %add5, i12 %out_addr" [MagicWand/model_functions.c:19]   --->   Operation 293 'store' 'store_ln19' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_19 : Operation 294 [1/1] (0.40ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %._crit_edge, void" [MagicWand/model_functions.c:20]   --->   Operation 294 'br' 'br_ln20' <Predicate = true> <Delay = 0.40>
ST_19 : Operation 295 [1/1] (0.71ns)   --->   "%add_ln20_1 = add i9 %sext_ln20, i9 %empty_65" [MagicWand/model_functions.c:20]   --->   Operation 295 'add' 'add_ln20_1' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i9 %add_ln20_1" [MagicWand/model_functions.c:20]   --->   Operation 296 'zext' 'zext_ln20' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 297 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr i32 %input_r, i64 0, i64 %zext_ln20" [MagicWand/model_functions.c:20]   --->   Operation 297 'getelementptr' 'input_addr_2' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 298 [2/2] (1.09ns)   --->   "%input_load_2 = load i9 %input_addr_2" [MagicWand/model_functions.c:20]   --->   Operation 298 'load' 'input_load_2' <Predicate = (icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_19 : Operation 299 [1/1] (0.71ns)   --->   "%add_ln20_2 = add i9 %sext_ln20, i9 %empty_63" [MagicWand/model_functions.c:20]   --->   Operation 299 'add' 'add_ln20_2' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i9 %add_ln20_2" [MagicWand/model_functions.c:20]   --->   Operation 300 'zext' 'zext_ln20_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 301 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr i32 %input_r, i64 0, i64 %zext_ln20_1" [MagicWand/model_functions.c:20]   --->   Operation 301 'getelementptr' 'input_addr_3' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_19 : Operation 302 [2/2] (1.09ns)   --->   "%input_load_3 = load i9 %input_addr_3" [MagicWand/model_functions.c:20]   --->   Operation 302 'load' 'input_load_3' <Predicate = (icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 20 <SV = 19> <Delay = 7.18>
ST_20 : Operation 303 [1/2] (1.09ns)   --->   "%input_load_2 = load i9 %input_addr_2" [MagicWand/model_functions.c:20]   --->   Operation 303 'load' 'input_load_2' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_20 : Operation 304 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %input_load_2" [MagicWand/model_functions.c:20]   --->   Operation 304 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 305 [3/3] (6.08ns)   --->   "%mul6 = fmul i32 %bitcast_ln20, i32 %firstKernel_load_2" [MagicWand/model_functions.c:20]   --->   Operation 305 'fmul' 'mul6' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 306 [1/2] (1.09ns)   --->   "%input_load_3 = load i9 %input_addr_3" [MagicWand/model_functions.c:20]   --->   Operation 306 'load' 'input_load_3' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_20 : Operation 307 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %input_load_3" [MagicWand/model_functions.c:20]   --->   Operation 307 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 308 [3/3] (6.08ns)   --->   "%mul7 = fmul i32 %bitcast_ln20_1, i32 %firstKernel_load_3" [MagicWand/model_functions.c:20]   --->   Operation 308 'fmul' 'mul7' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.08>
ST_21 : Operation 309 [2/3] (6.08ns)   --->   "%mul6 = fmul i32 %bitcast_ln20, i32 %firstKernel_load_2" [MagicWand/model_functions.c:20]   --->   Operation 309 'fmul' 'mul6' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 310 [2/3] (6.08ns)   --->   "%mul7 = fmul i32 %bitcast_ln20_1, i32 %firstKernel_load_3" [MagicWand/model_functions.c:20]   --->   Operation 310 'fmul' 'mul7' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.08>
ST_22 : Operation 311 [1/3] (6.08ns)   --->   "%mul6 = fmul i32 %bitcast_ln20, i32 %firstKernel_load_2" [MagicWand/model_functions.c:20]   --->   Operation 311 'fmul' 'mul6' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 312 [1/3] (6.08ns)   --->   "%mul7 = fmul i32 %bitcast_ln20_1, i32 %firstKernel_load_3" [MagicWand/model_functions.c:20]   --->   Operation 312 'fmul' 'mul7' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 5.71>
ST_23 : Operation 313 [4/4] (5.71ns)   --->   "%add6 = fadd i32 %mul6, i32 %mul7" [MagicWand/model_functions.c:20]   --->   Operation 313 'fadd' 'add6' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 5.71>
ST_24 : Operation 314 [3/4] (5.71ns)   --->   "%add6 = fadd i32 %mul6, i32 %mul7" [MagicWand/model_functions.c:20]   --->   Operation 314 'fadd' 'add6' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 5.71>
ST_25 : Operation 315 [2/4] (5.71ns)   --->   "%add6 = fadd i32 %mul6, i32 %mul7" [MagicWand/model_functions.c:20]   --->   Operation 315 'fadd' 'add6' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 5.71>
ST_26 : Operation 316 [1/4] (5.71ns)   --->   "%add6 = fadd i32 %mul6, i32 %mul7" [MagicWand/model_functions.c:20]   --->   Operation 316 'fadd' 'add6' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 5.71>
ST_27 : Operation 317 [4/4] (5.71ns)   --->   "%add7 = fadd i32 %add5, i32 %add6" [MagicWand/model_functions.c:20]   --->   Operation 317 'fadd' 'add7' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 5.71>
ST_28 : Operation 318 [3/4] (5.71ns)   --->   "%add7 = fadd i32 %add5, i32 %add6" [MagicWand/model_functions.c:20]   --->   Operation 318 'fadd' 'add7' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 5.71>
ST_29 : Operation 319 [2/4] (5.71ns)   --->   "%add7 = fadd i32 %add5, i32 %add6" [MagicWand/model_functions.c:20]   --->   Operation 319 'fadd' 'add7' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.81>
ST_30 : Operation 320 [1/4] (5.71ns)   --->   "%add7 = fadd i32 %add5, i32 %add6" [MagicWand/model_functions.c:20]   --->   Operation 320 'fadd' 'add7' <Predicate = (icmp_ln20)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 321 [1/1] (1.09ns)   --->   "%store_ln20 = store i32 %add7, i12 %out_addr" [MagicWand/model_functions.c:20]   --->   Operation 321 'store' 'store_ln20' <Predicate = (icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_30 : Operation 322 [1/1] (0.40ns)   --->   "%br_ln20 = br void %._crit_edge" [MagicWand/model_functions.c:20]   --->   Operation 322 'br' 'br_ln20' <Predicate = (icmp_ln20)> <Delay = 0.40>
ST_30 : Operation 323 [1/1] (0.00ns)   --->   "%empty_72 = phi i32 %add7, void, i32 %add5, void" [MagicWand/model_functions.c:20]   --->   Operation 323 'phi' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %add_ln13" [MagicWand/model_functions.c:21]   --->   Operation 324 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 325 [1/1] (0.49ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void, void %._crit_edge4" [MagicWand/model_functions.c:21]   --->   Operation 325 'br' 'br_ln21' <Predicate = true> <Delay = 0.49>
ST_30 : Operation 326 [1/1] (0.71ns)   --->   "%add_ln21 = add i9 %zext_ln21, i9 %empty_65" [MagicWand/model_functions.c:21]   --->   Operation 326 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i9 %add_ln21" [MagicWand/model_functions.c:21]   --->   Operation 327 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_30 : Operation 328 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr i32 %input_r, i64 0, i64 %zext_ln21_1" [MagicWand/model_functions.c:21]   --->   Operation 328 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_30 : Operation 329 [2/2] (1.09ns)   --->   "%input_load_5 = load i9 %input_addr_5" [MagicWand/model_functions.c:21]   --->   Operation 329 'load' 'input_load_5' <Predicate = (!icmp_ln21)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_30 : Operation 330 [1/1] (0.71ns)   --->   "%add_ln21_1 = add i9 %zext_ln21, i9 %empty_63" [MagicWand/model_functions.c:21]   --->   Operation 330 'add' 'add_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i9 %add_ln21_1" [MagicWand/model_functions.c:21]   --->   Operation 331 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_30 : Operation 332 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr i32 %input_r, i64 0, i64 %zext_ln21_2" [MagicWand/model_functions.c:21]   --->   Operation 332 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_30 : Operation 333 [2/2] (1.09ns)   --->   "%input_load_6 = load i9 %input_addr_6" [MagicWand/model_functions.c:21]   --->   Operation 333 'load' 'input_load_6' <Predicate = (!icmp_ln21)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 31 <SV = 30> <Delay = 7.18>
ST_31 : Operation 334 [1/2] (1.09ns)   --->   "%input_load_5 = load i9 %input_addr_5" [MagicWand/model_functions.c:21]   --->   Operation 334 'load' 'input_load_5' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_31 : Operation 335 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %input_load_5" [MagicWand/model_functions.c:21]   --->   Operation 335 'bitcast' 'bitcast_ln21' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 336 [3/3] (6.08ns)   --->   "%mul9 = fmul i32 %bitcast_ln21, i32 %firstKernel_load_4" [MagicWand/model_functions.c:21]   --->   Operation 336 'fmul' 'mul9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 337 [1/2] (1.09ns)   --->   "%input_load_6 = load i9 %input_addr_6" [MagicWand/model_functions.c:21]   --->   Operation 337 'load' 'input_load_6' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_31 : Operation 338 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %input_load_6" [MagicWand/model_functions.c:21]   --->   Operation 338 'bitcast' 'bitcast_ln21_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 339 [3/3] (6.08ns)   --->   "%mul1 = fmul i32 %bitcast_ln21_1, i32 %firstKernel_load_5" [MagicWand/model_functions.c:21]   --->   Operation 339 'fmul' 'mul1' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.08>
ST_32 : Operation 340 [2/3] (6.08ns)   --->   "%mul9 = fmul i32 %bitcast_ln21, i32 %firstKernel_load_4" [MagicWand/model_functions.c:21]   --->   Operation 340 'fmul' 'mul9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 341 [2/3] (6.08ns)   --->   "%mul1 = fmul i32 %bitcast_ln21_1, i32 %firstKernel_load_5" [MagicWand/model_functions.c:21]   --->   Operation 341 'fmul' 'mul1' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.08>
ST_33 : Operation 342 [1/3] (6.08ns)   --->   "%mul9 = fmul i32 %bitcast_ln21, i32 %firstKernel_load_4" [MagicWand/model_functions.c:21]   --->   Operation 342 'fmul' 'mul9' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 343 [1/3] (6.08ns)   --->   "%mul1 = fmul i32 %bitcast_ln21_1, i32 %firstKernel_load_5" [MagicWand/model_functions.c:21]   --->   Operation 343 'fmul' 'mul1' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 5.71>
ST_34 : Operation 344 [4/4] (5.71ns)   --->   "%add9 = fadd i32 %mul9, i32 %mul1" [MagicWand/model_functions.c:21]   --->   Operation 344 'fadd' 'add9' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 5.71>
ST_35 : Operation 345 [3/4] (5.71ns)   --->   "%add9 = fadd i32 %mul9, i32 %mul1" [MagicWand/model_functions.c:21]   --->   Operation 345 'fadd' 'add9' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 5.71>
ST_36 : Operation 346 [2/4] (5.71ns)   --->   "%add9 = fadd i32 %mul9, i32 %mul1" [MagicWand/model_functions.c:21]   --->   Operation 346 'fadd' 'add9' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 5.71>
ST_37 : Operation 347 [1/4] (5.71ns)   --->   "%add9 = fadd i32 %mul9, i32 %mul1" [MagicWand/model_functions.c:21]   --->   Operation 347 'fadd' 'add9' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 5.71>
ST_38 : Operation 348 [4/4] (5.71ns)   --->   "%add1 = fadd i32 %empty_72, i32 %add9" [MagicWand/model_functions.c:21]   --->   Operation 348 'fadd' 'add1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 5.71>
ST_39 : Operation 349 [3/4] (5.71ns)   --->   "%add1 = fadd i32 %empty_72, i32 %add9" [MagicWand/model_functions.c:21]   --->   Operation 349 'fadd' 'add1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 5.71>
ST_40 : Operation 350 [2/4] (5.71ns)   --->   "%add1 = fadd i32 %empty_72, i32 %add9" [MagicWand/model_functions.c:21]   --->   Operation 350 'fadd' 'add1' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.81>
ST_41 : Operation 351 [1/4] (5.71ns)   --->   "%add1 = fadd i32 %empty_72, i32 %add9" [MagicWand/model_functions.c:21]   --->   Operation 351 'fadd' 'add1' <Predicate = (!cmp17 & !icmp_ln21)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 352 [1/1] (1.09ns)   --->   "%store_ln21 = store i32 %add1, i12 %out_addr" [MagicWand/model_functions.c:21]   --->   Operation 352 'store' 'store_ln21' <Predicate = (!cmp17 & !icmp_ln21)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_41 : Operation 353 [1/1] (0.49ns)   --->   "%br_ln21 = br void %._crit_edge4" [MagicWand/model_functions.c:21]   --->   Operation 353 'br' 'br_ln21' <Predicate = (!cmp17 & !icmp_ln21)> <Delay = 0.49>
ST_41 : Operation 354 [1/1] (0.00ns)   --->   "%empty_74 = phi i32 %add1, void, i32 %add2, void, i32 %empty_72, void %._crit_edge, i32 %empty_73, void %._crit_edge5" [MagicWand/model_functions.c:21]   --->   Operation 354 'phi' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %tmp_15, void, void" [MagicWand/model_functions.c:26]   --->   Operation 355 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 356 [1/1] (0.71ns)   --->   "%add_ln27 = add i9 %zext_ln13, i9 %empty_68" [MagicWand/model_functions.c:27]   --->   Operation 356 'add' 'add_ln27' <Predicate = (!tmp_15)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %add_ln27" [MagicWand/model_functions.c:27]   --->   Operation 357 'zext' 'zext_ln27' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_41 : Operation 358 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr i32 %input_r, i64 0, i64 %zext_ln27" [MagicWand/model_functions.c:27]   --->   Operation 358 'getelementptr' 'input_addr_8' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_41 : Operation 359 [2/2] (1.09ns)   --->   "%input_load_8 = load i9 %input_addr_8" [MagicWand/model_functions.c:27]   --->   Operation 359 'load' 'input_load_8' <Predicate = (!tmp_15)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_41 : Operation 360 [1/1] (0.71ns)   --->   "%add_ln27_1 = add i9 %zext_ln13, i9 %empty_70" [MagicWand/model_functions.c:27]   --->   Operation 360 'add' 'add_ln27_1' <Predicate = (!tmp_15)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i9 %add_ln27_1" [MagicWand/model_functions.c:27]   --->   Operation 361 'zext' 'zext_ln27_1' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_41 : Operation 362 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr i32 %input_r, i64 0, i64 %zext_ln27_1" [MagicWand/model_functions.c:27]   --->   Operation 362 'getelementptr' 'input_addr_9' <Predicate = (!tmp_15)> <Delay = 0.00>
ST_41 : Operation 363 [2/2] (1.09ns)   --->   "%input_load_9 = load i9 %input_addr_9" [MagicWand/model_functions.c:27]   --->   Operation 363 'load' 'input_load_9' <Predicate = (!tmp_15)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_41 : Operation 364 [1/1] (0.53ns)   --->   "%br_ln30 = br i1 %tmp_16, void, void %._crit_edge8" [MagicWand/model_functions.c:30]   --->   Operation 364 'br' 'br_ln30' <Predicate = (tmp_15)> <Delay = 0.53>
ST_41 : Operation 365 [1/1] (0.71ns)   --->   "%add_ln31 = add i9 %zext_ln13, i9 %empty_68" [MagicWand/model_functions.c:31]   --->   Operation 365 'add' 'add_ln31' <Predicate = (tmp_15 & !tmp_16)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i9 %add_ln31" [MagicWand/model_functions.c:31]   --->   Operation 366 'zext' 'zext_ln31' <Predicate = (tmp_15 & !tmp_16)> <Delay = 0.00>
ST_41 : Operation 367 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr i32 %input_r, i64 0, i64 %zext_ln31" [MagicWand/model_functions.c:31]   --->   Operation 367 'getelementptr' 'input_addr_12' <Predicate = (tmp_15 & !tmp_16)> <Delay = 0.00>
ST_41 : Operation 368 [2/2] (1.09ns)   --->   "%input_load_12 = load i9 %input_addr_12" [MagicWand/model_functions.c:31]   --->   Operation 368 'load' 'input_load_12' <Predicate = (tmp_15 & !tmp_16)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 42 <SV = 12> <Delay = 7.18>
ST_42 : Operation 369 [1/2] (1.09ns)   --->   "%input_load_4 = load i9 %input_addr_4" [MagicWand/model_functions.c:23]   --->   Operation 369 'load' 'input_load_4' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_42 : Operation 370 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %input_load_4" [MagicWand/model_functions.c:23]   --->   Operation 370 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 371 [3/3] (6.08ns)   --->   "%mul8 = fmul i32 %bitcast_ln23, i32 %firstKernel_load_3" [MagicWand/model_functions.c:23]   --->   Operation 371 'fmul' 'mul8' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 13> <Delay = 6.08>
ST_43 : Operation 372 [2/3] (6.08ns)   --->   "%mul8 = fmul i32 %bitcast_ln23, i32 %firstKernel_load_3" [MagicWand/model_functions.c:23]   --->   Operation 372 'fmul' 'mul8' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 14> <Delay = 6.08>
ST_44 : Operation 373 [1/3] (6.08ns)   --->   "%mul8 = fmul i32 %bitcast_ln23, i32 %firstKernel_load_3" [MagicWand/model_functions.c:23]   --->   Operation 373 'fmul' 'mul8' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 15> <Delay = 5.71>
ST_45 : Operation 374 [4/4] (5.71ns)   --->   "%add8 = fadd i32 %add, i32 %mul8" [MagicWand/model_functions.c:23]   --->   Operation 374 'fadd' 'add8' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 16> <Delay = 5.71>
ST_46 : Operation 375 [3/4] (5.71ns)   --->   "%add8 = fadd i32 %add, i32 %mul8" [MagicWand/model_functions.c:23]   --->   Operation 375 'fadd' 'add8' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 17> <Delay = 5.71>
ST_47 : Operation 376 [2/4] (5.71ns)   --->   "%add8 = fadd i32 %add, i32 %mul8" [MagicWand/model_functions.c:23]   --->   Operation 376 'fadd' 'add8' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 18> <Delay = 6.81>
ST_48 : Operation 377 [1/4] (5.71ns)   --->   "%add8 = fadd i32 %add, i32 %mul8" [MagicWand/model_functions.c:23]   --->   Operation 377 'fadd' 'add8' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 378 [1/1] (1.09ns)   --->   "%store_ln23 = store i32 %add8, i12 %out_addr" [MagicWand/model_functions.c:23]   --->   Operation 378 'store' 'store_ln23' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_48 : Operation 379 [1/1] (0.40ns)   --->   "%br_ln23 = br void %._crit_edge5" [MagicWand/model_functions.c:23]   --->   Operation 379 'br' 'br_ln23' <Predicate = true> <Delay = 0.40>

State 49 <SV = 19> <Delay = 0.00>
ST_49 : Operation 380 [1/1] (0.00ns)   --->   "%empty_73 = phi i32 %add8, void, i32 %add, void" [MagicWand/model_functions.c:23]   --->   Operation 380 'phi' 'empty_73' <Predicate = true> <Delay = 0.00>

State 50 <SV = 20> <Delay = 0.00>

State 51 <SV = 21> <Delay = 0.00>

State 52 <SV = 22> <Delay = 0.00>

State 53 <SV = 23> <Delay = 0.00>

State 54 <SV = 24> <Delay = 0.00>

State 55 <SV = 25> <Delay = 0.00>

State 56 <SV = 26> <Delay = 0.00>

State 57 <SV = 27> <Delay = 0.00>

State 58 <SV = 28> <Delay = 0.00>

State 59 <SV = 29> <Delay = 1.81>
ST_59 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i2 %add_ln13" [MagicWand/model_functions.c:24]   --->   Operation 381 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 382 [1/1] (0.49ns)   --->   "%br_ln24 = br i1 %icmp_ln21, void, void %._crit_edge4" [MagicWand/model_functions.c:24]   --->   Operation 382 'br' 'br_ln24' <Predicate = true> <Delay = 0.49>
ST_59 : Operation 383 [1/1] (0.71ns)   --->   "%add_ln24 = add i9 %zext_ln24, i9 %empty_63" [MagicWand/model_functions.c:24]   --->   Operation 383 'add' 'add_ln24' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i9 %add_ln24" [MagicWand/model_functions.c:24]   --->   Operation 384 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_59 : Operation 385 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr i32 %input_r, i64 0, i64 %zext_ln24_1" [MagicWand/model_functions.c:24]   --->   Operation 385 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_59 : Operation 386 [2/2] (1.09ns)   --->   "%input_load_7 = load i9 %input_addr_7" [MagicWand/model_functions.c:24]   --->   Operation 386 'load' 'input_load_7' <Predicate = (!icmp_ln21)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 60 <SV = 30> <Delay = 7.18>
ST_60 : Operation 387 [1/2] (1.09ns)   --->   "%input_load_7 = load i9 %input_addr_7" [MagicWand/model_functions.c:24]   --->   Operation 387 'load' 'input_load_7' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_60 : Operation 388 [1/1] (0.00ns)   --->   "%bitcast_ln24 = bitcast i32 %input_load_7" [MagicWand/model_functions.c:24]   --->   Operation 388 'bitcast' 'bitcast_ln24' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 389 [3/3] (6.08ns)   --->   "%mul2 = fmul i32 %bitcast_ln24, i32 %firstKernel_load_5" [MagicWand/model_functions.c:24]   --->   Operation 389 'fmul' 'mul2' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 31> <Delay = 6.08>
ST_61 : Operation 390 [2/3] (6.08ns)   --->   "%mul2 = fmul i32 %bitcast_ln24, i32 %firstKernel_load_5" [MagicWand/model_functions.c:24]   --->   Operation 390 'fmul' 'mul2' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 32> <Delay = 6.08>
ST_62 : Operation 391 [1/3] (6.08ns)   --->   "%mul2 = fmul i32 %bitcast_ln24, i32 %firstKernel_load_5" [MagicWand/model_functions.c:24]   --->   Operation 391 'fmul' 'mul2' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 33> <Delay = 5.71>
ST_63 : Operation 392 [4/4] (5.71ns)   --->   "%add2 = fadd i32 %empty_73, i32 %mul2" [MagicWand/model_functions.c:24]   --->   Operation 392 'fadd' 'add2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 34> <Delay = 5.71>
ST_64 : Operation 393 [3/4] (5.71ns)   --->   "%add2 = fadd i32 %empty_73, i32 %mul2" [MagicWand/model_functions.c:24]   --->   Operation 393 'fadd' 'add2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 35> <Delay = 5.71>
ST_65 : Operation 394 [2/4] (5.71ns)   --->   "%add2 = fadd i32 %empty_73, i32 %mul2" [MagicWand/model_functions.c:24]   --->   Operation 394 'fadd' 'add2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 36> <Delay = 6.81>
ST_66 : Operation 395 [1/4] (5.71ns)   --->   "%add2 = fadd i32 %empty_73, i32 %mul2" [MagicWand/model_functions.c:24]   --->   Operation 395 'fadd' 'add2' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 396 [1/1] (1.09ns)   --->   "%store_ln24 = store i32 %add2, i12 %out_addr" [MagicWand/model_functions.c:24]   --->   Operation 396 'store' 'store_ln24' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_66 : Operation 397 [1/1] (0.49ns)   --->   "%br_ln24 = br void %._crit_edge4" [MagicWand/model_functions.c:24]   --->   Operation 397 'br' 'br_ln24' <Predicate = true> <Delay = 0.49>

State 67 <SV = 41> <Delay = 7.18>
ST_67 : Operation 398 [1/2] (1.09ns)   --->   "%input_load_8 = load i9 %input_addr_8" [MagicWand/model_functions.c:27]   --->   Operation 398 'load' 'input_load_8' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_67 : Operation 399 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %input_load_8" [MagicWand/model_functions.c:27]   --->   Operation 399 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 400 [3/3] (6.08ns)   --->   "%mul3 = fmul i32 %bitcast_ln27, i32 %firstKernel_load_6" [MagicWand/model_functions.c:27]   --->   Operation 400 'fmul' 'mul3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 401 [1/2] (1.09ns)   --->   "%input_load_9 = load i9 %input_addr_9" [MagicWand/model_functions.c:27]   --->   Operation 401 'load' 'input_load_9' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_67 : Operation 402 [1/1] (0.00ns)   --->   "%bitcast_ln27_1 = bitcast i32 %input_load_9" [MagicWand/model_functions.c:27]   --->   Operation 402 'bitcast' 'bitcast_ln27_1' <Predicate = true> <Delay = 0.00>
ST_67 : Operation 403 [3/3] (6.08ns)   --->   "%mul4 = fmul i32 %bitcast_ln27_1, i32 %firstKernel_load_7" [MagicWand/model_functions.c:27]   --->   Operation 403 'fmul' 'mul4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 42> <Delay = 6.08>
ST_68 : Operation 404 [2/3] (6.08ns)   --->   "%mul3 = fmul i32 %bitcast_ln27, i32 %firstKernel_load_6" [MagicWand/model_functions.c:27]   --->   Operation 404 'fmul' 'mul3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 405 [2/3] (6.08ns)   --->   "%mul4 = fmul i32 %bitcast_ln27_1, i32 %firstKernel_load_7" [MagicWand/model_functions.c:27]   --->   Operation 405 'fmul' 'mul4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 43> <Delay = 6.08>
ST_69 : Operation 406 [1/3] (6.08ns)   --->   "%mul3 = fmul i32 %bitcast_ln27, i32 %firstKernel_load_6" [MagicWand/model_functions.c:27]   --->   Operation 406 'fmul' 'mul3' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 407 [1/3] (6.08ns)   --->   "%mul4 = fmul i32 %bitcast_ln27_1, i32 %firstKernel_load_7" [MagicWand/model_functions.c:27]   --->   Operation 407 'fmul' 'mul4' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 44> <Delay = 5.71>
ST_70 : Operation 408 [4/4] (5.71ns)   --->   "%add3 = fadd i32 %mul3, i32 %mul4" [MagicWand/model_functions.c:27]   --->   Operation 408 'fadd' 'add3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 45> <Delay = 5.71>
ST_71 : Operation 409 [3/4] (5.71ns)   --->   "%add3 = fadd i32 %mul3, i32 %mul4" [MagicWand/model_functions.c:27]   --->   Operation 409 'fadd' 'add3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 46> <Delay = 5.71>
ST_72 : Operation 410 [2/4] (5.71ns)   --->   "%add3 = fadd i32 %mul3, i32 %mul4" [MagicWand/model_functions.c:27]   --->   Operation 410 'fadd' 'add3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 47> <Delay = 5.71>
ST_73 : Operation 411 [1/4] (5.71ns)   --->   "%add3 = fadd i32 %mul3, i32 %mul4" [MagicWand/model_functions.c:27]   --->   Operation 411 'fadd' 'add3' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 48> <Delay = 5.71>
ST_74 : Operation 412 [4/4] (5.71ns)   --->   "%add4 = fadd i32 %empty_74, i32 %add3" [MagicWand/model_functions.c:27]   --->   Operation 412 'fadd' 'add4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 49> <Delay = 5.71>
ST_75 : Operation 413 [3/4] (5.71ns)   --->   "%add4 = fadd i32 %empty_74, i32 %add3" [MagicWand/model_functions.c:27]   --->   Operation 413 'fadd' 'add4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 50> <Delay = 5.71>
ST_76 : Operation 414 [2/4] (5.71ns)   --->   "%add4 = fadd i32 %empty_74, i32 %add3" [MagicWand/model_functions.c:27]   --->   Operation 414 'fadd' 'add4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 51> <Delay = 6.81>
ST_77 : Operation 415 [1/4] (5.71ns)   --->   "%add4 = fadd i32 %empty_74, i32 %add3" [MagicWand/model_functions.c:27]   --->   Operation 415 'fadd' 'add4' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 416 [1/1] (1.09ns)   --->   "%store_ln27 = store i32 %add4, i12 %out_addr" [MagicWand/model_functions.c:27]   --->   Operation 416 'store' 'store_ln27' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_77 : Operation 417 [1/1] (0.40ns)   --->   "%br_ln28 = br i1 %icmp_ln20, void %._crit_edge7, void" [MagicWand/model_functions.c:28]   --->   Operation 417 'br' 'br_ln28' <Predicate = true> <Delay = 0.40>
ST_77 : Operation 418 [1/1] (0.71ns)   --->   "%add_ln28 = add i9 %sext_ln20, i9 %empty_68" [MagicWand/model_functions.c:28]   --->   Operation 418 'add' 'add_ln28' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i9 %add_ln28" [MagicWand/model_functions.c:28]   --->   Operation 419 'zext' 'zext_ln28' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_77 : Operation 420 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr i32 %input_r, i64 0, i64 %zext_ln28" [MagicWand/model_functions.c:28]   --->   Operation 420 'getelementptr' 'input_addr_10' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_77 : Operation 421 [2/2] (1.09ns)   --->   "%input_load_10 = load i9 %input_addr_10" [MagicWand/model_functions.c:28]   --->   Operation 421 'load' 'input_load_10' <Predicate = (icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_77 : Operation 422 [1/1] (0.71ns)   --->   "%add_ln28_1 = add i9 %sext_ln20, i9 %empty_70" [MagicWand/model_functions.c:28]   --->   Operation 422 'add' 'add_ln28_1' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i9 %add_ln28_1" [MagicWand/model_functions.c:28]   --->   Operation 423 'zext' 'zext_ln28_1' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_77 : Operation 424 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr i32 %input_r, i64 0, i64 %zext_ln28_1" [MagicWand/model_functions.c:28]   --->   Operation 424 'getelementptr' 'input_addr_11' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_77 : Operation 425 [2/2] (1.09ns)   --->   "%input_load_11 = load i9 %input_addr_11" [MagicWand/model_functions.c:28]   --->   Operation 425 'load' 'input_load_11' <Predicate = (icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 78 <SV = 52> <Delay = 7.18>
ST_78 : Operation 426 [1/2] (1.09ns)   --->   "%input_load_10 = load i9 %input_addr_10" [MagicWand/model_functions.c:28]   --->   Operation 426 'load' 'input_load_10' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_78 : Operation 427 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %input_load_10" [MagicWand/model_functions.c:28]   --->   Operation 427 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 428 [3/3] (6.08ns)   --->   "%mul10 = fmul i32 %bitcast_ln28, i32 %firstKernel_load_8" [MagicWand/model_functions.c:28]   --->   Operation 428 'fmul' 'mul10' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 429 [1/2] (1.09ns)   --->   "%input_load_11 = load i9 %input_addr_11" [MagicWand/model_functions.c:28]   --->   Operation 429 'load' 'input_load_11' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_78 : Operation 430 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast i32 %input_load_11" [MagicWand/model_functions.c:28]   --->   Operation 430 'bitcast' 'bitcast_ln28_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 431 [3/3] (6.08ns)   --->   "%mul11 = fmul i32 %bitcast_ln28_1, i32 %firstKernel_load_9" [MagicWand/model_functions.c:28]   --->   Operation 431 'fmul' 'mul11' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 53> <Delay = 6.08>
ST_79 : Operation 432 [2/3] (6.08ns)   --->   "%mul10 = fmul i32 %bitcast_ln28, i32 %firstKernel_load_8" [MagicWand/model_functions.c:28]   --->   Operation 432 'fmul' 'mul10' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 433 [2/3] (6.08ns)   --->   "%mul11 = fmul i32 %bitcast_ln28_1, i32 %firstKernel_load_9" [MagicWand/model_functions.c:28]   --->   Operation 433 'fmul' 'mul11' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 54> <Delay = 6.08>
ST_80 : Operation 434 [1/3] (6.08ns)   --->   "%mul10 = fmul i32 %bitcast_ln28, i32 %firstKernel_load_8" [MagicWand/model_functions.c:28]   --->   Operation 434 'fmul' 'mul10' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 435 [1/3] (6.08ns)   --->   "%mul11 = fmul i32 %bitcast_ln28_1, i32 %firstKernel_load_9" [MagicWand/model_functions.c:28]   --->   Operation 435 'fmul' 'mul11' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 55> <Delay = 5.71>
ST_81 : Operation 436 [4/4] (5.71ns)   --->   "%add10 = fadd i32 %mul10, i32 %mul11" [MagicWand/model_functions.c:28]   --->   Operation 436 'fadd' 'add10' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 56> <Delay = 5.71>
ST_82 : Operation 437 [3/4] (5.71ns)   --->   "%add10 = fadd i32 %mul10, i32 %mul11" [MagicWand/model_functions.c:28]   --->   Operation 437 'fadd' 'add10' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 57> <Delay = 5.71>
ST_83 : Operation 438 [2/4] (5.71ns)   --->   "%add10 = fadd i32 %mul10, i32 %mul11" [MagicWand/model_functions.c:28]   --->   Operation 438 'fadd' 'add10' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 58> <Delay = 5.71>
ST_84 : Operation 439 [1/4] (5.71ns)   --->   "%add10 = fadd i32 %mul10, i32 %mul11" [MagicWand/model_functions.c:28]   --->   Operation 439 'fadd' 'add10' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 59> <Delay = 5.71>
ST_85 : Operation 440 [4/4] (5.71ns)   --->   "%add11 = fadd i32 %add4, i32 %add10" [MagicWand/model_functions.c:28]   --->   Operation 440 'fadd' 'add11' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 60> <Delay = 5.71>
ST_86 : Operation 441 [3/4] (5.71ns)   --->   "%add11 = fadd i32 %add4, i32 %add10" [MagicWand/model_functions.c:28]   --->   Operation 441 'fadd' 'add11' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 61> <Delay = 5.71>
ST_87 : Operation 442 [2/4] (5.71ns)   --->   "%add11 = fadd i32 %add4, i32 %add10" [MagicWand/model_functions.c:28]   --->   Operation 442 'fadd' 'add11' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 62> <Delay = 6.81>
ST_88 : Operation 443 [1/4] (5.71ns)   --->   "%add11 = fadd i32 %add4, i32 %add10" [MagicWand/model_functions.c:28]   --->   Operation 443 'fadd' 'add11' <Predicate = (icmp_ln20)> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 444 [1/1] (1.09ns)   --->   "%store_ln28 = store i32 %add11, i12 %out_addr" [MagicWand/model_functions.c:28]   --->   Operation 444 'store' 'store_ln28' <Predicate = (icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_88 : Operation 445 [1/1] (0.40ns)   --->   "%br_ln28 = br void %._crit_edge7" [MagicWand/model_functions.c:28]   --->   Operation 445 'br' 'br_ln28' <Predicate = (icmp_ln20)> <Delay = 0.40>
ST_88 : Operation 446 [1/1] (0.00ns)   --->   "%empty_75 = phi i32 %add11, void, i32 %add4, void" [MagicWand/model_functions.c:28]   --->   Operation 446 'phi' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i2 %add_ln13" [MagicWand/model_functions.c:29]   --->   Operation 447 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 448 [1/1] (0.53ns)   --->   "%br_ln29 = br i1 %icmp_ln21, void, void %._crit_edge8" [MagicWand/model_functions.c:29]   --->   Operation 448 'br' 'br_ln29' <Predicate = true> <Delay = 0.53>
ST_88 : Operation 449 [1/1] (0.71ns)   --->   "%add_ln29 = add i9 %zext_ln29, i9 %empty_68" [MagicWand/model_functions.c:29]   --->   Operation 449 'add' 'add_ln29' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i9 %add_ln29" [MagicWand/model_functions.c:29]   --->   Operation 450 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_88 : Operation 451 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr i32 %input_r, i64 0, i64 %zext_ln29_1" [MagicWand/model_functions.c:29]   --->   Operation 451 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_88 : Operation 452 [2/2] (1.09ns)   --->   "%input_load_13 = load i9 %input_addr_13" [MagicWand/model_functions.c:29]   --->   Operation 452 'load' 'input_load_13' <Predicate = (!icmp_ln21)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_88 : Operation 453 [1/1] (0.71ns)   --->   "%add_ln29_1 = add i9 %zext_ln29, i9 %empty_70" [MagicWand/model_functions.c:29]   --->   Operation 453 'add' 'add_ln29_1' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i9 %add_ln29_1" [MagicWand/model_functions.c:29]   --->   Operation 454 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_88 : Operation 455 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr i32 %input_r, i64 0, i64 %zext_ln29_2" [MagicWand/model_functions.c:29]   --->   Operation 455 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_88 : Operation 456 [2/2] (1.09ns)   --->   "%input_load_14 = load i9 %input_addr_14" [MagicWand/model_functions.c:29]   --->   Operation 456 'load' 'input_load_14' <Predicate = (!icmp_ln21)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 89 <SV = 63> <Delay = 7.18>
ST_89 : Operation 457 [1/2] (1.09ns)   --->   "%input_load_13 = load i9 %input_addr_13" [MagicWand/model_functions.c:29]   --->   Operation 457 'load' 'input_load_13' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_89 : Operation 458 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i32 %input_load_13" [MagicWand/model_functions.c:29]   --->   Operation 458 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 459 [3/3] (6.08ns)   --->   "%mul13 = fmul i32 %bitcast_ln29, i32 %firstKernel_load_10" [MagicWand/model_functions.c:29]   --->   Operation 459 'fmul' 'mul13' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 460 [1/2] (1.09ns)   --->   "%input_load_14 = load i9 %input_addr_14" [MagicWand/model_functions.c:29]   --->   Operation 460 'load' 'input_load_14' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_89 : Operation 461 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i32 %input_load_14" [MagicWand/model_functions.c:29]   --->   Operation 461 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 462 [3/3] (6.08ns)   --->   "%mul14 = fmul i32 %bitcast_ln29_1, i32 %firstKernel_load_11" [MagicWand/model_functions.c:29]   --->   Operation 462 'fmul' 'mul14' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 64> <Delay = 6.08>
ST_90 : Operation 463 [2/3] (6.08ns)   --->   "%mul13 = fmul i32 %bitcast_ln29, i32 %firstKernel_load_10" [MagicWand/model_functions.c:29]   --->   Operation 463 'fmul' 'mul13' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 464 [2/3] (6.08ns)   --->   "%mul14 = fmul i32 %bitcast_ln29_1, i32 %firstKernel_load_11" [MagicWand/model_functions.c:29]   --->   Operation 464 'fmul' 'mul14' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 65> <Delay = 6.08>
ST_91 : Operation 465 [1/3] (6.08ns)   --->   "%mul13 = fmul i32 %bitcast_ln29, i32 %firstKernel_load_10" [MagicWand/model_functions.c:29]   --->   Operation 465 'fmul' 'mul13' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 466 [1/3] (6.08ns)   --->   "%mul14 = fmul i32 %bitcast_ln29_1, i32 %firstKernel_load_11" [MagicWand/model_functions.c:29]   --->   Operation 466 'fmul' 'mul14' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 66> <Delay = 5.71>
ST_92 : Operation 467 [4/4] (5.71ns)   --->   "%add13 = fadd i32 %mul13, i32 %mul14" [MagicWand/model_functions.c:29]   --->   Operation 467 'fadd' 'add13' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 67> <Delay = 5.71>
ST_93 : Operation 468 [3/4] (5.71ns)   --->   "%add13 = fadd i32 %mul13, i32 %mul14" [MagicWand/model_functions.c:29]   --->   Operation 468 'fadd' 'add13' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 68> <Delay = 5.71>
ST_94 : Operation 469 [2/4] (5.71ns)   --->   "%add13 = fadd i32 %mul13, i32 %mul14" [MagicWand/model_functions.c:29]   --->   Operation 469 'fadd' 'add13' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 69> <Delay = 5.71>
ST_95 : Operation 470 [1/4] (5.71ns)   --->   "%add13 = fadd i32 %mul13, i32 %mul14" [MagicWand/model_functions.c:29]   --->   Operation 470 'fadd' 'add13' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 70> <Delay = 5.71>
ST_96 : Operation 471 [4/4] (5.71ns)   --->   "%add14 = fadd i32 %empty_75, i32 %add13" [MagicWand/model_functions.c:29]   --->   Operation 471 'fadd' 'add14' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 71> <Delay = 5.71>
ST_97 : Operation 472 [3/4] (5.71ns)   --->   "%add14 = fadd i32 %empty_75, i32 %add13" [MagicWand/model_functions.c:29]   --->   Operation 472 'fadd' 'add14' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 72> <Delay = 5.71>
ST_98 : Operation 473 [2/4] (5.71ns)   --->   "%add14 = fadd i32 %empty_75, i32 %add13" [MagicWand/model_functions.c:29]   --->   Operation 473 'fadd' 'add14' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 73> <Delay = 6.81>
ST_99 : Operation 474 [1/4] (5.71ns)   --->   "%add14 = fadd i32 %empty_75, i32 %add13" [MagicWand/model_functions.c:29]   --->   Operation 474 'fadd' 'add14' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 475 [1/1] (1.09ns)   --->   "%store_ln29 = store i32 %add14, i12 %out_addr" [MagicWand/model_functions.c:29]   --->   Operation 475 'store' 'store_ln29' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_99 : Operation 476 [1/1] (0.53ns)   --->   "%br_ln29 = br void %._crit_edge8" [MagicWand/model_functions.c:29]   --->   Operation 476 'br' 'br_ln29' <Predicate = true> <Delay = 0.53>

State 100 <SV = 41> <Delay = 7.18>
ST_100 : Operation 477 [1/2] (1.09ns)   --->   "%input_load_12 = load i9 %input_addr_12" [MagicWand/model_functions.c:31]   --->   Operation 477 'load' 'input_load_12' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_100 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %input_load_12" [MagicWand/model_functions.c:31]   --->   Operation 478 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 479 [3/3] (6.08ns)   --->   "%mul12 = fmul i32 %bitcast_ln31, i32 %firstKernel_load_6" [MagicWand/model_functions.c:31]   --->   Operation 479 'fmul' 'mul12' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 42> <Delay = 6.08>
ST_101 : Operation 480 [2/3] (6.08ns)   --->   "%mul12 = fmul i32 %bitcast_ln31, i32 %firstKernel_load_6" [MagicWand/model_functions.c:31]   --->   Operation 480 'fmul' 'mul12' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 43> <Delay = 6.08>
ST_102 : Operation 481 [1/3] (6.08ns)   --->   "%mul12 = fmul i32 %bitcast_ln31, i32 %firstKernel_load_6" [MagicWand/model_functions.c:31]   --->   Operation 481 'fmul' 'mul12' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 44> <Delay = 5.71>
ST_103 : Operation 482 [4/4] (5.71ns)   --->   "%add12 = fadd i32 %empty_74, i32 %mul12" [MagicWand/model_functions.c:31]   --->   Operation 482 'fadd' 'add12' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 45> <Delay = 5.71>
ST_104 : Operation 483 [3/4] (5.71ns)   --->   "%add12 = fadd i32 %empty_74, i32 %mul12" [MagicWand/model_functions.c:31]   --->   Operation 483 'fadd' 'add12' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 46> <Delay = 5.71>
ST_105 : Operation 484 [2/4] (5.71ns)   --->   "%add12 = fadd i32 %empty_74, i32 %mul12" [MagicWand/model_functions.c:31]   --->   Operation 484 'fadd' 'add12' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 47> <Delay = 6.81>
ST_106 : Operation 485 [1/4] (5.71ns)   --->   "%add12 = fadd i32 %empty_74, i32 %mul12" [MagicWand/model_functions.c:31]   --->   Operation 485 'fadd' 'add12' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 486 [1/1] (1.09ns)   --->   "%store_ln31 = store i32 %add12, i12 %out_addr" [MagicWand/model_functions.c:31]   --->   Operation 486 'store' 'store_ln31' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_106 : Operation 487 [1/1] (0.40ns)   --->   "%br_ln32 = br i1 %icmp_ln20, void %._crit_edge10, void" [MagicWand/model_functions.c:32]   --->   Operation 487 'br' 'br_ln32' <Predicate = true> <Delay = 0.40>
ST_106 : Operation 488 [1/1] (0.71ns)   --->   "%add_ln32 = add i9 %sext_ln20, i9 %empty_68" [MagicWand/model_functions.c:32]   --->   Operation 488 'add' 'add_ln32' <Predicate = (icmp_ln20)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i9 %add_ln32" [MagicWand/model_functions.c:32]   --->   Operation 489 'zext' 'zext_ln32' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_106 : Operation 490 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr i32 %input_r, i64 0, i64 %zext_ln32" [MagicWand/model_functions.c:32]   --->   Operation 490 'getelementptr' 'input_addr_15' <Predicate = (icmp_ln20)> <Delay = 0.00>
ST_106 : Operation 491 [2/2] (1.09ns)   --->   "%input_load_15 = load i9 %input_addr_15" [MagicWand/model_functions.c:32]   --->   Operation 491 'load' 'input_load_15' <Predicate = (icmp_ln20)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 107 <SV = 48> <Delay = 7.18>
ST_107 : Operation 492 [1/2] (1.09ns)   --->   "%input_load_15 = load i9 %input_addr_15" [MagicWand/model_functions.c:32]   --->   Operation 492 'load' 'input_load_15' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_107 : Operation 493 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %input_load_15" [MagicWand/model_functions.c:32]   --->   Operation 493 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 494 [3/3] (6.08ns)   --->   "%mul15 = fmul i32 %bitcast_ln32, i32 %firstKernel_load_8" [MagicWand/model_functions.c:32]   --->   Operation 494 'fmul' 'mul15' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 49> <Delay = 6.08>
ST_108 : Operation 495 [2/3] (6.08ns)   --->   "%mul15 = fmul i32 %bitcast_ln32, i32 %firstKernel_load_8" [MagicWand/model_functions.c:32]   --->   Operation 495 'fmul' 'mul15' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 50> <Delay = 6.08>
ST_109 : Operation 496 [1/3] (6.08ns)   --->   "%mul15 = fmul i32 %bitcast_ln32, i32 %firstKernel_load_8" [MagicWand/model_functions.c:32]   --->   Operation 496 'fmul' 'mul15' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 51> <Delay = 5.71>
ST_110 : Operation 497 [4/4] (5.71ns)   --->   "%add15 = fadd i32 %add12, i32 %mul15" [MagicWand/model_functions.c:32]   --->   Operation 497 'fadd' 'add15' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 52> <Delay = 5.71>
ST_111 : Operation 498 [3/4] (5.71ns)   --->   "%add15 = fadd i32 %add12, i32 %mul15" [MagicWand/model_functions.c:32]   --->   Operation 498 'fadd' 'add15' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 53> <Delay = 5.71>
ST_112 : Operation 499 [2/4] (5.71ns)   --->   "%add15 = fadd i32 %add12, i32 %mul15" [MagicWand/model_functions.c:32]   --->   Operation 499 'fadd' 'add15' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 54> <Delay = 6.81>
ST_113 : Operation 500 [1/4] (5.71ns)   --->   "%add15 = fadd i32 %add12, i32 %mul15" [MagicWand/model_functions.c:32]   --->   Operation 500 'fadd' 'add15' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 501 [1/1] (1.09ns)   --->   "%store_ln32 = store i32 %add15, i12 %out_addr" [MagicWand/model_functions.c:32]   --->   Operation 501 'store' 'store_ln32' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_113 : Operation 502 [1/1] (0.40ns)   --->   "%br_ln32 = br void %._crit_edge10" [MagicWand/model_functions.c:32]   --->   Operation 502 'br' 'br_ln32' <Predicate = true> <Delay = 0.40>

State 114 <SV = 55> <Delay = 0.00>
ST_114 : Operation 503 [1/1] (0.00ns)   --->   "%empty_76 = phi i32 %add15, void, i32 %add12, void" [MagicWand/model_functions.c:32]   --->   Operation 503 'phi' 'empty_76' <Predicate = true> <Delay = 0.00>

State 115 <SV = 56> <Delay = 0.00>

State 116 <SV = 57> <Delay = 0.00>

State 117 <SV = 58> <Delay = 0.00>

State 118 <SV = 59> <Delay = 0.00>

State 119 <SV = 60> <Delay = 0.00>

State 120 <SV = 61> <Delay = 0.00>

State 121 <SV = 62> <Delay = 1.81>
ST_121 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i2 %add_ln13" [MagicWand/model_functions.c:33]   --->   Operation 504 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 505 [1/1] (0.53ns)   --->   "%br_ln33 = br i1 %icmp_ln21, void, void %._crit_edge8" [MagicWand/model_functions.c:33]   --->   Operation 505 'br' 'br_ln33' <Predicate = true> <Delay = 0.53>
ST_121 : Operation 506 [1/1] (0.71ns)   --->   "%add_ln33 = add i9 %zext_ln33, i9 %empty_68" [MagicWand/model_functions.c:33]   --->   Operation 506 'add' 'add_ln33' <Predicate = (!icmp_ln21)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i9 %add_ln33" [MagicWand/model_functions.c:33]   --->   Operation 507 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_121 : Operation 508 [1/1] (0.00ns)   --->   "%input_addr_16 = getelementptr i32 %input_r, i64 0, i64 %zext_ln33_1" [MagicWand/model_functions.c:33]   --->   Operation 508 'getelementptr' 'input_addr_16' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_121 : Operation 509 [2/2] (1.09ns)   --->   "%input_load_16 = load i9 %input_addr_16" [MagicWand/model_functions.c:33]   --->   Operation 509 'load' 'input_load_16' <Predicate = (!icmp_ln21)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>

State 122 <SV = 63> <Delay = 7.18>
ST_122 : Operation 510 [1/2] (1.09ns)   --->   "%input_load_16 = load i9 %input_addr_16" [MagicWand/model_functions.c:33]   --->   Operation 510 'load' 'input_load_16' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 384> <RAM>
ST_122 : Operation 511 [1/1] (0.00ns)   --->   "%bitcast_ln33 = bitcast i32 %input_load_16" [MagicWand/model_functions.c:33]   --->   Operation 511 'bitcast' 'bitcast_ln33' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 512 [3/3] (6.08ns)   --->   "%mul16 = fmul i32 %bitcast_ln33, i32 %firstKernel_load_10" [MagicWand/model_functions.c:33]   --->   Operation 512 'fmul' 'mul16' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 64> <Delay = 6.08>
ST_123 : Operation 513 [2/3] (6.08ns)   --->   "%mul16 = fmul i32 %bitcast_ln33, i32 %firstKernel_load_10" [MagicWand/model_functions.c:33]   --->   Operation 513 'fmul' 'mul16' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 65> <Delay = 6.08>
ST_124 : Operation 514 [1/3] (6.08ns)   --->   "%mul16 = fmul i32 %bitcast_ln33, i32 %firstKernel_load_10" [MagicWand/model_functions.c:33]   --->   Operation 514 'fmul' 'mul16' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 6.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 66> <Delay = 5.71>
ST_125 : Operation 515 [4/4] (5.71ns)   --->   "%add16 = fadd i32 %empty_76, i32 %mul16" [MagicWand/model_functions.c:33]   --->   Operation 515 'fadd' 'add16' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 67> <Delay = 5.71>
ST_126 : Operation 516 [3/4] (5.71ns)   --->   "%add16 = fadd i32 %empty_76, i32 %mul16" [MagicWand/model_functions.c:33]   --->   Operation 516 'fadd' 'add16' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 68> <Delay = 5.71>
ST_127 : Operation 517 [2/4] (5.71ns)   --->   "%add16 = fadd i32 %empty_76, i32 %mul16" [MagicWand/model_functions.c:33]   --->   Operation 517 'fadd' 'add16' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 69> <Delay = 6.81>
ST_128 : Operation 518 [1/4] (5.71ns)   --->   "%add16 = fadd i32 %empty_76, i32 %mul16" [MagicWand/model_functions.c:33]   --->   Operation 518 'fadd' 'add16' <Predicate = true> <Delay = 5.71> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 5.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_128 : Operation 519 [1/1] (1.09ns)   --->   "%store_ln33 = store i32 %add16, i12 %out_addr" [MagicWand/model_functions.c:33]   --->   Operation 519 'store' 'store_ln33' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_128 : Operation 520 [1/1] (0.53ns)   --->   "%br_ln33 = br void %._crit_edge8" [MagicWand/model_functions.c:33]   --->   Operation 520 'br' 'br_ln33' <Predicate = true> <Delay = 0.53>

State 129 <SV = 74> <Delay = 2.57>
ST_129 : Operation 521 [1/1] (0.00ns)   --->   "%empty_77 = phi i32 %add14, void, i32 %add16, void, i32 %empty_75, void %._crit_edge7, i32 %empty_74, void, i32 %empty_76, void %._crit_edge10" [MagicWand/model_functions.c:29]   --->   Operation 521 'phi' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 522 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %empty_77" [MagicWand/model_functions.c:36]   --->   Operation 522 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 523 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln36, i32 23, i32 30" [MagicWand/model_functions.c:36]   --->   Operation 523 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i32 %bitcast_ln36" [MagicWand/model_functions.c:36]   --->   Operation 524 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 525 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_ne  i8 %tmp, i8 255" [MagicWand/model_functions.c:36]   --->   Operation 525 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 526 [1/1] (0.98ns)   --->   "%icmp_ln36_1 = icmp_eq  i23 %trunc_ln36, i23 0" [MagicWand/model_functions.c:36]   --->   Operation 526 'icmp' 'icmp_ln36_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 527 [2/2] (2.57ns)   --->   "%tmp_s = fcmp_olt  i32 %empty_77, i32 0" [MagicWand/model_functions.c:36]   --->   Operation 527 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 75> <Delay = 3.92>
ST_130 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln36)   --->   "%or_ln36 = or i1 %icmp_ln36_1, i1 %icmp_ln36" [MagicWand/model_functions.c:36]   --->   Operation 528 'or' 'or_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 529 [1/2] (2.57ns)   --->   "%tmp_s = fcmp_olt  i32 %empty_77, i32 0" [MagicWand/model_functions.c:36]   --->   Operation 529 'fcmp' 'tmp_s' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 530 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln36 = and i1 %or_ln36, i1 %tmp_s" [MagicWand/model_functions.c:36]   --->   Operation 530 'and' 'and_ln36' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_130 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %and_ln36, void %._crit_edge12, void" [MagicWand/model_functions.c:36]   --->   Operation 531 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 532 [1/1] (1.09ns)   --->   "%store_ln36 = store i32 0, i12 %out_addr" [MagicWand/model_functions.c:36]   --->   Operation 532 'store' 'store_ln36' <Predicate = (and_ln36)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3072> <RAM>
ST_130 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln36 = br void %._crit_edge12" [MagicWand/model_functions.c:36]   --->   Operation 533 'br' 'br_ln36' <Predicate = (and_ln36)> <Delay = 0.00>
ST_130 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 534 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.402ns
The critical path consists of the following:
	'alloca' operation ('d') [5]  (0 ns)
	'store' operation ('store_ln9', MagicWand/model_functions.c:9) of constant 0 on local variable 'd' [7]  (0.402 ns)

 <State 2>: 2.51ns
The critical path consists of the following:
	'load' operation ('d') on local variable 'd' [10]  (0 ns)
	'sub' operation ('empty_60') [23]  (0.707 ns)
	'add' operation ('arrayidx72_sum') [26]  (0.707 ns)
	'getelementptr' operation ('firstKernel_addr') [28]  (0 ns)
	'load' operation ('firstKernel_load') on array 'firstKernel' [60]  (1.1 ns)

 <State 3>: 1.1ns
The critical path consists of the following:
	'load' operation ('firstKernel_load') on array 'firstKernel' [60]  (1.1 ns)

 <State 4>: 1.44ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('indvars_iv_next112') [75]  (0 ns)
	'sub' operation ('empty_63') [85]  (0.719 ns)
	'add' operation ('empty_65') [91]  (0.719 ns)

 <State 5>: 1.82ns
The critical path consists of the following:
	'phi' operation ('j', MagicWand/model_functions.c:13) with incoming values : ('add_ln13', MagicWand/model_functions.c:13) [105]  (0 ns)
	'add' operation ('add_ln16', MagicWand/model_functions.c:16) [114]  (0.719 ns)
	'getelementptr' operation ('input_addr', MagicWand/model_functions.c:16) [116]  (0 ns)
	'load' operation ('input_load', MagicWand/model_functions.c:16) on array 'input_r' [117]  (1.1 ns)

 <State 6>: 7.19ns
The critical path consists of the following:
	'load' operation ('input_load', MagicWand/model_functions.c:16) on array 'input_r' [117]  (1.1 ns)
	'fmul' operation ('mul', MagicWand/model_functions.c:16) [119]  (6.09 ns)

 <State 7>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul', MagicWand/model_functions.c:16) [119]  (6.09 ns)

 <State 8>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul', MagicWand/model_functions.c:16) [119]  (6.09 ns)

 <State 9>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add', MagicWand/model_functions.c:16) [120]  (5.71 ns)

 <State 10>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add', MagicWand/model_functions.c:16) [120]  (5.71 ns)

 <State 11>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add', MagicWand/model_functions.c:16) [120]  (5.71 ns)

 <State 12>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add', MagicWand/model_functions.c:16) [120]  (5.71 ns)
	'store' operation ('store_ln16', MagicWand/model_functions.c:16) of variable 'add', MagicWand/model_functions.c:16 on array 'out_r' [127]  (1.1 ns)

 <State 13>: 7.19ns
The critical path consists of the following:
	'load' operation ('input_load_1', MagicWand/model_functions.c:19) on array 'input_r' [136]  (1.1 ns)
	'fmul' operation ('mul5', MagicWand/model_functions.c:19) [138]  (6.09 ns)

 <State 14>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul5', MagicWand/model_functions.c:19) [138]  (6.09 ns)

 <State 15>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul5', MagicWand/model_functions.c:19) [138]  (6.09 ns)

 <State 16>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add5', MagicWand/model_functions.c:19) [139]  (5.71 ns)

 <State 17>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add5', MagicWand/model_functions.c:19) [139]  (5.71 ns)

 <State 18>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add5', MagicWand/model_functions.c:19) [139]  (5.71 ns)

 <State 19>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add5', MagicWand/model_functions.c:19) [139]  (5.71 ns)
	'store' operation ('store_ln19', MagicWand/model_functions.c:19) of variable 'add5', MagicWand/model_functions.c:19 on array 'out_r' [140]  (1.1 ns)

 <State 20>: 7.19ns
The critical path consists of the following:
	'load' operation ('input_load_2', MagicWand/model_functions.c:20) on array 'input_r' [146]  (1.1 ns)
	'fmul' operation ('mul6', MagicWand/model_functions.c:20) [148]  (6.09 ns)

 <State 21>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul6', MagicWand/model_functions.c:20) [148]  (6.09 ns)

 <State 22>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul6', MagicWand/model_functions.c:20) [148]  (6.09 ns)

 <State 23>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add6', MagicWand/model_functions.c:20) [155]  (5.71 ns)

 <State 24>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add6', MagicWand/model_functions.c:20) [155]  (5.71 ns)

 <State 25>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add6', MagicWand/model_functions.c:20) [155]  (5.71 ns)

 <State 26>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add6', MagicWand/model_functions.c:20) [155]  (5.71 ns)

 <State 27>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add7', MagicWand/model_functions.c:20) [156]  (5.71 ns)

 <State 28>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add7', MagicWand/model_functions.c:20) [156]  (5.71 ns)

 <State 29>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add7', MagicWand/model_functions.c:20) [156]  (5.71 ns)

 <State 30>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add7', MagicWand/model_functions.c:20) [156]  (5.71 ns)
	'store' operation ('store_ln20', MagicWand/model_functions.c:20) of variable 'add7', MagicWand/model_functions.c:20 on array 'out_r' [157]  (1.1 ns)

 <State 31>: 7.19ns
The critical path consists of the following:
	'load' operation ('input_load_5', MagicWand/model_functions.c:21) on array 'input_r' [167]  (1.1 ns)
	'fmul' operation ('mul9', MagicWand/model_functions.c:21) [169]  (6.09 ns)

 <State 32>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul9', MagicWand/model_functions.c:21) [169]  (6.09 ns)

 <State 33>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul9', MagicWand/model_functions.c:21) [169]  (6.09 ns)

 <State 34>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add9', MagicWand/model_functions.c:21) [176]  (5.71 ns)

 <State 35>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add9', MagicWand/model_functions.c:21) [176]  (5.71 ns)

 <State 36>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add9', MagicWand/model_functions.c:21) [176]  (5.71 ns)

 <State 37>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add9', MagicWand/model_functions.c:21) [176]  (5.71 ns)

 <State 38>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add1', MagicWand/model_functions.c:21) [177]  (5.71 ns)

 <State 39>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add1', MagicWand/model_functions.c:21) [177]  (5.71 ns)

 <State 40>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add1', MagicWand/model_functions.c:21) [177]  (5.71 ns)

 <State 41>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add1', MagicWand/model_functions.c:21) [177]  (5.71 ns)
	'store' operation ('store_ln21', MagicWand/model_functions.c:21) of variable 'add1', MagicWand/model_functions.c:21 on array 'out_r' [178]  (1.1 ns)

 <State 42>: 7.19ns
The critical path consists of the following:
	'load' operation ('input_load_4', MagicWand/model_functions.c:23) on array 'input_r' [186]  (1.1 ns)
	'fmul' operation ('mul8', MagicWand/model_functions.c:23) [188]  (6.09 ns)

 <State 43>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul8', MagicWand/model_functions.c:23) [188]  (6.09 ns)

 <State 44>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul8', MagicWand/model_functions.c:23) [188]  (6.09 ns)

 <State 45>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add8', MagicWand/model_functions.c:23) [189]  (5.71 ns)

 <State 46>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add8', MagicWand/model_functions.c:23) [189]  (5.71 ns)

 <State 47>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add8', MagicWand/model_functions.c:23) [189]  (5.71 ns)

 <State 48>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add8', MagicWand/model_functions.c:23) [189]  (5.71 ns)
	'store' operation ('store_ln23', MagicWand/model_functions.c:23) of variable 'add8', MagicWand/model_functions.c:23 on array 'out_r' [190]  (1.1 ns)

 <State 49>: 0ns
The critical path consists of the following:

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 0ns
The critical path consists of the following:

 <State 54>: 0ns
The critical path consists of the following:

 <State 55>: 0ns
The critical path consists of the following:

 <State 56>: 0ns
The critical path consists of the following:

 <State 57>: 0ns
The critical path consists of the following:

 <State 58>: 0ns
The critical path consists of the following:

 <State 59>: 1.82ns
The critical path consists of the following:
	'add' operation ('add_ln24', MagicWand/model_functions.c:24) [197]  (0.719 ns)
	'getelementptr' operation ('input_addr_7', MagicWand/model_functions.c:24) [199]  (0 ns)
	'load' operation ('input_load_7', MagicWand/model_functions.c:24) on array 'input_r' [200]  (1.1 ns)

 <State 60>: 7.19ns
The critical path consists of the following:
	'load' operation ('input_load_7', MagicWand/model_functions.c:24) on array 'input_r' [200]  (1.1 ns)
	'fmul' operation ('mul2', MagicWand/model_functions.c:24) [202]  (6.09 ns)

 <State 61>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul2', MagicWand/model_functions.c:24) [202]  (6.09 ns)

 <State 62>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul2', MagicWand/model_functions.c:24) [202]  (6.09 ns)

 <State 63>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add2', MagicWand/model_functions.c:24) [203]  (5.71 ns)

 <State 64>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add2', MagicWand/model_functions.c:24) [203]  (5.71 ns)

 <State 65>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add2', MagicWand/model_functions.c:24) [203]  (5.71 ns)

 <State 66>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add2', MagicWand/model_functions.c:24) [203]  (5.71 ns)
	'store' operation ('store_ln24', MagicWand/model_functions.c:24) of variable 'add2', MagicWand/model_functions.c:24 on array 'out_r' [204]  (1.1 ns)

 <State 67>: 7.19ns
The critical path consists of the following:
	'load' operation ('input_load_8', MagicWand/model_functions.c:27) on array 'input_r' [213]  (1.1 ns)
	'fmul' operation ('mul3', MagicWand/model_functions.c:27) [215]  (6.09 ns)

 <State 68>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul3', MagicWand/model_functions.c:27) [215]  (6.09 ns)

 <State 69>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul3', MagicWand/model_functions.c:27) [215]  (6.09 ns)

 <State 70>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add3', MagicWand/model_functions.c:27) [222]  (5.71 ns)

 <State 71>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add3', MagicWand/model_functions.c:27) [222]  (5.71 ns)

 <State 72>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add3', MagicWand/model_functions.c:27) [222]  (5.71 ns)

 <State 73>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add3', MagicWand/model_functions.c:27) [222]  (5.71 ns)

 <State 74>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add4', MagicWand/model_functions.c:27) [223]  (5.71 ns)

 <State 75>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add4', MagicWand/model_functions.c:27) [223]  (5.71 ns)

 <State 76>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add4', MagicWand/model_functions.c:27) [223]  (5.71 ns)

 <State 77>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add4', MagicWand/model_functions.c:27) [223]  (5.71 ns)
	'store' operation ('store_ln27', MagicWand/model_functions.c:27) of variable 'add4', MagicWand/model_functions.c:27 on array 'out_r' [224]  (1.1 ns)

 <State 78>: 7.19ns
The critical path consists of the following:
	'load' operation ('input_load_10', MagicWand/model_functions.c:28) on array 'input_r' [230]  (1.1 ns)
	'fmul' operation ('mul10', MagicWand/model_functions.c:28) [232]  (6.09 ns)

 <State 79>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul10', MagicWand/model_functions.c:28) [232]  (6.09 ns)

 <State 80>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul10', MagicWand/model_functions.c:28) [232]  (6.09 ns)

 <State 81>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add10', MagicWand/model_functions.c:28) [239]  (5.71 ns)

 <State 82>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add10', MagicWand/model_functions.c:28) [239]  (5.71 ns)

 <State 83>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add10', MagicWand/model_functions.c:28) [239]  (5.71 ns)

 <State 84>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add10', MagicWand/model_functions.c:28) [239]  (5.71 ns)

 <State 85>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add11', MagicWand/model_functions.c:28) [240]  (5.71 ns)

 <State 86>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add11', MagicWand/model_functions.c:28) [240]  (5.71 ns)

 <State 87>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add11', MagicWand/model_functions.c:28) [240]  (5.71 ns)

 <State 88>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add11', MagicWand/model_functions.c:28) [240]  (5.71 ns)
	'store' operation ('store_ln28', MagicWand/model_functions.c:28) of variable 'add11', MagicWand/model_functions.c:28 on array 'out_r' [241]  (1.1 ns)

 <State 89>: 7.19ns
The critical path consists of the following:
	'load' operation ('input_load_13', MagicWand/model_functions.c:29) on array 'input_r' [251]  (1.1 ns)
	'fmul' operation ('mul13', MagicWand/model_functions.c:29) [253]  (6.09 ns)

 <State 90>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul13', MagicWand/model_functions.c:29) [253]  (6.09 ns)

 <State 91>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul13', MagicWand/model_functions.c:29) [253]  (6.09 ns)

 <State 92>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add13', MagicWand/model_functions.c:29) [260]  (5.71 ns)

 <State 93>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add13', MagicWand/model_functions.c:29) [260]  (5.71 ns)

 <State 94>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add13', MagicWand/model_functions.c:29) [260]  (5.71 ns)

 <State 95>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add13', MagicWand/model_functions.c:29) [260]  (5.71 ns)

 <State 96>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add14', MagicWand/model_functions.c:29) [261]  (5.71 ns)

 <State 97>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add14', MagicWand/model_functions.c:29) [261]  (5.71 ns)

 <State 98>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add14', MagicWand/model_functions.c:29) [261]  (5.71 ns)

 <State 99>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add14', MagicWand/model_functions.c:29) [261]  (5.71 ns)
	'store' operation ('store_ln29', MagicWand/model_functions.c:29) of variable 'add14', MagicWand/model_functions.c:29 on array 'out_r' [262]  (1.1 ns)

 <State 100>: 7.19ns
The critical path consists of the following:
	'load' operation ('input_load_12', MagicWand/model_functions.c:31) on array 'input_r' [270]  (1.1 ns)
	'fmul' operation ('mul12', MagicWand/model_functions.c:31) [272]  (6.09 ns)

 <State 101>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul12', MagicWand/model_functions.c:31) [272]  (6.09 ns)

 <State 102>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul12', MagicWand/model_functions.c:31) [272]  (6.09 ns)

 <State 103>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add12', MagicWand/model_functions.c:31) [273]  (5.71 ns)

 <State 104>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add12', MagicWand/model_functions.c:31) [273]  (5.71 ns)

 <State 105>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add12', MagicWand/model_functions.c:31) [273]  (5.71 ns)

 <State 106>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add12', MagicWand/model_functions.c:31) [273]  (5.71 ns)
	'store' operation ('store_ln31', MagicWand/model_functions.c:31) of variable 'add12', MagicWand/model_functions.c:31 on array 'out_r' [274]  (1.1 ns)

 <State 107>: 7.19ns
The critical path consists of the following:
	'load' operation ('input_load_15', MagicWand/model_functions.c:32) on array 'input_r' [280]  (1.1 ns)
	'fmul' operation ('mul15', MagicWand/model_functions.c:32) [282]  (6.09 ns)

 <State 108>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul15', MagicWand/model_functions.c:32) [282]  (6.09 ns)

 <State 109>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul15', MagicWand/model_functions.c:32) [282]  (6.09 ns)

 <State 110>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add15', MagicWand/model_functions.c:32) [283]  (5.71 ns)

 <State 111>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add15', MagicWand/model_functions.c:32) [283]  (5.71 ns)

 <State 112>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add15', MagicWand/model_functions.c:32) [283]  (5.71 ns)

 <State 113>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add15', MagicWand/model_functions.c:32) [283]  (5.71 ns)
	'store' operation ('store_ln32', MagicWand/model_functions.c:32) of variable 'add15', MagicWand/model_functions.c:32 on array 'out_r' [284]  (1.1 ns)

 <State 114>: 0ns
The critical path consists of the following:

 <State 115>: 0ns
The critical path consists of the following:

 <State 116>: 0ns
The critical path consists of the following:

 <State 117>: 0ns
The critical path consists of the following:

 <State 118>: 0ns
The critical path consists of the following:

 <State 119>: 0ns
The critical path consists of the following:

 <State 120>: 0ns
The critical path consists of the following:

 <State 121>: 1.82ns
The critical path consists of the following:
	'add' operation ('add_ln33', MagicWand/model_functions.c:33) [291]  (0.719 ns)
	'getelementptr' operation ('input_addr_16', MagicWand/model_functions.c:33) [293]  (0 ns)
	'load' operation ('input_load_16', MagicWand/model_functions.c:33) on array 'input_r' [294]  (1.1 ns)

 <State 122>: 7.19ns
The critical path consists of the following:
	'load' operation ('input_load_16', MagicWand/model_functions.c:33) on array 'input_r' [294]  (1.1 ns)
	'fmul' operation ('mul16', MagicWand/model_functions.c:33) [296]  (6.09 ns)

 <State 123>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul16', MagicWand/model_functions.c:33) [296]  (6.09 ns)

 <State 124>: 6.09ns
The critical path consists of the following:
	'fmul' operation ('mul16', MagicWand/model_functions.c:33) [296]  (6.09 ns)

 <State 125>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add16', MagicWand/model_functions.c:33) [297]  (5.71 ns)

 <State 126>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add16', MagicWand/model_functions.c:33) [297]  (5.71 ns)

 <State 127>: 5.71ns
The critical path consists of the following:
	'fadd' operation ('add16', MagicWand/model_functions.c:33) [297]  (5.71 ns)

 <State 128>: 6.81ns
The critical path consists of the following:
	'fadd' operation ('add16', MagicWand/model_functions.c:33) [297]  (5.71 ns)
	'store' operation ('store_ln33', MagicWand/model_functions.c:33) of variable 'add16', MagicWand/model_functions.c:33 on array 'out_r' [298]  (1.1 ns)

 <State 129>: 2.57ns
The critical path consists of the following:
	'phi' operation ('empty_77', MagicWand/model_functions.c:29) with incoming values : ('add', MagicWand/model_functions.c:16) ('add5', MagicWand/model_functions.c:19) ('add7', MagicWand/model_functions.c:20) ('add1', MagicWand/model_functions.c:21) ('add8', MagicWand/model_functions.c:23) ('add2', MagicWand/model_functions.c:24) ('add4', MagicWand/model_functions.c:27) ('add11', MagicWand/model_functions.c:28) ('add14', MagicWand/model_functions.c:29) ('add12', MagicWand/model_functions.c:31) ('add15', MagicWand/model_functions.c:32) ('add16', MagicWand/model_functions.c:33) [301]  (0 ns)
	'fcmp' operation ('tmp_s', MagicWand/model_functions.c:36) [308]  (2.57 ns)

 <State 130>: 3.93ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', MagicWand/model_functions.c:36) [308]  (2.57 ns)
	'and' operation ('and_ln36', MagicWand/model_functions.c:36) [309]  (0.256 ns)
	blocking operation 1.1 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
