<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>cpu</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.988</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>riscv32i.cc:14</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <DSP>12</DSP>
            <FF>1201</FF>
            <LUT>2255</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>cpu</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>cpu</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>cpu</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>cpu</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>cpu</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>cpu</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>mem_address0</name>
            <Object>mem</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mem_ce0</name>
            <Object>mem</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mem_we0</name>
            <Object>mem</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mem_d0</name>
            <Object>mem</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>mem_q0</name>
            <Object>mem</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>pstrb</name>
            <Object>pstrb</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>cpu</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_cpu_Pipeline_VITIS_LOOP_22_1_fu_52</InstName>
                    <ModuleName>cpu_Pipeline_VITIS_LOOP_22_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>52</ID>
                    <BindInstances>icmp_ln22_fu_54_p2 add_ln22_fu_60_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_cpu_Pipeline_PROGRAM_LOOP_fu_58</InstName>
                    <ModuleName>cpu_Pipeline_PROGRAM_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>58</ID>
                    <BindInstances>icmp_ln40_fu_355_p2 icmp_ln44_fu_371_p2 or_ln40_fu_377_p2 next_pc_4_fu_904_p2 grp_fu_328_p2 grp_fu_338_p2 grp_fu_320_p2 take_6_fu_730_p2 grp_fu_320_p2 grp_fu_324_p2 take_3_fu_736_p2 grp_fu_324_p2 take_1_fu_742_p2 take_fu_746_p2 grp_fu_338_p2 next_pc_3_fu_942_p3 grp_fu_310_p2 addr_1_fu_651_p2 icmp_ln233_fu_750_p2 icmp_ln237_fu_755_p2 or_ln233_fu_760_p2 grp_fu_310_p2 grp_fu_328_p2 icmp_ln210_fu_774_p2 icmp_ln214_fu_800_p2 or_ln210_fu_806_p2 icmp_ln144_fu_681_p2 mul_32s_32s_64_2_1_U4 mul_32ns_32ns_64_2_1_U2 mul_32ns_32s_64_2_1_U3 icmp_ln14_fu_697_p2 icmp_ln14_1_fu_702_p2 or_ln14_fu_707_p2 grp_fu_315_p2 res_13_fu_838_p2 res_14_fu_843_p2 res_15_fu_848_p3 res_12_fu_855_p2 icmp_ln173_fu_860_p2 op2_1_fu_865_p3 res_30_fu_1015_p2 grp_fu_333_p2 grp_fu_315_p2 and_ln188_fu_876_p2 res_36_fu_885_p2 res_35_fu_890_p2 res_29_fu_899_p2 res_28_fu_1112_p2 res_27_fu_1117_p2 res_26_fu_1122_p2 grp_fu_333_p2 grp_fu_315_p2 and_ln180_fu_1054_p2 res_23_fu_1059_p2 res_24_fu_1063_p2 res_25_fu_1067_p3 res_16_fu_1080_p2 grp_fu_338_p2 icmp_ln14_2_fu_1131_p2 icmp_ln14_3_fu_1136_p2 or_ln14_1_fu_1141_p2 icmp_ln296_fu_1147_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>reg_file_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>cpu_Pipeline_VITIS_LOOP_22_1</Name>
            <Loops>
                <VITIS_LOOP_22_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.667</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>34</Best-caseLatency>
                    <Average-caseLatency>34</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.340 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.340 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.340 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_22_1>
                        <Name>VITIS_LOOP_22_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_22_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>riscv32i.cc:22</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_22_1>
                            <Name>VITIS_LOOP_22_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>riscv32i.cc:22</SourceLocation>
                        </VITIS_LOOP_22_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>55</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln22_fu_54_p2" SOURCE="riscv32i.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_22_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_60_p2" SOURCE="riscv32i.cc:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cpu_Pipeline_PROGRAM_LOOP</Name>
            <Loops>
                <PROGRAM_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <PROGRAM_LOOP>
                        <Name>PROGRAM_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>undef</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </PROGRAM_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>riscv32i.cc:27</SourceLocation>
                    <SummaryOfLoopViolations>
                        <PROGRAM_LOOP>
                            <Name>PROGRAM_LOOP</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>riscv32i.cc:286</SourceLocation>
                        </PROGRAM_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>1186</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2102</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln40_fu_355_p2" SOURCE="riscv32i.cc:40" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln44_fu_371_p2" SOURCE="riscv32i.cc:44" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_fu_377_p2" SOURCE="riscv32i.cc:40" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="next_pc_4_fu_904_p2" SOURCE="riscv32i.cc:112" STORAGESUBTYPE="" URAM="0" VARIABLE="next_pc_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_328_p2" SOURCE="riscv32i.cc:276" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln276" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_338_p2" SOURCE="riscv32i.cc:270" STORAGESUBTYPE="" URAM="0" VARIABLE="next_pc" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="grp_fu_320_p2" SOURCE="riscv32i.cc:257" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln257" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="take_6_fu_730_p2" SOURCE="riscv32i.cc:257" STORAGESUBTYPE="" URAM="0" VARIABLE="take_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="grp_fu_320_p2" SOURCE="riscv32i.cc:256" STORAGESUBTYPE="" URAM="0" VARIABLE="take_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="grp_fu_324_p2" SOURCE="riscv32i.cc:255" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln255" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="take_3_fu_736_p2" SOURCE="riscv32i.cc:255" STORAGESUBTYPE="" URAM="0" VARIABLE="take_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="grp_fu_324_p2" SOURCE="riscv32i.cc:254" STORAGESUBTYPE="" URAM="0" VARIABLE="take_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="take_1_fu_742_p2" SOURCE="riscv32i.cc:253" STORAGESUBTYPE="" URAM="0" VARIABLE="take_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="take_fu_746_p2" SOURCE="riscv32i.cc:252" STORAGESUBTYPE="" URAM="0" VARIABLE="take" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_338_p2" SOURCE="riscv32i.cc:263" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln263" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="next_pc_3_fu_942_p3" SOURCE="riscv32i.cc:263" STORAGESUBTYPE="" URAM="0" VARIABLE="next_pc_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_310_p2" SOURCE="riscv32i.cc:226" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln226" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="addr_1_fu_651_p2" SOURCE="riscv32i.cc:231" STORAGESUBTYPE="" URAM="0" VARIABLE="addr_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln233_fu_750_p2" SOURCE="riscv32i.cc:233" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln233" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln237_fu_755_p2" SOURCE="riscv32i.cc:237" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln233_fu_760_p2" SOURCE="riscv32i.cc:233" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln233" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_310_p2" SOURCE="riscv32i.cc:203" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_328_p2" SOURCE="riscv32i.cc:208" STORAGESUBTYPE="" URAM="0" VARIABLE="addr" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln210_fu_774_p2" SOURCE="riscv32i.cc:210" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln210" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln214_fu_800_p2" SOURCE="riscv32i.cc:214" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln214" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln210_fu_806_p2" SOURCE="riscv32i.cc:210" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln210" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln144_fu_681_p2" SOURCE="riscv32i.cc:144" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="PROGRAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_64_2_1_U4" SOURCE="riscv32i.cc:151" STORAGESUBTYPE="" URAM="0" VARIABLE="prod_ss" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="PROGRAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_2_1_U2" SOURCE="riscv32i.cc:152" STORAGESUBTYPE="" URAM="0" VARIABLE="prod_uu" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="4" ID="" IMPL="auto" LATENCY="1" LOOP="PROGRAM_LOOP" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_64_2_1_U3" SOURCE="riscv32i.cc:161" STORAGESUBTYPE="" URAM="0" VARIABLE="prod_su" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln14_fu_697_p2" SOURCE="riscv32i.cc:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln14_1_fu_702_p2" SOURCE="riscv32i.cc:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln14_fu_707_p2" SOURCE="riscv32i.cc:14" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_315_p2" SOURCE="riscv32i.cc:134" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="ashr" PRAGMA="" RTLNAME="res_13_fu_838_p2" SOURCE="riscv32i.cc:135" STORAGESUBTYPE="" URAM="0" VARIABLE="res_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="lshr" PRAGMA="" RTLNAME="res_14_fu_843_p2" SOURCE="riscv32i.cc:137" STORAGESUBTYPE="" URAM="0" VARIABLE="res_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="res_15_fu_848_p3" SOURCE="riscv32i.cc:134" STORAGESUBTYPE="" URAM="0" VARIABLE="res_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="shl" PRAGMA="" RTLNAME="res_12_fu_855_p2" SOURCE="riscv32i.cc:131" STORAGESUBTYPE="" URAM="0" VARIABLE="res_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_fu_860_p2" SOURCE="riscv32i.cc:173" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="op2_1_fu_865_p3" SOURCE="riscv32i.cc:173" STORAGESUBTYPE="" URAM="0" VARIABLE="op2_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="res_30_fu_1015_p2" SOURCE="riscv32i.cc:191" STORAGESUBTYPE="" URAM="0" VARIABLE="res_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_333_p2" SOURCE="riscv32i.cc:188" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_315_p2" SOURCE="riscv32i.cc:188" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln188_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln188_fu_876_p2" SOURCE="riscv32i.cc:188" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="lshr" PRAGMA="" RTLNAME="res_36_fu_885_p2" SOURCE="riscv32i.cc:189" STORAGESUBTYPE="" URAM="0" VARIABLE="res_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="ashr" PRAGMA="" RTLNAME="res_35_fu_890_p2" SOURCE="riscv32i.cc:188" STORAGESUBTYPE="" URAM="0" VARIABLE="res_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="shl" PRAGMA="" RTLNAME="res_29_fu_899_p2" SOURCE="riscv32i.cc:186" STORAGESUBTYPE="" URAM="0" VARIABLE="res_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="res_28_fu_1112_p2" SOURCE="riscv32i.cc:185" STORAGESUBTYPE="" URAM="0" VARIABLE="res_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="res_27_fu_1117_p2" SOURCE="riscv32i.cc:184" STORAGESUBTYPE="" URAM="0" VARIABLE="res_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="xor" PRAGMA="" RTLNAME="res_26_fu_1122_p2" SOURCE="riscv32i.cc:183" STORAGESUBTYPE="" URAM="0" VARIABLE="res_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_333_p2" SOURCE="riscv32i.cc:180" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_315_p2" SOURCE="riscv32i.cc:180" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln180_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="and" PRAGMA="" RTLNAME="and_ln180_fu_1054_p2" SOURCE="riscv32i.cc:180" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="sub" PRAGMA="" RTLNAME="res_23_fu_1059_p2" SOURCE="riscv32i.cc:180" STORAGESUBTYPE="" URAM="0" VARIABLE="res_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="res_24_fu_1063_p2" SOURCE="riscv32i.cc:181" STORAGESUBTYPE="" URAM="0" VARIABLE="res_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="res_25_fu_1067_p3" SOURCE="riscv32i.cc:180" STORAGESUBTYPE="" URAM="0" VARIABLE="res_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="setlt" PRAGMA="" RTLNAME="res_16_fu_1080_p2" SOURCE="riscv32i.cc:192" STORAGESUBTYPE="" URAM="0" VARIABLE="res_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_338_p2" SOURCE="riscv32i.cc:286" STORAGESUBTYPE="" URAM="0" VARIABLE="res" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln14_2_fu_1131_p2" SOURCE="riscv32i.cc:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln14_3_fu_1136_p2" SOURCE="riscv32i.cc:14" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln14_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="or" PRAGMA="" RTLNAME="or_ln14_1_fu_1141_p2" SOURCE="riscv32i.cc:14" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln14_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="PROGRAM_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln296_fu_1147_p2" SOURCE="riscv32i.cc:296" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln296" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>cpu</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.988</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>riscv32i.cc:14</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>1201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>2255</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_np" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_np" PRAGMA="" RTLNAME="reg_file_U" SOURCE="riscv32i.cc:19" STORAGESIZE="32 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_np array" URAM="0" VARIABLE="reg_file" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim trace_level="all" wave_debug="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="mem" index="0" direction="inout" srcType="ap_uint&lt;32&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="mem_address0" name="mem_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="mem_ce0" name="mem_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="mem_we0" name="mem_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="mem_d0" name="mem_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="mem_q0" name="mem_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="pstrb" index="1" direction="unused" srcType="*" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="pstrb" name="pstrb" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="mem_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="mem_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mem_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mem"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mem_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="mem_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mem_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mem"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="mem_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="mem_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>mem_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="mem"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="pstrb" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="4">
            <portMaps>
                <portMap portMapName="pstrb">DATA</portMap>
            </portMaps>
            <ports>
                <port>pstrb</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="pstrb"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="mem_address0">out, 13</column>
                    <column name="mem_d0">out, 32</column>
                    <column name="mem_q0">in, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="pstrb">ap_none, in, 4</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="mem">inout, ap_uint&lt;32&gt;*</column>
                    <column name="pstrb">unused, pointer</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="mem">mem_address0, port, offset</column>
                    <column name="mem">mem_ce0, port, </column>
                    <column name="mem">mem_we0, port, </column>
                    <column name="mem">mem_d0, port, </column>
                    <column name="mem">mem_q0, port, </column>
                    <column name="pstrb">pstrb, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="riscv32i.cc:16" status="valid" parentFunction="cpu" variable="pstrb" isDirective="0" options="ap_none port=pstrb"/>
        <Pragma type="resource" location="riscv32i.cc:17" status="warning" parentFunction="cpu" variable="mem" isDirective="0" options="variable=mem core=RAM_1P_BRAM">
            <Msg msg_id="207-5539" msg_severity="WARNING" msg_body="'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead"/>
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
    </PragmaReport>
</profile>

