// Seed: 1195557586
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_4,
      id_4,
      id_2,
      id_3,
      id_1,
      id_4,
      id_3,
      id_3,
      id_2,
      id_3,
      id_4,
      id_1
  );
  wor id_6 = id_3;
  assign id_3 = -1;
  reg id_7, id_8, id_9;
  assign id_6 = -1;
  parameter id_10 = -1;
  always_latch if (id_3) id_9 <= -1;
  wire id_11;
  wire id_12;
endmodule
