{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537725908713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537725908713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 23 15:05:08 2018 " "Processing started: Sun Sep 23 15:05:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537725908713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537725908713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mult-processor -c mult-processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off mult-processor -c mult-processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537725908713 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1537725909522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/reg16bitsp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/reg16bitsp.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16bitsP " "Found entity 1: reg16bitsP" {  } { { "../modules/reg16bitsP.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/reg16bitsP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537725909613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537725909613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/reg16bitsn.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/reg16bitsn.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16bitsN " "Found entity 1: reg16bitsN" {  } { { "../modules/reg16bitsN.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/reg16bitsN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537725909624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537725909624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537725909631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537725909631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537725909641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537725909641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/ir.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../modules/IR.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537725909650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537725909650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/decodificareg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/decodificareg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificaReg " "Found entity 1: decodificaReg" {  } { { "../modules/decodificaReg.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/decodificaReg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537725909656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537725909656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537725909667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537725909667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537725909673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537725909673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpmram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpmram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpmRAM " "Found entity 1: lpmRAM" {  } { { "lpmRAM.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/quartus/lpmRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537725909678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537725909678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/building/ram-proc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/building/ram-proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_proc " "Found entity 1: ram_proc" {  } { { "../building/ram-proc.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/building/ram-proc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537725909683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537725909683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/regw.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/regw.v" { { "Info" "ISGN_ENTITY_NAME" "1 regW " "Found entity 1: regW" {  } { { "../modules/regW.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/regW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537725909696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537725909696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../modules/PC.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537725909709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537725909709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mlfca/desktop/mult-processor/modules/tlb.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/mlfca/desktop/mult-processor/modules/tlb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlb " "Found entity 1: tlb" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537725909714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537725909714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram_proc " "Elaborating entity \"ram_proc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1537725909847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpmRAM lpmRAM:ram " "Elaborating entity \"lpmRAM\" for hierarchy \"lpmRAM:ram\"" {  } { { "../building/ram-proc.v" "ram" { Text "C:/Users/mlfca/Desktop/mult-processor/building/ram-proc.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725909954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpmRAM:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpmRAM:ram\|altsyncram:altsyncram_component\"" {  } { { "lpmRAM.v" "altsyncram_component" { Text "C:/Users/mlfca/Desktop/mult-processor/quartus/lpmRAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpmRAM:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpmRAM:ram\|altsyncram:altsyncram_component\"" {  } { { "lpmRAM.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/quartus/lpmRAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537725910036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpmRAM:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpmRAM:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mult-processor.mif " "Parameter \"init_file\" = \"mult-processor.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 48 " "Parameter \"numwords_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910037 ""}  } { { "lpmRAM.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/quartus/lpmRAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537725910037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hjf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hjf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hjf1 " "Found entity 1: altsyncram_hjf1" {  } { { "db/altsyncram_hjf1.tdf" "" { Text "C:/Users/mlfca/Desktop/mult-processor/quartus/db/altsyncram_hjf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537725910136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537725910136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hjf1 lpmRAM:ram\|altsyncram:altsyncram_component\|altsyncram_hjf1:auto_generated " "Elaborating entity \"altsyncram_hjf1\" for hierarchy \"lpmRAM:ram\|altsyncram:altsyncram_component\|altsyncram_hjf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tlb tlb:TLB " "Elaborating entity \"tlb\" for hierarchy \"tlb:TLB\"" {  } { { "../building/ram-proc.v" "TLB" { Text "C:/Users/mlfca/Desktop/mult-processor/building/ram-proc.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910154 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tlb_valid tlb.v(31) " "Verilog HDL Always Construct warning at tlb.v(31): variable \"tlb_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910155 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tlb_valid tlb.v(32) " "Verilog HDL Always Construct warning at tlb.v(32): variable \"tlb_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910155 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tlb_valid tlb.v(33) " "Verilog HDL Always Construct warning at tlb.v(33): variable \"tlb_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910156 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tlb_valid tlb.v(34) " "Verilog HDL Always Construct warning at tlb.v(34): variable \"tlb_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910156 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tlb_valid tlb.v(35) " "Verilog HDL Always Construct warning at tlb.v(35): variable \"tlb_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910157 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tlb_valid tlb.v(36) " "Verilog HDL Always Construct warning at tlb.v(36): variable \"tlb_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910157 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tlb_valid tlb.v(37) " "Verilog HDL Always Construct warning at tlb.v(37): variable \"tlb_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910157 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "tlb_valid tlb.v(38) " "Verilog HDL Always Construct warning at tlb.v(38): variable \"tlb_valid\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 38 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910157 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont tlb.v(43) " "Verilog HDL Always Construct warning at tlb.v(43): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910158 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont tlb.v(44) " "Verilog HDL Always Construct warning at tlb.v(44): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910158 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont tlb.v(45) " "Verilog HDL Always Construct warning at tlb.v(45): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910159 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cont tlb.v(46) " "Verilog HDL Always Construct warning at tlb.v(46): variable \"cont\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910159 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "physical_addr tlb.v(28) " "Verilog HDL Always Construct warning at tlb.v(28): inferring latch(es) for variable \"physical_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910160 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "miss tlb.v(28) " "Verilog HDL Always Construct warning at tlb.v(28): inferring latch(es) for variable \"miss\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910160 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tlb_valid tlb.v(28) " "Verilog HDL Always Construct warning at tlb.v(28): inferring latch(es) for variable \"tlb_valid\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910160 "|ram_proc|tlb:TLB"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cont tlb.v(28) " "Verilog HDL Always Construct warning at tlb.v(28): inferring latch(es) for variable \"cont\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910160 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "miss tlb.v(28) " "Inferred latch for \"miss\" at tlb.v(28)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910163 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[0\] tlb.v(42) " "Inferred latch for \"cont\[0\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910164 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[1\] tlb.v(42) " "Inferred latch for \"cont\[1\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910164 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[2\] tlb.v(42) " "Inferred latch for \"cont\[2\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910164 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "physical_addr\[0\] tlb.v(42) " "Inferred latch for \"physical_addr\[0\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910164 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "physical_addr\[1\] tlb.v(42) " "Inferred latch for \"physical_addr\[1\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910164 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "physical_addr\[2\] tlb.v(42) " "Inferred latch for \"physical_addr\[2\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910165 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "physical_addr\[3\] tlb.v(42) " "Inferred latch for \"physical_addr\[3\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910165 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "physical_addr\[4\] tlb.v(42) " "Inferred latch for \"physical_addr\[4\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910165 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "physical_addr\[5\] tlb.v(42) " "Inferred latch for \"physical_addr\[5\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910165 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_valid\[0\] tlb.v(42) " "Inferred latch for \"tlb_valid\[0\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910165 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_valid\[1\] tlb.v(42) " "Inferred latch for \"tlb_valid\[1\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910165 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_valid\[2\] tlb.v(42) " "Inferred latch for \"tlb_valid\[2\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910166 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_valid\[3\] tlb.v(42) " "Inferred latch for \"tlb_valid\[3\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910166 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_valid\[4\] tlb.v(42) " "Inferred latch for \"tlb_valid\[4\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910166 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_valid\[5\] tlb.v(42) " "Inferred latch for \"tlb_valid\[5\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910166 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_valid\[6\] tlb.v(42) " "Inferred latch for \"tlb_valid\[6\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910166 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_valid\[7\] tlb.v(42) " "Inferred latch for \"tlb_valid\[7\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910166 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[0\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[0\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910166 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[1\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[1\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910166 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[2\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[2\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910167 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[3\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[3\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910167 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[4\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[4\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910167 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[5\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[5\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910167 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[6\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[6\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910167 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[7\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[7\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910167 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[8\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[8\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910167 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[9\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[9\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910167 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[10\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[10\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910168 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[11\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[11\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910168 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[12\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[12\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910168 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[13\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[13\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910168 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[14\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[14\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910168 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[0\]\[15\] tlb.v(42) " "Inferred latch for \"tlb_lines\[0\]\[15\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910168 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[0\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[0\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910168 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[1\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[1\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910168 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[2\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[2\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910169 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[3\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[3\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910169 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[4\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[4\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910169 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[5\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[5\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910169 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[6\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[6\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910169 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[7\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[7\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910169 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[8\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[8\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910169 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[9\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[9\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910170 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[10\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[10\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910170 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[11\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[11\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910170 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[12\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[12\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910170 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[13\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[13\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910170 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[14\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[14\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910170 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[1\]\[15\] tlb.v(42) " "Inferred latch for \"tlb_lines\[1\]\[15\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910170 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[0\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[0\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910170 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[1\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[1\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910170 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[2\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[2\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910171 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[3\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[3\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910171 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[4\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[4\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910171 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[5\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[5\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910171 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[6\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[6\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910171 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[7\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[7\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910171 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[8\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[8\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910171 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[9\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[9\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910171 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[10\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[10\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910171 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[11\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[11\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910172 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[12\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[12\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910172 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[13\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[13\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910172 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[14\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[14\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910172 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[2\]\[15\] tlb.v(42) " "Inferred latch for \"tlb_lines\[2\]\[15\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910172 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[0\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[0\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910172 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[1\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[1\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910172 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[2\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[2\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910172 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[3\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[3\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910172 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[4\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[4\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910173 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[5\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[5\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910173 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[6\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[6\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910173 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[7\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[7\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910173 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[8\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[8\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910173 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[9\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[9\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910173 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[10\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[10\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910173 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[11\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[11\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910173 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[12\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[12\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910173 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[13\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[13\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910174 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[14\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[14\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910174 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[3\]\[15\] tlb.v(42) " "Inferred latch for \"tlb_lines\[3\]\[15\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910174 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[0\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[0\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910174 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[1\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[1\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910174 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[2\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[2\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910174 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[3\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[3\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910174 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[4\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[4\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910174 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[5\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[5\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910174 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[6\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[6\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910175 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[7\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[7\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910175 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[8\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[8\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910175 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[9\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[9\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910175 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[10\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[10\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910175 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[11\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[11\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910175 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[12\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[12\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910175 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[13\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[13\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910175 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[14\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[14\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910176 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[4\]\[15\] tlb.v(42) " "Inferred latch for \"tlb_lines\[4\]\[15\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910176 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[0\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[0\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910176 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[1\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[1\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910176 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[2\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[2\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910176 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[3\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[3\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910176 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[4\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[4\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910176 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[5\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[5\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910176 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[6\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[6\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910177 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[7\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[7\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910177 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[8\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[8\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910177 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[9\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[9\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910177 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[10\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[10\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910177 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[11\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[11\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910177 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[12\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[12\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910177 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[13\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[13\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910177 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[14\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[14\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910177 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[5\]\[15\] tlb.v(42) " "Inferred latch for \"tlb_lines\[5\]\[15\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910178 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[0\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[0\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910178 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[1\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[1\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910178 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[2\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[2\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910178 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[3\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[3\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910178 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[4\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[4\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910178 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[5\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[5\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910178 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[6\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[6\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910178 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[7\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[7\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910179 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[8\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[8\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910179 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[9\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[9\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910179 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[10\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[10\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910179 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[11\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[11\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910179 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[12\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[12\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910179 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[13\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[13\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910179 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[14\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[14\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910179 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[6\]\[15\] tlb.v(42) " "Inferred latch for \"tlb_lines\[6\]\[15\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910179 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[0\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[0\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910180 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[1\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[1\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910180 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[2\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[2\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910180 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[3\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[3\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910180 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[4\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[4\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910180 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[5\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[5\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910180 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[6\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[6\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910180 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[7\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[7\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910180 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[8\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[8\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910180 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[9\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[9\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910181 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[10\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[10\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910181 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[11\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[11\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910181 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[12\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[12\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910181 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[13\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[13\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910181 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[14\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[14\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910181 "|ram_proc|tlb:TLB"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tlb_lines\[7\]\[15\] tlb.v(42) " "Inferred latch for \"tlb_lines\[7\]\[15\]\" at tlb.v(42)" {  } { { "../modules/tlb.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/tlb.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910181 "|ram_proc|tlb:TLB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:proc " "Elaborating entity \"processor\" for hierarchy \"processor:proc\"" {  } { { "../building/ram-proc.v" "proc" { Text "C:/Users/mlfca/Desktop/mult-processor/building/ram-proc.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910210 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "run processor.v(68) " "Verilog HDL Always Construct warning at processor.v(68): variable \"run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910214 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout1 processor.v(113) " "Verilog HDL Always Construct warning at processor.v(113): variable \"decout1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910214 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "outG processor.v(122) " "Verilog HDL Always Construct warning at processor.v(122): variable \"outG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910214 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout1 processor.v(123) " "Verilog HDL Always Construct warning at processor.v(123): variable \"decout1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910214 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout0 processor.v(126) " "Verilog HDL Always Construct warning at processor.v(126): variable \"decout0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910214 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout1 processor.v(136) " "Verilog HDL Always Construct warning at processor.v(136): variable \"decout1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910214 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout1 processor.v(140) " "Verilog HDL Always Construct warning at processor.v(140): variable \"decout1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910214 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout0 processor.v(144) " "Verilog HDL Always Construct warning at processor.v(144): variable \"decout0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910214 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout0 processor.v(163) " "Verilog HDL Always Construct warning at processor.v(163): variable \"decout0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910214 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "decout1 processor.v(174) " "Verilog HDL Always Construct warning at processor.v(174): variable \"decout1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1537725910215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(221) " "Verilog HDL Case Statement warning at processor.v(221): incomplete case statement has no default case item" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 221 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1537725910215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(69) " "Verilog HDL Case Statement warning at processor.v(69): incomplete case statement has no default case item" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 69 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1537725910215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decDIN processor.v(66) " "Verilog HDL Always Construct warning at processor.v(66): inferring latch(es) for variable \"decDIN\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write processor.v(66) " "Verilog HDL Always Construct warning at processor.v(66): inferring latch(es) for variable \"write\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decoutgen processor.v(66) " "Verilog HDL Always Construct warning at processor.v(66): inferring latch(es) for variable \"decoutgen\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addrIn processor.v(66) " "Verilog HDL Always Construct warning at processor.v(66): inferring latch(es) for variable \"addrIn\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done processor.v(66) " "Verilog HDL Always Construct warning at processor.v(66): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dOutIn processor.v(66) " "Verilog HDL Always Construct warning at processor.v(66): inferring latch(es) for variable \"dOutIn\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sigG processor.v(66) " "Verilog HDL Always Construct warning at processor.v(66): inferring latch(es) for variable \"sigG\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910215 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrlULA processor.v(66) " "Verilog HDL Always Construct warning at processor.v(66): inferring latch(es) for variable \"ctrlULA\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910216 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decG processor.v(66) " "Verilog HDL Always Construct warning at processor.v(66): inferring latch(es) for variable \"decG\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910216 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear processor.v(66) " "Verilog HDL Always Construct warning at processor.v(66): inferring latch(es) for variable \"clear\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910216 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_D processor.v(66) " "Verilog HDL Always Construct warning at processor.v(66): inferring latch(es) for variable \"W_D\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910216 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr_pc processor.v(66) " "Verilog HDL Always Construct warning at processor.v(66): inferring latch(es) for variable \"incr_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910216 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sigA processor.v(66) " "Verilog HDL Always Construct warning at processor.v(66): inferring latch(es) for variable \"sigA\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910216 "|ram_proc|processor:proc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin processor.v(66) " "Verilog HDL Always Construct warning at processor.v(66): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin processor.v(68) " "Inferred latch for \"IRin\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigA processor.v(68) " "Inferred latch for \"sigA\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr_pc processor.v(68) " "Inferred latch for \"incr_pc\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_D processor.v(68) " "Inferred latch for \"W_D\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear processor.v(68) " "Inferred latch for \"clear\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decG processor.v(68) " "Inferred latch for \"decG\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910216 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlULA\[0\] processor.v(68) " "Inferred latch for \"ctrlULA\[0\]\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlULA\[1\] processor.v(68) " "Inferred latch for \"ctrlULA\[1\]\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrlULA\[2\] processor.v(68) " "Inferred latch for \"ctrlULA\[2\]\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sigG processor.v(68) " "Inferred latch for \"sigG\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dOutIn processor.v(68) " "Inferred latch for \"dOutIn\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done processor.v(68) " "Inferred latch for \"done\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addrIn processor.v(68) " "Inferred latch for \"addrIn\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[0\] processor.v(68) " "Inferred latch for \"decoutgen\[0\]\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[1\] processor.v(68) " "Inferred latch for \"decoutgen\[1\]\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[2\] processor.v(68) " "Inferred latch for \"decoutgen\[2\]\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[3\] processor.v(68) " "Inferred latch for \"decoutgen\[3\]\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[4\] processor.v(68) " "Inferred latch for \"decoutgen\[4\]\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[5\] processor.v(68) " "Inferred latch for \"decoutgen\[5\]\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[6\] processor.v(68) " "Inferred latch for \"decoutgen\[6\]\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910217 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoutgen\[7\] processor.v(68) " "Inferred latch for \"decoutgen\[7\]\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910218 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write processor.v(68) " "Inferred latch for \"write\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910218 "|ram_proc|processor:proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decDIN processor.v(68) " "Inferred latch for \"decDIN\" at processor.v(68)" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910218 "|ram_proc|processor:proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter processor:proc\|counter:c0 " "Elaborating entity \"counter\" for hierarchy \"processor:proc\|counter:c0\"" {  } { { "../modules/processor.v" "c0" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bitsP processor:proc\|reg16bitsP:reg0 " "Elaborating entity \"reg16bitsP\" for hierarchy \"processor:proc\|reg16bitsP:reg0\"" {  } { { "../modules/processor.v" "reg0" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910235 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg16bitsP.v(13) " "Verilog HDL assignment warning at reg16bitsP.v(13): truncated value with size 32 to match size of target (16)" {  } { { "../modules/reg16bitsP.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/reg16bitsP.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1537725910243 "|ram_proc|processor:proc|reg16bitsP:reg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bitsP processor:proc\|reg16bitsP:reg6 " "Elaborating entity \"reg16bitsP\" for hierarchy \"processor:proc\|reg16bitsP:reg6\"" {  } { { "../modules/processor.v" "reg6" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910260 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg16bitsP.v(13) " "Verilog HDL assignment warning at reg16bitsP.v(13): truncated value with size 32 to match size of target (16)" {  } { { "../modules/reg16bitsP.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/reg16bitsP.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1537725910271 "|ram_proc|processor:proc|reg16bitsP:reg6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC processor:proc\|PC:pgmCnt " "Elaborating entity \"PC\" for hierarchy \"processor:proc\|PC:pgmCnt\"" {  } { { "../modules/processor.v" "pgmCnt" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910274 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(15) " "Verilog HDL assignment warning at PC.v(15): truncated value with size 32 to match size of target (16)" {  } { { "../modules/PC.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/PC.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1537725910281 "|ram_proc|processor:proc|PC:pgmCnt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PC.v(21) " "Verilog HDL assignment warning at PC.v(21): truncated value with size 32 to match size of target (16)" {  } { { "../modules/PC.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/PC.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1537725910281 "|ram_proc|processor:proc|PC:pgmCnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bitsP processor:proc\|reg16bitsP:A " "Elaborating entity \"reg16bitsP\" for hierarchy \"processor:proc\|reg16bitsP:A\"" {  } { { "../modules/processor.v" "A" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg16bitsP.v(13) " "Verilog HDL assignment warning at reg16bitsP.v(13): truncated value with size 32 to match size of target (16)" {  } { { "../modules/reg16bitsP.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/reg16bitsP.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1537725910292 "|ram_proc|processor:proc|reg16bitsP:A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bitsN processor:proc\|reg16bitsN:G " "Elaborating entity \"reg16bitsN\" for hierarchy \"processor:proc\|reg16bitsN:G\"" {  } { { "../modules/processor.v" "G" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg16bitsP processor:proc\|reg16bitsP:addressReg " "Elaborating entity \"reg16bitsP\" for hierarchy \"processor:proc\|reg16bitsP:addressReg\"" {  } { { "../modules/processor.v" "addressReg" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 reg16bitsP.v(13) " "Verilog HDL assignment warning at reg16bitsP.v(13): truncated value with size 32 to match size of target (16)" {  } { { "../modules/reg16bitsP.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/reg16bitsP.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1537725910317 "|ram_proc|processor:proc|reg16bitsP:addressReg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regW processor:proc\|regW:writeReg " "Elaborating entity \"regW\" for hierarchy \"processor:proc\|regW:writeReg\"" {  } { { "../modules/processor.v" "writeReg" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR processor:proc\|IR:ir0 " "Elaborating entity \"IR\" for hierarchy \"processor:proc\|IR:ir0\"" {  } { { "../modules/processor.v" "ir0" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificaReg processor:proc\|decodificaReg:dec0 " "Elaborating entity \"decodificaReg\" for hierarchy \"processor:proc\|decodificaReg:dec0\"" {  } { { "../modules/processor.v" "dec0" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador processor:proc\|multiplexador:mux0 " "Elaborating entity \"multiplexador\" for hierarchy \"processor:proc\|multiplexador:mux0\"" {  } { { "../modules/processor.v" "mux0" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910400 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida multiplexador.v(18) " "Verilog HDL Always Construct warning at multiplexador.v(18): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910403 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] multiplexador.v(23) " "Inferred latch for \"saida\[0\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910403 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] multiplexador.v(23) " "Inferred latch for \"saida\[1\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910403 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] multiplexador.v(23) " "Inferred latch for \"saida\[2\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910404 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] multiplexador.v(23) " "Inferred latch for \"saida\[3\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910404 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] multiplexador.v(23) " "Inferred latch for \"saida\[4\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910404 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] multiplexador.v(23) " "Inferred latch for \"saida\[5\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910404 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] multiplexador.v(23) " "Inferred latch for \"saida\[6\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910404 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] multiplexador.v(23) " "Inferred latch for \"saida\[7\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910404 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] multiplexador.v(23) " "Inferred latch for \"saida\[8\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910404 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] multiplexador.v(23) " "Inferred latch for \"saida\[9\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910404 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] multiplexador.v(23) " "Inferred latch for \"saida\[10\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910404 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] multiplexador.v(23) " "Inferred latch for \"saida\[11\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910404 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] multiplexador.v(23) " "Inferred latch for \"saida\[12\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910404 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] multiplexador.v(23) " "Inferred latch for \"saida\[13\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910404 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] multiplexador.v(23) " "Inferred latch for \"saida\[14\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910404 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] multiplexador.v(23) " "Inferred latch for \"saida\[15\]\" at multiplexador.v(23)" {  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910404 "|ram_proc|processor:proc|multiplexador:mux0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub processor:proc\|addsub:as " "Elaborating entity \"addsub\" for hierarchy \"processor:proc\|addsub:as\"" {  } { { "../modules/processor.v" "as" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537725910407 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "addsub.v(20) " "Verilog HDL Case Statement warning at addsub.v(20): incomplete case statement has no default case item" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1537725910414 "|ram_proc|processor:proc|addsub:as"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out addsub.v(19) " "Verilog HDL Always Construct warning at addsub.v(19): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1537725910414 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] addsub.v(19) " "Inferred latch for \"out\[0\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910414 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] addsub.v(19) " "Inferred latch for \"out\[1\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910415 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] addsub.v(19) " "Inferred latch for \"out\[2\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910415 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] addsub.v(19) " "Inferred latch for \"out\[3\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910415 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] addsub.v(19) " "Inferred latch for \"out\[4\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910415 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] addsub.v(19) " "Inferred latch for \"out\[5\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910415 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] addsub.v(19) " "Inferred latch for \"out\[6\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910415 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] addsub.v(19) " "Inferred latch for \"out\[7\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910415 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] addsub.v(19) " "Inferred latch for \"out\[8\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910415 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] addsub.v(19) " "Inferred latch for \"out\[9\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910415 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] addsub.v(19) " "Inferred latch for \"out\[10\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910415 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] addsub.v(19) " "Inferred latch for \"out\[11\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910415 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] addsub.v(19) " "Inferred latch for \"out\[12\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910415 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] addsub.v(19) " "Inferred latch for \"out\[13\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910415 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] addsub.v(19) " "Inferred latch for \"out\[14\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910415 "|ram_proc|processor:proc|addsub:as"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] addsub.v(19) " "Inferred latch for \"out\[15\]\" at addsub.v(19)" {  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1537725910416 "|ram_proc|processor:proc|addsub:as"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|done " "Latch processor:proc\|done has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911524 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|clear " "Latch processor:proc\|clear has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911524 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911524 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|W_D " "Latch processor:proc\|W_D has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[0\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911525 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[2\] " "Latch processor:proc\|multiplexador:mux0\|saida\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911525 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|dOutIn " "Latch processor:proc\|dOutIn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911525 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[0\] " "Latch processor:proc\|multiplexador:mux0\|saida\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911525 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addrIn " "Latch processor:proc\|addrIn has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[2\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911526 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[1\] " "Latch processor:proc\|multiplexador:mux0\|saida\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911526 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[3\] " "Latch processor:proc\|multiplexador:mux0\|saida\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911526 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[4\] " "Latch processor:proc\|multiplexador:mux0\|saida\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911526 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[5\] " "Latch processor:proc\|multiplexador:mux0\|saida\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911526 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911526 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[6\] " "Latch processor:proc\|multiplexador:mux0\|saida\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911527 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[6\] " "Latch processor:proc\|decoutgen\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911527 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[7\] " "Latch processor:proc\|decoutgen\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911527 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[5\] " "Latch processor:proc\|decoutgen\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911527 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[3\] " "Latch processor:proc\|decoutgen\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911527 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[4\] " "Latch processor:proc\|decoutgen\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911528 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[2\] " "Latch processor:proc\|decoutgen\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911528 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[0\] " "Latch processor:proc\|decoutgen\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911528 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decoutgen\[1\] " "Latch processor:proc\|decoutgen\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911528 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decG " "Latch processor:proc\|decG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[2\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911528 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|decDIN " "Latch processor:proc\|decDIN has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[0\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911528 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911528 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|write " "Latch processor:proc\|write has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[0\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911529 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[2\] " "Latch processor:proc\|addsub:as\|out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[1\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911529 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|sigG " "Latch processor:proc\|sigG has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[0\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911529 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|incr_pc " "Latch processor:proc\|incr_pc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[0\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[0\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911529 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[0\] " "Latch processor:proc\|addsub:as\|out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911529 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911529 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[1\] " "Latch processor:proc\|addsub:as\|out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911530 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[3\] " "Latch processor:proc\|addsub:as\|out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[1\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911530 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[4\] " "Latch processor:proc\|addsub:as\|out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911530 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[5\] " "Latch processor:proc\|addsub:as\|out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911530 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[6\] " "Latch processor:proc\|addsub:as\|out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911530 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[7\] " "Latch processor:proc\|addsub:as\|out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911530 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[8\] " "Latch processor:proc\|addsub:as\|out\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911530 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911530 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[9\] " "Latch processor:proc\|addsub:as\|out\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911531 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[10\] " "Latch processor:proc\|addsub:as\|out\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911531 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[11\] " "Latch processor:proc\|addsub:as\|out\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911531 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[12\] " "Latch processor:proc\|addsub:as\|out\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[1\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911531 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[13\] " "Latch processor:proc\|addsub:as\|out\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[1\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911531 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[14\] " "Latch processor:proc\|addsub:as\|out\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911531 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911531 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|addsub:as\|out\[15\] " "Latch processor:proc\|addsub:as\|out\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|ctrlULA\[2\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|ctrlULA\[2\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911532 ""}  } { { "../modules/addsub.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/addsub.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[7\] " "Latch processor:proc\|multiplexador:mux0\|saida\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911532 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[8\] " "Latch processor:proc\|multiplexador:mux0\|saida\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911532 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[9\] " "Latch processor:proc\|multiplexador:mux0\|saida\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911532 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[10\] " "Latch processor:proc\|multiplexador:mux0\|saida\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911532 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[11\] " "Latch processor:proc\|multiplexador:mux0\|saida\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911532 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911532 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[12\] " "Latch processor:proc\|multiplexador:mux0\|saida\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911533 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[13\] " "Latch processor:proc\|multiplexador:mux0\|saida\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911533 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[14\] " "Latch processor:proc\|multiplexador:mux0\|saida\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[6\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[6\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911533 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|multiplexador:mux0\|saida\[15\] " "Latch processor:proc\|multiplexador:mux0\|saida\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|decoutgen\[7\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|decoutgen\[7\]" {  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911533 ""}  } { { "../modules/multiplexador.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/multiplexador.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ctrlULA\[2\] " "Latch processor:proc\|ctrlULA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911533 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ctrlULA\[1\] " "Latch processor:proc\|ctrlULA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911533 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|ctrlULA\[0\] " "Latch processor:proc\|ctrlULA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911533 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 68 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911533 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:proc\|sigA " "Latch processor:proc\|sigA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA processor:proc\|counter:c0\|out\[1\] " "Ports D and ENA on the latch are fed by the same signal processor:proc\|counter:c0\|out\[1\]" {  } { { "../modules/counter.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/counter.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1537725911534 ""}  } { { "../modules/processor.v" "" { Text "C:/Users/mlfca/Desktop/mult-processor/modules/processor.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1537725911534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1537725915095 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537725915095 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "754 " "Implemented 754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1537725915269 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1537725915269 ""} { "Info" "ICUT_CUT_TM_LCELLS" "734 " "Implemented 734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1537725915269 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1537725915269 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1537725915269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 160 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 160 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537725915387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 23 15:05:15 2018 " "Processing ended: Sun Sep 23 15:05:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537725915387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537725915387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537725915387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537725915387 ""}
