{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667527256726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667527256726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 20:00:56 2022 " "Processing started: Thu Nov 03 20:00:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667527256726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667527256726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off module_test_environment -c module_test_environment " "Command: quartus_map --read_settings_files=on --write_settings_files=off module_test_environment -c module_test_environment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667527256726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667527257293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667527257293 ""}
{ "Warning" "WSGN_SEARCH_FILE" "module_test_environment.bdf 1 1 " "Using design file module_test_environment.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 module_test_environment " "Found entity 1: module_test_environment" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527263691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527263691 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "module_test_environment " "Elaborating entity \"module_test_environment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667527263691 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst25 " "Block or symbol \"NOT\" of instance \"inst25\" overlaps another block or symbol" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 1248 2208 2256 1280 "inst25" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667527263729 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst27 " "Block or symbol \"NOT\" of instance \"inst27\" overlaps another block or symbol" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 1280 2208 2256 1312 "inst27" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667527263729 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split inst11 " "Block or symbol \"bus_split\" of instance \"inst11\" overlaps another block or symbol" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 2432 2056 2200 2736 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667527263730 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "b16_en inst17 " "Block or symbol \"b16_en\" of instance \"inst17\" overlaps another block or symbol" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 2944 2056 2216 3024 "inst17" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667527263730 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "decoder_sequential_receiver inst15 " "Block or symbol \"decoder_sequential_receiver\" of instance \"inst15\" overlaps another block or symbol" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 3104 2072 2352 3200 "inst15" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667527263730 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264046 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264046 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst5 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst5\"" {  } { { "module_test_environment.bdf" "inst5" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 3120 9592 9736 3424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_en.vhd 2 1 " "Using design file b16_en.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_en-LogicFunc " "Found design unit 1: b16_en-LogicFunc" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264059 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_en " "Found entity 1: b16_en" {  } { { "b16_en.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_en.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264059 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_en b16_en:inst146 " "Elaborating entity \"b16_en\" for hierarchy \"b16_en:inst146\"" {  } { { "module_test_environment.bdf" "inst146" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 2680 6640 6800 2760 "inst146" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264059 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_sequential_receiver.bdf 1 1 " "Using design file decoder_sequential_receiver.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_sequential_receiver " "Found entity 1: decoder_sequential_receiver" {  } { { "decoder_sequential_receiver.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264072 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_sequential_receiver decoder_sequential_receiver:inst147 " "Elaborating entity \"decoder_sequential_receiver\" for hierarchy \"decoder_sequential_receiver:inst147\"" {  } { { "module_test_environment.bdf" "inst147" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 2728 6264 6544 2824 "inst147" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264072 ""}
{ "Warning" "WSGN_SEARCH_FILE" "muxx.vhd 2 1 " "Using design file muxx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxx-SYN " "Found design unit 1: muxx-SYN" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264082 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxx " "Found entity 1: muxx" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264082 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxx decoder_sequential_receiver:inst147\|muxx:inst6 " "Elaborating entity \"muxx\" for hierarchy \"decoder_sequential_receiver:inst147\|muxx:inst6\"" {  } { { "decoder_sequential_receiver.bdf" "inst6" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 1648 992 1072 1952 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX decoder_sequential_receiver:inst147\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"decoder_sequential_receiver:inst147\|muxx:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "LPM_MUX_component" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264104 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decoder_sequential_receiver:inst147\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"decoder_sequential_receiver:inst147\|muxx:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264104 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decoder_sequential_receiver:inst147\|muxx:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"decoder_sequential_receiver:inst147\|muxx:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667527264104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667527264104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667527264104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667527264104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667527264104 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1667527264104 ""}  } { { "muxx.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/muxx.vhd" 128 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1667527264104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_s1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_s1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_s1e " "Found entity 1: mux_s1e" {  } { { "db/mux_s1e.tdf" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/db/mux_s1e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667527264135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_s1e decoder_sequential_receiver:inst147\|muxx:inst6\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated " "Elaborating entity \"mux_s1e\" for hierarchy \"decoder_sequential_receiver:inst147\|muxx:inst6\|LPM_MUX:LPM_MUX_component\|mux_s1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264136 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder16.bdf 1 1 " "Using design file adder16.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder16 " "Found entity 1: adder16" {  } { { "adder16.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264145 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16 decoder_sequential_receiver:inst147\|adder16:inst " "Elaborating entity \"adder16\" for hierarchy \"decoder_sequential_receiver:inst147\|adder16:inst\"" {  } { { "decoder_sequential_receiver.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 520 816 968 616 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264145 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264154 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder decoder_sequential_receiver:inst147\|adder16:inst\|adder:inst26 " "Elaborating entity \"adder\" for hierarchy \"decoder_sequential_receiver:inst147\|adder16:inst\|adder:inst26\"" {  } { { "adder16.bdf" "inst26" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder16.bdf" { { 2128 944 1040 2224 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264154 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "CONSTANT_VALUE " "Undeclared parameter CONSTANT_VALUE" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667527264154 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "ci+1 CONSTANT_VALUE " "Can't find a definition for parameter ci+1 -- assuming CONSTANT_VALUE was intended to be a quoted string" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 800 1312 1600 840 "" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1667527264154 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst12 " "Primitive \"NOT\" of instance \"inst12\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 832 864 720 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264155 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst13 " "Primitive \"NOT\" of instance \"inst13\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 944 976 720 "inst13" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264155 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst14 " "Primitive \"NOT\" of instance \"inst14\" not used" {  } { { "adder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/adder.bdf" { { 672 1048 1080 720 "inst14" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264155 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264165 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out decoder_sequential_receiver:inst147\|bus_split_out:inst10 " "Elaborating entity \"bus_split_out\" for hierarchy \"decoder_sequential_receiver:inst147\|bus_split_out:inst10\"" {  } { { "decoder_sequential_receiver.bdf" "inst10" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/decoder_sequential_receiver.bdf" { { 592 656 800 896 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264165 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constt.bdf 1 1 " "Using design file constt.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 constt " "Found entity 1: constt" {  } { { "constt.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/constt.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264174 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constt constt:inst157 " "Elaborating entity \"constt\" for hierarchy \"constt:inst157\"" {  } { { "module_test_environment.bdf" "inst157" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 2528 4720 4816 2688 "inst157" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264174 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst3 " "Block or symbol \"bus_split_out\" of instance \"inst3\" overlaps another block or symbol" {  } { { "constt.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/constt.bdf" { { -152 728 872 152 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667527264175 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_or.vhd 2 1 " "Using design file b16_or.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_or-LogicFunc " "Found design unit 1: b16_or-LogicFunc" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_or.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264184 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_or " "Found entity 1: b16_or" {  } { { "b16_or.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_or.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264184 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_or constt:inst157\|b16_or:inst2 " "Elaborating entity \"b16_or\" for hierarchy \"constt:inst157\|b16_or:inst2\"" {  } { { "constt.bdf" "inst2" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/constt.bdf" { { 24 1184 1344 104 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264184 ""}
{ "Warning" "WSGN_SEARCH_FILE" "in_mod.bdf 1 1 " "Using design file in_mod.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 in_mod " "Found entity 1: in_mod" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264194 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_mod in_mod:inst77 " "Elaborating entity \"in_mod\" for hierarchy \"in_mod:inst77\"" {  } { { "module_test_environment.bdf" "inst77" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 6528 2648 2864 6624 "inst77" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264194 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst16 " "Primitive \"NOT\" of instance \"inst16\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 960 2112 2160 992 "inst16" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264195 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst17 " "Primitive \"NOT\" of instance \"inst17\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 960 2192 2240 992 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264195 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst18 " "Primitive \"NOT\" of instance \"inst18\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2336 2384 984 "inst18" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264195 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst19 " "Primitive \"NOT\" of instance \"inst19\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2416 2464 984 "inst19" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264195 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst20 " "Primitive \"NOT\" of instance \"inst20\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2496 2544 984 "inst20" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264195 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst21 " "Primitive \"NOT\" of instance \"inst21\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2576 2624 984 "inst21" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264195 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst22 " "Primitive \"NOT\" of instance \"inst22\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2696 2744 984 "inst22" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264195 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst23 " "Primitive \"NOT\" of instance \"inst23\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2776 2824 984 "inst23" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264195 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst24 " "Primitive \"NOT\" of instance \"inst24\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2856 2904 984 "inst24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264195 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst25 " "Primitive \"NOT\" of instance \"inst25\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 952 2936 2984 984 "inst25" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264195 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst29 " "Primitive \"NOT\" of instance \"inst29\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 944 3328 3376 976 "inst29" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264195 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst71 " "Primitive \"AND2\" of instance \"inst71\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2568 3968 4032 2616 "inst71" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264195 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst72 " "Primitive \"AND2\" of instance \"inst72\" not used" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2616 3968 4032 2664 "inst72" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1667527264195 ""}
{ "Warning" "WSGN_SEARCH_FILE" "eightbitff.bdf 1 1 " "Using design file eightbitff.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 eightbitff " "Found entity 1: eightbitff" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264204 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightbitff in_mod:inst77\|eightbitff:inst4 " "Elaborating entity \"eightbitff\" for hierarchy \"in_mod:inst77\|eightbitff:inst4\"" {  } { { "in_mod.bdf" "inst4" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 1368 4480 4656 1464 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC38 in_mod:inst77\|DEC38:inst80 " "Elaborating entity \"DEC38\" for hierarchy \"in_mod:inst77\|DEC38:inst80\"" {  } { { "in_mod.bdf" "inst80" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2512 3592 3696 2672 "inst80" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "in_mod:inst77\|DEC38:inst80 " "Elaborated megafunction instantiation \"in_mod:inst77\|DEC38:inst80\"" {  } { { "in_mod.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/in_mod.bdf" { { 2512 3592 3696 2672 "inst80" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264219 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_invert.vhd 2 1 " "Using design file b16_invert.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_invert-LogicFunc " "Found design unit 1: b16_invert-LogicFunc" {  } { { "b16_invert.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_invert.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264271 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_invert " "Found entity 1: b16_invert" {  } { { "b16_invert.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_invert.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264271 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_invert b16_invert:inst163 " "Elaborating entity \"b16_invert\" for hierarchy \"b16_invert:inst163\"" {  } { { "module_test_environment.bdf" "inst163" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 2192 3576 3736 2272 "inst163" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 74154:inst140 " "Elaborating entity \"74154\" for hierarchy \"74154:inst140\"" {  } { { "module_test_environment.bdf" "inst140" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 2200 3272 3392 2488 "inst140" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74154:inst140 " "Elaborated megafunction instantiation \"74154:inst140\"" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 2200 3272 3392 2488 "inst140" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264284 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16bit_latch.bdf 1 1 " "Using design file b16bit_latch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b16bit_latch " "Found entity 1: b16bit_latch" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264296 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16bit_latch b16bit_latch:inst164 " "Elaborating entity \"b16bit_latch\" for hierarchy \"b16bit_latch:inst164\"" {  } { { "module_test_environment.bdf" "inst164" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 2688 5864 6080 2784 "inst164" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264296 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split inst3 " "Block or symbol \"bus_split\" of instance \"inst3\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 1048 1192 576 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667527264298 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus_split_out inst7 " "Block or symbol \"bus_split_out\" of instance \"inst7\" overlaps another block or symbol" {  } { { "b16bit_latch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 624 768 576 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1667527264298 ""}
{ "Warning" "WSGN_SEARCH_FILE" "8bitdlatch.bdf 1 1 " "Using design file 8bitdlatch.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 8bitdlatch " "Found entity 1: 8bitdlatch" {  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264310 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitdlatch b16bit_latch:inst164\|8bitdlatch:inst " "Elaborating entity \"8bitdlatch\" for hierarchy \"b16bit_latch:inst164\|8bitdlatch:inst\"" {  } { { "b16bit_latch.bdf" "inst" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16bit_latch.bdf" { { 272 872 1040 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264310 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b8bus_or_gate.bdf 1 1 " "Using design file b8bus_or_gate.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 b8bus_or_gate " "Found entity 1: b8bus_or_gate" {  } { { "b8bus_or_gate.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b8bus_or_gate.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667527264356 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1667527264356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b8bus_or_gate b8bus_or_gate:inst155 " "Elaborating entity \"b8bus_or_gate\" for hierarchy \"b8bus_or_gate:inst155\"" {  } { { "module_test_environment.bdf" "inst155" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 2880 5360 5528 3072 "inst155" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527264357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst\|inst1 " "Latch b16bit_latch:inst164\|8bitdlatch:inst\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264861 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst\|inst7 " "Latch b16bit_latch:inst164\|8bitdlatch:inst\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264861 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264861 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst\|inst2 " "Latch b16bit_latch:inst164\|8bitdlatch:inst\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264862 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst\|inst8 " "Latch b16bit_latch:inst164\|8bitdlatch:inst\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264862 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst\|inst3 " "Latch b16bit_latch:inst164\|8bitdlatch:inst\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264862 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst\|inst9 " "Latch b16bit_latch:inst164\|8bitdlatch:inst\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264862 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst\|inst4 " "Latch b16bit_latch:inst164\|8bitdlatch:inst\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264862 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst1\|inst1 " "Latch b16bit_latch:inst164\|8bitdlatch:inst1\|inst1 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264862 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 208 720 792 288 "inst1" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst1\|inst7 " "Latch b16bit_latch:inst164\|8bitdlatch:inst1\|inst7 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264862 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 368 776 848 448 "inst7" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst1\|inst2 " "Latch b16bit_latch:inst164\|8bitdlatch:inst1\|inst2 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264862 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 480 776 848 560 "inst2" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst1\|inst8 " "Latch b16bit_latch:inst164\|8bitdlatch:inst1\|inst8 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264862 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 656 840 912 736 "inst8" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst1\|inst3 " "Latch b16bit_latch:inst164\|8bitdlatch:inst1\|inst3 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264862 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 768 840 912 848 "inst3" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst1\|inst9 " "Latch b16bit_latch:inst164\|8bitdlatch:inst1\|inst9 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264862 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 928 912 984 1008 "inst9" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst1\|inst4 " "Latch b16bit_latch:inst164\|8bitdlatch:inst1\|inst4 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264862 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 1040 912 984 1120 "inst4" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst\|inst " "Latch b16bit_latch:inst164\|8bitdlatch:inst\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264862 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264862 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "b16bit_latch:inst164\|8bitdlatch:inst1\|inst " "Latch b16bit_latch:inst164\|8bitdlatch:inst1\|inst has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA in_mod:inst53\|eightbitff:inst4\|pxd " "Ports D and ENA on the latch are fed by the same signal in_mod:inst53\|eightbitff:inst4\|pxd" {  } { { "eightbitff.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/eightbitff.bdf" { { 128 760 824 208 "pxd" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1667527264862 ""}  } { { "8bitdlatch.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/8bitdlatch.bdf" { { 96 720 792 176 "inst" "" } } } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1667527264862 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX40 VCC " "Pin \"HEX40\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 4768 10312 10488 4784 "HEX40" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667527264881 "|module_test_environment|HEX40"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX42 VCC " "Pin \"HEX42\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 4920 10632 10808 4936 "HEX42" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667527264881 "|module_test_environment|HEX42"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX45 VCC " "Pin \"HEX45\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 4992 10640 10816 5008 "HEX45" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667527264881 "|module_test_environment|HEX45"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR8 GND " "Pin \"LEDR8\" is stuck at GND" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 5016 10648 10824 5032 "LEDR8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667527264881 "|module_test_environment|LEDR8"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX53 VCC " "Pin \"HEX53\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 5040 10640 10816 5056 "HEX53" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667527264881 "|module_test_environment|HEX53"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX56 VCC " "Pin \"HEX56\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 5064 10648 10824 5080 "HEX56" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667527264881 "|module_test_environment|HEX56"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX50 VCC " "Pin \"HEX50\" is stuck at VCC" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 5088 10656 10832 5104 "HEX50" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667527264881 "|module_test_environment|HEX50"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX54 GND " "Pin \"HEX54\" is stuck at GND" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 5136 10664 10840 5152 "HEX54" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667527264881 "|module_test_environment|HEX54"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX51 GND " "Pin \"HEX51\" is stuck at GND" {  } { { "module_test_environment.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/module_test_environment.bdf" { { 5176 10656 10832 5192 "HEX51" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667527264881 "|module_test_environment|HEX51"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667527264881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667527264931 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "60 " "60 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1667527265040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667527265166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667527265166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667527265204 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667527265204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "145 " "Implemented 145 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667527265204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667527265204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4875 " "Peak virtual memory: 4875 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667527265217 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 20:01:05 2022 " "Processing ended: Thu Nov 03 20:01:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667527265217 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667527265217 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667527265217 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667527265217 ""}
