Analysis & Synthesis report for DDS
Tue Nov 13 21:35:53 2018
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |DDS|LCD:dds_LCD|mLCD_ST
 10. State Machine - |DDS|LCD:dds_LCD|LCD_Controller:u0|ST
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1
 17. Source assignments for DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
 18. Source assignments for sld_hub:sld_hub_inst
 19. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 20. Parameter Settings for User Entity Instance: LCD:dds_LCD
 21. Parameter Settings for User Entity Instance: LCD:dds_LCD|LCD_Controller:u0
 22. Parameter Settings for User Entity Instance: DDS_ROM:dds_sin_table|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2
 24. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 25. Parameter Settings for Inferred Entity Instance: f2M:dds_f2M|lpm_mult:Mult0
 26. altsyncram Parameter Settings by Entity Instance
 27. lpm_mult Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "DDS_ROM:dds_sin_table"
 29. Port Connectivity Checks: "f_display:dds_f_display|SEG7_LUT:S7"
 30. Port Connectivity Checks: "f_display:dds_f_display|SEG7_LUT:S6"
 31. Port Connectivity Checks: "f_display:dds_f_display|SEG7_LUT:S5"
 32. Port Connectivity Checks: "singleRST:dds_sRST"
 33. In-System Memory Content Editor Settings
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 13 21:35:53 2018        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; DDS                                          ;
; Top-level Entity Name              ; DDS                                          ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 548                                          ;
;     Total combinational functions  ; 520                                          ;
;     Dedicated logic registers      ; 202                                          ;
; Total registers                    ; 202                                          ;
; Total pins                         ; 106                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 81,920                                       ;
; Embedded Multiplier 9-bit elements ; 2                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C35F672C6       ;                    ;
; Top-level entity name                                        ; DDS                ; DDS                ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+
; SEG7_LUT.v                       ; yes             ; User Verilog HDL File        ; F:/nuaa_homework/DDS/SEG7_LUT.v                                       ;
; LCD_Controller.v                 ; yes             ; User Verilog HDL File        ; F:/nuaa_homework/DDS/LCD_Controller.v                                 ;
; DDS.v                            ; yes             ; User Verilog HDL File        ; F:/nuaa_homework/DDS/DDS.v                                            ;
; LCD.v                            ; yes             ; User Verilog HDL File        ; F:/nuaa_homework/DDS/LCD.v                                            ;
; singleRST.v                      ; yes             ; User Verilog HDL File        ; F:/nuaa_homework/DDS/singleRST.v                                      ;
; f_display.v                      ; yes             ; User Verilog HDL File        ; F:/nuaa_homework/DDS/f_display.v                                      ;
; DDS_ROM.v                        ; yes             ; User Wizard-Generated File   ; F:/nuaa_homework/DDS/DDS_ROM.v                                        ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_oqb1.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/nuaa_homework/DDS/db/altsyncram_oqb1.tdf                           ;
; db/altsyncram_44b2.tdf           ; yes             ; Auto-Generated Megafunction  ; F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf                           ;
; db/decode_1oa.tdf                ; yes             ; Auto-Generated Megafunction  ; F:/nuaa_homework/DDS/db/decode_1oa.tdf                                ;
; db/mux_qjb.tdf                   ; yes             ; Auto-Generated Megafunction  ; F:/nuaa_homework/DDS/db/mux_qjb.tdf                                   ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction       ; f:/altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; f:/altera/90sp2/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; f:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd           ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf          ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc       ;
; multcore.inc                     ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/multcore.inc          ;
; bypassff.inc                     ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc          ;
; altshift.inc                     ; yes             ; Megafunction                 ; f:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc          ;
; db/mult_e111.tdf                 ; yes             ; Auto-Generated Megafunction  ; F:/nuaa_homework/DDS/db/mult_e111.tdf                                 ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 548                      ;
;                                             ;                          ;
; Total combinational functions               ; 520                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 303                      ;
;     -- 3 input functions                    ; 115                      ;
;     -- <=2 input functions                  ; 102                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 447                      ;
;     -- arithmetic mode                      ; 73                       ;
;                                             ;                          ;
; Total registers                             ; 202                      ;
;     -- Dedicated logic registers            ; 202                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 106                      ;
; Total memory bits                           ; 81920                    ;
; Embedded Multiplier 9-bit elements          ; 2                        ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 148                      ;
; Total fan-out                               ; 3163                     ;
; Average fan-out                             ; 3.70                     ;
+---------------------------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                       ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DDS                                                                   ; 520 (35)          ; 202 (44)     ; 81920       ; 2            ; 0       ; 1         ; 106  ; 0            ; |DDS                                                                                                                                                                      ; work         ;
;    |DDS_ROM:dds_sin_table|                                             ; 71 (0)            ; 43 (0)       ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|DDS_ROM:dds_sin_table                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|                                ; 71 (0)            ; 43 (0)       ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|DDS_ROM:dds_sin_table|altsyncram:altsyncram_component                                                                                                                ; work         ;
;          |altsyncram_oqb1:auto_generated|                              ; 71 (0)            ; 43 (0)       ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated                                                                                 ; work         ;
;             |altsyncram_44b2:altsyncram1|                              ; 12 (0)            ; 2 (2)        ; 81920       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1                                                     ; work         ;
;                |decode_1oa:decode5|                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode5                                  ; work         ;
;                |mux_qjb:mux6|                                          ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6                                        ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                ; 59 (42)           ; 41 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr| ; 17 (17)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ; work         ;
;    |LCD:dds_LCD|                                                       ; 95 (76)           ; 51 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|LCD:dds_LCD                                                                                                                                                          ; work         ;
;       |LCD_Controller:u0|                                              ; 19 (19)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|LCD:dds_LCD|LCD_Controller:u0                                                                                                                                        ; work         ;
;    |f2M:dds_f2M|                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DDS|f2M:dds_f2M                                                                                                                                                          ; work         ;
;       |lpm_mult:Mult0|                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DDS|f2M:dds_f2M|lpm_mult:Mult0                                                                                                                                           ; work         ;
;          |mult_e111:auto_generated|                                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DDS|f2M:dds_f2M|lpm_mult:Mult0|mult_e111:auto_generated                                                                                                                  ; work         ;
;    |f_display:dds_f_display|                                           ; 227 (180)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|f_display:dds_f_display                                                                                                                                              ; work         ;
;       |SEG7_LUT:S0|                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|f_display:dds_f_display|SEG7_LUT:S0                                                                                                                                  ; work         ;
;       |SEG7_LUT:S1|                                                    ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|f_display:dds_f_display|SEG7_LUT:S1                                                                                                                                  ; work         ;
;       |SEG7_LUT:S2|                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|f_display:dds_f_display|SEG7_LUT:S2                                                                                                                                  ; work         ;
;       |SEG7_LUT:S3|                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|f_display:dds_f_display|SEG7_LUT:S3                                                                                                                                  ; work         ;
;       |SEG7_LUT:S4|                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|f_display:dds_f_display|SEG7_LUT:S4                                                                                                                                  ; work         ;
;       |SEG7_LUT:S5|                                                    ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|f_display:dds_f_display|SEG7_LUT:S5                                                                                                                                  ; work         ;
;    |sld_hub:sld_hub_inst|                                              ; 92 (55)           ; 64 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|sld_hub:sld_hub_inst                                                                                                                                                 ; work         ;
;       |sld_rom_sr:hub_info_reg|                                        ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                         ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                       ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------------+
; Name                                                                                                                        ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                              ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------------+
; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 8192         ; 10           ; 8192         ; 10           ; 81920 ; ../QUARTUS_TMP/10b_sin_13b_x.mif ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+----------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |DDS|LCD:dds_LCD|mLCD_ST                                           ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |DDS|LCD:dds_LCD|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+-----------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                 ;
+-------+-------+-------+-------+-----------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                     ;
; ST.01 ; 0     ; 0     ; 1     ; 1                     ;
; ST.10 ; 0     ; 1     ; 0     ; 1                     ;
; ST.11 ; 1     ; 0     ; 0     ; 1                     ;
+-------+-------+-------+-------+-----------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; LCD:dds_LCD|LUT_DATA[0]                            ; LCD:dds_LCD|WideOr8 ; yes                    ;
; LCD:dds_LCD|LUT_DATA[1]                            ; LCD:dds_LCD|WideOr8 ; yes                    ;
; LCD:dds_LCD|LUT_DATA[2]                            ; LCD:dds_LCD|WideOr8 ; yes                    ;
; LCD:dds_LCD|LUT_DATA[3]                            ; LCD:dds_LCD|WideOr8 ; yes                    ;
; LCD:dds_LCD|LUT_DATA[4]                            ; LCD:dds_LCD|WideOr8 ; yes                    ;
; LCD:dds_LCD|LUT_DATA[5]                            ; LCD:dds_LCD|WideOr8 ; yes                    ;
; LCD:dds_LCD|LUT_DATA[6]                            ; LCD:dds_LCD|WideOr8 ; yes                    ;
; LCD:dds_LCD|LUT_DATA[7]                            ; LCD:dds_LCD|WideOr8 ; yes                    ;
; LCD:dds_LCD|LUT_DATA[8]                            ; LCD:dds_LCD|WideOr8 ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; LCD:dds_LCD|mLCD_ST~31                ; Lost fanout        ;
; LCD:dds_LCD|mLCD_ST~32                ; Lost fanout        ;
; LCD:dds_LCD|mLCD_ST~33                ; Lost fanout        ;
; LCD:dds_LCD|mLCD_ST~34                ; Lost fanout        ;
; LCD:dds_LCD|mLCD_ST~35                ; Lost fanout        ;
; LCD:dds_LCD|mLCD_ST~36                ; Lost fanout        ;
; LCD:dds_LCD|LCD_Controller:u0|ST~29   ; Lost fanout        ;
; LCD:dds_LCD|LCD_Controller:u0|ST~30   ; Lost fanout        ;
; Total Number of Removed Registers = 8 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 202   ;
; Number of registers using Synchronous Clear  ; 65    ;
; Number of registers using Synchronous Load   ; 25    ;
; Number of registers using Asynchronous Clear ; 107   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 117   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; sld_hub:sld_hub_inst|tdo               ; 2       ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DDS|DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DDS|LCD:dds_LCD|LCD_Controller:u0|oDone                                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |DDS|DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 16:1               ; 4 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |DDS|DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DDS|LCD:dds_LCD|mLCD_ST~10                                                                                                                                                               ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DDS|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DDS|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DDS|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                     ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DDS|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                            ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DDS|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                                    ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                     ;
+----------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD:dds_LCD ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                  ;
; LCD_LINE1      ; 5     ; Signed Integer                  ;
; LCD_CH_LINE    ; 21    ; Signed Integer                  ;
; LCD_LINE2      ; 22    ; Signed Integer                  ;
; LUT_SIZE       ; 38    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD:dds_LCD|LCD_Controller:u0 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS_ROM:dds_sin_table|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+----------------------------+
; Parameter Name                     ; Value                            ; Type                       ;
+------------------------------------+----------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                    ;
; OPERATION_MODE                     ; ROM                              ; Untyped                    ;
; WIDTH_A                            ; 10                               ; Signed Integer             ;
; WIDTHAD_A                          ; 13                               ; Signed Integer             ;
; NUMWORDS_A                         ; 8192                             ; Signed Integer             ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                    ;
; WIDTH_B                            ; 1                                ; Untyped                    ;
; WIDTHAD_B                          ; 1                                ; Untyped                    ;
; NUMWORDS_B                         ; 1                                ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                    ;
; BYTE_SIZE                          ; 8                                ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                    ;
; INIT_FILE                          ; ../QUARTUS_TMP/10b_sin_13b_x.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone II                       ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_oqb1                  ; Untyped                    ;
+------------------------------------+----------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                                 ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752  ; Signed Integer                                                                                                       ;
; SLD_AUTO_INSTANCE_INDEX ; yes        ; String                                                                                                               ;
; SLD_IP_VERSION          ; 1          ; Signed Integer                                                                                                       ;
; SLD_IP_MINOR_VERSION    ; 3          ; Signed Integer                                                                                                       ;
; SLD_COMMON_IP_VERSION   ; 0          ; Signed Integer                                                                                                       ;
; width_word              ; 10         ; Untyped                                                                                                              ;
; numwords                ; 8192       ; Untyped                                                                                                              ;
; widthad                 ; 13         ; Untyped                                                                                                              ;
; shift_count_bits        ; 4          ; Untyped                                                                                                              ;
; cvalue                  ; 0000000000 ; Untyped                                                                                                              ;
; is_data_in_ram          ; 1          ; Untyped                                                                                                              ;
; is_readable             ; 1          ; Untyped                                                                                                              ;
; node_name               ; 0          ; Untyped                                                                                                              ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst         ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 5                                ; Untyped         ;
; node_info                ; 00001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: f2M:dds_f2M|lpm_mult:Mult0       ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 6          ; Untyped             ;
; LPM_WIDTHB                                     ; 18         ; Untyped             ;
; LPM_WIDTHP                                     ; 24         ; Untyped             ;
; LPM_WIDTHR                                     ; 24         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES        ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_e111  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 1                                                     ;
; Entity Instance                           ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 10                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                     ;
+---------------------------------------+----------------------------+
; Name                                  ; Value                      ;
+---------------------------------------+----------------------------+
; Number of entity instances            ; 1                          ;
; Entity Instance                       ; f2M:dds_f2M|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 6                          ;
;     -- LPM_WIDTHB                     ; 18                         ;
;     -- LPM_WIDTHP                     ; 24                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; YES                        ;
;     -- INPUT_B_IS_CONSTANT            ; NO                         ;
;     -- USE_EAB                        ; OFF                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                         ;
+---------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DDS_ROM:dds_sin_table"                                          ;
+------+---------+------------------+--------------------------------------------------------+
; Port ; Type    ; Severity         ; Details                                                ;
+------+---------+------------------+--------------------------------------------------------+
; data ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
+------+---------+------------------+--------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "f_display:dds_f_display|SEG7_LUT:S7" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; iDIG ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "f_display:dds_f_display|SEG7_LUT:S6" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; iDIG ; Input ; Info     ; Stuck at GND                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "f_display:dds_f_display|SEG7_LUT:S5" ;
+---------+-------+----------+------------------------------------+
; Port    ; Type  ; Severity ; Details                            ;
+---------+-------+----------+------------------------------------+
; iDIG[3] ; Input ; Info     ; Stuck at GND                       ;
+---------+-------+----------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "singleRST:dds_sRST"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sRST ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; 0              ; NONE        ; 10    ; 8192  ; Read/Write ; DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Nov 13 21:35:42 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS
Info: Found 1 design units, including 1 entities, in source file VGA_Controller.v
    Info: Found entity 1: VGA_Controller
Info: Found 1 design units, including 1 entities, in source file VGA_Audio_PLL.v
    Info: Found entity 1: VGA_Audio_PLL
Info: Found 1 design units, including 1 entities, in source file SEG7_LUT.v
    Info: Found entity 1: SEG7_LUT
Info: Found 1 design units, including 1 entities, in source file LCD_Controller.v
    Info: Found entity 1: LCD_Controller
Info: Found 2 design units, including 2 entities, in source file DDS.v
    Info: Found entity 1: DDS
    Info: Found entity 2: f2M
Info: Found 1 design units, including 1 entities, in source file LCD.v
    Info: Found entity 1: LCD
Info: Found 1 design units, including 1 entities, in source file singleRST.v
    Info: Found entity 1: singleRST
Info: Found 1 design units, including 1 entities, in source file f_display.v
    Info: Found entity 1: f_display
Info: Found 1 design units, including 1 entities, in source file DDS_ROM.v
    Info: Found entity 1: DDS_ROM
Info: Elaborating entity "DDS" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DDS.v(107): truncated value with size 32 to match size of target (30)
Warning (10034): Output port "VGA_HS" at DDS.v(16) has no driver
Warning (10034): Output port "VGA_VS" at DDS.v(17) has no driver
Warning (10034): Output port "VGA_SYNC" at DDS.v(20) has no driver
Info: Elaborating entity "f2M" for hierarchy "f2M:dds_f2M"
Warning (10230): Verilog HDL assignment warning at DDS.v(120): truncated value with size 32 to match size of target (30)
Warning (10230): Verilog HDL assignment warning at DDS.v(122): truncated value with size 32 to match size of target (30)
Info: Elaborating entity "singleRST" for hierarchy "singleRST:dds_sRST"
Info: Elaborating entity "LCD" for hierarchy "LCD:dds_LCD"
Warning (10230): Verilog HDL assignment warning at LCD.v(58): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LCD.v(66): truncated value with size 32 to match size of target (6)
Warning (10270): Verilog HDL Case Statement warning at LCD.v(76): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at LCD.v(76): inferring latch(es) for variable "LUT_DATA", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "LUT_DATA[0]" at LCD.v(76)
Info (10041): Inferred latch for "LUT_DATA[1]" at LCD.v(76)
Info (10041): Inferred latch for "LUT_DATA[2]" at LCD.v(76)
Info (10041): Inferred latch for "LUT_DATA[3]" at LCD.v(76)
Info (10041): Inferred latch for "LUT_DATA[4]" at LCD.v(76)
Info (10041): Inferred latch for "LUT_DATA[5]" at LCD.v(76)
Info (10041): Inferred latch for "LUT_DATA[6]" at LCD.v(76)
Info (10041): Inferred latch for "LUT_DATA[7]" at LCD.v(76)
Info (10041): Inferred latch for "LUT_DATA[8]" at LCD.v(76)
Info: Elaborating entity "LCD_Controller" for hierarchy "LCD:dds_LCD|LCD_Controller:u0"
Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)
Info: Elaborating entity "f_display" for hierarchy "f_display:dds_f_display"
Warning (10230): Verilog HDL assignment warning at f_display.v(17): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at f_display.v(18): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at f_display.v(19): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at f_display.v(20): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at f_display.v(21): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "SEG7_LUT" for hierarchy "f_display:dds_f_display|SEG7_LUT:S0"
Info: Elaborating entity "DDS_ROM" for hierarchy "DDS_ROM:dds_sin_table"
Info: Elaborating entity "altsyncram" for hierarchy "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component"
Info: Instantiated megafunction "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../QUARTUS_TMP/10b_sin_13b_x.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "8192"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "13"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_oqb1.tdf
    Info: Found entity 1: altsyncram_oqb1
Info: Elaborating entity "altsyncram_oqb1" for hierarchy "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_44b2.tdf
    Info: Found entity 1: altsyncram_44b2
Info: Elaborating entity "altsyncram_44b2" for hierarchy "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info: Found entity 1: decode_1oa
Info: Elaborating entity "decode_1oa" for hierarchy "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode4"
Info: Elaborating entity "decode_1oa" for hierarchy "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|decode_1oa:decode_a"
Info: Found 1 design units, including 1 entities, in source file db/mux_qjb.tdf
    Info: Found entity 1: mux_qjb
Info: Elaborating entity "mux_qjb" for hierarchy "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|altsyncram_44b2:altsyncram1|mux_qjb:mux6"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "0000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "0"
    Info: Parameter "NUMWORDS" = "8192"
    Info: Parameter "SHIFT_COUNT_BITS" = "4"
    Info: Parameter "WIDTH_WORD" = "10"
    Info: Parameter "WIDTHAD" = "13"
Info: Elaborating entity "sld_rom_sr" for hierarchy "DDS_ROM:dds_sin_table|altsyncram:altsyncram_component|altsyncram_oqb1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "f2M:dds_f2M|Mult0"
Info: Elaborated megafunction instantiation "f2M:dds_f2M|lpm_mult:Mult0"
Info: Instantiated megafunction "f2M:dds_f2M|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "6"
    Info: Parameter "LPM_WIDTHB" = "18"
    Info: Parameter "LPM_WIDTHP" = "24"
    Info: Parameter "LPM_WIDTHR" = "24"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_e111.tdf
    Info: Found entity 1: mult_e111
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Latch LCD:dds_LCD|LUT_DATA[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD|LUT_INDEX[5]
Warning: Latch LCD:dds_LCD|LUT_DATA[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD|LUT_INDEX[5]
Warning: Latch LCD:dds_LCD|LUT_DATA[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD|LUT_INDEX[5]
Warning: Latch LCD:dds_LCD|LUT_DATA[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD|LUT_INDEX[5]
Warning: Latch LCD:dds_LCD|LUT_DATA[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD|LUT_INDEX[5]
Warning: Latch LCD:dds_LCD|LUT_DATA[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD|LUT_INDEX[5]
Warning: Latch LCD:dds_LCD|LUT_DATA[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD|LUT_INDEX[5]
Warning: Latch LCD:dds_LCD|LUT_DATA[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD|LUT_INDEX[5]
Warning: Latch LCD:dds_LCD|LUT_DATA[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD|LUT_INDEX[5]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_BLANK" is stuck at VCC
    Warning (13410): Pin "VGA_SYNC" is stuck at GND
Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below.
    Info: Register "LCD:dds_LCD|mLCD_ST~31" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:dds_LCD|mLCD_ST~32" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:dds_LCD|mLCD_ST~33" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:dds_LCD|mLCD_ST~34" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:dds_LCD|mLCD_ST~35" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:dds_LCD|mLCD_ST~36" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:dds_LCD|LCD_Controller:u0|ST~29" lost all its fanouts during netlist optimizations.
    Info: Register "LCD:dds_LCD|LCD_Controller:u0|ST~30" lost all its fanouts during netlist optimizations.
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLK_27M"
Info: Implemented 694 device resources after synthesis - the final resource count might be different
    Info: Implemented 25 input pins
    Info: Implemented 85 output pins
    Info: Implemented 561 logic cells
    Info: Implemented 20 RAM segments
    Info: Implemented 2 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 315 megabytes
    Info: Processing ended: Tue Nov 13 21:35:53 2018
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:10


