// Seed: 1897319248
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wor   id_14 = -1;
  logic id_15;
endmodule
module module_1 #(
    parameter id_2 = 32'd37
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  input wire _id_2;
  inout wand id_1;
  assign id_3 = id_2;
  wire [|  (  id_2  ) : "" |  (  id_2  )] id_4 = -1;
  assign id_1 = 1 == id_2;
  assign id_3 = id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_3,
      id_1,
      id_4,
      id_1,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_1,
      id_1
  );
endmodule
