{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480572833520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480572833526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 01 00:13:53 2016 " "Processing started: Thu Dec 01 00:13:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480572833526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572833526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx " "Command: quartus_map --read_settings_files=on --write_settings_files=off MSP430x2xx -c MSP430x2xx" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572833526 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480572834015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16bit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16bit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16bit_tb " "Found entity 1: ALU16bit_tb" {  } { { "ALU16bit_tb.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849366 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALU16bit.v(84) " "Verilog HDL warning at ALU16bit.v(84): extended using \"x\" or \"z\"" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1480572849368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU16bit " "Found entity 1: ALU16bit" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849370 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bank_register.v(67) " "Verilog HDL information at bank_register.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "bank_register.v" "" { Text "C:/Computer_Architecture/Ramses/bank_register.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480572849372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_register.v 1 1 " "Found 1 design units, including 1 entities, in source file bank_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 bank_register " "Found entity 1: bank_register" {  } { { "bank_register.v" "" { Text "C:/Computer_Architecture/Ramses/bank_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1_bit " "Found entity 1: mux_1_bit" {  } { { "mux_1_bit.v" "" { Text "C:/Computer_Architecture/Ramses/mux_1_bit.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430x2xx.v 1 1 " "Found 1 design units, including 1 entities, in source file msp430x2xx.v" { { "Info" "ISGN_ENTITY_NAME" "1 MSP430x2xx " "Found entity 1: MSP430x2xx" {  } { { "MSP430x2xx.v" "" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msp430x2xx_block_diagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file msp430x2xx_block_diagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSP430x2xx_block_diagram " "Found entity 1: MSP430x2xx_block_diagram" {  } { { "MSP430x2xx_block_diagram.bdf" "" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "instruction_mem.v" "" { Text "C:/Computer_Architecture/Ramses/instruction_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file adder16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder16bits " "Found entity 1: adder16bits" {  } { { "adder16bits.v" "" { Text "C:/Computer_Architecture/Ramses/adder16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderpc.v 1 1 " "Found 1 design units, including 1 entities, in source file adderpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderpc " "Found entity 1: adderpc" {  } { { "adderpc.v" "" { Text "C:/Computer_Architecture/Ramses/adderpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adderpc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file adderpc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderpc_tb " "Found entity 1: adderpc_tb" {  } { { "adderpc_tb.v" "" { Text "C:/Computer_Architecture/Ramses/adderpc_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem_tb " "Found entity 1: instruction_mem_tb" {  } { { "instruction_mem_tb.v" "" { Text "C:/Computer_Architecture/Ramses/instruction_mem_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_by_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_by_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_by_2 " "Found entity 1: mult_by_2" {  } { { "mult_by_2.v" "" { Text "C:/Computer_Architecture/Ramses/mult_by_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_by_2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_by_2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_by_2_tb " "Found entity 1: mult_by_2_tb" {  } { { "mult_by_2_tb.v" "" { Text "C:/Computer_Architecture/Ramses/mult_by_2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_op_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file double_op_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 double_op_tb " "Found entity 1: double_op_tb" {  } { { "double_op_tb.v" "" { Text "C:/Computer_Architecture/Ramses/double_op_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16_bits " "Found entity 1: mux_16_bits" {  } { { "mux16bits.v" "" { Text "C:/Computer_Architecture/Ramses/mux16bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder16bits_full.v 1 1 " "Found 1 design units, including 1 entities, in source file adder16bits_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder16bits_full " "Found entity 1: adder16bits_full" {  } { { "adder16bits_full.v" "" { Text "C:/Computer_Architecture/Ramses/adder16bits_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480572849397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849397 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MSP430x2xx " "Elaborating entity \"MSP430x2xx\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480572849456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSP430x2xx_block_diagram MSP430x2xx_block_diagram:MSP430x2xx " "Elaborating entity \"MSP430x2xx_block_diagram\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\"" {  } { { "MSP430x2xx.v" "MSP430x2xx" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480572849458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3 " "Elaborating entity \"control_unit\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst3" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 248 168 424 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480572849460 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction control_unit.v(139) " "Verilog HDL Always Construct warning at control_unit.v(139): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572849461 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "type_operaton control_unit.v(142) " "Verilog HDL Always Construct warning at control_unit.v(142): variable \"type_operaton\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572849461 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "type_operaton control_unit.v(147) " "Verilog HDL Always Construct warning at control_unit.v(147): variable \"type_operaton\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572849462 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "type_operaton control_unit.v(168) " "Verilog HDL Always Construct warning at control_unit.v(168): variable \"type_operaton\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572849462 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "type_operaton control_unit.v(173) " "Verilog HDL Always Construct warning at control_unit.v(173): variable \"type_operaton\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572849462 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "type_operaton control_unit.v(186) " "Verilog HDL Always Construct warning at control_unit.v(186): variable \"type_operaton\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572849462 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "type_operaton control_unit.v(187) " "Verilog HDL Always Construct warning at control_unit.v(187): variable \"type_operaton\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 187 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572849462 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "en_pc_2 control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable \"en_pc_2\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572849463 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_en control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable \"wr_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572849463 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch_en control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable \"branch_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572849463 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_inc control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable \"pc_inc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572849463 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_instruction_reg control_unit.v(121) " "Verilog HDL Always Construct warning at control_unit.v(121): inferring latch(es) for variable \"_instruction_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572849464 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 control_unit.v(231) " "Verilog HDL assignment warning at control_unit.v(231): truncated value with size 6 to match size of target (5)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480572849464 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(237) " "Verilog HDL Case Statement warning at control_unit.v(237): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 237 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480572849465 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(232) " "Verilog HDL Case Statement warning at control_unit.v(232): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 232 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480572849466 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "type_operaton control_unit.v(227) " "Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable \"type_operaton\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572849467 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_code control_unit.v(227) " "Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable \"op_code\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572849468 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "_inst_doub_flags control_unit.v(227) " "Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable \"_inst_doub_flags\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572849468 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_reg control_unit.v(227) " "Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable \"wr_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572849468 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "src_reg control_unit.v(227) " "Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable \"src_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572849468 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dst_reg control_unit.v(227) " "Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable \"dst_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572849468 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_rom_en control_unit.v(227) " "Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable \"wr_rom_en\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572849468 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_mode_sel control_unit.v(227) " "Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable \"addr_mode_sel\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572849468 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pc_offset control_unit.v(227) " "Verilog HDL Always Construct warning at control_unit.v(227): inferring latch(es) for variable \"pc_offset\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572849468 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[0\] control_unit.v(227) " "Inferred latch for \"pc_offset\[0\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849470 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[1\] control_unit.v(227) " "Inferred latch for \"pc_offset\[1\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849471 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[2\] control_unit.v(227) " "Inferred latch for \"pc_offset\[2\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849471 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[3\] control_unit.v(227) " "Inferred latch for \"pc_offset\[3\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849471 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[4\] control_unit.v(227) " "Inferred latch for \"pc_offset\[4\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849471 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[5\] control_unit.v(227) " "Inferred latch for \"pc_offset\[5\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849471 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[6\] control_unit.v(227) " "Inferred latch for \"pc_offset\[6\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849471 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[7\] control_unit.v(227) " "Inferred latch for \"pc_offset\[7\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849471 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[8\] control_unit.v(227) " "Inferred latch for \"pc_offset\[8\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849471 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_offset\[9\] control_unit.v(227) " "Inferred latch for \"pc_offset\[9\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849471 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_mode_sel\[0\] control_unit.v(227) " "Inferred latch for \"addr_mode_sel\[0\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849471 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_mode_sel\[1\] control_unit.v(227) " "Inferred latch for \"addr_mode_sel\[1\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849471 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_rom_en control_unit.v(227) " "Inferred latch for \"wr_rom_en\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849471 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[0\] control_unit.v(227) " "Inferred latch for \"dst_reg\[0\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849472 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[1\] control_unit.v(227) " "Inferred latch for \"dst_reg\[1\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849472 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[2\] control_unit.v(227) " "Inferred latch for \"dst_reg\[2\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849472 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_reg\[3\] control_unit.v(227) " "Inferred latch for \"dst_reg\[3\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849472 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[0\] control_unit.v(227) " "Inferred latch for \"src_reg\[0\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849472 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[1\] control_unit.v(227) " "Inferred latch for \"src_reg\[1\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849472 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[2\] control_unit.v(227) " "Inferred latch for \"src_reg\[2\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849472 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_reg\[3\] control_unit.v(227) " "Inferred latch for \"src_reg\[3\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849472 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[0\] control_unit.v(227) " "Inferred latch for \"wr_reg\[0\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849472 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[1\] control_unit.v(227) " "Inferred latch for \"wr_reg\[1\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849472 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[2\] control_unit.v(227) " "Inferred latch for \"wr_reg\[2\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849472 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_reg\[3\] control_unit.v(227) " "Inferred latch for \"wr_reg\[3\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849473 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[0\] control_unit.v(227) " "Inferred latch for \"op_code\[0\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849473 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[1\] control_unit.v(227) " "Inferred latch for \"op_code\[1\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849473 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[2\] control_unit.v(227) " "Inferred latch for \"op_code\[2\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849473 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[3\] control_unit.v(227) " "Inferred latch for \"op_code\[3\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849473 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[4\] control_unit.v(227) " "Inferred latch for \"op_code\[4\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849473 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[0\] control_unit.v(227) " "Inferred latch for \"type_operaton\[0\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849473 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[1\] control_unit.v(227) " "Inferred latch for \"type_operaton\[1\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849473 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[2\] control_unit.v(227) " "Inferred latch for \"type_operaton\[2\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849473 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[3\] control_unit.v(227) " "Inferred latch for \"type_operaton\[3\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849473 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[4\] control_unit.v(227) " "Inferred latch for \"type_operaton\[4\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849473 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[5\] control_unit.v(227) " "Inferred latch for \"type_operaton\[5\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849474 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[6\] control_unit.v(227) " "Inferred latch for \"type_operaton\[6\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849474 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[7\] control_unit.v(227) " "Inferred latch for \"type_operaton\[7\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849474 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[8\] control_unit.v(227) " "Inferred latch for \"type_operaton\[8\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849474 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[9\] control_unit.v(227) " "Inferred latch for \"type_operaton\[9\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849474 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[10\] control_unit.v(227) " "Inferred latch for \"type_operaton\[10\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849474 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[11\] control_unit.v(227) " "Inferred latch for \"type_operaton\[11\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849474 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[12\] control_unit.v(227) " "Inferred latch for \"type_operaton\[12\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849474 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[13\] control_unit.v(227) " "Inferred latch for \"type_operaton\[13\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849474 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[14\] control_unit.v(227) " "Inferred latch for \"type_operaton\[14\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849474 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[15\] control_unit.v(227) " "Inferred latch for \"type_operaton\[15\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849474 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[16\] control_unit.v(227) " "Inferred latch for \"type_operaton\[16\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849474 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[17\] control_unit.v(227) " "Inferred latch for \"type_operaton\[17\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849474 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[18\] control_unit.v(227) " "Inferred latch for \"type_operaton\[18\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849475 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[19\] control_unit.v(227) " "Inferred latch for \"type_operaton\[19\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849475 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[20\] control_unit.v(227) " "Inferred latch for \"type_operaton\[20\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849475 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[21\] control_unit.v(227) " "Inferred latch for \"type_operaton\[21\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849475 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[22\] control_unit.v(227) " "Inferred latch for \"type_operaton\[22\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849475 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[23\] control_unit.v(227) " "Inferred latch for \"type_operaton\[23\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849475 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[24\] control_unit.v(227) " "Inferred latch for \"type_operaton\[24\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849475 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[25\] control_unit.v(227) " "Inferred latch for \"type_operaton\[25\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849475 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[26\] control_unit.v(227) " "Inferred latch for \"type_operaton\[26\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849475 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[27\] control_unit.v(227) " "Inferred latch for \"type_operaton\[27\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849475 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[28\] control_unit.v(227) " "Inferred latch for \"type_operaton\[28\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849475 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[29\] control_unit.v(227) " "Inferred latch for \"type_operaton\[29\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849475 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[30\] control_unit.v(227) " "Inferred latch for \"type_operaton\[30\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849475 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "type_operaton\[31\] control_unit.v(227) " "Inferred latch for \"type_operaton\[31\]\" at control_unit.v(227)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849476 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[0\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[0\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849476 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[1\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[1\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849476 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[2\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[2\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849476 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[3\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[3\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849476 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[4\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[4\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849476 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[5\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[5\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849476 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[6\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[6\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849476 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[7\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[7\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849476 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[8\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[8\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849476 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[9\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[9\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849476 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[10\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[10\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849477 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[11\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[11\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849477 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[12\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[12\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849477 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[13\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[13\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849477 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[14\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[14\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849477 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "_instruction_reg\[15\] control_unit.v(121) " "Inferred latch for \"_instruction_reg\[15\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849477 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pc_inc control_unit.v(121) " "Inferred latch for \"pc_inc\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849477 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_en\[0\] control_unit.v(121) " "Inferred latch for \"branch_en\[0\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849477 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch_en\[1\] control_unit.v(121) " "Inferred latch for \"branch_en\[1\]\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849477 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en control_unit.v(121) " "Inferred latch for \"wr_en\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849477 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_pc_2 control_unit.v(121) " "Inferred latch for \"en_pc_2\" at control_unit.v(121)" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572849477 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|control_unit:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem MSP430x2xx_block_diagram:MSP430x2xx\|instruction_mem:inst1 " "Elaborating entity \"instruction_mem\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|instruction_mem:inst1\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst1" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 248 -136 96 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480572849651 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "12 0 256 instruction_mem.v(29) " "Verilog HDL warning at instruction_mem.v(29): number of words (12) in memory file does not match the number of elements in the address range \[0:256\]" {  } { { "instruction_mem.v" "" { Text "C:/Computer_Architecture/Ramses/instruction_mem.v" 29 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1480572849679 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "Inst_mem instruction_mem.v(28) " "Verilog HDL warning at instruction_mem.v(28): initial value for variable Inst_mem should be constant" {  } { { "instruction_mem.v" "" { Text "C:/Computer_Architecture/Ramses/instruction_mem.v" 28 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1480572849680 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|instruction_mem:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bank_register MSP430x2xx_block_diagram:MSP430x2xx\|bank_register:inst2 " "Elaborating entity \"bank_register\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|bank_register:inst2\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst2" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 96 1248 1488 304 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480572851942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_bits MSP430x2xx_block_diagram:MSP430x2xx\|mux_16_bits:inst8 " "Elaborating entity \"mux_16_bits\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|mux_16_bits:inst8\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst8" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 88 920 1112 200 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480572851981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderpc MSP430x2xx_block_diagram:MSP430x2xx\|adderpc:inst5 " "Elaborating entity \"adderpc\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|adderpc:inst5\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst5" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 104 184 352 184 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480572851994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16bits MSP430x2xx_block_diagram:MSP430x2xx\|adder16bits:inst6 " "Elaborating entity \"adder16bits\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|adder16bits:inst6\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst6" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 104 712 880 184 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480572852008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_by_2 MSP430x2xx_block_diagram:MSP430x2xx\|mult_by_2:inst4 " "Elaborating entity \"mult_by_2\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|mult_by_2:inst4\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst4" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 144 512 672 224 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480572852055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU16bit MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst " "Elaborating entity \"ALU16bit\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 96 1568 1744 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480572852109 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flags ALU16bit.v(31) " "Verilog HDL Always Construct warning at ALU16bit.v(31): variable \"flags\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572852110 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flags ALU16bit.v(33) " "Verilog HDL Always Construct warning at ALU16bit.v(33): variable \"flags\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572852110 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(44) " "Verilog HDL Always Construct warning at ALU16bit.v(44): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 44 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572852111 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(47) " "Verilog HDL Always Construct warning at ALU16bit.v(47): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572852111 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(50) " "Verilog HDL Always Construct warning at ALU16bit.v(50): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572852111 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(53) " "Verilog HDL Always Construct warning at ALU16bit.v(53): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572852111 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result ALU16bit.v(54) " "Verilog HDL Always Construct warning at ALU16bit.v(54): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572852111 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flags ALU16bit.v(69) " "Verilog HDL Always Construct warning at ALU16bit.v(69): variable \"flags\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1480572852112 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU16bit.v(72) " "Verilog HDL assignment warning at ALU16bit.v(72): truncated value with size 32 to match size of target (16)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480572852112 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU16bit.v(77) " "Verilog HDL assignment warning at ALU16bit.v(77): truncated value with size 32 to match size of target (16)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480572852112 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result ALU16bit.v(22) " "Verilog HDL Always Construct warning at ALU16bit.v(22): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572852112 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flags ALU16bit.v(22) " "Verilog HDL Always Construct warning at ALU16bit.v(22): inferring latch(es) for variable \"flags\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480572852112 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[1\] ALU16bit.v(22) " "Inferred latch for \"flags\[1\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852114 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[2\] ALU16bit.v(22) " "Inferred latch for \"flags\[2\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852114 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags\[3\] ALU16bit.v(22) " "Inferred latch for \"flags\[3\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852114 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU16bit.v(22) " "Inferred latch for \"result\[0\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852114 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU16bit.v(22) " "Inferred latch for \"result\[1\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852114 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU16bit.v(22) " "Inferred latch for \"result\[2\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852114 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU16bit.v(22) " "Inferred latch for \"result\[3\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852114 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU16bit.v(22) " "Inferred latch for \"result\[4\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852114 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU16bit.v(22) " "Inferred latch for \"result\[5\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852114 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU16bit.v(22) " "Inferred latch for \"result\[6\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852114 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU16bit.v(22) " "Inferred latch for \"result\[7\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852115 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU16bit.v(22) " "Inferred latch for \"result\[8\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852115 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU16bit.v(22) " "Inferred latch for \"result\[9\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852115 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU16bit.v(22) " "Inferred latch for \"result\[10\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852115 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU16bit.v(22) " "Inferred latch for \"result\[11\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852115 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU16bit.v(22) " "Inferred latch for \"result\[12\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852115 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU16bit.v(22) " "Inferred latch for \"result\[13\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852115 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU16bit.v(22) " "Inferred latch for \"result\[14\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852115 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU16bit.v(22) " "Inferred latch for \"result\[15\]\" at ALU16bit.v(22)" {  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572852115 "|MSP430x2xx|MSP430x2xx_block_diagram:MSP430x2xx|ALU16bit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder16bits_full MSP430x2xx_block_diagram:MSP430x2xx\|adder16bits_full:inst9 " "Elaborating entity \"adder16bits_full\" for hierarchy \"MSP430x2xx_block_diagram:MSP430x2xx\|adder16bits_full:inst9\"" {  } { { "MSP430x2xx_block_diagram.bdf" "inst9" { Schematic "C:/Computer_Architecture/Ramses/MSP430x2xx_block_diagram.bdf" { { 640 208 376 720 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480572852134 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|flags\[1\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|flags\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[0\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[0\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870051 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|flags\[2\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|flags\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870051 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|flags\[3\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|flags\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870051 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870051 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[0\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870052 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[1\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870052 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870052 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[2\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870053 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870053 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[3\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870055 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[4\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870055 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870055 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[5\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870056 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870056 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[6\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870058 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[7\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870059 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870059 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[8\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870060 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870060 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[9\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870062 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870062 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[10\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870063 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[11\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870063 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870063 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[12\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870065 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870065 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[13\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870066 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870066 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[14\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870067 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870067 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[15\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|ALU16bit:inst\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870069 ""}  } { { "ALU16bit.v" "" { Text "C:/Computer_Architecture/Ramses/ALU16bit.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870069 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|src_reg\[0\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|src_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[8\]~synth " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[8\]~synth" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870070 ""}  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870070 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|src_reg\[1\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|src_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[9\] " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[9\]" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870072 ""}  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|src_reg\[2\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|src_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[10\]~synth " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[10\]~synth" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870072 ""}  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870072 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|src_reg\[3\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|src_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[12\]~synth " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[12\]~synth" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870073 ""}  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870073 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[0\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[12\]~synth " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[12\]~synth" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870075 ""}  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870075 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] " "Latch MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|op_code\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[13\]~synth " "Ports D and ENA on the latch are fed by the same signal MSP430x2xx_block_diagram:MSP430x2xx\|control_unit:inst3\|_instruction_reg\[13\]~synth" {  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 121 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 0 1480572870077 ""}  } { { "control_unit.v" "" { Text "C:/Computer_Architecture/Ramses/control_unit.v" 227 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 0 1480572870077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PC_after_x2_out\[0\] GND " "Pin \"PC_after_x2_out\[0\]\" is stuck at GND" {  } { { "MSP430x2xx.v" "" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480572872170 "|MSP430x2xx|PC_after_x2_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Flags\[0\] GND " "Pin \"Flags\[0\]\" is stuck at GND" {  } { { "MSP430x2xx.v" "" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480572872170 "|MSP430x2xx|Flags[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fsm\[4\] GND " "Pin \"Fsm\[4\]\" is stuck at GND" {  } { { "MSP430x2xx.v" "" { Text "C:/Computer_Architecture/Ramses/MSP430x2xx.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480572872170 "|MSP430x2xx|Fsm[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480572872170 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480572872937 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480572877846 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Computer_Architecture/Ramses/output_files/MSP430x2xx.map.smsg " "Generated suppressed messages file C:/Computer_Architecture/Ramses/output_files/MSP430x2xx.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572878658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480572879927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480572879927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10879 " "Implemented 10879 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480572882612 ""} { "Info" "ICUT_CUT_TM_OPINS" "167 " "Implemented 167 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480572882612 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10710 " "Implemented 10710 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480572882612 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480572882612 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1113 " "Peak virtual memory: 1113 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480572882700 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 01 00:14:42 2016 " "Processing ended: Thu Dec 01 00:14:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480572882700 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480572882700 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480572882700 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480572882700 ""}
