Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 27 13:03:29 2024
| Host         : DESKTOP-2RCNUVR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TrafficLightController_timing_summary_routed.rpt -pb TrafficLightController_timing_summary_routed.pb -rpx TrafficLightController_timing_summary_routed.rpx -warn_on_violation
| Design       : TrafficLightController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C2
                            (input port)
  Destination:            Y2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.913ns  (logic 5.091ns (39.428%)  route 7.822ns (60.572%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  C2 (IN)
                         net (fo=0)                   0.000     0.000    C2
    L1                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  C2_IBUF_inst/O
                         net (fo=6, routed)           3.251     4.718    C2_IBUF
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.124     4.842 r  Y2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.570     9.412    Y2_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.913 r  Y2_OBUF_inst/O
                         net (fo=0)                   0.000    12.913    Y2
    V14                                                               r  Y2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2
                            (input port)
  Destination:            R2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.504ns  (logic 5.097ns (40.762%)  route 7.407ns (59.238%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 f  C2 (IN)
                         net (fo=0)                   0.000     0.000    C2
    L1                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  C2_IBUF_inst/O
                         net (fo=6, routed)           2.837     4.304    C2_IBUF
    SLICE_X65Y37         LUT3 (Prop_lut3_I2_O)        0.124     4.428 r  R2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.570     8.998    R2_OBUF
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.504 r  R2_OBUF_inst/O
                         net (fo=0)                   0.000    12.504    R2
    U14                                                               r  R2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2
                            (input port)
  Destination:            G2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.501ns  (logic 5.095ns (40.755%)  route 7.406ns (59.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  C2 (IN)
                         net (fo=0)                   0.000     0.000    C2
    L1                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  C2_IBUF_inst/O
                         net (fo=6, routed)           2.839     4.306    C2_IBUF
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.124     4.430 r  G2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.567     8.997    G2_OBUF
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.501 r  G2_OBUF_inst/O
                         net (fo=0)                   0.000    12.501    G2
    V13                                                               r  G2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2
                            (input port)
  Destination:            G1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.436ns  (logic 5.327ns (51.049%)  route 5.109ns (48.951%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 f  C2 (IN)
                         net (fo=0)                   0.000     0.000    C2
    L1                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  C2_IBUF_inst/O
                         net (fo=6, routed)           3.251     4.718    C2_IBUF
    SLICE_X65Y37         LUT3 (Prop_lut3_I2_O)        0.154     4.872 r  G1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.857     6.729    G1_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.707    10.436 r  G1_OBUF_inst/O
                         net (fo=0)                   0.000    10.436    G1
    U3                                                                r  G1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2
                            (input port)
  Destination:            Y1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.850ns  (logic 5.350ns (54.316%)  route 4.500ns (45.684%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 f  C2 (IN)
                         net (fo=0)                   0.000     0.000    C2
    L1                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  C2_IBUF_inst/O
                         net (fo=6, routed)           2.837     4.304    C2_IBUF
    SLICE_X65Y37         LUT3 (Prop_lut3_I2_O)        0.150     4.454 r  Y1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.663     6.116    Y1_OBUF
    W3                   OBUF (Prop_obuf_I_O)         3.733     9.850 r  Y1_OBUF_inst/O
                         net (fo=0)                   0.000     9.850    Y1
    W3                                                                r  Y1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C2
                            (input port)
  Destination:            R1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.840ns  (logic 5.327ns (54.136%)  route 4.513ns (45.864%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  C2 (IN)
                         net (fo=0)                   0.000     0.000    C2
    L1                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  C2_IBUF_inst/O
                         net (fo=6, routed)           2.839     4.306    C2_IBUF
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.150     4.456 r  R1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.674     6.129    R1_OBUF
    V3                   OBUF (Prop_obuf_I_O)         3.710     9.840 r  R1_OBUF_inst/O
                         net (fo=0)                   0.000     9.840    R1
    V3                                                                r  R1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            R1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.548ns (60.524%)  route 1.010ns (39.476%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 f  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    P1                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  C1_IBUF_inst/O
                         net (fo=6, routed)           0.682     0.910    C1_IBUF
    SLICE_X65Y37         LUT3 (Prop_lut3_I1_O)        0.048     0.958 r  R1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.328     1.286    R1_OBUF
    V3                   OBUF (Prop_obuf_I_O)         1.271     2.558 r  R1_OBUF_inst/O
                         net (fo=0)                   0.000     2.558    R1
    V3                                                                r  R1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            Y1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.571ns (60.808%)  route 1.013ns (39.192%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    P1                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  C1_IBUF_inst/O
                         net (fo=6, routed)           0.683     0.911    C1_IBUF
    SLICE_X65Y37         LUT3 (Prop_lut3_I1_O)        0.049     0.960 r  Y1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.330     1.290    Y1_OBUF
    W3                   OBUF (Prop_obuf_I_O)         1.293     2.583 r  Y1_OBUF_inst/O
                         net (fo=0)                   0.000     2.583    Y1
    W3                                                                r  Y1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            G1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.776ns  (logic 1.543ns (55.559%)  route 1.234ns (44.441%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    P1                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  C1_IBUF_inst/O
                         net (fo=6, routed)           0.822     1.050    C1_IBUF
    SLICE_X65Y37         LUT3 (Prop_lut3_I1_O)        0.044     1.094 r  G1_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.412     1.506    G1_OBUF
    U3                   OBUF (Prop_obuf_I_O)         1.270     2.776 r  G1_OBUF_inst/O
                         net (fo=0)                   0.000     2.776    G1
    U3                                                                r  G1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            R2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.937ns  (logic 1.481ns (37.619%)  route 2.456ns (62.381%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 f  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    P1                   IBUF (Prop_ibuf_I_O)         0.229     0.229 f  C1_IBUF_inst/O
                         net (fo=6, routed)           0.683     0.911    C1_IBUF
    SLICE_X65Y37         LUT3 (Prop_lut3_I0_O)        0.045     0.956 r  R2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.773     2.729    R2_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.937 r  R2_OBUF_inst/O
                         net (fo=0)                   0.000     3.937    R2
    U14                                                               r  R2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            G2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.940ns  (logic 1.479ns (37.537%)  route 2.461ns (62.463%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    P1                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  C1_IBUF_inst/O
                         net (fo=6, routed)           0.682     0.910    C1_IBUF
    SLICE_X65Y37         LUT3 (Prop_lut3_I2_O)        0.045     0.955 r  G2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.779     2.734    G2_OBUF
    V13                  OBUF (Prop_obuf_I_O)         1.205     3.940 r  G2_OBUF_inst/O
                         net (fo=0)                   0.000     3.940    G2
    V13                                                               r  G2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C1
                            (input port)
  Destination:            Y2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.083ns  (logic 1.475ns (36.134%)  route 2.608ns (63.866%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  C1 (IN)
                         net (fo=0)                   0.000     0.000    C1
    P1                   IBUF (Prop_ibuf_I_O)         0.229     0.229 r  C1_IBUF_inst/O
                         net (fo=6, routed)           0.822     1.050    C1_IBUF
    SLICE_X65Y37         LUT3 (Prop_lut3_I2_O)        0.045     1.095 r  Y2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.786     2.882    Y2_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.202     4.083 r  Y2_OBUF_inst/O
                         net (fo=0)                   0.000     4.083    Y2
    V14                                                               r  Y2 (OUT)
  -------------------------------------------------------------------    -------------------





