
stm32_bp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cd28  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  0800cee4  0800cee4  0000dee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cfac  0800cfac  0000e10c  2**0
                  CONTENTS
  4 .ARM          00000008  0800cfac  0800cfac  0000dfac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800cfb4  0800cfb4  0000e10c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800cfb4  0800cfb4  0000dfb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800cfb8  0800cfb8  0000dfb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000010c  20000000  0800cfbc  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000c12c  2000010c  0800d0c8  0000e10c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2000c238  0800d0c8  0000e238  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e10c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000242f8  00000000  00000000  0000e13c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d04  00000000  00000000  00032434  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001c38  00000000  00000000  00037138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015c0  00000000  00000000  00038d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fd28  00000000  00000000  0003a330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000267f3  00000000  00000000  0006a058  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011cc9a  00000000  00000000  0009084b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ad4e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000076e0  00000000  00000000  001ad528  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  001b4c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000010c 	.word	0x2000010c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800cecc 	.word	0x0800cecc

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000110 	.word	0x20000110
 80001f8:	0800cecc 	.word	0x0800cecc

080001fc <strlen>:
 80001fc:	4603      	mov	r3, r0
 80001fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000202:	2a00      	cmp	r2, #0
 8000204:	d1fb      	bne.n	80001fe <strlen+0x2>
 8000206:	1a18      	subs	r0, r3, r0
 8000208:	3801      	subs	r0, #1
 800020a:	4770      	bx	lr

0800020c <__aeabi_uldivmod>:
 800020c:	b953      	cbnz	r3, 8000224 <__aeabi_uldivmod+0x18>
 800020e:	b94a      	cbnz	r2, 8000224 <__aeabi_uldivmod+0x18>
 8000210:	2900      	cmp	r1, #0
 8000212:	bf08      	it	eq
 8000214:	2800      	cmpeq	r0, #0
 8000216:	bf1c      	itt	ne
 8000218:	f04f 31ff 	movne.w	r1, #4294967295
 800021c:	f04f 30ff 	movne.w	r0, #4294967295
 8000220:	f000 b96a 	b.w	80004f8 <__aeabi_idiv0>
 8000224:	f1ad 0c08 	sub.w	ip, sp, #8
 8000228:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800022c:	f000 f806 	bl	800023c <__udivmoddi4>
 8000230:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000234:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000238:	b004      	add	sp, #16
 800023a:	4770      	bx	lr

0800023c <__udivmoddi4>:
 800023c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000240:	9d08      	ldr	r5, [sp, #32]
 8000242:	460c      	mov	r4, r1
 8000244:	2b00      	cmp	r3, #0
 8000246:	d14e      	bne.n	80002e6 <__udivmoddi4+0xaa>
 8000248:	4694      	mov	ip, r2
 800024a:	458c      	cmp	ip, r1
 800024c:	4686      	mov	lr, r0
 800024e:	fab2 f282 	clz	r2, r2
 8000252:	d962      	bls.n	800031a <__udivmoddi4+0xde>
 8000254:	b14a      	cbz	r2, 800026a <__udivmoddi4+0x2e>
 8000256:	f1c2 0320 	rsb	r3, r2, #32
 800025a:	4091      	lsls	r1, r2
 800025c:	fa20 f303 	lsr.w	r3, r0, r3
 8000260:	fa0c fc02 	lsl.w	ip, ip, r2
 8000264:	4319      	orrs	r1, r3
 8000266:	fa00 fe02 	lsl.w	lr, r0, r2
 800026a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800026e:	fa1f f68c 	uxth.w	r6, ip
 8000272:	fbb1 f4f7 	udiv	r4, r1, r7
 8000276:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800027a:	fb07 1114 	mls	r1, r7, r4, r1
 800027e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000282:	fb04 f106 	mul.w	r1, r4, r6
 8000286:	4299      	cmp	r1, r3
 8000288:	d90a      	bls.n	80002a0 <__udivmoddi4+0x64>
 800028a:	eb1c 0303 	adds.w	r3, ip, r3
 800028e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000292:	f080 8112 	bcs.w	80004ba <__udivmoddi4+0x27e>
 8000296:	4299      	cmp	r1, r3
 8000298:	f240 810f 	bls.w	80004ba <__udivmoddi4+0x27e>
 800029c:	3c02      	subs	r4, #2
 800029e:	4463      	add	r3, ip
 80002a0:	1a59      	subs	r1, r3, r1
 80002a2:	fa1f f38e 	uxth.w	r3, lr
 80002a6:	fbb1 f0f7 	udiv	r0, r1, r7
 80002aa:	fb07 1110 	mls	r1, r7, r0, r1
 80002ae:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002b2:	fb00 f606 	mul.w	r6, r0, r6
 80002b6:	429e      	cmp	r6, r3
 80002b8:	d90a      	bls.n	80002d0 <__udivmoddi4+0x94>
 80002ba:	eb1c 0303 	adds.w	r3, ip, r3
 80002be:	f100 31ff 	add.w	r1, r0, #4294967295
 80002c2:	f080 80fc 	bcs.w	80004be <__udivmoddi4+0x282>
 80002c6:	429e      	cmp	r6, r3
 80002c8:	f240 80f9 	bls.w	80004be <__udivmoddi4+0x282>
 80002cc:	4463      	add	r3, ip
 80002ce:	3802      	subs	r0, #2
 80002d0:	1b9b      	subs	r3, r3, r6
 80002d2:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa6>
 80002da:	40d3      	lsrs	r3, r2
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xba>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb4>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa6>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x150>
 80002fe:	42a3      	cmp	r3, r4
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xcc>
 8000302:	4290      	cmp	r0, r2
 8000304:	f0c0 80f0 	bcc.w	80004e8 <__udivmoddi4+0x2ac>
 8000308:	1a86      	subs	r6, r0, r2
 800030a:	eb64 0303 	sbc.w	r3, r4, r3
 800030e:	2001      	movs	r0, #1
 8000310:	2d00      	cmp	r5, #0
 8000312:	d0e6      	beq.n	80002e2 <__udivmoddi4+0xa6>
 8000314:	e9c5 6300 	strd	r6, r3, [r5]
 8000318:	e7e3      	b.n	80002e2 <__udivmoddi4+0xa6>
 800031a:	2a00      	cmp	r2, #0
 800031c:	f040 8090 	bne.w	8000440 <__udivmoddi4+0x204>
 8000320:	eba1 040c 	sub.w	r4, r1, ip
 8000324:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000328:	fa1f f78c 	uxth.w	r7, ip
 800032c:	2101      	movs	r1, #1
 800032e:	fbb4 f6f8 	udiv	r6, r4, r8
 8000332:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000336:	fb08 4416 	mls	r4, r8, r6, r4
 800033a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800033e:	fb07 f006 	mul.w	r0, r7, r6
 8000342:	4298      	cmp	r0, r3
 8000344:	d908      	bls.n	8000358 <__udivmoddi4+0x11c>
 8000346:	eb1c 0303 	adds.w	r3, ip, r3
 800034a:	f106 34ff 	add.w	r4, r6, #4294967295
 800034e:	d202      	bcs.n	8000356 <__udivmoddi4+0x11a>
 8000350:	4298      	cmp	r0, r3
 8000352:	f200 80cd 	bhi.w	80004f0 <__udivmoddi4+0x2b4>
 8000356:	4626      	mov	r6, r4
 8000358:	1a1c      	subs	r4, r3, r0
 800035a:	fa1f f38e 	uxth.w	r3, lr
 800035e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000362:	fb08 4410 	mls	r4, r8, r0, r4
 8000366:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800036a:	fb00 f707 	mul.w	r7, r0, r7
 800036e:	429f      	cmp	r7, r3
 8000370:	d908      	bls.n	8000384 <__udivmoddi4+0x148>
 8000372:	eb1c 0303 	adds.w	r3, ip, r3
 8000376:	f100 34ff 	add.w	r4, r0, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x146>
 800037c:	429f      	cmp	r7, r3
 800037e:	f200 80b0 	bhi.w	80004e2 <__udivmoddi4+0x2a6>
 8000382:	4620      	mov	r0, r4
 8000384:	1bdb      	subs	r3, r3, r7
 8000386:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x9c>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa20 fc06 	lsr.w	ip, r0, r6
 800039c:	fa04 f301 	lsl.w	r3, r4, r1
 80003a0:	ea43 030c 	orr.w	r3, r3, ip
 80003a4:	40f4      	lsrs	r4, r6
 80003a6:	fa00 f801 	lsl.w	r8, r0, r1
 80003aa:	0c38      	lsrs	r0, r7, #16
 80003ac:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003b0:	fbb4 fef0 	udiv	lr, r4, r0
 80003b4:	fa1f fc87 	uxth.w	ip, r7
 80003b8:	fb00 441e 	mls	r4, r0, lr, r4
 80003bc:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c0:	fb0e f90c 	mul.w	r9, lr, ip
 80003c4:	45a1      	cmp	r9, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d90a      	bls.n	80003e2 <__udivmoddi4+0x1a6>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f10e 3aff 	add.w	sl, lr, #4294967295
 80003d2:	f080 8084 	bcs.w	80004de <__udivmoddi4+0x2a2>
 80003d6:	45a1      	cmp	r9, r4
 80003d8:	f240 8081 	bls.w	80004de <__udivmoddi4+0x2a2>
 80003dc:	f1ae 0e02 	sub.w	lr, lr, #2
 80003e0:	443c      	add	r4, r7
 80003e2:	eba4 0409 	sub.w	r4, r4, r9
 80003e6:	fa1f f983 	uxth.w	r9, r3
 80003ea:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ee:	fb00 4413 	mls	r4, r0, r3, r4
 80003f2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003f6:	fb03 fc0c 	mul.w	ip, r3, ip
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x1d2>
 80003fe:	193c      	adds	r4, r7, r4
 8000400:	f103 30ff 	add.w	r0, r3, #4294967295
 8000404:	d267      	bcs.n	80004d6 <__udivmoddi4+0x29a>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d965      	bls.n	80004d6 <__udivmoddi4+0x29a>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000412:	fba0 9302 	umull	r9, r3, r0, r2
 8000416:	eba4 040c 	sub.w	r4, r4, ip
 800041a:	429c      	cmp	r4, r3
 800041c:	46ce      	mov	lr, r9
 800041e:	469c      	mov	ip, r3
 8000420:	d351      	bcc.n	80004c6 <__udivmoddi4+0x28a>
 8000422:	d04e      	beq.n	80004c2 <__udivmoddi4+0x286>
 8000424:	b155      	cbz	r5, 800043c <__udivmoddi4+0x200>
 8000426:	ebb8 030e 	subs.w	r3, r8, lr
 800042a:	eb64 040c 	sbc.w	r4, r4, ip
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	40cb      	lsrs	r3, r1
 8000434:	431e      	orrs	r6, r3
 8000436:	40cc      	lsrs	r4, r1
 8000438:	e9c5 6400 	strd	r6, r4, [r5]
 800043c:	2100      	movs	r1, #0
 800043e:	e750      	b.n	80002e2 <__udivmoddi4+0xa6>
 8000440:	f1c2 0320 	rsb	r3, r2, #32
 8000444:	fa20 f103 	lsr.w	r1, r0, r3
 8000448:	fa0c fc02 	lsl.w	ip, ip, r2
 800044c:	fa24 f303 	lsr.w	r3, r4, r3
 8000450:	4094      	lsls	r4, r2
 8000452:	430c      	orrs	r4, r1
 8000454:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000458:	fa00 fe02 	lsl.w	lr, r0, r2
 800045c:	fa1f f78c 	uxth.w	r7, ip
 8000460:	fbb3 f0f8 	udiv	r0, r3, r8
 8000464:	fb08 3110 	mls	r1, r8, r0, r3
 8000468:	0c23      	lsrs	r3, r4, #16
 800046a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800046e:	fb00 f107 	mul.w	r1, r0, r7
 8000472:	4299      	cmp	r1, r3
 8000474:	d908      	bls.n	8000488 <__udivmoddi4+0x24c>
 8000476:	eb1c 0303 	adds.w	r3, ip, r3
 800047a:	f100 36ff 	add.w	r6, r0, #4294967295
 800047e:	d22c      	bcs.n	80004da <__udivmoddi4+0x29e>
 8000480:	4299      	cmp	r1, r3
 8000482:	d92a      	bls.n	80004da <__udivmoddi4+0x29e>
 8000484:	3802      	subs	r0, #2
 8000486:	4463      	add	r3, ip
 8000488:	1a5b      	subs	r3, r3, r1
 800048a:	b2a4      	uxth	r4, r4
 800048c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000490:	fb08 3311 	mls	r3, r8, r1, r3
 8000494:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000498:	fb01 f307 	mul.w	r3, r1, r7
 800049c:	42a3      	cmp	r3, r4
 800049e:	d908      	bls.n	80004b2 <__udivmoddi4+0x276>
 80004a0:	eb1c 0404 	adds.w	r4, ip, r4
 80004a4:	f101 36ff 	add.w	r6, r1, #4294967295
 80004a8:	d213      	bcs.n	80004d2 <__udivmoddi4+0x296>
 80004aa:	42a3      	cmp	r3, r4
 80004ac:	d911      	bls.n	80004d2 <__udivmoddi4+0x296>
 80004ae:	3902      	subs	r1, #2
 80004b0:	4464      	add	r4, ip
 80004b2:	1ae4      	subs	r4, r4, r3
 80004b4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004b8:	e739      	b.n	800032e <__udivmoddi4+0xf2>
 80004ba:	4604      	mov	r4, r0
 80004bc:	e6f0      	b.n	80002a0 <__udivmoddi4+0x64>
 80004be:	4608      	mov	r0, r1
 80004c0:	e706      	b.n	80002d0 <__udivmoddi4+0x94>
 80004c2:	45c8      	cmp	r8, r9
 80004c4:	d2ae      	bcs.n	8000424 <__udivmoddi4+0x1e8>
 80004c6:	ebb9 0e02 	subs.w	lr, r9, r2
 80004ca:	eb63 0c07 	sbc.w	ip, r3, r7
 80004ce:	3801      	subs	r0, #1
 80004d0:	e7a8      	b.n	8000424 <__udivmoddi4+0x1e8>
 80004d2:	4631      	mov	r1, r6
 80004d4:	e7ed      	b.n	80004b2 <__udivmoddi4+0x276>
 80004d6:	4603      	mov	r3, r0
 80004d8:	e799      	b.n	800040e <__udivmoddi4+0x1d2>
 80004da:	4630      	mov	r0, r6
 80004dc:	e7d4      	b.n	8000488 <__udivmoddi4+0x24c>
 80004de:	46d6      	mov	lr, sl
 80004e0:	e77f      	b.n	80003e2 <__udivmoddi4+0x1a6>
 80004e2:	4463      	add	r3, ip
 80004e4:	3802      	subs	r0, #2
 80004e6:	e74d      	b.n	8000384 <__udivmoddi4+0x148>
 80004e8:	4606      	mov	r6, r0
 80004ea:	4623      	mov	r3, r4
 80004ec:	4608      	mov	r0, r1
 80004ee:	e70f      	b.n	8000310 <__udivmoddi4+0xd4>
 80004f0:	3e02      	subs	r6, #2
 80004f2:	4463      	add	r3, ip
 80004f4:	e730      	b.n	8000358 <__udivmoddi4+0x11c>
 80004f6:	bf00      	nop

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b086      	sub	sp, #24
 8000500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000502:	463b      	mov	r3, r7
 8000504:	2200      	movs	r2, #0
 8000506:	601a      	str	r2, [r3, #0]
 8000508:	605a      	str	r2, [r3, #4]
 800050a:	609a      	str	r2, [r3, #8]
 800050c:	60da      	str	r2, [r3, #12]
 800050e:	611a      	str	r2, [r3, #16]
 8000510:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000512:	4b2a      	ldr	r3, [pc, #168]	@ (80005bc <MX_ADC1_Init+0xc0>)
 8000514:	4a2a      	ldr	r2, [pc, #168]	@ (80005c0 <MX_ADC1_Init+0xc4>)
 8000516:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8000518:	4b28      	ldr	r3, [pc, #160]	@ (80005bc <MX_ADC1_Init+0xc0>)
 800051a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800051e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000520:	4b26      	ldr	r3, [pc, #152]	@ (80005bc <MX_ADC1_Init+0xc0>)
 8000522:	2200      	movs	r2, #0
 8000524:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000526:	4b25      	ldr	r3, [pc, #148]	@ (80005bc <MX_ADC1_Init+0xc0>)
 8000528:	2200      	movs	r2, #0
 800052a:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800052c:	4b23      	ldr	r3, [pc, #140]	@ (80005bc <MX_ADC1_Init+0xc0>)
 800052e:	2200      	movs	r2, #0
 8000530:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000532:	4b22      	ldr	r3, [pc, #136]	@ (80005bc <MX_ADC1_Init+0xc0>)
 8000534:	2204      	movs	r2, #4
 8000536:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000538:	4b20      	ldr	r3, [pc, #128]	@ (80005bc <MX_ADC1_Init+0xc0>)
 800053a:	2200      	movs	r2, #0
 800053c:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800053e:	4b1f      	ldr	r3, [pc, #124]	@ (80005bc <MX_ADC1_Init+0xc0>)
 8000540:	2200      	movs	r2, #0
 8000542:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000544:	4b1d      	ldr	r3, [pc, #116]	@ (80005bc <MX_ADC1_Init+0xc0>)
 8000546:	2201      	movs	r2, #1
 8000548:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800054a:	4b1c      	ldr	r3, [pc, #112]	@ (80005bc <MX_ADC1_Init+0xc0>)
 800054c:	2200      	movs	r2, #0
 800054e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T3_TRGO;
 8000552:	4b1a      	ldr	r3, [pc, #104]	@ (80005bc <MX_ADC1_Init+0xc0>)
 8000554:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000558:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800055a:	4b18      	ldr	r3, [pc, #96]	@ (80005bc <MX_ADC1_Init+0xc0>)
 800055c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000560:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000562:	4b16      	ldr	r3, [pc, #88]	@ (80005bc <MX_ADC1_Init+0xc0>)
 8000564:	2201      	movs	r2, #1
 8000566:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800056a:	4b14      	ldr	r3, [pc, #80]	@ (80005bc <MX_ADC1_Init+0xc0>)
 800056c:	2200      	movs	r2, #0
 800056e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000570:	4b12      	ldr	r3, [pc, #72]	@ (80005bc <MX_ADC1_Init+0xc0>)
 8000572:	2200      	movs	r2, #0
 8000574:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000578:	4810      	ldr	r0, [pc, #64]	@ (80005bc <MX_ADC1_Init+0xc0>)
 800057a:	f001 fb47 	bl	8001c0c <HAL_ADC_Init>
 800057e:	4603      	mov	r3, r0
 8000580:	2b00      	cmp	r3, #0
 8000582:	d001      	beq.n	8000588 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000584:	f000 fcd1 	bl	8000f2a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000588:	4b0e      	ldr	r3, [pc, #56]	@ (80005c4 <MX_ADC1_Init+0xc8>)
 800058a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800058c:	2306      	movs	r3, #6
 800058e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000590:	2300      	movs	r3, #0
 8000592:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000594:	237f      	movs	r3, #127	@ 0x7f
 8000596:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000598:	2304      	movs	r3, #4
 800059a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800059c:	2300      	movs	r3, #0
 800059e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80005a0:	463b      	mov	r3, r7
 80005a2:	4619      	mov	r1, r3
 80005a4:	4805      	ldr	r0, [pc, #20]	@ (80005bc <MX_ADC1_Init+0xc0>)
 80005a6:	f001 fec3 	bl	8002330 <HAL_ADC_ConfigChannel>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80005b0:	f000 fcbb 	bl	8000f2a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80005b4:	bf00      	nop
 80005b6:	3718      	adds	r7, #24
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}
 80005bc:	20000128 	.word	0x20000128
 80005c0:	50040000 	.word	0x50040000
 80005c4:	04300002 	.word	0x04300002

080005c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b0ae      	sub	sp, #184	@ 0xb8
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005d0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
 80005d8:	605a      	str	r2, [r3, #4]
 80005da:	609a      	str	r2, [r3, #8]
 80005dc:	60da      	str	r2, [r3, #12]
 80005de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005e0:	f107 0310 	add.w	r3, r7, #16
 80005e4:	2294      	movs	r2, #148	@ 0x94
 80005e6:	2100      	movs	r1, #0
 80005e8:	4618      	mov	r0, r3
 80005ea:	f00c fc35 	bl	800ce58 <memset>
  if(adcHandle->Instance==ADC1)
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4a40      	ldr	r2, [pc, #256]	@ (80006f4 <HAL_ADC_MspInit+0x12c>)
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d179      	bne.n	80006ec <HAL_ADC_MspInit+0x124>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80005f8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80005fc:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80005fe:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000602:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8000606:	2302      	movs	r3, #2
 8000608:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800060a:	2301      	movs	r3, #1
 800060c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 12;
 800060e:	230c      	movs	r3, #12
 8000610:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000612:	2302      	movs	r3, #2
 8000614:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000616:	2302      	movs	r3, #2
 8000618:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800061a:	2302      	movs	r3, #2
 800061c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800061e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000622:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000624:	f107 0310 	add.w	r3, r7, #16
 8000628:	4618      	mov	r0, r3
 800062a:	f005 fc7d 	bl	8005f28 <HAL_RCCEx_PeriphCLKConfig>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000634:	f000 fc79 	bl	8000f2a <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000638:	4b2f      	ldr	r3, [pc, #188]	@ (80006f8 <HAL_ADC_MspInit+0x130>)
 800063a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800063c:	4a2e      	ldr	r2, [pc, #184]	@ (80006f8 <HAL_ADC_MspInit+0x130>)
 800063e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000642:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000644:	4b2c      	ldr	r3, [pc, #176]	@ (80006f8 <HAL_ADC_MspInit+0x130>)
 8000646:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000648:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800064c:	60fb      	str	r3, [r7, #12]
 800064e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000650:	4b29      	ldr	r3, [pc, #164]	@ (80006f8 <HAL_ADC_MspInit+0x130>)
 8000652:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000654:	4a28      	ldr	r2, [pc, #160]	@ (80006f8 <HAL_ADC_MspInit+0x130>)
 8000656:	f043 0304 	orr.w	r3, r3, #4
 800065a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800065c:	4b26      	ldr	r3, [pc, #152]	@ (80006f8 <HAL_ADC_MspInit+0x130>)
 800065e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000660:	f003 0304 	and.w	r3, r3, #4
 8000664:	60bb      	str	r3, [r7, #8]
 8000666:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000668:	2301      	movs	r3, #1
 800066a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800066e:	230b      	movs	r3, #11
 8000670:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000674:	2300      	movs	r3, #0
 8000676:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800067a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800067e:	4619      	mov	r1, r3
 8000680:	481e      	ldr	r0, [pc, #120]	@ (80006fc <HAL_ADC_MspInit+0x134>)
 8000682:	f003 f911 	bl	80038a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8000686:	4b1e      	ldr	r3, [pc, #120]	@ (8000700 <HAL_ADC_MspInit+0x138>)
 8000688:	4a1e      	ldr	r2, [pc, #120]	@ (8000704 <HAL_ADC_MspInit+0x13c>)
 800068a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800068c:	4b1c      	ldr	r3, [pc, #112]	@ (8000700 <HAL_ADC_MspInit+0x138>)
 800068e:	2205      	movs	r2, #5
 8000690:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000692:	4b1b      	ldr	r3, [pc, #108]	@ (8000700 <HAL_ADC_MspInit+0x138>)
 8000694:	2200      	movs	r2, #0
 8000696:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000698:	4b19      	ldr	r3, [pc, #100]	@ (8000700 <HAL_ADC_MspInit+0x138>)
 800069a:	2200      	movs	r2, #0
 800069c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800069e:	4b18      	ldr	r3, [pc, #96]	@ (8000700 <HAL_ADC_MspInit+0x138>)
 80006a0:	2280      	movs	r2, #128	@ 0x80
 80006a2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80006a4:	4b16      	ldr	r3, [pc, #88]	@ (8000700 <HAL_ADC_MspInit+0x138>)
 80006a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80006aa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80006ac:	4b14      	ldr	r3, [pc, #80]	@ (8000700 <HAL_ADC_MspInit+0x138>)
 80006ae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80006b2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80006b4:	4b12      	ldr	r3, [pc, #72]	@ (8000700 <HAL_ADC_MspInit+0x138>)
 80006b6:	2220      	movs	r2, #32
 80006b8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80006ba:	4b11      	ldr	r3, [pc, #68]	@ (8000700 <HAL_ADC_MspInit+0x138>)
 80006bc:	2200      	movs	r2, #0
 80006be:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80006c0:	480f      	ldr	r0, [pc, #60]	@ (8000700 <HAL_ADC_MspInit+0x138>)
 80006c2:	f002 fd7b 	bl	80031bc <HAL_DMA_Init>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <HAL_ADC_MspInit+0x108>
    {
      Error_Handler();
 80006cc:	f000 fc2d 	bl	8000f2a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	4a0b      	ldr	r2, [pc, #44]	@ (8000700 <HAL_ADC_MspInit+0x138>)
 80006d4:	651a      	str	r2, [r3, #80]	@ 0x50
 80006d6:	4a0a      	ldr	r2, [pc, #40]	@ (8000700 <HAL_ADC_MspInit+0x138>)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 80006dc:	2200      	movs	r2, #0
 80006de:	2100      	movs	r1, #0
 80006e0:	2012      	movs	r0, #18
 80006e2:	f002 fd34 	bl	800314e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 80006e6:	2012      	movs	r0, #18
 80006e8:	f002 fd4d 	bl	8003186 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80006ec:	bf00      	nop
 80006ee:	37b8      	adds	r7, #184	@ 0xb8
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	50040000 	.word	0x50040000
 80006f8:	40021000 	.word	0x40021000
 80006fc:	48000800 	.word	0x48000800
 8000700:	20000190 	.word	0x20000190
 8000704:	40020030 	.word	0x40020030

08000708 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma1_channel2
  */
void MX_DMA_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b084      	sub	sp, #16
 800070c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800070e:	4b37      	ldr	r3, [pc, #220]	@ (80007ec <MX_DMA_Init+0xe4>)
 8000710:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000712:	4a36      	ldr	r2, [pc, #216]	@ (80007ec <MX_DMA_Init+0xe4>)
 8000714:	f043 0304 	orr.w	r3, r3, #4
 8000718:	6493      	str	r3, [r2, #72]	@ 0x48
 800071a:	4b34      	ldr	r3, [pc, #208]	@ (80007ec <MX_DMA_Init+0xe4>)
 800071c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800071e:	f003 0304 	and.w	r3, r3, #4
 8000722:	60fb      	str	r3, [r7, #12]
 8000724:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000726:	4b31      	ldr	r3, [pc, #196]	@ (80007ec <MX_DMA_Init+0xe4>)
 8000728:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800072a:	4a30      	ldr	r2, [pc, #192]	@ (80007ec <MX_DMA_Init+0xe4>)
 800072c:	f043 0301 	orr.w	r3, r3, #1
 8000730:	6493      	str	r3, [r2, #72]	@ 0x48
 8000732:	4b2e      	ldr	r3, [pc, #184]	@ (80007ec <MX_DMA_Init+0xe4>)
 8000734:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000736:	f003 0301 	and.w	r3, r3, #1
 800073a:	60bb      	str	r3, [r7, #8]
 800073c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800073e:	4b2b      	ldr	r3, [pc, #172]	@ (80007ec <MX_DMA_Init+0xe4>)
 8000740:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000742:	4a2a      	ldr	r2, [pc, #168]	@ (80007ec <MX_DMA_Init+0xe4>)
 8000744:	f043 0302 	orr.w	r3, r3, #2
 8000748:	6493      	str	r3, [r2, #72]	@ 0x48
 800074a:	4b28      	ldr	r3, [pc, #160]	@ (80007ec <MX_DMA_Init+0xe4>)
 800074c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800074e:	f003 0302 	and.w	r3, r3, #2
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma1_channel2 on DMA1_Channel2 */
  hdma_memtomem_dma1_channel2.Instance = DMA1_Channel2;
 8000756:	4b26      	ldr	r3, [pc, #152]	@ (80007f0 <MX_DMA_Init+0xe8>)
 8000758:	4a26      	ldr	r2, [pc, #152]	@ (80007f4 <MX_DMA_Init+0xec>)
 800075a:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma1_channel2.Init.Request = DMA_REQUEST_MEM2MEM;
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <MX_DMA_Init+0xe8>)
 800075e:	2200      	movs	r2, #0
 8000760:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma1_channel2.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8000762:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <MX_DMA_Init+0xe8>)
 8000764:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000768:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma1_channel2.Init.PeriphInc = DMA_PINC_ENABLE;
 800076a:	4b21      	ldr	r3, [pc, #132]	@ (80007f0 <MX_DMA_Init+0xe8>)
 800076c:	2240      	movs	r2, #64	@ 0x40
 800076e:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma1_channel2.Init.MemInc = DMA_MINC_ENABLE;
 8000770:	4b1f      	ldr	r3, [pc, #124]	@ (80007f0 <MX_DMA_Init+0xe8>)
 8000772:	2280      	movs	r2, #128	@ 0x80
 8000774:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma1_channel2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000776:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <MX_DMA_Init+0xe8>)
 8000778:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800077c:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma1_channel2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800077e:	4b1c      	ldr	r3, [pc, #112]	@ (80007f0 <MX_DMA_Init+0xe8>)
 8000780:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000784:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma1_channel2.Init.Mode = DMA_NORMAL;
 8000786:	4b1a      	ldr	r3, [pc, #104]	@ (80007f0 <MX_DMA_Init+0xe8>)
 8000788:	2200      	movs	r2, #0
 800078a:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma1_channel2.Init.Priority = DMA_PRIORITY_LOW;
 800078c:	4b18      	ldr	r3, [pc, #96]	@ (80007f0 <MX_DMA_Init+0xe8>)
 800078e:	2200      	movs	r2, #0
 8000790:	621a      	str	r2, [r3, #32]
  if (HAL_DMA_Init(&hdma_memtomem_dma1_channel2) != HAL_OK)
 8000792:	4817      	ldr	r0, [pc, #92]	@ (80007f0 <MX_DMA_Init+0xe8>)
 8000794:	f002 fd12 	bl	80031bc <HAL_DMA_Init>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <MX_DMA_Init+0x9a>
  {
    Error_Handler();
 800079e:	f000 fbc4 	bl	8000f2a <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80007a2:	2200      	movs	r2, #0
 80007a4:	2100      	movs	r1, #0
 80007a6:	200b      	movs	r0, #11
 80007a8:	f002 fcd1 	bl	800314e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80007ac:	200b      	movs	r0, #11
 80007ae:	f002 fcea 	bl	8003186 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80007b2:	2200      	movs	r2, #0
 80007b4:	2100      	movs	r1, #0
 80007b6:	200c      	movs	r0, #12
 80007b8:	f002 fcc9 	bl	800314e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80007bc:	200c      	movs	r0, #12
 80007be:	f002 fce2 	bl	8003186 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2100      	movs	r1, #0
 80007c6:	200d      	movs	r0, #13
 80007c8:	f002 fcc1 	bl	800314e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80007cc:	200d      	movs	r0, #13
 80007ce:	f002 fcda 	bl	8003186 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel2_IRQn, 0, 0);
 80007d2:	2200      	movs	r2, #0
 80007d4:	2100      	movs	r1, #0
 80007d6:	2039      	movs	r0, #57	@ 0x39
 80007d8:	f002 fcb9 	bl	800314e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel2_IRQn);
 80007dc:	2039      	movs	r0, #57	@ 0x39
 80007de:	f002 fcd2 	bl	8003186 <HAL_NVIC_EnableIRQ>

}
 80007e2:	bf00      	nop
 80007e4:	3710      	adds	r7, #16
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	40021000 	.word	0x40021000
 80007f0:	200001f0 	.word	0x200001f0
 80007f4:	4002001c 	.word	0x4002001c

080007f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b08c      	sub	sp, #48	@ 0x30
 80007fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fe:	f107 031c 	add.w	r3, r7, #28
 8000802:	2200      	movs	r2, #0
 8000804:	601a      	str	r2, [r3, #0]
 8000806:	605a      	str	r2, [r3, #4]
 8000808:	609a      	str	r2, [r3, #8]
 800080a:	60da      	str	r2, [r3, #12]
 800080c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800080e:	4b55      	ldr	r3, [pc, #340]	@ (8000964 <MX_GPIO_Init+0x16c>)
 8000810:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000812:	4a54      	ldr	r2, [pc, #336]	@ (8000964 <MX_GPIO_Init+0x16c>)
 8000814:	f043 0304 	orr.w	r3, r3, #4
 8000818:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800081a:	4b52      	ldr	r3, [pc, #328]	@ (8000964 <MX_GPIO_Init+0x16c>)
 800081c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800081e:	f003 0304 	and.w	r3, r3, #4
 8000822:	61bb      	str	r3, [r7, #24]
 8000824:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000826:	4b4f      	ldr	r3, [pc, #316]	@ (8000964 <MX_GPIO_Init+0x16c>)
 8000828:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082a:	4a4e      	ldr	r2, [pc, #312]	@ (8000964 <MX_GPIO_Init+0x16c>)
 800082c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000830:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000832:	4b4c      	ldr	r3, [pc, #304]	@ (8000964 <MX_GPIO_Init+0x16c>)
 8000834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000836:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800083a:	617b      	str	r3, [r7, #20]
 800083c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800083e:	4b49      	ldr	r3, [pc, #292]	@ (8000964 <MX_GPIO_Init+0x16c>)
 8000840:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000842:	4a48      	ldr	r2, [pc, #288]	@ (8000964 <MX_GPIO_Init+0x16c>)
 8000844:	f043 0302 	orr.w	r3, r3, #2
 8000848:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800084a:	4b46      	ldr	r3, [pc, #280]	@ (8000964 <MX_GPIO_Init+0x16c>)
 800084c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084e:	f003 0302 	and.w	r3, r3, #2
 8000852:	613b      	str	r3, [r7, #16]
 8000854:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000856:	4b43      	ldr	r3, [pc, #268]	@ (8000964 <MX_GPIO_Init+0x16c>)
 8000858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800085a:	4a42      	ldr	r2, [pc, #264]	@ (8000964 <MX_GPIO_Init+0x16c>)
 800085c:	f043 0308 	orr.w	r3, r3, #8
 8000860:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000862:	4b40      	ldr	r3, [pc, #256]	@ (8000964 <MX_GPIO_Init+0x16c>)
 8000864:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000866:	f003 0308 	and.w	r3, r3, #8
 800086a:	60fb      	str	r3, [r7, #12]
 800086c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800086e:	4b3d      	ldr	r3, [pc, #244]	@ (8000964 <MX_GPIO_Init+0x16c>)
 8000870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000872:	4a3c      	ldr	r2, [pc, #240]	@ (8000964 <MX_GPIO_Init+0x16c>)
 8000874:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000878:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800087a:	4b3a      	ldr	r3, [pc, #232]	@ (8000964 <MX_GPIO_Init+0x16c>)
 800087c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800087e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000882:	60bb      	str	r3, [r7, #8]
 8000884:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 8000886:	f004 fc67 	bl	8005158 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088a:	4b36      	ldr	r3, [pc, #216]	@ (8000964 <MX_GPIO_Init+0x16c>)
 800088c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800088e:	4a35      	ldr	r2, [pc, #212]	@ (8000964 <MX_GPIO_Init+0x16c>)
 8000890:	f043 0301 	orr.w	r3, r3, #1
 8000894:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000896:	4b33      	ldr	r3, [pc, #204]	@ (8000964 <MX_GPIO_Init+0x16c>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089a:	f003 0301 	and.w	r3, r3, #1
 800089e:	607b      	str	r3, [r7, #4]
 80008a0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80008a2:	2200      	movs	r2, #0
 80008a4:	f44f 4181 	mov.w	r1, #16512	@ 0x4080
 80008a8:	482f      	ldr	r0, [pc, #188]	@ (8000968 <MX_GPIO_Init+0x170>)
 80008aa:	f003 f98f 	bl	8003bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2140      	movs	r1, #64	@ 0x40
 80008b2:	482e      	ldr	r0, [pc, #184]	@ (800096c <MX_GPIO_Init+0x174>)
 80008b4:	f003 f98a 	bl	8003bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 80008b8:	2200      	movs	r2, #0
 80008ba:	2180      	movs	r1, #128	@ 0x80
 80008bc:	482c      	ldr	r0, [pc, #176]	@ (8000970 <MX_GPIO_Init+0x178>)
 80008be:	f003 f985 	bl	8003bcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008c8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ce:	2300      	movs	r3, #0
 80008d0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008d2:	f107 031c 	add.w	r3, r7, #28
 80008d6:	4619      	mov	r1, r3
 80008d8:	4825      	ldr	r0, [pc, #148]	@ (8000970 <MX_GPIO_Init+0x178>)
 80008da:	f002 ffe5 	bl	80038a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 80008de:	f44f 4381 	mov.w	r3, #16512	@ 0x4080
 80008e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e4:	2301      	movs	r3, #1
 80008e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ec:	2300      	movs	r3, #0
 80008ee:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f0:	f107 031c 	add.w	r3, r7, #28
 80008f4:	4619      	mov	r1, r3
 80008f6:	481c      	ldr	r0, [pc, #112]	@ (8000968 <MX_GPIO_Init+0x170>)
 80008f8:	f002 ffd6 	bl	80038a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80008fc:	2320      	movs	r3, #32
 80008fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000900:	2300      	movs	r3, #0
 8000902:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	2300      	movs	r3, #0
 8000906:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000908:	f107 031c 	add.w	r3, r7, #28
 800090c:	4619      	mov	r1, r3
 800090e:	4817      	ldr	r0, [pc, #92]	@ (800096c <MX_GPIO_Init+0x174>)
 8000910:	f002 ffca 	bl	80038a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000914:	2340      	movs	r3, #64	@ 0x40
 8000916:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000918:	2301      	movs	r3, #1
 800091a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091c:	2300      	movs	r3, #0
 800091e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000920:	2300      	movs	r3, #0
 8000922:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000924:	f107 031c 	add.w	r3, r7, #28
 8000928:	4619      	mov	r1, r3
 800092a:	4810      	ldr	r0, [pc, #64]	@ (800096c <MX_GPIO_Init+0x174>)
 800092c:	f002 ffbc 	bl	80038a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD1_Pin;
 8000930:	2380      	movs	r3, #128	@ 0x80
 8000932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000934:	2301      	movs	r3, #1
 8000936:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000938:	2300      	movs	r3, #0
 800093a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800093c:	2300      	movs	r3, #0
 800093e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LD1_GPIO_Port, &GPIO_InitStruct);
 8000940:	f107 031c 	add.w	r3, r7, #28
 8000944:	4619      	mov	r1, r3
 8000946:	480a      	ldr	r0, [pc, #40]	@ (8000970 <MX_GPIO_Init+0x178>)
 8000948:	f002 ffae 	bl	80038a8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800094c:	2200      	movs	r2, #0
 800094e:	2100      	movs	r1, #0
 8000950:	2028      	movs	r0, #40	@ 0x28
 8000952:	f002 fbfc 	bl	800314e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000956:	2028      	movs	r0, #40	@ 0x28
 8000958:	f002 fc15 	bl	8003186 <HAL_NVIC_EnableIRQ>

}
 800095c:	bf00      	nop
 800095e:	3730      	adds	r7, #48	@ 0x30
 8000960:	46bd      	mov	sp, r7
 8000962:	bd80      	pop	{r7, pc}
 8000964:	40021000 	.word	0x40021000
 8000968:	48000400 	.word	0x48000400
 800096c:	48001800 	.word	0x48001800
 8000970:	48000800 	.word	0x48000800

08000974 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b082      	sub	sp, #8
 8000978:	af00      	add	r7, sp, #0
 800097a:	4603      	mov	r3, r0
 800097c:	80fb      	strh	r3, [r7, #6]
	//obsluha preruseni
	if(GPIO_Pin == GPIO_PIN_13){
 800097e:	88fb      	ldrh	r3, [r7, #6]
 8000980:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000984:	d119      	bne.n	80009ba <HAL_GPIO_EXTI_Callback+0x46>
		static bool previous;
		if(previous == false){
 8000986:	4b0f      	ldr	r3, [pc, #60]	@ (80009c4 <HAL_GPIO_EXTI_Callback+0x50>)
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	f083 0301 	eor.w	r3, r3, #1
 800098e:	b2db      	uxtb	r3, r3
 8000990:	2b00      	cmp	r3, #0
 8000992:	d009      	beq.n	80009a8 <HAL_GPIO_EXTI_Callback+0x34>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000994:	2200      	movs	r2, #0
 8000996:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800099a:	480b      	ldr	r0, [pc, #44]	@ (80009c8 <HAL_GPIO_EXTI_Callback+0x54>)
 800099c:	f003 f916 	bl	8003bcc <HAL_GPIO_WritePin>
			previous = true;
 80009a0:	4b08      	ldr	r3, [pc, #32]	@ (80009c4 <HAL_GPIO_EXTI_Callback+0x50>)
 80009a2:	2201      	movs	r2, #1
 80009a4:	701a      	strb	r2, [r3, #0]
  //UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80009a6:	e008      	b.n	80009ba <HAL_GPIO_EXTI_Callback+0x46>
			HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_SET);
 80009a8:	2201      	movs	r2, #1
 80009aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80009ae:	4806      	ldr	r0, [pc, #24]	@ (80009c8 <HAL_GPIO_EXTI_Callback+0x54>)
 80009b0:	f003 f90c 	bl	8003bcc <HAL_GPIO_WritePin>
			previous = false;
 80009b4:	4b03      	ldr	r3, [pc, #12]	@ (80009c4 <HAL_GPIO_EXTI_Callback+0x50>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	701a      	strb	r2, [r3, #0]
}
 80009ba:	bf00      	nop
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
 80009c2:	bf00      	nop
 80009c4:	20000250 	.word	0x20000250
 80009c8:	48000400 	.word	0x48000400

080009cc <DataTransmit2MTLB>:
extern uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len);
extern void DataReceive_MTLB_Callback(uint16_t iD, uint32_t * xData, uint16_t nData_in_values);

// Send float or uint32 or none data
int DataTransmit2MTLB(uint16_t iD, uint8_t * xData, uint16_t nData_in_values)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b082      	sub	sp, #8
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	4603      	mov	r3, r0
 80009d4:	6039      	str	r1, [r7, #0]
 80009d6:	80fb      	strh	r3, [r7, #6]
 80009d8:	4613      	mov	r3, r2
 80009da:	80bb      	strh	r3, [r7, #4]
	if(s2m_Status) return -1;
 80009dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000a54 <DataTransmit2MTLB+0x88>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d002      	beq.n	80009ea <DataTransmit2MTLB+0x1e>
 80009e4:	f04f 33ff 	mov.w	r3, #4294967295
 80009e8:	e02f      	b.n	8000a4a <DataTransmit2MTLB+0x7e>
	if((sizeof(buf_M_TX)-4)<(nData_in_values*4)) return -2;
 80009ea:	88bb      	ldrh	r3, [r7, #4]
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80009f2:	d902      	bls.n	80009fa <DataTransmit2MTLB+0x2e>
 80009f4:	f06f 0301 	mvn.w	r3, #1
 80009f8:	e027      	b.n	8000a4a <DataTransmit2MTLB+0x7e>
	s2m_Status=1;
 80009fa:	4b16      	ldr	r3, [pc, #88]	@ (8000a54 <DataTransmit2MTLB+0x88>)
 80009fc:	2201      	movs	r2, #1
 80009fe:	601a      	str	r2, [r3, #0]
	((uint16_t *) buf_M_TX)[0] = iD;
 8000a00:	4a15      	ldr	r2, [pc, #84]	@ (8000a58 <DataTransmit2MTLB+0x8c>)
 8000a02:	88fb      	ldrh	r3, [r7, #6]
 8000a04:	8013      	strh	r3, [r2, #0]
	((uint16_t *) buf_M_TX)[1] = nData_in_values;
 8000a06:	4a15      	ldr	r2, [pc, #84]	@ (8000a5c <DataTransmit2MTLB+0x90>)
 8000a08:	88bb      	ldrh	r3, [r7, #4]
 8000a0a:	8013      	strh	r3, [r2, #0]
	if(nData_in_values>0) memcpy(buf_M_TX+1, xData, nData_in_values*4);
 8000a0c:	88bb      	ldrh	r3, [r7, #4]
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d006      	beq.n	8000a20 <DataTransmit2MTLB+0x54>
 8000a12:	4813      	ldr	r0, [pc, #76]	@ (8000a60 <DataTransmit2MTLB+0x94>)
 8000a14:	88bb      	ldrh	r3, [r7, #4]
 8000a16:	009b      	lsls	r3, r3, #2
 8000a18:	461a      	mov	r2, r3
 8000a1a:	6839      	ldr	r1, [r7, #0]
 8000a1c:	f00c fa48 	bl	800ceb0 <memcpy>
	s2m_Status = CDC_Transmit_FS((uint8_t*) buf_M_TX, nData_in_values*4 + 4);
 8000a20:	88bb      	ldrh	r3, [r7, #4]
 8000a22:	3301      	adds	r3, #1
 8000a24:	b29b      	uxth	r3, r3
 8000a26:	009b      	lsls	r3, r3, #2
 8000a28:	b29b      	uxth	r3, r3
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	480a      	ldr	r0, [pc, #40]	@ (8000a58 <DataTransmit2MTLB+0x8c>)
 8000a2e:	f00b fc73 	bl	800c318 <CDC_Transmit_FS>
 8000a32:	4603      	mov	r3, r0
 8000a34:	461a      	mov	r2, r3
 8000a36:	4b07      	ldr	r3, [pc, #28]	@ (8000a54 <DataTransmit2MTLB+0x88>)
 8000a38:	601a      	str	r2, [r3, #0]
	if(s2m_Status)
 8000a3a:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <DataTransmit2MTLB+0x88>)
 8000a3c:	681b      	ldr	r3, [r3, #0]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d002      	beq.n	8000a48 <DataTransmit2MTLB+0x7c>
	{
		s2m_Status=0;//if on zero... USB busy
 8000a42:	4b04      	ldr	r3, [pc, #16]	@ (8000a54 <DataTransmit2MTLB+0x88>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	601a      	str	r2, [r3, #0]
	}
	return 0;
 8000a48:	2300      	movs	r3, #0
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	20008258 	.word	0x20008258
 8000a58:	20000254 	.word	0x20000254
 8000a5c:	20000256 	.word	0x20000256
 8000a60:	20000258 	.word	0x20000258

08000a64 <m2s_Process>:
int SendData2MTLB(uint16_t iD, uint8_t * xData, uint16_t nData_in_values){	return DataTransmit2MTLB(iD, xData, nData_in_values);}

void m2s_Process(void)//called from inf. loop
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	af00      	add	r7, sp, #0
	if(!m2s_Status) return;//the most often ....
 8000a68:	4b12      	ldr	r3, [pc, #72]	@ (8000ab4 <m2s_Process+0x50>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d01e      	beq.n	8000aae <m2s_Process+0x4a>
	if(m2s_Status==1)
 8000a70:	4b10      	ldr	r3, [pc, #64]	@ (8000ab4 <m2s_Process+0x50>)
 8000a72:	681b      	ldr	r3, [r3, #0]
 8000a74:	2b01      	cmp	r3, #1
 8000a76:	d111      	bne.n	8000a9c <m2s_Process+0x38>
	{
		DataReceive_MTLB_Callback(m2s_ID, m2s_buf, m2s_nData_in_bytes/4);
 8000a78:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab8 <m2s_Process+0x54>)
 8000a7a:	681b      	ldr	r3, [r3, #0]
 8000a7c:	b298      	uxth	r0, r3
 8000a7e:	4b0f      	ldr	r3, [pc, #60]	@ (8000abc <m2s_Process+0x58>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	da00      	bge.n	8000a88 <m2s_Process+0x24>
 8000a86:	3303      	adds	r3, #3
 8000a88:	109b      	asrs	r3, r3, #2
 8000a8a:	b29b      	uxth	r3, r3
 8000a8c:	461a      	mov	r2, r3
 8000a8e:	490c      	ldr	r1, [pc, #48]	@ (8000ac0 <m2s_Process+0x5c>)
 8000a90:	f000 f896 	bl	8000bc0 <DataReceive_MTLB_Callback>
		m2s_Status = 0;
 8000a94:	4b07      	ldr	r3, [pc, #28]	@ (8000ab4 <m2s_Process+0x50>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	601a      	str	r2, [r3, #0]
		return;
 8000a9a:	e009      	b.n	8000ab0 <m2s_Process+0x4c>
	}
	if(m2s_Status==2)
	{
	}

	if(m2s_Status== -1)//init receiving new message from matlab
 8000a9c:	4b05      	ldr	r3, [pc, #20]	@ (8000ab4 <m2s_Process+0x50>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000aa4:	d104      	bne.n	8000ab0 <m2s_Process+0x4c>
	{
		m2s_Status = 0;
 8000aa6:	4b03      	ldr	r3, [pc, #12]	@ (8000ab4 <m2s_Process+0x50>)
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	601a      	str	r2, [r3, #0]
		return;
 8000aac:	e000      	b.n	8000ab0 <m2s_Process+0x4c>
	if(!m2s_Status) return;//the most often ....
 8000aae:	bf00      	nop
	}

}
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	2000825c 	.word	0x2000825c
 8000ab8:	20008260 	.word	0x20008260
 8000abc:	20008264 	.word	0x20008264
 8000ac0:	20004258 	.word	0x20004258

08000ac4 <USB_My_Receive>:
void USB_My_Receive(uint8_t* Buf, uint32_t Len)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
 8000acc:	6039      	str	r1, [r7, #0]
	if(m2s_Status==0)//new message
 8000ace:	4b22      	ldr	r3, [pc, #136]	@ (8000b58 <USB_My_Receive+0x94>)
 8000ad0:	681b      	ldr	r3, [r3, #0]
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d10c      	bne.n	8000af0 <USB_My_Receive+0x2c>
	{
		  m2s_ID = ((uint16_t *) Buf)[0] ;
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	881b      	ldrh	r3, [r3, #0]
 8000ada:	461a      	mov	r2, r3
 8000adc:	4b1f      	ldr	r3, [pc, #124]	@ (8000b5c <USB_My_Receive+0x98>)
 8000ade:	601a      	str	r2, [r3, #0]
		  if(m2s_ID == 0)
 8000ae0:	4b1e      	ldr	r3, [pc, #120]	@ (8000b5c <USB_My_Receive+0x98>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d030      	beq.n	8000b4a <USB_My_Receive+0x86>
			    return;
		  m2s_Status=100;
 8000ae8:	4b1b      	ldr	r3, [pc, #108]	@ (8000b58 <USB_My_Receive+0x94>)
 8000aea:	2264      	movs	r2, #100	@ 0x64
 8000aec:	601a      	str	r2, [r3, #0]
		  return;
 8000aee:	e02f      	b.n	8000b50 <USB_My_Receive+0x8c>
	}
	if(m2s_Status==100)
 8000af0:	4b19      	ldr	r3, [pc, #100]	@ (8000b58 <USB_My_Receive+0x94>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	2b64      	cmp	r3, #100	@ 0x64
 8000af6:	d110      	bne.n	8000b1a <USB_My_Receive+0x56>
	{
		  m2s_nData_in_bytes = ((uint16_t *) Buf)[0] *4; //
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	881b      	ldrh	r3, [r3, #0]
 8000afc:	009b      	lsls	r3, r3, #2
 8000afe:	4a18      	ldr	r2, [pc, #96]	@ (8000b60 <USB_My_Receive+0x9c>)
 8000b00:	6013      	str	r3, [r2, #0]
		  if(m2s_nData_in_bytes == 0)
 8000b02:	4b17      	ldr	r3, [pc, #92]	@ (8000b60 <USB_My_Receive+0x9c>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d103      	bne.n	8000b12 <USB_My_Receive+0x4e>
		  {
			  m2s_Status=1;
 8000b0a:	4b13      	ldr	r3, [pc, #76]	@ (8000b58 <USB_My_Receive+0x94>)
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	601a      	str	r2, [r3, #0]
			  return;
 8000b10:	e01e      	b.n	8000b50 <USB_My_Receive+0x8c>
		  }
		  m2s_Status=3;//wait for xData
 8000b12:	4b11      	ldr	r3, [pc, #68]	@ (8000b58 <USB_My_Receive+0x94>)
 8000b14:	2203      	movs	r2, #3
 8000b16:	601a      	str	r2, [r3, #0]
		  return;
 8000b18:	e01a      	b.n	8000b50 <USB_My_Receive+0x8c>
	}
	if(m2s_Status==3)//xData
 8000b1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000b58 <USB_My_Receive+0x94>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	2b03      	cmp	r3, #3
 8000b20:	d115      	bne.n	8000b4e <USB_My_Receive+0x8a>
	{
		  if(Len<m2s_nData_in_bytes)
 8000b22:	4b0f      	ldr	r3, [pc, #60]	@ (8000b60 <USB_My_Receive+0x9c>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	461a      	mov	r2, r3
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d202      	bcs.n	8000b34 <USB_My_Receive+0x70>
			  m2s_nData_in_bytes=Len;
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	4a0b      	ldr	r2, [pc, #44]	@ (8000b60 <USB_My_Receive+0x9c>)
 8000b32:	6013      	str	r3, [r2, #0]
		  memcpy(m2s_buf, Buf, m2s_nData_in_bytes);
 8000b34:	4b0a      	ldr	r3, [pc, #40]	@ (8000b60 <USB_My_Receive+0x9c>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	461a      	mov	r2, r3
 8000b3a:	6879      	ldr	r1, [r7, #4]
 8000b3c:	4809      	ldr	r0, [pc, #36]	@ (8000b64 <USB_My_Receive+0xa0>)
 8000b3e:	f00c f9b7 	bl	800ceb0 <memcpy>
		  m2s_Status=1;
 8000b42:	4b05      	ldr	r3, [pc, #20]	@ (8000b58 <USB_My_Receive+0x94>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	601a      	str	r2, [r3, #0]
		  return;
 8000b48:	e002      	b.n	8000b50 <USB_My_Receive+0x8c>
			    return;
 8000b4a:	bf00      	nop
 8000b4c:	e000      	b.n	8000b50 <USB_My_Receive+0x8c>
	}

	return;
 8000b4e:	bf00      	nop
}
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	2000825c 	.word	0x2000825c
 8000b5c:	20008260 	.word	0x20008260
 8000b60:	20008264 	.word	0x20008264
 8000b64:	20004258 	.word	0x20004258

08000b68 <HAL_TIM_PeriodElapsedCallback>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  if(htim == &htim6){
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	4a0b      	ldr	r2, [pc, #44]	@ (8000ba0 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8000b74:	4293      	cmp	r3, r2
 8000b76:	d10e      	bne.n	8000b96 <HAL_TIM_PeriodElapsedCallback+0x2e>
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000b78:	2180      	movs	r1, #128	@ 0x80
 8000b7a:	480a      	ldr	r0, [pc, #40]	@ (8000ba4 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8000b7c:	f003 f83e 	bl	8003bfc <HAL_GPIO_TogglePin>

	// zvysovani promenne periodical a odesilani po UART
	periodical += 1;
 8000b80:	4b09      	ldr	r3, [pc, #36]	@ (8000ba8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	3301      	adds	r3, #1
 8000b86:	4a08      	ldr	r2, [pc, #32]	@ (8000ba8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000b88:	6013      	str	r3, [r2, #0]
	//HAL_UART_Transmit_DMA(&hlpuart1, (const uint8_t*)&periodical, 10);
	DataTransmit2MTLB(1010, &periodical, 1);
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	4906      	ldr	r1, [pc, #24]	@ (8000ba8 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8000b8e:	f240 30f2 	movw	r0, #1010	@ 0x3f2
 8000b92:	f7ff ff1b 	bl	80009cc <DataTransmit2MTLB>
  }
}
 8000b96:	bf00      	nop
 8000b98:	3708      	adds	r7, #8
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	2000a3f4 	.word	0x2000a3f4
 8000ba4:	48000400 	.word	0x48000400
 8000ba8:	20008268 	.word	0x20008268

08000bac <HAL_UART_RxCpltCallback>:

char testdata[10];

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
  {
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
//    if(huart == &hlpuart1){
//    	HAL_UART_Transmit_DMA(&hlpuart1, (uint8_t*)testdata, 10);
//    	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t*)testdata, 10);
//    }

  }
 8000bb4:	bf00      	nop
 8000bb6:	370c      	adds	r7, #12
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbe:	4770      	bx	lr

08000bc0 <DataReceive_MTLB_Callback>:

void DataReceive_MTLB_Callback(uint16_t iD, uint32_t * xData, uint16_t nData_in_values)
{//when data comes from matlab, this is called and here is the branching and processing
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	6039      	str	r1, [r7, #0]
 8000bca:	80fb      	strh	r3, [r7, #6]
 8000bcc:	4613      	mov	r3, r2
 8000bce:	80bb      	strh	r3, [r7, #4]
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	2180      	movs	r1, #128	@ 0x80
 8000bd4:	4813      	ldr	r0, [pc, #76]	@ (8000c24 <DataReceive_MTLB_Callback+0x64>)
 8000bd6:	f002 fff9 	bl	8003bcc <HAL_GPIO_WritePin>
	switch(iD)
 8000bda:	88fb      	ldrh	r3, [r7, #6]
 8000bdc:	f640 72a2 	movw	r2, #4002	@ 0xfa2
 8000be0:	4293      	cmp	r3, r2
 8000be2:	d011      	beq.n	8000c08 <DataReceive_MTLB_Callback+0x48>
 8000be4:	f640 72a2 	movw	r2, #4002	@ 0xfa2
 8000be8:	4293      	cmp	r3, r2
 8000bea:	dc0f      	bgt.n	8000c0c <DataReceive_MTLB_Callback+0x4c>
 8000bec:	2b14      	cmp	r3, #20
 8000bee:	d004      	beq.n	8000bfa <DataReceive_MTLB_Callback+0x3a>
 8000bf0:	f640 72a1 	movw	r2, #4001	@ 0xfa1
 8000bf4:	4293      	cmp	r3, r2
 8000bf6:	d00b      	beq.n	8000c10 <DataReceive_MTLB_Callback+0x50>
	// teplota[60]=nTeplota;
	// DataTransmit2MTLB(40002,(uint8_t *) teplota, 61);
	break;

	default:
	break;
 8000bf8:	e008      	b.n	8000c0c <DataReceive_MTLB_Callback+0x4c>
		DataTransmit2MTLB(20, xData, nData_in_values);
 8000bfa:	88bb      	ldrh	r3, [r7, #4]
 8000bfc:	461a      	mov	r2, r3
 8000bfe:	6839      	ldr	r1, [r7, #0]
 8000c00:	2014      	movs	r0, #20
 8000c02:	f7ff fee3 	bl	80009cc <DataTransmit2MTLB>
		break;
 8000c06:	e004      	b.n	8000c12 <DataReceive_MTLB_Callback+0x52>
	break;
 8000c08:	bf00      	nop
 8000c0a:	e002      	b.n	8000c12 <DataReceive_MTLB_Callback+0x52>
	break;
 8000c0c:	bf00      	nop
 8000c0e:	e000      	b.n	8000c12 <DataReceive_MTLB_Callback+0x52>
	break;
 8000c10:	bf00      	nop
	}
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000c12:	2200      	movs	r2, #0
 8000c14:	2180      	movs	r1, #128	@ 0x80
 8000c16:	4803      	ldr	r0, [pc, #12]	@ (8000c24 <DataReceive_MTLB_Callback+0x64>)
 8000c18:	f002 ffd8 	bl	8003bcc <HAL_GPIO_WritePin>
}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	48000400 	.word	0x48000400

08000c28 <myDmaFunction>:
}



/* ------------------ DMA FUNKCE A CALLBACKY ------------------ */
void myDmaFunction(DMA_HandleTypeDef *_hdma){
 8000c28:	b480      	push	{r7}
 8000c2a:	b083      	sub	sp, #12
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
	dma_tic = htim5.Instance->CNT;
 8000c30:	4b07      	ldr	r3, [pc, #28]	@ (8000c50 <myDmaFunction+0x28>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c36:	4a07      	ldr	r2, [pc, #28]	@ (8000c54 <myDmaFunction+0x2c>)
 8000c38:	6013      	str	r3, [r2, #0]
	dma_toc = htim5.Instance->CNT;
 8000c3a:	4b05      	ldr	r3, [pc, #20]	@ (8000c50 <myDmaFunction+0x28>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c40:	4a05      	ldr	r2, [pc, #20]	@ (8000c58 <myDmaFunction+0x30>)
 8000c42:	6013      	str	r3, [r2, #0]
}
 8000c44:	bf00      	nop
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4e:	4770      	bx	lr
 8000c50:	2000a3a8 	.word	0x2000a3a8
 8000c54:	20008274 	.word	0x20008274
 8000c58:	20008278 	.word	0x20008278

08000c5c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  potenciometer = 0;
 8000c64:	4b16      	ldr	r3, [pc, #88]	@ (8000cc0 <HAL_ADC_ConvCpltCallback+0x64>)
 8000c66:	f04f 0200 	mov.w	r2, #0
 8000c6a:	601a      	str	r2, [r3, #0]

  for(int i = 0; i < 100; i++){
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	60fb      	str	r3, [r7, #12]
 8000c70:	e013      	b.n	8000c9a <HAL_ADC_ConvCpltCallback+0x3e>
	  potenciometer = potenciometer + dma_data_buffer[i+100];
 8000c72:	68fb      	ldr	r3, [r7, #12]
 8000c74:	3364      	adds	r3, #100	@ 0x64
 8000c76:	4a13      	ldr	r2, [pc, #76]	@ (8000cc4 <HAL_ADC_ConvCpltCallback+0x68>)
 8000c78:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000c7c:	ee07 3a90 	vmov	s15, r3
 8000c80:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c84:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc0 <HAL_ADC_ConvCpltCallback+0x64>)
 8000c86:	edd3 7a00 	vldr	s15, [r3]
 8000c8a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000c8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000cc0 <HAL_ADC_ConvCpltCallback+0x64>)
 8000c90:	edc3 7a00 	vstr	s15, [r3]
  for(int i = 0; i < 100; i++){
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	3301      	adds	r3, #1
 8000c98:	60fb      	str	r3, [r7, #12]
 8000c9a:	68fb      	ldr	r3, [r7, #12]
 8000c9c:	2b63      	cmp	r3, #99	@ 0x63
 8000c9e:	dde8      	ble.n	8000c72 <HAL_ADC_ConvCpltCallback+0x16>
  }
  potenciometer = potenciometer / 100;
 8000ca0:	4b07      	ldr	r3, [pc, #28]	@ (8000cc0 <HAL_ADC_ConvCpltCallback+0x64>)
 8000ca2:	ed93 7a00 	vldr	s14, [r3]
 8000ca6:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8000cc8 <HAL_ADC_ConvCpltCallback+0x6c>
 8000caa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000cae:	4b04      	ldr	r3, [pc, #16]	@ (8000cc0 <HAL_ADC_ConvCpltCallback+0x64>)
 8000cb0:	edc3 7a00 	vstr	s15, [r3]
}
 8000cb4:	bf00      	nop
 8000cb6:	3714      	adds	r7, #20
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr
 8000cc0:	2000a34c 	.word	0x2000a34c
 8000cc4:	2000a1bc 	.word	0x2000a1bc
 8000cc8:	42c80000 	.word	0x42c80000

08000ccc <HAL_ADC_ConvHalfCpltCallback>:

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b085      	sub	sp, #20
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  potenciometer = 0;
 8000cd4:	4b16      	ldr	r3, [pc, #88]	@ (8000d30 <HAL_ADC_ConvHalfCpltCallback+0x64>)
 8000cd6:	f04f 0200 	mov.w	r2, #0
 8000cda:	601a      	str	r2, [r3, #0]

  for(int i = 0; i < 100; i++){
 8000cdc:	2300      	movs	r3, #0
 8000cde:	60fb      	str	r3, [r7, #12]
 8000ce0:	e012      	b.n	8000d08 <HAL_ADC_ConvHalfCpltCallback+0x3c>
	  potenciometer = potenciometer + dma_data_buffer[i];
 8000ce2:	4a14      	ldr	r2, [pc, #80]	@ (8000d34 <HAL_ADC_ConvHalfCpltCallback+0x68>)
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000cea:	ee07 3a90 	vmov	s15, r3
 8000cee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000cf2:	4b0f      	ldr	r3, [pc, #60]	@ (8000d30 <HAL_ADC_ConvHalfCpltCallback+0x64>)
 8000cf4:	edd3 7a00 	vldr	s15, [r3]
 8000cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cfc:	4b0c      	ldr	r3, [pc, #48]	@ (8000d30 <HAL_ADC_ConvHalfCpltCallback+0x64>)
 8000cfe:	edc3 7a00 	vstr	s15, [r3]
  for(int i = 0; i < 100; i++){
 8000d02:	68fb      	ldr	r3, [r7, #12]
 8000d04:	3301      	adds	r3, #1
 8000d06:	60fb      	str	r3, [r7, #12]
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	2b63      	cmp	r3, #99	@ 0x63
 8000d0c:	dde9      	ble.n	8000ce2 <HAL_ADC_ConvHalfCpltCallback+0x16>
  }
  potenciometer = potenciometer / 100;
 8000d0e:	4b08      	ldr	r3, [pc, #32]	@ (8000d30 <HAL_ADC_ConvHalfCpltCallback+0x64>)
 8000d10:	ed93 7a00 	vldr	s14, [r3]
 8000d14:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8000d38 <HAL_ADC_ConvHalfCpltCallback+0x6c>
 8000d18:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d1c:	4b04      	ldr	r3, [pc, #16]	@ (8000d30 <HAL_ADC_ConvHalfCpltCallback+0x64>)
 8000d1e:	edc3 7a00 	vstr	s15, [r3]
}
 8000d22:	bf00      	nop
 8000d24:	3714      	adds	r7, #20
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
 8000d2e:	bf00      	nop
 8000d30:	2000a34c 	.word	0x2000a34c
 8000d34:	2000a1bc 	.word	0x2000a1bc
 8000d38:	42c80000 	.word	0x42c80000

08000d3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000d42:	f000 fcb6 	bl	80016b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000d46:	f000 f89d 	bl	8000e84 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000d4a:	f7ff fd55 	bl	80007f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000d4e:	f7ff fcdb 	bl	8000708 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8000d52:	f000 fae3 	bl	800131c <MX_LPUART1_UART_Init>
  MX_USART3_UART_Init();
 8000d56:	f000 fb2d 	bl	80013b4 <MX_USART3_UART_Init>
  MX_TIM6_Init();
 8000d5a:	f000 fa51 	bl	8001200 <MX_TIM6_Init>
  MX_USB_DEVICE_Init();
 8000d5e:	f00b fa17 	bl	800c190 <MX_USB_DEVICE_Init>
  MX_TIM5_Init();
 8000d62:	f000 f9ff 	bl	8001164 <MX_TIM5_Init>
  MX_ADC1_Init();
 8000d66:	f7ff fbc9 	bl	80004fc <MX_ADC1_Init>
  MX_TIM3_Init();
 8000d6a:	f000 f9ad 	bl	80010c8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // zapnuti zelene ledky
  HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_SET);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	2180      	movs	r1, #128	@ 0x80
 8000d72:	4834      	ldr	r0, [pc, #208]	@ (8000e44 <main+0x108>)
 8000d74:	f002 ff2a 	bl	8003bcc <HAL_GPIO_WritePin>

  // volani casovace
  HAL_TIM_Base_Start_IT(&htim6);
 8000d78:	4833      	ldr	r0, [pc, #204]	@ (8000e48 <main+0x10c>)
 8000d7a:	f005 fead 	bl	8006ad8 <HAL_TIM_Base_Start_IT>

  char *msg = "Hello world!\n\r";
 8000d7e:	4b33      	ldr	r3, [pc, #204]	@ (8000e4c <main+0x110>)
 8000d80:	60bb      	str	r3, [r7, #8]
  HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), 0xFFFF);
 8000d82:	68b8      	ldr	r0, [r7, #8]
 8000d84:	f7ff fa3a 	bl	80001fc <strlen>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	b29a      	uxth	r2, r3
 8000d8c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d90:	68b9      	ldr	r1, [r7, #8]
 8000d92:	482f      	ldr	r0, [pc, #188]	@ (8000e50 <main+0x114>)
 8000d94:	f006 fb2e 	bl	80073f4 <HAL_UART_Transmit>
  HAL_UART_Receive_DMA(&hlpuart1, (uint8_t*)testdata, 10);
 8000d98:	220a      	movs	r2, #10
 8000d9a:	492e      	ldr	r1, [pc, #184]	@ (8000e54 <main+0x118>)
 8000d9c:	482c      	ldr	r0, [pc, #176]	@ (8000e50 <main+0x114>)
 8000d9e:	f006 fbb7 	bl	8007510 <HAL_UART_Receive_DMA>

  //zjistovani casu potrebneho pro kopirovani mezi poli
  HAL_TIM_Base_Start(&htim5);
 8000da2:	482d      	ldr	r0, [pc, #180]	@ (8000e58 <main+0x11c>)
 8000da4:	f005 fe30 	bl	8006a08 <HAL_TIM_Base_Start>

  for (int i = 0; i < 1000; i++){
 8000da8:	2300      	movs	r3, #0
 8000daa:	60fb      	str	r3, [r7, #12]
 8000dac:	e00d      	b.n	8000dca <main+0x8e>
	  dma[i] = i;
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	ee07 3a90 	vmov	s15, r3
 8000db4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000db8:	4a28      	ldr	r2, [pc, #160]	@ (8000e5c <main+0x120>)
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	009b      	lsls	r3, r3, #2
 8000dbe:	4413      	add	r3, r2
 8000dc0:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < 1000; i++){
 8000dc4:	68fb      	ldr	r3, [r7, #12]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	60fb      	str	r3, [r7, #12]
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000dd0:	dbed      	blt.n	8000dae <main+0x72>
  }

  tic = htim5.Instance->CNT;
 8000dd2:	4b21      	ldr	r3, [pc, #132]	@ (8000e58 <main+0x11c>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dd8:	4a21      	ldr	r2, [pc, #132]	@ (8000e60 <main+0x124>)
 8000dda:	6013      	str	r3, [r2, #0]

  //memcpy(cpy, dma, 500*sizeof(float));

  toc = htim5.Instance->CNT;
 8000ddc:	4b1e      	ldr	r3, [pc, #120]	@ (8000e58 <main+0x11c>)
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000de2:	4a20      	ldr	r2, [pc, #128]	@ (8000e64 <main+0x128>)
 8000de4:	6013      	str	r3, [r2, #0]

  HAL_StatusTypeDef status = HAL_DMA_RegisterCallback(&hdma_memtomem_dma1_channel2, HAL_DMA_XFER_CPLT_CB_ID, &myDmaFunction);
 8000de6:	4a20      	ldr	r2, [pc, #128]	@ (8000e68 <main+0x12c>)
 8000de8:	2100      	movs	r1, #0
 8000dea:	4820      	ldr	r0, [pc, #128]	@ (8000e6c <main+0x130>)
 8000dec:	f002 fc74 	bl	80036d8 <HAL_DMA_RegisterCallback>
 8000df0:	4603      	mov	r3, r0
 8000df2:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);

  tic = htim5.Instance->CNT;
 8000df4:	4b18      	ldr	r3, [pc, #96]	@ (8000e58 <main+0x11c>)
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dfa:	4a19      	ldr	r2, [pc, #100]	@ (8000e60 <main+0x124>)
 8000dfc:	6013      	str	r3, [r2, #0]
  HAL_DMA_Start_IT(&hdma_memtomem_dma1_channel2, dma, cpy, 1000);
 8000dfe:	4917      	ldr	r1, [pc, #92]	@ (8000e5c <main+0x120>)
 8000e00:	4a1b      	ldr	r2, [pc, #108]	@ (8000e70 <main+0x134>)
 8000e02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e06:	4819      	ldr	r0, [pc, #100]	@ (8000e6c <main+0x130>)
 8000e08:	f002 fa80 	bl	800330c <HAL_DMA_Start_IT>
  dma_toc = htim5.Instance->CNT;
 8000e0c:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <main+0x11c>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e12:	4a18      	ldr	r2, [pc, #96]	@ (8000e74 <main+0x138>)
 8000e14:	6013      	str	r3, [r2, #0]
  toc = htim5.Instance->CNT;
 8000e16:	4b10      	ldr	r3, [pc, #64]	@ (8000e58 <main+0x11c>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e1c:	4a11      	ldr	r2, [pc, #68]	@ (8000e64 <main+0x128>)
 8000e1e:	6013      	str	r3, [r2, #0]

  HAL_TIM_Base_Start_IT(&htim3);
 8000e20:	4815      	ldr	r0, [pc, #84]	@ (8000e78 <main+0x13c>)
 8000e22:	f005 fe59 	bl	8006ad8 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000e26:	217f      	movs	r1, #127	@ 0x7f
 8000e28:	4814      	ldr	r0, [pc, #80]	@ (8000e7c <main+0x140>)
 8000e2a:	f002 f823 	bl	8002e74 <HAL_ADCEx_Calibration_Start>
  HAL_StatusTypeDef adc_status = HAL_ADC_Start_DMA(&hadc1, dma_data_buffer, 200);
 8000e2e:	22c8      	movs	r2, #200	@ 0xc8
 8000e30:	4913      	ldr	r1, [pc, #76]	@ (8000e80 <main+0x144>)
 8000e32:	4812      	ldr	r0, [pc, #72]	@ (8000e7c <main+0x140>)
 8000e34:	f001 f830 	bl	8001e98 <HAL_ADC_Start_DMA>
 8000e38:	4603      	mov	r3, r0
 8000e3a:	71bb      	strb	r3, [r7, #6]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  //HAL_UART_Transmit(&huart3, welcome_tx_buffer, 16, 10);

	  m2s_Process();
 8000e3c:	f7ff fe12 	bl	8000a64 <m2s_Process>
 8000e40:	e7fc      	b.n	8000e3c <main+0x100>
 8000e42:	bf00      	nop
 8000e44:	48000800 	.word	0x48000800
 8000e48:	2000a3f4 	.word	0x2000a3f4
 8000e4c:	0800cee4 	.word	0x0800cee4
 8000e50:	2000a440 	.word	0x2000a440
 8000e54:	2000a350 	.word	0x2000a350
 8000e58:	2000a3a8 	.word	0x2000a3a8
 8000e5c:	2000827c 	.word	0x2000827c
 8000e60:	2000826c 	.word	0x2000826c
 8000e64:	20008270 	.word	0x20008270
 8000e68:	08000c29 	.word	0x08000c29
 8000e6c:	200001f0 	.word	0x200001f0
 8000e70:	2000921c 	.word	0x2000921c
 8000e74:	20008278 	.word	0x20008278
 8000e78:	2000a35c 	.word	0x2000a35c
 8000e7c:	20000128 	.word	0x20000128
 8000e80:	2000a1bc 	.word	0x2000a1bc

08000e84 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b096      	sub	sp, #88	@ 0x58
 8000e88:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e8a:	f107 0314 	add.w	r3, r7, #20
 8000e8e:	2244      	movs	r2, #68	@ 0x44
 8000e90:	2100      	movs	r1, #0
 8000e92:	4618      	mov	r0, r3
 8000e94:	f00b ffe0 	bl	800ce58 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e98:	463b      	mov	r3, r7
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	601a      	str	r2, [r3, #0]
 8000e9e:	605a      	str	r2, [r3, #4]
 8000ea0:	609a      	str	r2, [r3, #8]
 8000ea2:	60da      	str	r2, [r3, #12]
 8000ea4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000ea6:	2000      	movs	r0, #0
 8000ea8:	f004 f8a2 	bl	8004ff0 <HAL_PWREx_ControlVoltageScaling>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d001      	beq.n	8000eb6 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000eb2:	f000 f83a 	bl	8000f2a <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 8000eb6:	2322      	movs	r3, #34	@ 0x22
 8000eb8:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000eba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ebe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ec4:	2340      	movs	r3, #64	@ 0x40
 8000ec6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ecc:	2302      	movs	r3, #2
 8000ece:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 30;
 8000ed4:	231e      	movs	r3, #30
 8000ed6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ed8:	2302      	movs	r3, #2
 8000eda:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000edc:	2302      	movs	r3, #2
 8000ede:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ee4:	f107 0314 	add.w	r3, r7, #20
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f004 f945 	bl	8005178 <HAL_RCC_OscConfig>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d001      	beq.n	8000ef8 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000ef4:	f000 f819 	bl	8000f2a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ef8:	230f      	movs	r3, #15
 8000efa:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000efc:	2303      	movs	r3, #3
 8000efe:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f00:	2300      	movs	r3, #0
 8000f02:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f04:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f08:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000f0e:	463b      	mov	r3, r7
 8000f10:	2105      	movs	r1, #5
 8000f12:	4618      	mov	r0, r3
 8000f14:	f004 fd4a 	bl	80059ac <HAL_RCC_ClockConfig>
 8000f18:	4603      	mov	r3, r0
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d001      	beq.n	8000f22 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000f1e:	f000 f804 	bl	8000f2a <Error_Handler>
  }
}
 8000f22:	bf00      	nop
 8000f24:	3758      	adds	r7, #88	@ 0x58
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}

08000f2a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f2e:	b672      	cpsid	i
}
 8000f30:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f32:	bf00      	nop
 8000f34:	e7fd      	b.n	8000f32 <Error_Handler+0x8>
	...

08000f38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	b083      	sub	sp, #12
 8000f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f7c <HAL_MspInit+0x44>)
 8000f40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f42:	4a0e      	ldr	r2, [pc, #56]	@ (8000f7c <HAL_MspInit+0x44>)
 8000f44:	f043 0301 	orr.w	r3, r3, #1
 8000f48:	6613      	str	r3, [r2, #96]	@ 0x60
 8000f4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000f7c <HAL_MspInit+0x44>)
 8000f4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	607b      	str	r3, [r7, #4]
 8000f54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f56:	4b09      	ldr	r3, [pc, #36]	@ (8000f7c <HAL_MspInit+0x44>)
 8000f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f5a:	4a08      	ldr	r2, [pc, #32]	@ (8000f7c <HAL_MspInit+0x44>)
 8000f5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f60:	6593      	str	r3, [r2, #88]	@ 0x58
 8000f62:	4b06      	ldr	r3, [pc, #24]	@ (8000f7c <HAL_MspInit+0x44>)
 8000f64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f6a:	603b      	str	r3, [r7, #0]
 8000f6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f6e:	bf00      	nop
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
 8000f7a:	bf00      	nop
 8000f7c:	40021000 	.word	0x40021000

08000f80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f84:	bf00      	nop
 8000f86:	e7fd      	b.n	8000f84 <NMI_Handler+0x4>

08000f88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f88:	b480      	push	{r7}
 8000f8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f8c:	bf00      	nop
 8000f8e:	e7fd      	b.n	8000f8c <HardFault_Handler+0x4>

08000f90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f94:	bf00      	nop
 8000f96:	e7fd      	b.n	8000f94 <MemManage_Handler+0x4>

08000f98 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f9c:	bf00      	nop
 8000f9e:	e7fd      	b.n	8000f9c <BusFault_Handler+0x4>

08000fa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fa4:	bf00      	nop
 8000fa6:	e7fd      	b.n	8000fa4 <UsageFault_Handler+0x4>

08000fa8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fac:	bf00      	nop
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr

08000fb6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fba:	bf00      	nop
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc2:	4770      	bx	lr

08000fc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr

08000fd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fd2:	b580      	push	{r7, lr}
 8000fd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fd6:	f000 fbc1 	bl	800175c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
	...

08000fe0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8000fe4:	4802      	ldr	r0, [pc, #8]	@ (8000ff0 <DMA1_Channel1_IRQHandler+0x10>)
 8000fe6:	f002 fac7 	bl	8003578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000fea:	bf00      	nop
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	2000a568 	.word	0x2000a568

08000ff4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma1_channel2);
 8000ff8:	4802      	ldr	r0, [pc, #8]	@ (8001004 <DMA1_Channel2_IRQHandler+0x10>)
 8000ffa:	f002 fabd 	bl	8003578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	200001f0 	.word	0x200001f0

08001008 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800100c:	4802      	ldr	r0, [pc, #8]	@ (8001018 <DMA1_Channel3_IRQHandler+0x10>)
 800100e:	f002 fab3 	bl	8003578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	20000190 	.word	0x20000190

0800101c <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001020:	4802      	ldr	r0, [pc, #8]	@ (800102c <ADC1_IRQHandler+0x10>)
 8001022:	f000 ffbd 	bl	8001fa0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001026:	bf00      	nop
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	20000128 	.word	0x20000128

08001030 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001034:	4802      	ldr	r0, [pc, #8]	@ (8001040 <TIM3_IRQHandler+0x10>)
 8001036:	f005 fdbf 	bl	8006bb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	2000a35c 	.word	0x2000a35c

08001044 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001048:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800104c:	f002 fdf0 	bl	8003c30 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001050:	bf00      	nop
 8001052:	bd80      	pop	{r7, pc}

08001054 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001058:	4802      	ldr	r0, [pc, #8]	@ (8001064 <TIM6_DAC_IRQHandler+0x10>)
 800105a:	f005 fdad 	bl	8006bb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	2000a3f4 	.word	0x2000a3f4

08001068 <DMA2_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA2 channel2 global interrupt.
  */
void DMA2_Channel2_IRQHandler(void)
{
 8001068:	b580      	push	{r7, lr}
 800106a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel2_IRQn 0 */

  /* USER CODE END DMA2_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_tx);
 800106c:	4802      	ldr	r0, [pc, #8]	@ (8001078 <DMA2_Channel2_IRQHandler+0x10>)
 800106e:	f002 fa83 	bl	8003578 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel2_IRQn 1 */

  /* USER CODE END DMA2_Channel2_IRQn 1 */
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	2000a5c8 	.word	0x2000a5c8

0800107c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001080:	4802      	ldr	r0, [pc, #8]	@ (800108c <OTG_FS_IRQHandler+0x10>)
 8001082:	f002 ff40 	bl	8003f06 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	2000bb0c 	.word	0x2000bb0c

08001090 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8001094:	4802      	ldr	r0, [pc, #8]	@ (80010a0 <LPUART1_IRQHandler+0x10>)
 8001096:	f006 fa87 	bl	80075a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800109a:	bf00      	nop
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	2000a440 	.word	0x2000a440

080010a4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80010a8:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <SystemInit+0x20>)
 80010aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010ae:	4a05      	ldr	r2, [pc, #20]	@ (80010c4 <SystemInit+0x20>)
 80010b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
 80010c2:	bf00      	nop
 80010c4:	e000ed00 	.word	0xe000ed00

080010c8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim5;
TIM_HandleTypeDef htim6;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010ce:	f107 0310 	add.w	r3, r7, #16
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010dc:	1d3b      	adds	r3, r7, #4
 80010de:	2200      	movs	r2, #0
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	605a      	str	r2, [r3, #4]
 80010e4:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80010e6:	4b1d      	ldr	r3, [pc, #116]	@ (800115c <MX_TIM3_Init+0x94>)
 80010e8:	4a1d      	ldr	r2, [pc, #116]	@ (8001160 <MX_TIM3_Init+0x98>)
 80010ea:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 120-1;
 80010ec:	4b1b      	ldr	r3, [pc, #108]	@ (800115c <MX_TIM3_Init+0x94>)
 80010ee:	2277      	movs	r2, #119	@ 0x77
 80010f0:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010f2:	4b1a      	ldr	r3, [pc, #104]	@ (800115c <MX_TIM3_Init+0x94>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80010f8:	4b18      	ldr	r3, [pc, #96]	@ (800115c <MX_TIM3_Init+0x94>)
 80010fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80010fe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001100:	4b16      	ldr	r3, [pc, #88]	@ (800115c <MX_TIM3_Init+0x94>)
 8001102:	2200      	movs	r2, #0
 8001104:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001106:	4b15      	ldr	r3, [pc, #84]	@ (800115c <MX_TIM3_Init+0x94>)
 8001108:	2200      	movs	r2, #0
 800110a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800110c:	4813      	ldr	r0, [pc, #76]	@ (800115c <MX_TIM3_Init+0x94>)
 800110e:	f005 fc23 	bl	8006958 <HAL_TIM_Base_Init>
 8001112:	4603      	mov	r3, r0
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001118:	f7ff ff07 	bl	8000f2a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800111c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001120:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001122:	f107 0310 	add.w	r3, r7, #16
 8001126:	4619      	mov	r1, r3
 8001128:	480c      	ldr	r0, [pc, #48]	@ (800115c <MX_TIM3_Init+0x94>)
 800112a:	f005 fe47 	bl	8006dbc <HAL_TIM_ConfigClockSource>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001134:	f7ff fef9 	bl	8000f2a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001138:	2320      	movs	r3, #32
 800113a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800113c:	2300      	movs	r3, #0
 800113e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001140:	1d3b      	adds	r3, r7, #4
 8001142:	4619      	mov	r1, r3
 8001144:	4805      	ldr	r0, [pc, #20]	@ (800115c <MX_TIM3_Init+0x94>)
 8001146:	f006 f85f 	bl	8007208 <HAL_TIMEx_MasterConfigSynchronization>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d001      	beq.n	8001154 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001150:	f7ff feeb 	bl	8000f2a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001154:	bf00      	nop
 8001156:	3720      	adds	r7, #32
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	2000a35c 	.word	0x2000a35c
 8001160:	40000400 	.word	0x40000400

08001164 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b088      	sub	sp, #32
 8001168:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800116a:	f107 0310 	add.w	r3, r7, #16
 800116e:	2200      	movs	r2, #0
 8001170:	601a      	str	r2, [r3, #0]
 8001172:	605a      	str	r2, [r3, #4]
 8001174:	609a      	str	r2, [r3, #8]
 8001176:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001178:	1d3b      	adds	r3, r7, #4
 800117a:	2200      	movs	r2, #0
 800117c:	601a      	str	r2, [r3, #0]
 800117e:	605a      	str	r2, [r3, #4]
 8001180:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001182:	4b1d      	ldr	r3, [pc, #116]	@ (80011f8 <MX_TIM5_Init+0x94>)
 8001184:	4a1d      	ldr	r2, [pc, #116]	@ (80011fc <MX_TIM5_Init+0x98>)
 8001186:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001188:	4b1b      	ldr	r3, [pc, #108]	@ (80011f8 <MX_TIM5_Init+0x94>)
 800118a:	2200      	movs	r2, #0
 800118c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800118e:	4b1a      	ldr	r3, [pc, #104]	@ (80011f8 <MX_TIM5_Init+0x94>)
 8001190:	2200      	movs	r2, #0
 8001192:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001194:	4b18      	ldr	r3, [pc, #96]	@ (80011f8 <MX_TIM5_Init+0x94>)
 8001196:	f04f 32ff 	mov.w	r2, #4294967295
 800119a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800119c:	4b16      	ldr	r3, [pc, #88]	@ (80011f8 <MX_TIM5_Init+0x94>)
 800119e:	2200      	movs	r2, #0
 80011a0:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011a2:	4b15      	ldr	r3, [pc, #84]	@ (80011f8 <MX_TIM5_Init+0x94>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80011a8:	4813      	ldr	r0, [pc, #76]	@ (80011f8 <MX_TIM5_Init+0x94>)
 80011aa:	f005 fbd5 	bl	8006958 <HAL_TIM_Base_Init>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 80011b4:	f7ff feb9 	bl	8000f2a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011bc:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80011be:	f107 0310 	add.w	r3, r7, #16
 80011c2:	4619      	mov	r1, r3
 80011c4:	480c      	ldr	r0, [pc, #48]	@ (80011f8 <MX_TIM5_Init+0x94>)
 80011c6:	f005 fdf9 	bl	8006dbc <HAL_TIM_ConfigClockSource>
 80011ca:	4603      	mov	r3, r0
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d001      	beq.n	80011d4 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80011d0:	f7ff feab 	bl	8000f2a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80011d4:	2300      	movs	r3, #0
 80011d6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80011d8:	2300      	movs	r3, #0
 80011da:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80011dc:	1d3b      	adds	r3, r7, #4
 80011de:	4619      	mov	r1, r3
 80011e0:	4805      	ldr	r0, [pc, #20]	@ (80011f8 <MX_TIM5_Init+0x94>)
 80011e2:	f006 f811 	bl	8007208 <HAL_TIMEx_MasterConfigSynchronization>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80011ec:	f7ff fe9d 	bl	8000f2a <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80011f0:	bf00      	nop
 80011f2:	3720      	adds	r7, #32
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	2000a3a8 	.word	0x2000a3a8
 80011fc:	40000c00 	.word	0x40000c00

08001200 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001206:	1d3b      	adds	r3, r7, #4
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001210:	4b15      	ldr	r3, [pc, #84]	@ (8001268 <MX_TIM6_Init+0x68>)
 8001212:	4a16      	ldr	r2, [pc, #88]	@ (800126c <MX_TIM6_Init+0x6c>)
 8001214:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 10000;
 8001216:	4b14      	ldr	r3, [pc, #80]	@ (8001268 <MX_TIM6_Init+0x68>)
 8001218:	f242 7210 	movw	r2, #10000	@ 0x2710
 800121c:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800121e:	4b12      	ldr	r3, [pc, #72]	@ (8001268 <MX_TIM6_Init+0x68>)
 8001220:	2200      	movs	r2, #0
 8001222:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 12000;
 8001224:	4b10      	ldr	r3, [pc, #64]	@ (8001268 <MX_TIM6_Init+0x68>)
 8001226:	f642 62e0 	movw	r2, #12000	@ 0x2ee0
 800122a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800122c:	4b0e      	ldr	r3, [pc, #56]	@ (8001268 <MX_TIM6_Init+0x68>)
 800122e:	2200      	movs	r2, #0
 8001230:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001232:	480d      	ldr	r0, [pc, #52]	@ (8001268 <MX_TIM6_Init+0x68>)
 8001234:	f005 fb90 	bl	8006958 <HAL_TIM_Base_Init>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800123e:	f7ff fe74 	bl	8000f2a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001242:	2300      	movs	r3, #0
 8001244:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001246:	2300      	movs	r3, #0
 8001248:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 800124a:	1d3b      	adds	r3, r7, #4
 800124c:	4619      	mov	r1, r3
 800124e:	4806      	ldr	r0, [pc, #24]	@ (8001268 <MX_TIM6_Init+0x68>)
 8001250:	f005 ffda 	bl	8007208 <HAL_TIMEx_MasterConfigSynchronization>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d001      	beq.n	800125e <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 800125a:	f7ff fe66 	bl	8000f2a <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 800125e:	bf00      	nop
 8001260:	3710      	adds	r7, #16
 8001262:	46bd      	mov	sp, r7
 8001264:	bd80      	pop	{r7, pc}
 8001266:	bf00      	nop
 8001268:	2000a3f4 	.word	0x2000a3f4
 800126c:	40001000 	.word	0x40001000

08001270 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	4a23      	ldr	r2, [pc, #140]	@ (800130c <HAL_TIM_Base_MspInit+0x9c>)
 800127e:	4293      	cmp	r3, r2
 8001280:	d114      	bne.n	80012ac <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001282:	4b23      	ldr	r3, [pc, #140]	@ (8001310 <HAL_TIM_Base_MspInit+0xa0>)
 8001284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001286:	4a22      	ldr	r2, [pc, #136]	@ (8001310 <HAL_TIM_Base_MspInit+0xa0>)
 8001288:	f043 0302 	orr.w	r3, r3, #2
 800128c:	6593      	str	r3, [r2, #88]	@ 0x58
 800128e:	4b20      	ldr	r3, [pc, #128]	@ (8001310 <HAL_TIM_Base_MspInit+0xa0>)
 8001290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001292:	f003 0302 	and.w	r3, r3, #2
 8001296:	617b      	str	r3, [r7, #20]
 8001298:	697b      	ldr	r3, [r7, #20]

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800129a:	2200      	movs	r2, #0
 800129c:	2100      	movs	r1, #0
 800129e:	201d      	movs	r0, #29
 80012a0:	f001 ff55 	bl	800314e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80012a4:	201d      	movs	r0, #29
 80012a6:	f001 ff6e 	bl	8003186 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 80012aa:	e02a      	b.n	8001302 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM5)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	4a18      	ldr	r2, [pc, #96]	@ (8001314 <HAL_TIM_Base_MspInit+0xa4>)
 80012b2:	4293      	cmp	r3, r2
 80012b4:	d10c      	bne.n	80012d0 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80012b6:	4b16      	ldr	r3, [pc, #88]	@ (8001310 <HAL_TIM_Base_MspInit+0xa0>)
 80012b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ba:	4a15      	ldr	r2, [pc, #84]	@ (8001310 <HAL_TIM_Base_MspInit+0xa0>)
 80012bc:	f043 0308 	orr.w	r3, r3, #8
 80012c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80012c2:	4b13      	ldr	r3, [pc, #76]	@ (8001310 <HAL_TIM_Base_MspInit+0xa0>)
 80012c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012c6:	f003 0308 	and.w	r3, r3, #8
 80012ca:	613b      	str	r3, [r7, #16]
 80012cc:	693b      	ldr	r3, [r7, #16]
}
 80012ce:	e018      	b.n	8001302 <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM6)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a10      	ldr	r2, [pc, #64]	@ (8001318 <HAL_TIM_Base_MspInit+0xa8>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d113      	bne.n	8001302 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80012da:	4b0d      	ldr	r3, [pc, #52]	@ (8001310 <HAL_TIM_Base_MspInit+0xa0>)
 80012dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012de:	4a0c      	ldr	r2, [pc, #48]	@ (8001310 <HAL_TIM_Base_MspInit+0xa0>)
 80012e0:	f043 0310 	orr.w	r3, r3, #16
 80012e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80012e6:	4b0a      	ldr	r3, [pc, #40]	@ (8001310 <HAL_TIM_Base_MspInit+0xa0>)
 80012e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012ea:	f003 0310 	and.w	r3, r3, #16
 80012ee:	60fb      	str	r3, [r7, #12]
 80012f0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80012f2:	2200      	movs	r2, #0
 80012f4:	2100      	movs	r1, #0
 80012f6:	2036      	movs	r0, #54	@ 0x36
 80012f8:	f001 ff29 	bl	800314e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80012fc:	2036      	movs	r0, #54	@ 0x36
 80012fe:	f001 ff42 	bl	8003186 <HAL_NVIC_EnableIRQ>
}
 8001302:	bf00      	nop
 8001304:	3718      	adds	r7, #24
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}
 800130a:	bf00      	nop
 800130c:	40000400 	.word	0x40000400
 8001310:	40021000 	.word	0x40021000
 8001314:	40000c00 	.word	0x40000c00
 8001318:	40001000 	.word	0x40001000

0800131c <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_tx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001320:	4b22      	ldr	r3, [pc, #136]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 8001322:	4a23      	ldr	r2, [pc, #140]	@ (80013b0 <MX_LPUART1_UART_Init+0x94>)
 8001324:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001326:	4b21      	ldr	r3, [pc, #132]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 8001328:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800132c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800132e:	4b1f      	ldr	r3, [pc, #124]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 8001330:	2200      	movs	r2, #0
 8001332:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001334:	4b1d      	ldr	r3, [pc, #116]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 8001336:	2200      	movs	r2, #0
 8001338:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800133a:	4b1c      	ldr	r3, [pc, #112]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 800133c:	2200      	movs	r2, #0
 800133e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001340:	4b1a      	ldr	r3, [pc, #104]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 8001342:	220c      	movs	r2, #12
 8001344:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001346:	4b19      	ldr	r3, [pc, #100]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 8001348:	2200      	movs	r2, #0
 800134a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800134c:	4b17      	ldr	r3, [pc, #92]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 800134e:	2200      	movs	r2, #0
 8001350:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001352:	4b16      	ldr	r3, [pc, #88]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 8001354:	2200      	movs	r2, #0
 8001356:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001358:	4b14      	ldr	r3, [pc, #80]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 800135a:	2200      	movs	r2, #0
 800135c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800135e:	4b13      	ldr	r3, [pc, #76]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 8001360:	2200      	movs	r2, #0
 8001362:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001364:	4811      	ldr	r0, [pc, #68]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 8001366:	f005 fff5 	bl	8007354 <HAL_UART_Init>
 800136a:	4603      	mov	r3, r0
 800136c:	2b00      	cmp	r3, #0
 800136e:	d001      	beq.n	8001374 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8001370:	f7ff fddb 	bl	8000f2a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001374:	2100      	movs	r1, #0
 8001376:	480d      	ldr	r0, [pc, #52]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 8001378:	f007 fbee 	bl	8008b58 <HAL_UARTEx_SetTxFifoThreshold>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d001      	beq.n	8001386 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001382:	f7ff fdd2 	bl	8000f2a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001386:	2100      	movs	r1, #0
 8001388:	4808      	ldr	r0, [pc, #32]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 800138a:	f007 fc23 	bl	8008bd4 <HAL_UARTEx_SetRxFifoThreshold>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001394:	f7ff fdc9 	bl	8000f2a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001398:	4804      	ldr	r0, [pc, #16]	@ (80013ac <MX_LPUART1_UART_Init+0x90>)
 800139a:	f007 fba4 	bl	8008ae6 <HAL_UARTEx_DisableFifoMode>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80013a4:	f7ff fdc1 	bl	8000f2a <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80013a8:	bf00      	nop
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	2000a440 	.word	0x2000a440
 80013b0:	40008000 	.word	0x40008000

080013b4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80013b8:	4b22      	ldr	r3, [pc, #136]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 80013ba:	4a23      	ldr	r2, [pc, #140]	@ (8001448 <MX_USART3_UART_Init+0x94>)
 80013bc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80013be:	4b21      	ldr	r3, [pc, #132]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 80013c0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80013c4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80013c6:	4b1f      	ldr	r3, [pc, #124]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 80013c8:	2200      	movs	r2, #0
 80013ca:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80013cc:	4b1d      	ldr	r3, [pc, #116]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 80013ce:	2200      	movs	r2, #0
 80013d0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80013d2:	4b1c      	ldr	r3, [pc, #112]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80013d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 80013da:	220c      	movs	r2, #12
 80013dc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013de:	4b19      	ldr	r3, [pc, #100]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80013e4:	4b17      	ldr	r3, [pc, #92]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80013ea:	4b16      	ldr	r3, [pc, #88]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80013f0:	4b14      	ldr	r3, [pc, #80]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80013f6:	4b13      	ldr	r3, [pc, #76]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 80013f8:	2200      	movs	r2, #0
 80013fa:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80013fc:	4811      	ldr	r0, [pc, #68]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 80013fe:	f005 ffa9 	bl	8007354 <HAL_UART_Init>
 8001402:	4603      	mov	r3, r0
 8001404:	2b00      	cmp	r3, #0
 8001406:	d001      	beq.n	800140c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8001408:	f7ff fd8f 	bl	8000f2a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800140c:	2100      	movs	r1, #0
 800140e:	480d      	ldr	r0, [pc, #52]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 8001410:	f007 fba2 	bl	8008b58 <HAL_UARTEx_SetTxFifoThreshold>
 8001414:	4603      	mov	r3, r0
 8001416:	2b00      	cmp	r3, #0
 8001418:	d001      	beq.n	800141e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800141a:	f7ff fd86 	bl	8000f2a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800141e:	2100      	movs	r1, #0
 8001420:	4808      	ldr	r0, [pc, #32]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 8001422:	f007 fbd7 	bl	8008bd4 <HAL_UARTEx_SetRxFifoThreshold>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 800142c:	f7ff fd7d 	bl	8000f2a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001430:	4804      	ldr	r0, [pc, #16]	@ (8001444 <MX_USART3_UART_Init+0x90>)
 8001432:	f007 fb58 	bl	8008ae6 <HAL_UARTEx_DisableFifoMode>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 800143c:	f7ff fd75 	bl	8000f2a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001440:	bf00      	nop
 8001442:	bd80      	pop	{r7, pc}
 8001444:	2000a4d4 	.word	0x2000a4d4
 8001448:	40004800 	.word	0x40004800

0800144c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b0b0      	sub	sp, #192	@ 0xc0
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001454:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]
 8001460:	60da      	str	r2, [r3, #12]
 8001462:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001464:	f107 0318 	add.w	r3, r7, #24
 8001468:	2294      	movs	r2, #148	@ 0x94
 800146a:	2100      	movs	r1, #0
 800146c:	4618      	mov	r0, r3
 800146e:	f00b fcf3 	bl	800ce58 <memset>
  if(uartHandle->Instance==LPUART1)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4a71      	ldr	r2, [pc, #452]	@ (800163c <HAL_UART_MspInit+0x1f0>)
 8001478:	4293      	cmp	r3, r2
 800147a:	f040 809a 	bne.w	80015b2 <HAL_UART_MspInit+0x166>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800147e:	2320      	movs	r3, #32
 8001480:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001482:	2300      	movs	r3, #0
 8001484:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001486:	f107 0318 	add.w	r3, r7, #24
 800148a:	4618      	mov	r0, r3
 800148c:	f004 fd4c 	bl	8005f28 <HAL_RCCEx_PeriphCLKConfig>
 8001490:	4603      	mov	r3, r0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d001      	beq.n	800149a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001496:	f7ff fd48 	bl	8000f2a <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800149a:	4b69      	ldr	r3, [pc, #420]	@ (8001640 <HAL_UART_MspInit+0x1f4>)
 800149c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800149e:	4a68      	ldr	r2, [pc, #416]	@ (8001640 <HAL_UART_MspInit+0x1f4>)
 80014a0:	f043 0301 	orr.w	r3, r3, #1
 80014a4:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80014a6:	4b66      	ldr	r3, [pc, #408]	@ (8001640 <HAL_UART_MspInit+0x1f4>)
 80014a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014aa:	f003 0301 	and.w	r3, r3, #1
 80014ae:	617b      	str	r3, [r7, #20]
 80014b0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80014b2:	4b63      	ldr	r3, [pc, #396]	@ (8001640 <HAL_UART_MspInit+0x1f4>)
 80014b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014b6:	4a62      	ldr	r2, [pc, #392]	@ (8001640 <HAL_UART_MspInit+0x1f4>)
 80014b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014be:	4b60      	ldr	r3, [pc, #384]	@ (8001640 <HAL_UART_MspInit+0x1f4>)
 80014c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014c6:	613b      	str	r3, [r7, #16]
 80014c8:	693b      	ldr	r3, [r7, #16]
    HAL_PWREx_EnableVddIO2();
 80014ca:	f003 fe45 	bl	8005158 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 80014ce:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 80014d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014d6:	2302      	movs	r3, #2
 80014d8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014dc:	2300      	movs	r3, #0
 80014de:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e2:	2303      	movs	r3, #3
 80014e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80014e8:	2308      	movs	r3, #8
 80014ea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014ee:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80014f2:	4619      	mov	r1, r3
 80014f4:	4853      	ldr	r0, [pc, #332]	@ (8001644 <HAL_UART_MspInit+0x1f8>)
 80014f6:	f002 f9d7 	bl	80038a8 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 80014fa:	4b53      	ldr	r3, [pc, #332]	@ (8001648 <HAL_UART_MspInit+0x1fc>)
 80014fc:	4a53      	ldr	r2, [pc, #332]	@ (800164c <HAL_UART_MspInit+0x200>)
 80014fe:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8001500:	4b51      	ldr	r3, [pc, #324]	@ (8001648 <HAL_UART_MspInit+0x1fc>)
 8001502:	2222      	movs	r2, #34	@ 0x22
 8001504:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001506:	4b50      	ldr	r3, [pc, #320]	@ (8001648 <HAL_UART_MspInit+0x1fc>)
 8001508:	2200      	movs	r2, #0
 800150a:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800150c:	4b4e      	ldr	r3, [pc, #312]	@ (8001648 <HAL_UART_MspInit+0x1fc>)
 800150e:	2200      	movs	r2, #0
 8001510:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001512:	4b4d      	ldr	r3, [pc, #308]	@ (8001648 <HAL_UART_MspInit+0x1fc>)
 8001514:	2280      	movs	r2, #128	@ 0x80
 8001516:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001518:	4b4b      	ldr	r3, [pc, #300]	@ (8001648 <HAL_UART_MspInit+0x1fc>)
 800151a:	2200      	movs	r2, #0
 800151c:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800151e:	4b4a      	ldr	r3, [pc, #296]	@ (8001648 <HAL_UART_MspInit+0x1fc>)
 8001520:	2200      	movs	r2, #0
 8001522:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8001524:	4b48      	ldr	r3, [pc, #288]	@ (8001648 <HAL_UART_MspInit+0x1fc>)
 8001526:	2200      	movs	r2, #0
 8001528:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800152a:	4b47      	ldr	r3, [pc, #284]	@ (8001648 <HAL_UART_MspInit+0x1fc>)
 800152c:	2200      	movs	r2, #0
 800152e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8001530:	4845      	ldr	r0, [pc, #276]	@ (8001648 <HAL_UART_MspInit+0x1fc>)
 8001532:	f001 fe43 	bl	80031bc <HAL_DMA_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <HAL_UART_MspInit+0xf4>
    {
      Error_Handler();
 800153c:	f7ff fcf5 	bl	8000f2a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	4a41      	ldr	r2, [pc, #260]	@ (8001648 <HAL_UART_MspInit+0x1fc>)
 8001544:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001548:	4a3f      	ldr	r2, [pc, #252]	@ (8001648 <HAL_UART_MspInit+0x1fc>)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1_TX Init */
    hdma_lpuart1_tx.Instance = DMA2_Channel2;
 800154e:	4b40      	ldr	r3, [pc, #256]	@ (8001650 <HAL_UART_MspInit+0x204>)
 8001550:	4a40      	ldr	r2, [pc, #256]	@ (8001654 <HAL_UART_MspInit+0x208>)
 8001552:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 8001554:	4b3e      	ldr	r3, [pc, #248]	@ (8001650 <HAL_UART_MspInit+0x204>)
 8001556:	2223      	movs	r2, #35	@ 0x23
 8001558:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800155a:	4b3d      	ldr	r3, [pc, #244]	@ (8001650 <HAL_UART_MspInit+0x204>)
 800155c:	2210      	movs	r2, #16
 800155e:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001560:	4b3b      	ldr	r3, [pc, #236]	@ (8001650 <HAL_UART_MspInit+0x204>)
 8001562:	2200      	movs	r2, #0
 8001564:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001566:	4b3a      	ldr	r3, [pc, #232]	@ (8001650 <HAL_UART_MspInit+0x204>)
 8001568:	2280      	movs	r2, #128	@ 0x80
 800156a:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800156c:	4b38      	ldr	r3, [pc, #224]	@ (8001650 <HAL_UART_MspInit+0x204>)
 800156e:	2200      	movs	r2, #0
 8001570:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001572:	4b37      	ldr	r3, [pc, #220]	@ (8001650 <HAL_UART_MspInit+0x204>)
 8001574:	2200      	movs	r2, #0
 8001576:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8001578:	4b35      	ldr	r3, [pc, #212]	@ (8001650 <HAL_UART_MspInit+0x204>)
 800157a:	2200      	movs	r2, #0
 800157c:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800157e:	4b34      	ldr	r3, [pc, #208]	@ (8001650 <HAL_UART_MspInit+0x204>)
 8001580:	2200      	movs	r2, #0
 8001582:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8001584:	4832      	ldr	r0, [pc, #200]	@ (8001650 <HAL_UART_MspInit+0x204>)
 8001586:	f001 fe19 	bl	80031bc <HAL_DMA_Init>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <HAL_UART_MspInit+0x148>
    {
      Error_Handler();
 8001590:	f7ff fccb 	bl	8000f2a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_lpuart1_tx);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4a2e      	ldr	r2, [pc, #184]	@ (8001650 <HAL_UART_MspInit+0x204>)
 8001598:	67da      	str	r2, [r3, #124]	@ 0x7c
 800159a:	4a2d      	ldr	r2, [pc, #180]	@ (8001650 <HAL_UART_MspInit+0x204>)
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 80015a0:	2200      	movs	r2, #0
 80015a2:	2100      	movs	r1, #0
 80015a4:	2046      	movs	r0, #70	@ 0x46
 80015a6:	f001 fdd2 	bl	800314e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 80015aa:	2046      	movs	r0, #70	@ 0x46
 80015ac:	f001 fdeb 	bl	8003186 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80015b0:	e040      	b.n	8001634 <HAL_UART_MspInit+0x1e8>
  else if(uartHandle->Instance==USART3)
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4a28      	ldr	r2, [pc, #160]	@ (8001658 <HAL_UART_MspInit+0x20c>)
 80015b8:	4293      	cmp	r3, r2
 80015ba:	d13b      	bne.n	8001634 <HAL_UART_MspInit+0x1e8>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80015bc:	2304      	movs	r3, #4
 80015be:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80015c0:	2300      	movs	r3, #0
 80015c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015c4:	f107 0318 	add.w	r3, r7, #24
 80015c8:	4618      	mov	r0, r3
 80015ca:	f004 fcad 	bl	8005f28 <HAL_RCCEx_PeriphCLKConfig>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 80015d4:	f7ff fca9 	bl	8000f2a <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80015d8:	4b19      	ldr	r3, [pc, #100]	@ (8001640 <HAL_UART_MspInit+0x1f4>)
 80015da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015dc:	4a18      	ldr	r2, [pc, #96]	@ (8001640 <HAL_UART_MspInit+0x1f4>)
 80015de:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80015e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80015e4:	4b16      	ldr	r3, [pc, #88]	@ (8001640 <HAL_UART_MspInit+0x1f4>)
 80015e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015e8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80015f0:	4b13      	ldr	r3, [pc, #76]	@ (8001640 <HAL_UART_MspInit+0x1f4>)
 80015f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015f4:	4a12      	ldr	r2, [pc, #72]	@ (8001640 <HAL_UART_MspInit+0x1f4>)
 80015f6:	f043 0308 	orr.w	r3, r3, #8
 80015fa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015fc:	4b10      	ldr	r3, [pc, #64]	@ (8001640 <HAL_UART_MspInit+0x1f4>)
 80015fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001600:	f003 0308 	and.w	r3, r3, #8
 8001604:	60bb      	str	r3, [r7, #8]
 8001606:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001608:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800160c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001610:	2302      	movs	r3, #2
 8001612:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001616:	2300      	movs	r3, #0
 8001618:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161c:	2303      	movs	r3, #3
 800161e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001622:	2307      	movs	r3, #7
 8001624:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001628:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800162c:	4619      	mov	r1, r3
 800162e:	480b      	ldr	r0, [pc, #44]	@ (800165c <HAL_UART_MspInit+0x210>)
 8001630:	f002 f93a 	bl	80038a8 <HAL_GPIO_Init>
}
 8001634:	bf00      	nop
 8001636:	37c0      	adds	r7, #192	@ 0xc0
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}
 800163c:	40008000 	.word	0x40008000
 8001640:	40021000 	.word	0x40021000
 8001644:	48001800 	.word	0x48001800
 8001648:	2000a568 	.word	0x2000a568
 800164c:	40020008 	.word	0x40020008
 8001650:	2000a5c8 	.word	0x2000a5c8
 8001654:	4002041c 	.word	0x4002041c
 8001658:	40004800 	.word	0x40004800
 800165c:	48000c00 	.word	0x48000c00

08001660 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001660:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001698 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001664:	f7ff fd1e 	bl	80010a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001668:	480c      	ldr	r0, [pc, #48]	@ (800169c <LoopForever+0x6>)
  ldr r1, =_edata
 800166a:	490d      	ldr	r1, [pc, #52]	@ (80016a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800166c:	4a0d      	ldr	r2, [pc, #52]	@ (80016a4 <LoopForever+0xe>)
  movs r3, #0
 800166e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001670:	e002      	b.n	8001678 <LoopCopyDataInit>

08001672 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001672:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001674:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001676:	3304      	adds	r3, #4

08001678 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001678:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800167a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800167c:	d3f9      	bcc.n	8001672 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800167e:	4a0a      	ldr	r2, [pc, #40]	@ (80016a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001680:	4c0a      	ldr	r4, [pc, #40]	@ (80016ac <LoopForever+0x16>)
  movs r3, #0
 8001682:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001684:	e001      	b.n	800168a <LoopFillZerobss>

08001686 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001686:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001688:	3204      	adds	r2, #4

0800168a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800168a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800168c:	d3fb      	bcc.n	8001686 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800168e:	f00b fbeb 	bl	800ce68 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001692:	f7ff fb53 	bl	8000d3c <main>

08001696 <LoopForever>:

LoopForever:
    b LoopForever
 8001696:	e7fe      	b.n	8001696 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001698:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800169c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016a0:	2000010c 	.word	0x2000010c
  ldr r2, =_sidata
 80016a4:	0800cfbc 	.word	0x0800cfbc
  ldr r2, =_sbss
 80016a8:	2000010c 	.word	0x2000010c
  ldr r4, =_ebss
 80016ac:	2000c238 	.word	0x2000c238

080016b0 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016b0:	e7fe      	b.n	80016b0 <CAN1_RX0_IRQHandler>

080016b2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016b2:	b580      	push	{r7, lr}
 80016b4:	b082      	sub	sp, #8
 80016b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80016b8:	2300      	movs	r3, #0
 80016ba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016bc:	2003      	movs	r0, #3
 80016be:	f001 fd3b 	bl	8003138 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80016c2:	2000      	movs	r0, #0
 80016c4:	f000 f80e 	bl	80016e4 <HAL_InitTick>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d002      	beq.n	80016d4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	71fb      	strb	r3, [r7, #7]
 80016d2:	e001      	b.n	80016d8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80016d4:	f7ff fc30 	bl	8000f38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80016d8:	79fb      	ldrb	r3, [r7, #7]
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
	...

080016e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80016ec:	2300      	movs	r3, #0
 80016ee:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80016f0:	4b17      	ldr	r3, [pc, #92]	@ (8001750 <HAL_InitTick+0x6c>)
 80016f2:	781b      	ldrb	r3, [r3, #0]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d023      	beq.n	8001740 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80016f8:	4b16      	ldr	r3, [pc, #88]	@ (8001754 <HAL_InitTick+0x70>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4b14      	ldr	r3, [pc, #80]	@ (8001750 <HAL_InitTick+0x6c>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	4619      	mov	r1, r3
 8001702:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001706:	fbb3 f3f1 	udiv	r3, r3, r1
 800170a:	fbb2 f3f3 	udiv	r3, r2, r3
 800170e:	4618      	mov	r0, r3
 8001710:	f001 fd47 	bl	80031a2 <HAL_SYSTICK_Config>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d10f      	bne.n	800173a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	2b0f      	cmp	r3, #15
 800171e:	d809      	bhi.n	8001734 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001720:	2200      	movs	r2, #0
 8001722:	6879      	ldr	r1, [r7, #4]
 8001724:	f04f 30ff 	mov.w	r0, #4294967295
 8001728:	f001 fd11 	bl	800314e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800172c:	4a0a      	ldr	r2, [pc, #40]	@ (8001758 <HAL_InitTick+0x74>)
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6013      	str	r3, [r2, #0]
 8001732:	e007      	b.n	8001744 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	73fb      	strb	r3, [r7, #15]
 8001738:	e004      	b.n	8001744 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	73fb      	strb	r3, [r7, #15]
 800173e:	e001      	b.n	8001744 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001740:	2301      	movs	r3, #1
 8001742:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001744:	7bfb      	ldrb	r3, [r7, #15]
}
 8001746:	4618      	mov	r0, r3
 8001748:	3710      	adds	r7, #16
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000008 	.word	0x20000008
 8001754:	20000000 	.word	0x20000000
 8001758:	20000004 	.word	0x20000004

0800175c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800175c:	b480      	push	{r7}
 800175e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001760:	4b06      	ldr	r3, [pc, #24]	@ (800177c <HAL_IncTick+0x20>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	461a      	mov	r2, r3
 8001766:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <HAL_IncTick+0x24>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	4413      	add	r3, r2
 800176c:	4a04      	ldr	r2, [pc, #16]	@ (8001780 <HAL_IncTick+0x24>)
 800176e:	6013      	str	r3, [r2, #0]
}
 8001770:	bf00      	nop
 8001772:	46bd      	mov	sp, r7
 8001774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	20000008 	.word	0x20000008
 8001780:	2000a628 	.word	0x2000a628

08001784 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001784:	b480      	push	{r7}
 8001786:	af00      	add	r7, sp, #0
  return uwTick;
 8001788:	4b03      	ldr	r3, [pc, #12]	@ (8001798 <HAL_GetTick+0x14>)
 800178a:	681b      	ldr	r3, [r3, #0]
}
 800178c:	4618      	mov	r0, r3
 800178e:	46bd      	mov	sp, r7
 8001790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	2000a628 	.word	0x2000a628

0800179c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017a4:	f7ff ffee 	bl	8001784 <HAL_GetTick>
 80017a8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017b4:	d005      	beq.n	80017c2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80017b6:	4b0a      	ldr	r3, [pc, #40]	@ (80017e0 <HAL_Delay+0x44>)
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	461a      	mov	r2, r3
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	4413      	add	r3, r2
 80017c0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017c2:	bf00      	nop
 80017c4:	f7ff ffde 	bl	8001784 <HAL_GetTick>
 80017c8:	4602      	mov	r2, r0
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	1ad3      	subs	r3, r2, r3
 80017ce:	68fa      	ldr	r2, [r7, #12]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d8f7      	bhi.n	80017c4 <HAL_Delay+0x28>
  {
  }
}
 80017d4:	bf00      	nop
 80017d6:	bf00      	nop
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	20000008 	.word	0x20000008

080017e4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80017e4:	b480      	push	{r7}
 80017e6:	b083      	sub	sp, #12
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	431a      	orrs	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	609a      	str	r2, [r3, #8]
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
 8001812:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	689b      	ldr	r3, [r3, #8]
 8001818:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800181c:	683b      	ldr	r3, [r7, #0]
 800181e:	431a      	orrs	r2, r3
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	609a      	str	r2, [r3, #8]
}
 8001824:	bf00      	nop
 8001826:	370c      	adds	r7, #12
 8001828:	46bd      	mov	sp, r7
 800182a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182e:	4770      	bx	lr

08001830 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001830:	b480      	push	{r7}
 8001832:	b083      	sub	sp, #12
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	689b      	ldr	r3, [r3, #8]
 800183c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001840:	4618      	mov	r0, r3
 8001842:	370c      	adds	r7, #12
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr

0800184c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800184c:	b480      	push	{r7}
 800184e:	b087      	sub	sp, #28
 8001850:	af00      	add	r7, sp, #0
 8001852:	60f8      	str	r0, [r7, #12]
 8001854:	60b9      	str	r1, [r7, #8]
 8001856:	607a      	str	r2, [r7, #4]
 8001858:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	3360      	adds	r3, #96	@ 0x60
 800185e:	461a      	mov	r2, r3
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	009b      	lsls	r3, r3, #2
 8001864:	4413      	add	r3, r2
 8001866:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001868:	697b      	ldr	r3, [r7, #20]
 800186a:	681a      	ldr	r2, [r3, #0]
 800186c:	4b08      	ldr	r3, [pc, #32]	@ (8001890 <LL_ADC_SetOffset+0x44>)
 800186e:	4013      	ands	r3, r2
 8001870:	687a      	ldr	r2, [r7, #4]
 8001872:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001876:	683a      	ldr	r2, [r7, #0]
 8001878:	430a      	orrs	r2, r1
 800187a:	4313      	orrs	r3, r2
 800187c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001884:	bf00      	nop
 8001886:	371c      	adds	r7, #28
 8001888:	46bd      	mov	sp, r7
 800188a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800188e:	4770      	bx	lr
 8001890:	03fff000 	.word	0x03fff000

08001894 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001894:	b480      	push	{r7}
 8001896:	b085      	sub	sp, #20
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	3360      	adds	r3, #96	@ 0x60
 80018a2:	461a      	mov	r2, r3
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	009b      	lsls	r3, r3, #2
 80018a8:	4413      	add	r3, r2
 80018aa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3714      	adds	r7, #20
 80018b8:	46bd      	mov	sp, r7
 80018ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018be:	4770      	bx	lr

080018c0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80018c0:	b480      	push	{r7}
 80018c2:	b087      	sub	sp, #28
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	60f8      	str	r0, [r7, #12]
 80018c8:	60b9      	str	r1, [r7, #8]
 80018ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	3360      	adds	r3, #96	@ 0x60
 80018d0:	461a      	mov	r2, r3
 80018d2:	68bb      	ldr	r3, [r7, #8]
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	4413      	add	r3, r2
 80018d8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80018da:	697b      	ldr	r3, [r7, #20]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	431a      	orrs	r2, r3
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80018ea:	bf00      	nop
 80018ec:	371c      	adds	r7, #28
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr

080018f6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80018f6:	b480      	push	{r7}
 80018f8:	b083      	sub	sp, #12
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
 80018fe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	695b      	ldr	r3, [r3, #20]
 8001904:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001908:	683b      	ldr	r3, [r7, #0]
 800190a:	431a      	orrs	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	615a      	str	r2, [r3, #20]
}
 8001910:	bf00      	nop
 8001912:	370c      	adds	r7, #12
 8001914:	46bd      	mov	sp, r7
 8001916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800191a:	4770      	bx	lr

0800191c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800191c:	b480      	push	{r7}
 800191e:	b083      	sub	sp, #12
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800192c:	2b00      	cmp	r3, #0
 800192e:	d101      	bne.n	8001934 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001930:	2301      	movs	r3, #1
 8001932:	e000      	b.n	8001936 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001934:	2300      	movs	r3, #0
}
 8001936:	4618      	mov	r0, r3
 8001938:	370c      	adds	r7, #12
 800193a:	46bd      	mov	sp, r7
 800193c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001940:	4770      	bx	lr

08001942 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001942:	b480      	push	{r7}
 8001944:	b087      	sub	sp, #28
 8001946:	af00      	add	r7, sp, #0
 8001948:	60f8      	str	r0, [r7, #12]
 800194a:	60b9      	str	r1, [r7, #8]
 800194c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	3330      	adds	r3, #48	@ 0x30
 8001952:	461a      	mov	r2, r3
 8001954:	68bb      	ldr	r3, [r7, #8]
 8001956:	0a1b      	lsrs	r3, r3, #8
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	f003 030c 	and.w	r3, r3, #12
 800195e:	4413      	add	r3, r2
 8001960:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	68bb      	ldr	r3, [r7, #8]
 8001968:	f003 031f 	and.w	r3, r3, #31
 800196c:	211f      	movs	r1, #31
 800196e:	fa01 f303 	lsl.w	r3, r1, r3
 8001972:	43db      	mvns	r3, r3
 8001974:	401a      	ands	r2, r3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	0e9b      	lsrs	r3, r3, #26
 800197a:	f003 011f 	and.w	r1, r3, #31
 800197e:	68bb      	ldr	r3, [r7, #8]
 8001980:	f003 031f 	and.w	r3, r3, #31
 8001984:	fa01 f303 	lsl.w	r3, r1, r3
 8001988:	431a      	orrs	r2, r3
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800198e:	bf00      	nop
 8001990:	371c      	adds	r7, #28
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr

0800199a <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800199a:	b480      	push	{r7}
 800199c:	b083      	sub	sp, #12
 800199e:	af00      	add	r7, sp, #0
 80019a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019a6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d101      	bne.n	80019b2 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80019ae:	2301      	movs	r3, #1
 80019b0:	e000      	b.n	80019b4 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80019b2:	2300      	movs	r3, #0
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	370c      	adds	r7, #12
 80019b8:	46bd      	mov	sp, r7
 80019ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019be:	4770      	bx	lr

080019c0 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b087      	sub	sp, #28
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	3314      	adds	r3, #20
 80019d0:	461a      	mov	r2, r3
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	0e5b      	lsrs	r3, r3, #25
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	f003 0304 	and.w	r3, r3, #4
 80019dc:	4413      	add	r3, r2
 80019de:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	0d1b      	lsrs	r3, r3, #20
 80019e8:	f003 031f 	and.w	r3, r3, #31
 80019ec:	2107      	movs	r1, #7
 80019ee:	fa01 f303 	lsl.w	r3, r1, r3
 80019f2:	43db      	mvns	r3, r3
 80019f4:	401a      	ands	r2, r3
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	0d1b      	lsrs	r3, r3, #20
 80019fa:	f003 031f 	and.w	r3, r3, #31
 80019fe:	6879      	ldr	r1, [r7, #4]
 8001a00:	fa01 f303 	lsl.w	r3, r1, r3
 8001a04:	431a      	orrs	r2, r3
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001a0a:	bf00      	nop
 8001a0c:	371c      	adds	r7, #28
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a14:	4770      	bx	lr
	...

08001a18 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b085      	sub	sp, #20
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001a24:	68fb      	ldr	r3, [r7, #12]
 8001a26:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a30:	43db      	mvns	r3, r3
 8001a32:	401a      	ands	r2, r3
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	f003 0318 	and.w	r3, r3, #24
 8001a3a:	4908      	ldr	r1, [pc, #32]	@ (8001a5c <LL_ADC_SetChannelSingleDiff+0x44>)
 8001a3c:	40d9      	lsrs	r1, r3
 8001a3e:	68bb      	ldr	r3, [r7, #8]
 8001a40:	400b      	ands	r3, r1
 8001a42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a46:	431a      	orrs	r2, r3
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001a4e:	bf00      	nop
 8001a50:	3714      	adds	r7, #20
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	0007ffff 	.word	0x0007ffff

08001a60 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001a70:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	6093      	str	r3, [r2, #8]
}
 8001a78:	bf00      	nop
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr

08001a84 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001a84:	b480      	push	{r7}
 8001a86:	b083      	sub	sp, #12
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001a94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001a98:	d101      	bne.n	8001a9e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e000      	b.n	8001aa0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001a9e:	2300      	movs	r3, #0
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b083      	sub	sp, #12
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001abc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ac0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001ac8:	bf00      	nop
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ae4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001ae8:	d101      	bne.n	8001aee <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001aea:	2301      	movs	r3, #1
 8001aec:	e000      	b.n	8001af0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001aee:	2300      	movs	r3, #0
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr

08001afc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b0c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b10:	f043 0201 	orr.w	r2, r3, #1
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001b18:	bf00      	nop
 8001b1a:	370c      	adds	r7, #12
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b22:	4770      	bx	lr

08001b24 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001b34:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001b38:	f043 0202 	orr.w	r2, r3, #2
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001b40:	bf00      	nop
 8001b42:	370c      	adds	r7, #12
 8001b44:	46bd      	mov	sp, r7
 8001b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4a:	4770      	bx	lr

08001b4c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	b083      	sub	sp, #12
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	f003 0301 	and.w	r3, r3, #1
 8001b5c:	2b01      	cmp	r3, #1
 8001b5e:	d101      	bne.n	8001b64 <LL_ADC_IsEnabled+0x18>
 8001b60:	2301      	movs	r3, #1
 8001b62:	e000      	b.n	8001b66 <LL_ADC_IsEnabled+0x1a>
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	370c      	adds	r7, #12
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b70:	4770      	bx	lr

08001b72 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001b72:	b480      	push	{r7}
 8001b74:	b083      	sub	sp, #12
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d101      	bne.n	8001b8a <LL_ADC_IsDisableOngoing+0x18>
 8001b86:	2301      	movs	r3, #1
 8001b88:	e000      	b.n	8001b8c <LL_ADC_IsDisableOngoing+0x1a>
 8001b8a:	2300      	movs	r3, #0
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001ba8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001bac:	f043 0204 	orr.w	r2, r3, #4
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001bb4:	bf00      	nop
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f003 0304 	and.w	r3, r3, #4
 8001bd0:	2b04      	cmp	r3, #4
 8001bd2:	d101      	bne.n	8001bd8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e000      	b.n	8001bda <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr

08001be6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001be6:	b480      	push	{r7}
 8001be8:	b083      	sub	sp, #12
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	f003 0308 	and.w	r3, r3, #8
 8001bf6:	2b08      	cmp	r3, #8
 8001bf8:	d101      	bne.n	8001bfe <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e000      	b.n	8001c00 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b088      	sub	sp, #32
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c14:	2300      	movs	r3, #0
 8001c16:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d101      	bne.n	8001c26 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001c22:	2301      	movs	r3, #1
 8001c24:	e129      	b.n	8001e7a <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	691b      	ldr	r3, [r3, #16]
 8001c2a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d109      	bne.n	8001c48 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f7fe fcc7 	bl	80005c8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2200      	movs	r2, #0
 8001c44:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff ff19 	bl	8001a84 <LL_ADC_IsDeepPowerDownEnabled>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d004      	beq.n	8001c62 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff feff 	bl	8001a60 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f7ff ff34 	bl	8001ad4 <LL_ADC_IsInternalRegulatorEnabled>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d115      	bne.n	8001c9e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f7ff ff18 	bl	8001aac <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c7c:	4b81      	ldr	r3, [pc, #516]	@ (8001e84 <HAL_ADC_Init+0x278>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	099b      	lsrs	r3, r3, #6
 8001c82:	4a81      	ldr	r2, [pc, #516]	@ (8001e88 <HAL_ADC_Init+0x27c>)
 8001c84:	fba2 2303 	umull	r2, r3, r2, r3
 8001c88:	099b      	lsrs	r3, r3, #6
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c90:	e002      	b.n	8001c98 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	3b01      	subs	r3, #1
 8001c96:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d1f9      	bne.n	8001c92 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	f7ff ff16 	bl	8001ad4 <LL_ADC_IsInternalRegulatorEnabled>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d10d      	bne.n	8001cca <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cb2:	f043 0210 	orr.w	r2, r3, #16
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cbe:	f043 0201 	orr.w	r2, r3, #1
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f7ff ff76 	bl	8001bc0 <LL_ADC_REG_IsConversionOngoing>
 8001cd4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cda:	f003 0310 	and.w	r3, r3, #16
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	f040 80c2 	bne.w	8001e68 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	f040 80be 	bne.w	8001e68 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001cf4:	f043 0202 	orr.w	r2, r3, #2
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff ff23 	bl	8001b4c <LL_ADC_IsEnabled>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d10b      	bne.n	8001d24 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001d0c:	485f      	ldr	r0, [pc, #380]	@ (8001e8c <HAL_ADC_Init+0x280>)
 8001d0e:	f7ff ff1d 	bl	8001b4c <LL_ADC_IsEnabled>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d105      	bne.n	8001d24 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	485c      	ldr	r0, [pc, #368]	@ (8001e90 <HAL_ADC_Init+0x284>)
 8001d20:	f7ff fd60 	bl	80017e4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	7e5b      	ldrb	r3, [r3, #25]
 8001d28:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d2e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001d34:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001d3a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d42:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001d44:	4313      	orrs	r3, r2
 8001d46:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d4e:	2b01      	cmp	r3, #1
 8001d50:	d106      	bne.n	8001d60 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d56:	3b01      	subs	r3, #1
 8001d58:	045b      	lsls	r3, r3, #17
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d009      	beq.n	8001d7c <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d6c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d74:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001d76:	69ba      	ldr	r2, [r7, #24]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	68da      	ldr	r2, [r3, #12]
 8001d82:	4b44      	ldr	r3, [pc, #272]	@ (8001e94 <HAL_ADC_Init+0x288>)
 8001d84:	4013      	ands	r3, r2
 8001d86:	687a      	ldr	r2, [r7, #4]
 8001d88:	6812      	ldr	r2, [r2, #0]
 8001d8a:	69b9      	ldr	r1, [r7, #24]
 8001d8c:	430b      	orrs	r3, r1
 8001d8e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f7ff ff26 	bl	8001be6 <LL_ADC_INJ_IsConversionOngoing>
 8001d9a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d140      	bne.n	8001e24 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001da2:	693b      	ldr	r3, [r7, #16]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d13d      	bne.n	8001e24 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	7e1b      	ldrb	r3, [r3, #24]
 8001db0:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001db2:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001dba:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001dca:	f023 0306 	bic.w	r3, r3, #6
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	6812      	ldr	r2, [r2, #0]
 8001dd2:	69b9      	ldr	r1, [r7, #24]
 8001dd4:	430b      	orrs	r3, r1
 8001dd6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d118      	bne.n	8001e14 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	691b      	ldr	r3, [r3, #16]
 8001de8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001dec:	f023 0304 	bic.w	r3, r3, #4
 8001df0:	687a      	ldr	r2, [r7, #4]
 8001df2:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001df8:	4311      	orrs	r1, r2
 8001dfa:	687a      	ldr	r2, [r7, #4]
 8001dfc:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001dfe:	4311      	orrs	r1, r2
 8001e00:	687a      	ldr	r2, [r7, #4]
 8001e02:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001e04:	430a      	orrs	r2, r1
 8001e06:	431a      	orrs	r2, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f042 0201 	orr.w	r2, r2, #1
 8001e10:	611a      	str	r2, [r3, #16]
 8001e12:	e007      	b.n	8001e24 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	691a      	ldr	r2, [r3, #16]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f022 0201 	bic.w	r2, r2, #1
 8001e22:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	691b      	ldr	r3, [r3, #16]
 8001e28:	2b01      	cmp	r3, #1
 8001e2a:	d10c      	bne.n	8001e46 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e32:	f023 010f 	bic.w	r1, r3, #15
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	69db      	ldr	r3, [r3, #28]
 8001e3a:	1e5a      	subs	r2, r3, #1
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	430a      	orrs	r2, r1
 8001e42:	631a      	str	r2, [r3, #48]	@ 0x30
 8001e44:	e007      	b.n	8001e56 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f022 020f 	bic.w	r2, r2, #15
 8001e54:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e5a:	f023 0303 	bic.w	r3, r3, #3
 8001e5e:	f043 0201 	orr.w	r2, r3, #1
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	659a      	str	r2, [r3, #88]	@ 0x58
 8001e66:	e007      	b.n	8001e78 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e6c:	f043 0210 	orr.w	r2, r3, #16
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001e74:	2301      	movs	r3, #1
 8001e76:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001e78:	7ffb      	ldrb	r3, [r7, #31]
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3720      	adds	r7, #32
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	20000000 	.word	0x20000000
 8001e88:	053e2d63 	.word	0x053e2d63
 8001e8c:	50040000 	.word	0x50040000
 8001e90:	50040300 	.word	0x50040300
 8001e94:	fff0c007 	.word	0xfff0c007

08001e98 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b086      	sub	sp, #24
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff fe89 	bl	8001bc0 <LL_ADC_REG_IsConversionOngoing>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d167      	bne.n	8001f84 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d101      	bne.n	8001ec2 <HAL_ADC_Start_DMA+0x2a>
 8001ebe:	2302      	movs	r3, #2
 8001ec0:	e063      	b.n	8001f8a <HAL_ADC_Start_DMA+0xf2>
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	2201      	movs	r2, #1
 8001ec6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001eca:	68f8      	ldr	r0, [r7, #12]
 8001ecc:	f000 fe2c 	bl	8002b28 <ADC_Enable>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001ed4:	7dfb      	ldrb	r3, [r7, #23]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d14f      	bne.n	8001f7a <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ede:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001ee2:	f023 0301 	bic.w	r3, r3, #1
 8001ee6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ef2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d006      	beq.n	8001f08 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001efe:	f023 0206 	bic.w	r2, r3, #6
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001f06:	e002      	b.n	8001f0e <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f12:	4a20      	ldr	r2, [pc, #128]	@ (8001f94 <HAL_ADC_Start_DMA+0xfc>)
 8001f14:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f1a:	4a1f      	ldr	r2, [pc, #124]	@ (8001f98 <HAL_ADC_Start_DMA+0x100>)
 8001f1c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f22:	4a1e      	ldr	r2, [pc, #120]	@ (8001f9c <HAL_ADC_Start_DMA+0x104>)
 8001f24:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	221c      	movs	r2, #28
 8001f2c:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	2200      	movs	r2, #0
 8001f32:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f042 0210 	orr.w	r2, r2, #16
 8001f44:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68da      	ldr	r2, [r3, #12]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f042 0201 	orr.w	r2, r2, #1
 8001f54:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	3340      	adds	r3, #64	@ 0x40
 8001f60:	4619      	mov	r1, r3
 8001f62:	68ba      	ldr	r2, [r7, #8]
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	f001 f9d1 	bl	800330c <HAL_DMA_Start_IT>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff fe10 	bl	8001b98 <LL_ADC_REG_StartConversion>
 8001f78:	e006      	b.n	8001f88 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8001f82:	e001      	b.n	8001f88 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001f84:	2302      	movs	r3, #2
 8001f86:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001f88:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	08002cf3 	.word	0x08002cf3
 8001f98:	08002dcb 	.word	0x08002dcb
 8001f9c:	08002de7 	.word	0x08002de7

08001fa0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b088      	sub	sp, #32
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001fa8:	2300      	movs	r3, #0
 8001faa:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001fbc:	69bb      	ldr	r3, [r7, #24]
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d017      	beq.n	8001ff6 <HAL_ADC_IRQHandler+0x56>
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	f003 0302 	and.w	r3, r3, #2
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d012      	beq.n	8001ff6 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fd4:	f003 0310 	and.w	r3, r3, #16
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d105      	bne.n	8001fe8 <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fe0:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001fe8:	6878      	ldr	r0, [r7, #4]
 8001fea:	f000 ffcb 	bl	8002f84 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	2202      	movs	r2, #2
 8001ff4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001ff6:	69bb      	ldr	r3, [r7, #24]
 8001ff8:	f003 0304 	and.w	r3, r3, #4
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d004      	beq.n	800200a <HAL_ADC_IRQHandler+0x6a>
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	f003 0304 	and.w	r3, r3, #4
 8002006:	2b00      	cmp	r3, #0
 8002008:	d109      	bne.n	800201e <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002010:	2b00      	cmp	r3, #0
 8002012:	d05e      	beq.n	80020d2 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	f003 0308 	and.w	r3, r3, #8
 800201a:	2b00      	cmp	r3, #0
 800201c:	d059      	beq.n	80020d2 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002022:	f003 0310 	and.w	r3, r3, #16
 8002026:	2b00      	cmp	r3, #0
 8002028:	d105      	bne.n	8002036 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800202e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4618      	mov	r0, r3
 800203c:	f7ff fc6e 	bl	800191c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d03e      	beq.n	80020c4 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002054:	2b00      	cmp	r3, #0
 8002056:	d135      	bne.n	80020c4 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	f003 0308 	and.w	r3, r3, #8
 8002062:	2b08      	cmp	r3, #8
 8002064:	d12e      	bne.n	80020c4 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	4618      	mov	r0, r3
 800206c:	f7ff fda8 	bl	8001bc0 <LL_ADC_REG_IsConversionOngoing>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d11a      	bne.n	80020ac <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	685a      	ldr	r2, [r3, #4]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f022 020c 	bic.w	r2, r2, #12
 8002084:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800208a:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002096:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d112      	bne.n	80020c4 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020a2:	f043 0201 	orr.w	r2, r3, #1
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	659a      	str	r2, [r3, #88]	@ 0x58
 80020aa:	e00b      	b.n	80020c4 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020b0:	f043 0210 	orr.w	r2, r3, #16
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020bc:	f043 0201 	orr.w	r2, r3, #1
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f7fe fdc9 	bl	8000c5c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	220c      	movs	r2, #12
 80020d0:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	f003 0320 	and.w	r3, r3, #32
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d004      	beq.n	80020e6 <HAL_ADC_IRQHandler+0x146>
 80020dc:	697b      	ldr	r3, [r7, #20]
 80020de:	f003 0320 	and.w	r3, r3, #32
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d109      	bne.n	80020fa <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80020e6:	69bb      	ldr	r3, [r7, #24]
 80020e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d072      	beq.n	80021d6 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d06d      	beq.n	80021d6 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020fe:	f003 0310 	and.w	r3, r3, #16
 8002102:	2b00      	cmp	r3, #0
 8002104:	d105      	bne.n	8002112 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800210a:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	4618      	mov	r0, r3
 8002118:	f7ff fc3f 	bl	800199a <LL_ADC_INJ_IsTriggerSourceSWStart>
 800211c:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff fbfa 	bl	800191c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002128:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	68db      	ldr	r3, [r3, #12]
 8002130:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d047      	beq.n	80021c8 <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002138:	693b      	ldr	r3, [r7, #16]
 800213a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800213e:	2b00      	cmp	r3, #0
 8002140:	d007      	beq.n	8002152 <HAL_ADC_IRQHandler+0x1b2>
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	2b00      	cmp	r3, #0
 8002146:	d03f      	beq.n	80021c8 <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800214e:	2b00      	cmp	r3, #0
 8002150:	d13a      	bne.n	80021c8 <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800215c:	2b40      	cmp	r3, #64	@ 0x40
 800215e:	d133      	bne.n	80021c8 <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002160:	693b      	ldr	r3, [r7, #16]
 8002162:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002166:	2b00      	cmp	r3, #0
 8002168:	d12e      	bne.n	80021c8 <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff fd39 	bl	8001be6 <LL_ADC_INJ_IsConversionOngoing>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d11a      	bne.n	80021b0 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	685a      	ldr	r2, [r3, #4]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002188:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800218e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800219a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d112      	bne.n	80021c8 <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021a6:	f043 0201 	orr.w	r2, r3, #1
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	659a      	str	r2, [r3, #88]	@ 0x58
 80021ae:	e00b      	b.n	80021c8 <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021b4:	f043 0210 	orr.w	r2, r3, #16
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021c0:	f043 0201 	orr.w	r2, r3, #1
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80021c8:	6878      	ldr	r0, [r7, #4]
 80021ca:	f000 feb3 	bl	8002f34 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2260      	movs	r2, #96	@ 0x60
 80021d4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d011      	beq.n	8002204 <HAL_ADC_IRQHandler+0x264>
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d00c      	beq.n	8002204 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021ee:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f000 f886 	bl	8002308 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	2280      	movs	r2, #128	@ 0x80
 8002202:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800220a:	2b00      	cmp	r3, #0
 800220c:	d012      	beq.n	8002234 <HAL_ADC_IRQHandler+0x294>
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002214:	2b00      	cmp	r3, #0
 8002216:	d00d      	beq.n	8002234 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800221c:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002224:	6878      	ldr	r0, [r7, #4]
 8002226:	f000 fe99 	bl	8002f5c <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002232:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002234:	69bb      	ldr	r3, [r7, #24]
 8002236:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800223a:	2b00      	cmp	r3, #0
 800223c:	d012      	beq.n	8002264 <HAL_ADC_IRQHandler+0x2c4>
 800223e:	697b      	ldr	r3, [r7, #20]
 8002240:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002244:	2b00      	cmp	r3, #0
 8002246:	d00d      	beq.n	8002264 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800224c:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f000 fe8b 	bl	8002f70 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002262:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002264:	69bb      	ldr	r3, [r7, #24]
 8002266:	f003 0310 	and.w	r3, r3, #16
 800226a:	2b00      	cmp	r3, #0
 800226c:	d02a      	beq.n	80022c4 <HAL_ADC_IRQHandler+0x324>
 800226e:	697b      	ldr	r3, [r7, #20]
 8002270:	f003 0310 	and.w	r3, r3, #16
 8002274:	2b00      	cmp	r3, #0
 8002276:	d025      	beq.n	80022c4 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800227c:	2b00      	cmp	r3, #0
 800227e:	d102      	bne.n	8002286 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8002280:	2301      	movs	r3, #1
 8002282:	61fb      	str	r3, [r7, #28]
 8002284:	e008      	b.n	8002298 <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	f003 0301 	and.w	r3, r3, #1
 8002290:	2b00      	cmp	r3, #0
 8002292:	d001      	beq.n	8002298 <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8002294:	2301      	movs	r3, #1
 8002296:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	2b01      	cmp	r3, #1
 800229c:	d10e      	bne.n	80022bc <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022a2:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022ae:	f043 0202 	orr.w	r2, r3, #2
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f000 f830 	bl	800231c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	2210      	movs	r2, #16
 80022c2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d018      	beq.n	8002300 <HAL_ADC_IRQHandler+0x360>
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d013      	beq.n	8002300 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022dc:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022e8:	f043 0208 	orr.w	r2, r3, #8
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022f8:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 fe24 	bl	8002f48 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002300:	bf00      	nop
 8002302:	3720      	adds	r7, #32
 8002304:	46bd      	mov	sp, r7
 8002306:	bd80      	pop	{r7, pc}

08002308 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr

08002330 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	b0b6      	sub	sp, #216	@ 0xd8
 8002334:	af00      	add	r7, sp, #0
 8002336:	6078      	str	r0, [r7, #4]
 8002338:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800233a:	2300      	movs	r3, #0
 800233c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002340:	2300      	movs	r3, #0
 8002342:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800234a:	2b01      	cmp	r3, #1
 800234c:	d101      	bne.n	8002352 <HAL_ADC_ConfigChannel+0x22>
 800234e:	2302      	movs	r3, #2
 8002350:	e3d5      	b.n	8002afe <HAL_ADC_ConfigChannel+0x7ce>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	2201      	movs	r2, #1
 8002356:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4618      	mov	r0, r3
 8002360:	f7ff fc2e 	bl	8001bc0 <LL_ADC_REG_IsConversionOngoing>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	f040 83ba 	bne.w	8002ae0 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	2b05      	cmp	r3, #5
 800237a:	d824      	bhi.n	80023c6 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 800237c:	683b      	ldr	r3, [r7, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	3b02      	subs	r3, #2
 8002382:	2b03      	cmp	r3, #3
 8002384:	d81b      	bhi.n	80023be <HAL_ADC_ConfigChannel+0x8e>
 8002386:	a201      	add	r2, pc, #4	@ (adr r2, 800238c <HAL_ADC_ConfigChannel+0x5c>)
 8002388:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800238c:	0800239d 	.word	0x0800239d
 8002390:	080023a5 	.word	0x080023a5
 8002394:	080023ad 	.word	0x080023ad
 8002398:	080023b5 	.word	0x080023b5
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 800239c:	230c      	movs	r3, #12
 800239e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80023a2:	e010      	b.n	80023c6 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80023a4:	2312      	movs	r3, #18
 80023a6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80023aa:	e00c      	b.n	80023c6 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80023ac:	2318      	movs	r3, #24
 80023ae:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80023b2:	e008      	b.n	80023c6 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80023b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023b8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80023bc:	e003      	b.n	80023c6 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80023be:	2306      	movs	r3, #6
 80023c0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80023c4:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6818      	ldr	r0, [r3, #0]
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	461a      	mov	r2, r3
 80023d0:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80023d4:	f7ff fab5 	bl	8001942 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff fbef 	bl	8001bc0 <LL_ADC_REG_IsConversionOngoing>
 80023e2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4618      	mov	r0, r3
 80023ec:	f7ff fbfb 	bl	8001be6 <LL_ADC_INJ_IsConversionOngoing>
 80023f0:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023f4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	f040 81bf 	bne.w	800277c <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80023fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002402:	2b00      	cmp	r3, #0
 8002404:	f040 81ba 	bne.w	800277c <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002410:	d10f      	bne.n	8002432 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6818      	ldr	r0, [r3, #0]
 8002416:	683b      	ldr	r3, [r7, #0]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2200      	movs	r2, #0
 800241c:	4619      	mov	r1, r3
 800241e:	f7ff facf 	bl	80019c0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800242a:	4618      	mov	r0, r3
 800242c:	f7ff fa63 	bl	80018f6 <LL_ADC_SetSamplingTimeCommonConfig>
 8002430:	e00e      	b.n	8002450 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6818      	ldr	r0, [r3, #0]
 8002436:	683b      	ldr	r3, [r7, #0]
 8002438:	6819      	ldr	r1, [r3, #0]
 800243a:	683b      	ldr	r3, [r7, #0]
 800243c:	689b      	ldr	r3, [r3, #8]
 800243e:	461a      	mov	r2, r3
 8002440:	f7ff fabe 	bl	80019c0 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	2100      	movs	r1, #0
 800244a:	4618      	mov	r0, r3
 800244c:	f7ff fa53 	bl	80018f6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	695a      	ldr	r2, [r3, #20]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	08db      	lsrs	r3, r3, #3
 800245c:	f003 0303 	and.w	r3, r3, #3
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	691b      	ldr	r3, [r3, #16]
 800246e:	2b04      	cmp	r3, #4
 8002470:	d00a      	beq.n	8002488 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6818      	ldr	r0, [r3, #0]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	6919      	ldr	r1, [r3, #16]
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002482:	f7ff f9e3 	bl	800184c <LL_ADC_SetOffset>
 8002486:	e179      	b.n	800277c <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	2100      	movs	r1, #0
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff fa00 	bl	8001894 <LL_ADC_GetOffsetChannel>
 8002494:	4603      	mov	r3, r0
 8002496:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800249a:	2b00      	cmp	r3, #0
 800249c:	d10a      	bne.n	80024b4 <HAL_ADC_ConfigChannel+0x184>
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	2100      	movs	r1, #0
 80024a4:	4618      	mov	r0, r3
 80024a6:	f7ff f9f5 	bl	8001894 <LL_ADC_GetOffsetChannel>
 80024aa:	4603      	mov	r3, r0
 80024ac:	0e9b      	lsrs	r3, r3, #26
 80024ae:	f003 021f 	and.w	r2, r3, #31
 80024b2:	e01e      	b.n	80024f2 <HAL_ADC_ConfigChannel+0x1c2>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2100      	movs	r1, #0
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff f9ea 	bl	8001894 <LL_ADC_GetOffsetChannel>
 80024c0:	4603      	mov	r3, r0
 80024c2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024c6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80024ca:	fa93 f3a3 	rbit	r3, r3
 80024ce:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80024d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80024d6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80024da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d101      	bne.n	80024e6 <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 80024e2:	2320      	movs	r3, #32
 80024e4:	e004      	b.n	80024f0 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 80024e6:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80024ea:	fab3 f383 	clz	r3, r3
 80024ee:	b2db      	uxtb	r3, r3
 80024f0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d105      	bne.n	800250a <HAL_ADC_ConfigChannel+0x1da>
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	0e9b      	lsrs	r3, r3, #26
 8002504:	f003 031f 	and.w	r3, r3, #31
 8002508:	e018      	b.n	800253c <HAL_ADC_ConfigChannel+0x20c>
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002512:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002516:	fa93 f3a3 	rbit	r3, r3
 800251a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 800251e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002522:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002526:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800252a:	2b00      	cmp	r3, #0
 800252c:	d101      	bne.n	8002532 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 800252e:	2320      	movs	r3, #32
 8002530:	e004      	b.n	800253c <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8002532:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002536:	fab3 f383 	clz	r3, r3
 800253a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800253c:	429a      	cmp	r2, r3
 800253e:	d106      	bne.n	800254e <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2200      	movs	r2, #0
 8002546:	2100      	movs	r1, #0
 8002548:	4618      	mov	r0, r3
 800254a:	f7ff f9b9 	bl	80018c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	2101      	movs	r1, #1
 8002554:	4618      	mov	r0, r3
 8002556:	f7ff f99d 	bl	8001894 <LL_ADC_GetOffsetChannel>
 800255a:	4603      	mov	r3, r0
 800255c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002560:	2b00      	cmp	r3, #0
 8002562:	d10a      	bne.n	800257a <HAL_ADC_ConfigChannel+0x24a>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2101      	movs	r1, #1
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff f992 	bl	8001894 <LL_ADC_GetOffsetChannel>
 8002570:	4603      	mov	r3, r0
 8002572:	0e9b      	lsrs	r3, r3, #26
 8002574:	f003 021f 	and.w	r2, r3, #31
 8002578:	e01e      	b.n	80025b8 <HAL_ADC_ConfigChannel+0x288>
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2101      	movs	r1, #1
 8002580:	4618      	mov	r0, r3
 8002582:	f7ff f987 	bl	8001894 <LL_ADC_GetOffsetChannel>
 8002586:	4603      	mov	r3, r0
 8002588:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800258c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002590:	fa93 f3a3 	rbit	r3, r3
 8002594:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002598:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800259c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80025a0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d101      	bne.n	80025ac <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 80025a8:	2320      	movs	r3, #32
 80025aa:	e004      	b.n	80025b6 <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 80025ac:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80025b0:	fab3 f383 	clz	r3, r3
 80025b4:	b2db      	uxtb	r3, r3
 80025b6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d105      	bne.n	80025d0 <HAL_ADC_ConfigChannel+0x2a0>
 80025c4:	683b      	ldr	r3, [r7, #0]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	0e9b      	lsrs	r3, r3, #26
 80025ca:	f003 031f 	and.w	r3, r3, #31
 80025ce:	e018      	b.n	8002602 <HAL_ADC_ConfigChannel+0x2d2>
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80025dc:	fa93 f3a3 	rbit	r3, r3
 80025e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80025e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80025e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80025ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d101      	bne.n	80025f8 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 80025f4:	2320      	movs	r3, #32
 80025f6:	e004      	b.n	8002602 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 80025f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80025fc:	fab3 f383 	clz	r3, r3
 8002600:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002602:	429a      	cmp	r2, r3
 8002604:	d106      	bne.n	8002614 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2200      	movs	r2, #0
 800260c:	2101      	movs	r1, #1
 800260e:	4618      	mov	r0, r3
 8002610:	f7ff f956 	bl	80018c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2102      	movs	r1, #2
 800261a:	4618      	mov	r0, r3
 800261c:	f7ff f93a 	bl	8001894 <LL_ADC_GetOffsetChannel>
 8002620:	4603      	mov	r3, r0
 8002622:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002626:	2b00      	cmp	r3, #0
 8002628:	d10a      	bne.n	8002640 <HAL_ADC_ConfigChannel+0x310>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	2102      	movs	r1, #2
 8002630:	4618      	mov	r0, r3
 8002632:	f7ff f92f 	bl	8001894 <LL_ADC_GetOffsetChannel>
 8002636:	4603      	mov	r3, r0
 8002638:	0e9b      	lsrs	r3, r3, #26
 800263a:	f003 021f 	and.w	r2, r3, #31
 800263e:	e01e      	b.n	800267e <HAL_ADC_ConfigChannel+0x34e>
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	2102      	movs	r1, #2
 8002646:	4618      	mov	r0, r3
 8002648:	f7ff f924 	bl	8001894 <LL_ADC_GetOffsetChannel>
 800264c:	4603      	mov	r3, r0
 800264e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002652:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002656:	fa93 f3a3 	rbit	r3, r3
 800265a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 800265e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002662:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002666:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800266a:	2b00      	cmp	r3, #0
 800266c:	d101      	bne.n	8002672 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 800266e:	2320      	movs	r3, #32
 8002670:	e004      	b.n	800267c <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8002672:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002676:	fab3 f383 	clz	r3, r3
 800267a:	b2db      	uxtb	r3, r3
 800267c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800267e:	683b      	ldr	r3, [r7, #0]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002686:	2b00      	cmp	r3, #0
 8002688:	d105      	bne.n	8002696 <HAL_ADC_ConfigChannel+0x366>
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	0e9b      	lsrs	r3, r3, #26
 8002690:	f003 031f 	and.w	r3, r3, #31
 8002694:	e014      	b.n	80026c0 <HAL_ADC_ConfigChannel+0x390>
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800269c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800269e:	fa93 f3a3 	rbit	r3, r3
 80026a2:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80026a4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80026a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80026aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d101      	bne.n	80026b6 <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 80026b2:	2320      	movs	r3, #32
 80026b4:	e004      	b.n	80026c0 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 80026b6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80026ba:	fab3 f383 	clz	r3, r3
 80026be:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d106      	bne.n	80026d2 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2200      	movs	r2, #0
 80026ca:	2102      	movs	r1, #2
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff f8f7 	bl	80018c0 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	2103      	movs	r1, #3
 80026d8:	4618      	mov	r0, r3
 80026da:	f7ff f8db 	bl	8001894 <LL_ADC_GetOffsetChannel>
 80026de:	4603      	mov	r3, r0
 80026e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d10a      	bne.n	80026fe <HAL_ADC_ConfigChannel+0x3ce>
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2103      	movs	r1, #3
 80026ee:	4618      	mov	r0, r3
 80026f0:	f7ff f8d0 	bl	8001894 <LL_ADC_GetOffsetChannel>
 80026f4:	4603      	mov	r3, r0
 80026f6:	0e9b      	lsrs	r3, r3, #26
 80026f8:	f003 021f 	and.w	r2, r3, #31
 80026fc:	e017      	b.n	800272e <HAL_ADC_ConfigChannel+0x3fe>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2103      	movs	r1, #3
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff f8c5 	bl	8001894 <LL_ADC_GetOffsetChannel>
 800270a:	4603      	mov	r3, r0
 800270c:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002710:	fa93 f3a3 	rbit	r3, r3
 8002714:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002716:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002718:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800271a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800271c:	2b00      	cmp	r3, #0
 800271e:	d101      	bne.n	8002724 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002720:	2320      	movs	r3, #32
 8002722:	e003      	b.n	800272c <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002724:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002726:	fab3 f383 	clz	r3, r3
 800272a:	b2db      	uxtb	r3, r3
 800272c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002736:	2b00      	cmp	r3, #0
 8002738:	d105      	bne.n	8002746 <HAL_ADC_ConfigChannel+0x416>
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	0e9b      	lsrs	r3, r3, #26
 8002740:	f003 031f 	and.w	r3, r3, #31
 8002744:	e011      	b.n	800276a <HAL_ADC_ConfigChannel+0x43a>
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800274c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800274e:	fa93 f3a3 	rbit	r3, r3
 8002752:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002754:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002756:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002758:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800275a:	2b00      	cmp	r3, #0
 800275c:	d101      	bne.n	8002762 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 800275e:	2320      	movs	r3, #32
 8002760:	e003      	b.n	800276a <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 8002762:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002764:	fab3 f383 	clz	r3, r3
 8002768:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800276a:	429a      	cmp	r2, r3
 800276c:	d106      	bne.n	800277c <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2200      	movs	r2, #0
 8002774:	2103      	movs	r1, #3
 8002776:	4618      	mov	r0, r3
 8002778:	f7ff f8a2 	bl	80018c0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff f9e3 	bl	8001b4c <LL_ADC_IsEnabled>
 8002786:	4603      	mov	r3, r0
 8002788:	2b00      	cmp	r3, #0
 800278a:	f040 813f 	bne.w	8002a0c <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	6818      	ldr	r0, [r3, #0]
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	6819      	ldr	r1, [r3, #0]
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	461a      	mov	r2, r3
 800279c:	f7ff f93c 	bl	8001a18 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	68db      	ldr	r3, [r3, #12]
 80027a4:	4a8e      	ldr	r2, [pc, #568]	@ (80029e0 <HAL_ADC_ConfigChannel+0x6b0>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	f040 8130 	bne.w	8002a0c <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d10b      	bne.n	80027d4 <HAL_ADC_ConfigChannel+0x4a4>
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	0e9b      	lsrs	r3, r3, #26
 80027c2:	3301      	adds	r3, #1
 80027c4:	f003 031f 	and.w	r3, r3, #31
 80027c8:	2b09      	cmp	r3, #9
 80027ca:	bf94      	ite	ls
 80027cc:	2301      	movls	r3, #1
 80027ce:	2300      	movhi	r3, #0
 80027d0:	b2db      	uxtb	r3, r3
 80027d2:	e019      	b.n	8002808 <HAL_ADC_ConfigChannel+0x4d8>
 80027d4:	683b      	ldr	r3, [r7, #0]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80027dc:	fa93 f3a3 	rbit	r3, r3
 80027e0:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80027e2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80027e6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d101      	bne.n	80027f0 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 80027ec:	2320      	movs	r3, #32
 80027ee:	e003      	b.n	80027f8 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 80027f0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027f2:	fab3 f383 	clz	r3, r3
 80027f6:	b2db      	uxtb	r3, r3
 80027f8:	3301      	adds	r3, #1
 80027fa:	f003 031f 	and.w	r3, r3, #31
 80027fe:	2b09      	cmp	r3, #9
 8002800:	bf94      	ite	ls
 8002802:	2301      	movls	r3, #1
 8002804:	2300      	movhi	r3, #0
 8002806:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002808:	2b00      	cmp	r3, #0
 800280a:	d079      	beq.n	8002900 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002814:	2b00      	cmp	r3, #0
 8002816:	d107      	bne.n	8002828 <HAL_ADC_ConfigChannel+0x4f8>
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	0e9b      	lsrs	r3, r3, #26
 800281e:	3301      	adds	r3, #1
 8002820:	069b      	lsls	r3, r3, #26
 8002822:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002826:	e015      	b.n	8002854 <HAL_ADC_ConfigChannel+0x524>
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800282e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002830:	fa93 f3a3 	rbit	r3, r3
 8002834:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002836:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002838:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800283a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800283c:	2b00      	cmp	r3, #0
 800283e:	d101      	bne.n	8002844 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 8002840:	2320      	movs	r3, #32
 8002842:	e003      	b.n	800284c <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 8002844:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002846:	fab3 f383 	clz	r3, r3
 800284a:	b2db      	uxtb	r3, r3
 800284c:	3301      	adds	r3, #1
 800284e:	069b      	lsls	r3, r3, #26
 8002850:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800285c:	2b00      	cmp	r3, #0
 800285e:	d109      	bne.n	8002874 <HAL_ADC_ConfigChannel+0x544>
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	0e9b      	lsrs	r3, r3, #26
 8002866:	3301      	adds	r3, #1
 8002868:	f003 031f 	and.w	r3, r3, #31
 800286c:	2101      	movs	r1, #1
 800286e:	fa01 f303 	lsl.w	r3, r1, r3
 8002872:	e017      	b.n	80028a4 <HAL_ADC_ConfigChannel+0x574>
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800287a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800287c:	fa93 f3a3 	rbit	r3, r3
 8002880:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002882:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002884:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002886:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002888:	2b00      	cmp	r3, #0
 800288a:	d101      	bne.n	8002890 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 800288c:	2320      	movs	r3, #32
 800288e:	e003      	b.n	8002898 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002890:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002892:	fab3 f383 	clz	r3, r3
 8002896:	b2db      	uxtb	r3, r3
 8002898:	3301      	adds	r3, #1
 800289a:	f003 031f 	and.w	r3, r3, #31
 800289e:	2101      	movs	r1, #1
 80028a0:	fa01 f303 	lsl.w	r3, r1, r3
 80028a4:	ea42 0103 	orr.w	r1, r2, r3
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d10a      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x59a>
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	0e9b      	lsrs	r3, r3, #26
 80028ba:	3301      	adds	r3, #1
 80028bc:	f003 021f 	and.w	r2, r3, #31
 80028c0:	4613      	mov	r3, r2
 80028c2:	005b      	lsls	r3, r3, #1
 80028c4:	4413      	add	r3, r2
 80028c6:	051b      	lsls	r3, r3, #20
 80028c8:	e018      	b.n	80028fc <HAL_ADC_ConfigChannel+0x5cc>
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028d2:	fa93 f3a3 	rbit	r3, r3
 80028d6:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80028d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028da:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80028dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d101      	bne.n	80028e6 <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 80028e2:	2320      	movs	r3, #32
 80028e4:	e003      	b.n	80028ee <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 80028e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028e8:	fab3 f383 	clz	r3, r3
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	3301      	adds	r3, #1
 80028f0:	f003 021f 	and.w	r2, r3, #31
 80028f4:	4613      	mov	r3, r2
 80028f6:	005b      	lsls	r3, r3, #1
 80028f8:	4413      	add	r3, r2
 80028fa:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028fc:	430b      	orrs	r3, r1
 80028fe:	e080      	b.n	8002a02 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002908:	2b00      	cmp	r3, #0
 800290a:	d107      	bne.n	800291c <HAL_ADC_ConfigChannel+0x5ec>
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	0e9b      	lsrs	r3, r3, #26
 8002912:	3301      	adds	r3, #1
 8002914:	069b      	lsls	r3, r3, #26
 8002916:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800291a:	e015      	b.n	8002948 <HAL_ADC_ConfigChannel+0x618>
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002922:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002924:	fa93 f3a3 	rbit	r3, r3
 8002928:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800292a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800292c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 800292e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002930:	2b00      	cmp	r3, #0
 8002932:	d101      	bne.n	8002938 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 8002934:	2320      	movs	r3, #32
 8002936:	e003      	b.n	8002940 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 8002938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800293a:	fab3 f383 	clz	r3, r3
 800293e:	b2db      	uxtb	r3, r3
 8002940:	3301      	adds	r3, #1
 8002942:	069b      	lsls	r3, r3, #26
 8002944:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002950:	2b00      	cmp	r3, #0
 8002952:	d109      	bne.n	8002968 <HAL_ADC_ConfigChannel+0x638>
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	0e9b      	lsrs	r3, r3, #26
 800295a:	3301      	adds	r3, #1
 800295c:	f003 031f 	and.w	r3, r3, #31
 8002960:	2101      	movs	r1, #1
 8002962:	fa01 f303 	lsl.w	r3, r1, r3
 8002966:	e017      	b.n	8002998 <HAL_ADC_ConfigChannel+0x668>
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	fa93 f3a3 	rbit	r3, r3
 8002974:	61bb      	str	r3, [r7, #24]
  return result;
 8002976:	69bb      	ldr	r3, [r7, #24]
 8002978:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800297a:	6a3b      	ldr	r3, [r7, #32]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d101      	bne.n	8002984 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8002980:	2320      	movs	r3, #32
 8002982:	e003      	b.n	800298c <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8002984:	6a3b      	ldr	r3, [r7, #32]
 8002986:	fab3 f383 	clz	r3, r3
 800298a:	b2db      	uxtb	r3, r3
 800298c:	3301      	adds	r3, #1
 800298e:	f003 031f 	and.w	r3, r3, #31
 8002992:	2101      	movs	r1, #1
 8002994:	fa01 f303 	lsl.w	r3, r1, r3
 8002998:	ea42 0103 	orr.w	r1, r2, r3
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d10d      	bne.n	80029c4 <HAL_ADC_ConfigChannel+0x694>
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	0e9b      	lsrs	r3, r3, #26
 80029ae:	3301      	adds	r3, #1
 80029b0:	f003 021f 	and.w	r2, r3, #31
 80029b4:	4613      	mov	r3, r2
 80029b6:	005b      	lsls	r3, r3, #1
 80029b8:	4413      	add	r3, r2
 80029ba:	3b1e      	subs	r3, #30
 80029bc:	051b      	lsls	r3, r3, #20
 80029be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80029c2:	e01d      	b.n	8002a00 <HAL_ADC_ConfigChannel+0x6d0>
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	fa93 f3a3 	rbit	r3, r3
 80029d0:	60fb      	str	r3, [r7, #12]
  return result;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d103      	bne.n	80029e4 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 80029dc:	2320      	movs	r3, #32
 80029de:	e005      	b.n	80029ec <HAL_ADC_ConfigChannel+0x6bc>
 80029e0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	fab3 f383 	clz	r3, r3
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	3301      	adds	r3, #1
 80029ee:	f003 021f 	and.w	r2, r3, #31
 80029f2:	4613      	mov	r3, r2
 80029f4:	005b      	lsls	r3, r3, #1
 80029f6:	4413      	add	r3, r2
 80029f8:	3b1e      	subs	r3, #30
 80029fa:	051b      	lsls	r3, r3, #20
 80029fc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a00:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002a02:	683a      	ldr	r2, [r7, #0]
 8002a04:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002a06:	4619      	mov	r1, r3
 8002a08:	f7fe ffda 	bl	80019c0 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	681a      	ldr	r2, [r3, #0]
 8002a10:	4b3d      	ldr	r3, [pc, #244]	@ (8002b08 <HAL_ADC_ConfigChannel+0x7d8>)
 8002a12:	4013      	ands	r3, r2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d06c      	beq.n	8002af2 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a18:	483c      	ldr	r0, [pc, #240]	@ (8002b0c <HAL_ADC_ConfigChannel+0x7dc>)
 8002a1a:	f7fe ff09 	bl	8001830 <LL_ADC_GetCommonPathInternalCh>
 8002a1e:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4a3a      	ldr	r2, [pc, #232]	@ (8002b10 <HAL_ADC_ConfigChannel+0x7e0>)
 8002a28:	4293      	cmp	r3, r2
 8002a2a:	d127      	bne.n	8002a7c <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a2c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a30:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d121      	bne.n	8002a7c <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a35      	ldr	r2, [pc, #212]	@ (8002b14 <HAL_ADC_ConfigChannel+0x7e4>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d157      	bne.n	8002af2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a42:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a46:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	482f      	ldr	r0, [pc, #188]	@ (8002b0c <HAL_ADC_ConfigChannel+0x7dc>)
 8002a4e:	f7fe fedc 	bl	800180a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a52:	4b31      	ldr	r3, [pc, #196]	@ (8002b18 <HAL_ADC_ConfigChannel+0x7e8>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	099b      	lsrs	r3, r3, #6
 8002a58:	4a30      	ldr	r2, [pc, #192]	@ (8002b1c <HAL_ADC_ConfigChannel+0x7ec>)
 8002a5a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5e:	099b      	lsrs	r3, r3, #6
 8002a60:	1c5a      	adds	r2, r3, #1
 8002a62:	4613      	mov	r3, r2
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	4413      	add	r3, r2
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002a6c:	e002      	b.n	8002a74 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002a6e:	68bb      	ldr	r3, [r7, #8]
 8002a70:	3b01      	subs	r3, #1
 8002a72:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1f9      	bne.n	8002a6e <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a7a:	e03a      	b.n	8002af2 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a27      	ldr	r2, [pc, #156]	@ (8002b20 <HAL_ADC_ConfigChannel+0x7f0>)
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d113      	bne.n	8002aae <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002a86:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a8a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d10d      	bne.n	8002aae <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a1f      	ldr	r2, [pc, #124]	@ (8002b14 <HAL_ADC_ConfigChannel+0x7e4>)
 8002a98:	4293      	cmp	r3, r2
 8002a9a:	d12a      	bne.n	8002af2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a9c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002aa0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002aa4:	4619      	mov	r1, r3
 8002aa6:	4819      	ldr	r0, [pc, #100]	@ (8002b0c <HAL_ADC_ConfigChannel+0x7dc>)
 8002aa8:	f7fe feaf 	bl	800180a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002aac:	e021      	b.n	8002af2 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a1c      	ldr	r2, [pc, #112]	@ (8002b24 <HAL_ADC_ConfigChannel+0x7f4>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d11c      	bne.n	8002af2 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002ab8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002abc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d116      	bne.n	8002af2 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a12      	ldr	r2, [pc, #72]	@ (8002b14 <HAL_ADC_ConfigChannel+0x7e4>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d111      	bne.n	8002af2 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ace:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ad2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	480c      	ldr	r0, [pc, #48]	@ (8002b0c <HAL_ADC_ConfigChannel+0x7dc>)
 8002ada:	f7fe fe96 	bl	800180a <LL_ADC_SetCommonPathInternalCh>
 8002ade:	e008      	b.n	8002af2 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ae4:	f043 0220 	orr.w	r2, r3, #32
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002afa:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	37d8      	adds	r7, #216	@ 0xd8
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bd80      	pop	{r7, pc}
 8002b06:	bf00      	nop
 8002b08:	80080000 	.word	0x80080000
 8002b0c:	50040300 	.word	0x50040300
 8002b10:	c7520000 	.word	0xc7520000
 8002b14:	50040000 	.word	0x50040000
 8002b18:	20000000 	.word	0x20000000
 8002b1c:	053e2d63 	.word	0x053e2d63
 8002b20:	cb840000 	.word	0xcb840000
 8002b24:	80000001 	.word	0x80000001

08002b28 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002b30:	2300      	movs	r3, #0
 8002b32:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4618      	mov	r0, r3
 8002b3a:	f7ff f807 	bl	8001b4c <LL_ADC_IsEnabled>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d169      	bne.n	8002c18 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	689a      	ldr	r2, [r3, #8]
 8002b4a:	4b36      	ldr	r3, [pc, #216]	@ (8002c24 <ADC_Enable+0xfc>)
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d00d      	beq.n	8002b6e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b56:	f043 0210 	orr.w	r2, r3, #16
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002b62:	f043 0201 	orr.w	r2, r3, #1
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e055      	b.n	8002c1a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4618      	mov	r0, r3
 8002b74:	f7fe ffc2 	bl	8001afc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002b78:	482b      	ldr	r0, [pc, #172]	@ (8002c28 <ADC_Enable+0x100>)
 8002b7a:	f7fe fe59 	bl	8001830 <LL_ADC_GetCommonPathInternalCh>
 8002b7e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002b80:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d013      	beq.n	8002bb0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002b88:	4b28      	ldr	r3, [pc, #160]	@ (8002c2c <ADC_Enable+0x104>)
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	099b      	lsrs	r3, r3, #6
 8002b8e:	4a28      	ldr	r2, [pc, #160]	@ (8002c30 <ADC_Enable+0x108>)
 8002b90:	fba2 2303 	umull	r2, r3, r2, r3
 8002b94:	099b      	lsrs	r3, r3, #6
 8002b96:	1c5a      	adds	r2, r3, #1
 8002b98:	4613      	mov	r3, r2
 8002b9a:	005b      	lsls	r3, r3, #1
 8002b9c:	4413      	add	r3, r2
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002ba2:	e002      	b.n	8002baa <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	3b01      	subs	r3, #1
 8002ba8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002baa:	68bb      	ldr	r3, [r7, #8]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d1f9      	bne.n	8002ba4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002bb0:	f7fe fde8 	bl	8001784 <HAL_GetTick>
 8002bb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002bb6:	e028      	b.n	8002c0a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	f7fe ffc5 	bl	8001b4c <LL_ADC_IsEnabled>
 8002bc2:	4603      	mov	r3, r0
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d104      	bne.n	8002bd2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7fe ff95 	bl	8001afc <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002bd2:	f7fe fdd7 	bl	8001784 <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	2b02      	cmp	r3, #2
 8002bde:	d914      	bls.n	8002c0a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 0301 	and.w	r3, r3, #1
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d00d      	beq.n	8002c0a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf2:	f043 0210 	orr.w	r2, r3, #16
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bfe:	f043 0201 	orr.w	r2, r3, #1
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002c06:	2301      	movs	r3, #1
 8002c08:	e007      	b.n	8002c1a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0301 	and.w	r3, r3, #1
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d1cf      	bne.n	8002bb8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002c18:	2300      	movs	r3, #0
}
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	3710      	adds	r7, #16
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	8000003f 	.word	0x8000003f
 8002c28:	50040300 	.word	0x50040300
 8002c2c:	20000000 	.word	0x20000000
 8002c30:	053e2d63 	.word	0x053e2d63

08002c34 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b084      	sub	sp, #16
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7fe ff96 	bl	8001b72 <LL_ADC_IsDisableOngoing>
 8002c46:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7fe ff7d 	bl	8001b4c <LL_ADC_IsEnabled>
 8002c52:	4603      	mov	r3, r0
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d047      	beq.n	8002ce8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d144      	bne.n	8002ce8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f003 030d 	and.w	r3, r3, #13
 8002c68:	2b01      	cmp	r3, #1
 8002c6a:	d10c      	bne.n	8002c86 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7fe ff57 	bl	8001b24 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2203      	movs	r2, #3
 8002c7c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002c7e:	f7fe fd81 	bl	8001784 <HAL_GetTick>
 8002c82:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002c84:	e029      	b.n	8002cda <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c8a:	f043 0210 	orr.w	r2, r3, #16
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c96:	f043 0201 	orr.w	r2, r3, #1
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e023      	b.n	8002cea <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ca2:	f7fe fd6f 	bl	8001784 <HAL_GetTick>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	68bb      	ldr	r3, [r7, #8]
 8002caa:	1ad3      	subs	r3, r2, r3
 8002cac:	2b02      	cmp	r3, #2
 8002cae:	d914      	bls.n	8002cda <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689b      	ldr	r3, [r3, #8]
 8002cb6:	f003 0301 	and.w	r3, r3, #1
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d00d      	beq.n	8002cda <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cc2:	f043 0210 	orr.w	r2, r3, #16
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002cce:	f043 0201 	orr.w	r2, r3, #1
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e007      	b.n	8002cea <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	689b      	ldr	r3, [r3, #8]
 8002ce0:	f003 0301 	and.w	r3, r3, #1
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d1dc      	bne.n	8002ca2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}

08002cf2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002cf2:	b580      	push	{r7, lr}
 8002cf4:	b084      	sub	sp, #16
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cfe:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d04:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d14b      	bne.n	8002da4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d10:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f003 0308 	and.w	r3, r3, #8
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d021      	beq.n	8002d6a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7fe fdf6 	bl	800191c <LL_ADC_REG_IsTriggerSourceSWStart>
 8002d30:	4603      	mov	r3, r0
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d032      	beq.n	8002d9c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d12b      	bne.n	8002d9c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d54:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d11f      	bne.n	8002d9c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d60:	f043 0201 	orr.w	r2, r3, #1
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	659a      	str	r2, [r3, #88]	@ 0x58
 8002d68:	e018      	b.n	8002d9c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d111      	bne.n	8002d9c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d7c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d105      	bne.n	8002d9c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d94:	f043 0201 	orr.w	r2, r3, #1
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d9c:	68f8      	ldr	r0, [r7, #12]
 8002d9e:	f7fd ff5d 	bl	8000c5c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002da2:	e00e      	b.n	8002dc2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002da8:	f003 0310 	and.w	r3, r3, #16
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d003      	beq.n	8002db8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002db0:	68f8      	ldr	r0, [r7, #12]
 8002db2:	f7ff fab3 	bl	800231c <HAL_ADC_ErrorCallback>
}
 8002db6:	e004      	b.n	8002dc2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	4798      	blx	r3
}
 8002dc2:	bf00      	nop
 8002dc4:	3710      	adds	r7, #16
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}

08002dca <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002dca:	b580      	push	{r7, lr}
 8002dcc:	b084      	sub	sp, #16
 8002dce:	af00      	add	r7, sp, #0
 8002dd0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002dd8:	68f8      	ldr	r0, [r7, #12]
 8002dda:	f7fd ff77 	bl	8000ccc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002dde:	bf00      	nop
 8002de0:	3710      	adds	r7, #16
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b084      	sub	sp, #16
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002df2:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df8:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e04:	f043 0204 	orr.w	r2, r3, #4
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002e0c:	68f8      	ldr	r0, [r7, #12]
 8002e0e:	f7ff fa85 	bl	800231c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002e12:	bf00      	nop
 8002e14:	3710      	adds	r7, #16
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}

08002e1a <LL_ADC_StartCalibration>:
{
 8002e1a:	b480      	push	{r7}
 8002e1c:	b083      	sub	sp, #12
 8002e1e:	af00      	add	r7, sp, #0
 8002e20:	6078      	str	r0, [r7, #4]
 8002e22:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	689b      	ldr	r3, [r3, #8]
 8002e28:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002e2c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e30:	683a      	ldr	r2, [r7, #0]
 8002e32:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002e36:	4313      	orrs	r3, r2
 8002e38:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	609a      	str	r2, [r3, #8]
}
 8002e40:	bf00      	nop
 8002e42:	370c      	adds	r7, #12
 8002e44:	46bd      	mov	sp, r7
 8002e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4a:	4770      	bx	lr

08002e4c <LL_ADC_IsCalibrationOnGoing>:
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002e5c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002e60:	d101      	bne.n	8002e66 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002e62:	2301      	movs	r3, #1
 8002e64:	e000      	b.n	8002e68 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002e66:	2300      	movs	r3, #0
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	370c      	adds	r7, #12
 8002e6c:	46bd      	mov	sp, r7
 8002e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e72:	4770      	bx	lr

08002e74 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b084      	sub	sp, #16
 8002e78:	af00      	add	r7, sp, #0
 8002e7a:	6078      	str	r0, [r7, #4]
 8002e7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8002e88:	2b01      	cmp	r3, #1
 8002e8a:	d101      	bne.n	8002e90 <HAL_ADCEx_Calibration_Start+0x1c>
 8002e8c:	2302      	movs	r3, #2
 8002e8e:	e04d      	b.n	8002f2c <HAL_ADCEx_Calibration_Start+0xb8>
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2201      	movs	r2, #1
 8002e94:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002e98:	6878      	ldr	r0, [r7, #4]
 8002e9a:	f7ff fecb 	bl	8002c34 <ADC_Disable>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002ea2:	7bfb      	ldrb	r3, [r7, #15]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d136      	bne.n	8002f16 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eac:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002eb0:	f023 0302 	bic.w	r3, r3, #2
 8002eb4:	f043 0202 	orr.w	r2, r3, #2
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	6839      	ldr	r1, [r7, #0]
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	f7ff ffa9 	bl	8002e1a <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002ec8:	e014      	b.n	8002ef4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002eca:	68bb      	ldr	r3, [r7, #8]
 8002ecc:	3301      	adds	r3, #1
 8002ece:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002ed0:	68bb      	ldr	r3, [r7, #8]
 8002ed2:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8002ed6:	d30d      	bcc.n	8002ef4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002edc:	f023 0312 	bic.w	r3, r3, #18
 8002ee0:	f043 0210 	orr.w	r2, r3, #16
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2200      	movs	r2, #0
 8002eec:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e01b      	b.n	8002f2c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f7ff ffa7 	bl	8002e4c <LL_ADC_IsCalibrationOnGoing>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d1e2      	bne.n	8002eca <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f08:	f023 0303 	bic.w	r3, r3, #3
 8002f0c:	f043 0201 	orr.w	r2, r3, #1
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	659a      	str	r2, [r3, #88]	@ 0x58
 8002f14:	e005      	b.n	8002f22 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1a:	f043 0210 	orr.w	r2, r3, #16
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	3710      	adds	r7, #16
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}

08002f34 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8002f3c:	bf00      	nop
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr

08002f48 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8002f50:	bf00      	nop
 8002f52:	370c      	adds	r7, #12
 8002f54:	46bd      	mov	sp, r7
 8002f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f5a:	4770      	bx	lr

08002f5c <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b083      	sub	sp, #12
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6e:	4770      	bx	lr

08002f70 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002f78:	bf00      	nop
 8002f7a:	370c      	adds	r7, #12
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr

08002f84 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002f84:	b480      	push	{r7}
 8002f86:	b083      	sub	sp, #12
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002f8c:	bf00      	nop
 8002f8e:	370c      	adds	r7, #12
 8002f90:	46bd      	mov	sp, r7
 8002f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f96:	4770      	bx	lr

08002f98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	b085      	sub	sp, #20
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f003 0307 	and.w	r3, r3, #7
 8002fa6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002fa8:	4b0c      	ldr	r3, [pc, #48]	@ (8002fdc <__NVIC_SetPriorityGrouping+0x44>)
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002fae:	68ba      	ldr	r2, [r7, #8]
 8002fb0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002fb4:	4013      	ands	r3, r2
 8002fb6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fc0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fc4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002fca:	4a04      	ldr	r2, [pc, #16]	@ (8002fdc <__NVIC_SetPriorityGrouping+0x44>)
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	60d3      	str	r3, [r2, #12]
}
 8002fd0:	bf00      	nop
 8002fd2:	3714      	adds	r7, #20
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	e000ed00 	.word	0xe000ed00

08002fe0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fe0:	b480      	push	{r7}
 8002fe2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fe4:	4b04      	ldr	r3, [pc, #16]	@ (8002ff8 <__NVIC_GetPriorityGrouping+0x18>)
 8002fe6:	68db      	ldr	r3, [r3, #12]
 8002fe8:	0a1b      	lsrs	r3, r3, #8
 8002fea:	f003 0307 	and.w	r3, r3, #7
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr
 8002ff8:	e000ed00 	.word	0xe000ed00

08002ffc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b083      	sub	sp, #12
 8003000:	af00      	add	r7, sp, #0
 8003002:	4603      	mov	r3, r0
 8003004:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003006:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800300a:	2b00      	cmp	r3, #0
 800300c:	db0b      	blt.n	8003026 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800300e:	79fb      	ldrb	r3, [r7, #7]
 8003010:	f003 021f 	and.w	r2, r3, #31
 8003014:	4907      	ldr	r1, [pc, #28]	@ (8003034 <__NVIC_EnableIRQ+0x38>)
 8003016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800301a:	095b      	lsrs	r3, r3, #5
 800301c:	2001      	movs	r0, #1
 800301e:	fa00 f202 	lsl.w	r2, r0, r2
 8003022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003026:	bf00      	nop
 8003028:	370c      	adds	r7, #12
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	e000e100 	.word	0xe000e100

08003038 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003038:	b480      	push	{r7}
 800303a:	b083      	sub	sp, #12
 800303c:	af00      	add	r7, sp, #0
 800303e:	4603      	mov	r3, r0
 8003040:	6039      	str	r1, [r7, #0]
 8003042:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003044:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003048:	2b00      	cmp	r3, #0
 800304a:	db0a      	blt.n	8003062 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	b2da      	uxtb	r2, r3
 8003050:	490c      	ldr	r1, [pc, #48]	@ (8003084 <__NVIC_SetPriority+0x4c>)
 8003052:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003056:	0112      	lsls	r2, r2, #4
 8003058:	b2d2      	uxtb	r2, r2
 800305a:	440b      	add	r3, r1
 800305c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003060:	e00a      	b.n	8003078 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	b2da      	uxtb	r2, r3
 8003066:	4908      	ldr	r1, [pc, #32]	@ (8003088 <__NVIC_SetPriority+0x50>)
 8003068:	79fb      	ldrb	r3, [r7, #7]
 800306a:	f003 030f 	and.w	r3, r3, #15
 800306e:	3b04      	subs	r3, #4
 8003070:	0112      	lsls	r2, r2, #4
 8003072:	b2d2      	uxtb	r2, r2
 8003074:	440b      	add	r3, r1
 8003076:	761a      	strb	r2, [r3, #24]
}
 8003078:	bf00      	nop
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr
 8003084:	e000e100 	.word	0xe000e100
 8003088:	e000ed00 	.word	0xe000ed00

0800308c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800308c:	b480      	push	{r7}
 800308e:	b089      	sub	sp, #36	@ 0x24
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	f003 0307 	and.w	r3, r3, #7
 800309e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030a0:	69fb      	ldr	r3, [r7, #28]
 80030a2:	f1c3 0307 	rsb	r3, r3, #7
 80030a6:	2b04      	cmp	r3, #4
 80030a8:	bf28      	it	cs
 80030aa:	2304      	movcs	r3, #4
 80030ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	3304      	adds	r3, #4
 80030b2:	2b06      	cmp	r3, #6
 80030b4:	d902      	bls.n	80030bc <NVIC_EncodePriority+0x30>
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	3b03      	subs	r3, #3
 80030ba:	e000      	b.n	80030be <NVIC_EncodePriority+0x32>
 80030bc:	2300      	movs	r3, #0
 80030be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c0:	f04f 32ff 	mov.w	r2, #4294967295
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ca:	43da      	mvns	r2, r3
 80030cc:	68bb      	ldr	r3, [r7, #8]
 80030ce:	401a      	ands	r2, r3
 80030d0:	697b      	ldr	r3, [r7, #20]
 80030d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030d4:	f04f 31ff 	mov.w	r1, #4294967295
 80030d8:	697b      	ldr	r3, [r7, #20]
 80030da:	fa01 f303 	lsl.w	r3, r1, r3
 80030de:	43d9      	mvns	r1, r3
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030e4:	4313      	orrs	r3, r2
         );
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3724      	adds	r7, #36	@ 0x24
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
	...

080030f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	3b01      	subs	r3, #1
 8003100:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003104:	d301      	bcc.n	800310a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003106:	2301      	movs	r3, #1
 8003108:	e00f      	b.n	800312a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800310a:	4a0a      	ldr	r2, [pc, #40]	@ (8003134 <SysTick_Config+0x40>)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	3b01      	subs	r3, #1
 8003110:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003112:	210f      	movs	r1, #15
 8003114:	f04f 30ff 	mov.w	r0, #4294967295
 8003118:	f7ff ff8e 	bl	8003038 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800311c:	4b05      	ldr	r3, [pc, #20]	@ (8003134 <SysTick_Config+0x40>)
 800311e:	2200      	movs	r2, #0
 8003120:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003122:	4b04      	ldr	r3, [pc, #16]	@ (8003134 <SysTick_Config+0x40>)
 8003124:	2207      	movs	r2, #7
 8003126:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003128:	2300      	movs	r3, #0
}
 800312a:	4618      	mov	r0, r3
 800312c:	3708      	adds	r7, #8
 800312e:	46bd      	mov	sp, r7
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	e000e010 	.word	0xe000e010

08003138 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f7ff ff29 	bl	8002f98 <__NVIC_SetPriorityGrouping>
}
 8003146:	bf00      	nop
 8003148:	3708      	adds	r7, #8
 800314a:	46bd      	mov	sp, r7
 800314c:	bd80      	pop	{r7, pc}

0800314e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800314e:	b580      	push	{r7, lr}
 8003150:	b086      	sub	sp, #24
 8003152:	af00      	add	r7, sp, #0
 8003154:	4603      	mov	r3, r0
 8003156:	60b9      	str	r1, [r7, #8]
 8003158:	607a      	str	r2, [r7, #4]
 800315a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800315c:	2300      	movs	r3, #0
 800315e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003160:	f7ff ff3e 	bl	8002fe0 <__NVIC_GetPriorityGrouping>
 8003164:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	68b9      	ldr	r1, [r7, #8]
 800316a:	6978      	ldr	r0, [r7, #20]
 800316c:	f7ff ff8e 	bl	800308c <NVIC_EncodePriority>
 8003170:	4602      	mov	r2, r0
 8003172:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003176:	4611      	mov	r1, r2
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff ff5d 	bl	8003038 <__NVIC_SetPriority>
}
 800317e:	bf00      	nop
 8003180:	3718      	adds	r7, #24
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}

08003186 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003186:	b580      	push	{r7, lr}
 8003188:	b082      	sub	sp, #8
 800318a:	af00      	add	r7, sp, #0
 800318c:	4603      	mov	r3, r0
 800318e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003190:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003194:	4618      	mov	r0, r3
 8003196:	f7ff ff31 	bl	8002ffc <__NVIC_EnableIRQ>
}
 800319a:	bf00      	nop
 800319c:	3708      	adds	r7, #8
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}

080031a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80031a2:	b580      	push	{r7, lr}
 80031a4:	b082      	sub	sp, #8
 80031a6:	af00      	add	r7, sp, #0
 80031a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80031aa:	6878      	ldr	r0, [r7, #4]
 80031ac:	f7ff ffa2 	bl	80030f4 <SysTick_Config>
 80031b0:	4603      	mov	r3, r0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3708      	adds	r7, #8
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}
	...

080031bc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b084      	sub	sp, #16
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d101      	bne.n	80031ce <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e08d      	b.n	80032ea <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	461a      	mov	r2, r3
 80031d4:	4b47      	ldr	r3, [pc, #284]	@ (80032f4 <HAL_DMA_Init+0x138>)
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d80f      	bhi.n	80031fa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	461a      	mov	r2, r3
 80031e0:	4b45      	ldr	r3, [pc, #276]	@ (80032f8 <HAL_DMA_Init+0x13c>)
 80031e2:	4413      	add	r3, r2
 80031e4:	4a45      	ldr	r2, [pc, #276]	@ (80032fc <HAL_DMA_Init+0x140>)
 80031e6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ea:	091b      	lsrs	r3, r3, #4
 80031ec:	009a      	lsls	r2, r3, #2
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4a42      	ldr	r2, [pc, #264]	@ (8003300 <HAL_DMA_Init+0x144>)
 80031f6:	641a      	str	r2, [r3, #64]	@ 0x40
 80031f8:	e00e      	b.n	8003218 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	461a      	mov	r2, r3
 8003200:	4b40      	ldr	r3, [pc, #256]	@ (8003304 <HAL_DMA_Init+0x148>)
 8003202:	4413      	add	r3, r2
 8003204:	4a3d      	ldr	r2, [pc, #244]	@ (80032fc <HAL_DMA_Init+0x140>)
 8003206:	fba2 2303 	umull	r2, r3, r2, r3
 800320a:	091b      	lsrs	r3, r3, #4
 800320c:	009a      	lsls	r2, r3, #2
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	4a3c      	ldr	r2, [pc, #240]	@ (8003308 <HAL_DMA_Init+0x14c>)
 8003216:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	2202      	movs	r2, #2
 800321c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800322e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003232:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800323c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	691b      	ldr	r3, [r3, #16]
 8003242:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003248:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	699b      	ldr	r3, [r3, #24]
 800324e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003254:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a1b      	ldr	r3, [r3, #32]
 800325a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800325c:	68fa      	ldr	r2, [r7, #12]
 800325e:	4313      	orrs	r3, r2
 8003260:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	68fa      	ldr	r2, [r7, #12]
 8003268:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f000 faba 	bl	80037e4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003278:	d102      	bne.n	8003280 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2200      	movs	r2, #0
 800327e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685a      	ldr	r2, [r3, #4]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003288:	b2d2      	uxtb	r2, r2
 800328a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003294:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d010      	beq.n	80032c0 <HAL_DMA_Init+0x104>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	2b04      	cmp	r3, #4
 80032a4:	d80c      	bhi.n	80032c0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80032a6:	6878      	ldr	r0, [r7, #4]
 80032a8:	f000 fada 	bl	8003860 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032b0:	2200      	movs	r2, #0
 80032b2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80032bc:	605a      	str	r2, [r3, #4]
 80032be:	e008      	b.n	80032d2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2200      	movs	r2, #0
 80032ca:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2200      	movs	r2, #0
 80032d6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80032e8:	2300      	movs	r3, #0
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3710      	adds	r7, #16
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	40020407 	.word	0x40020407
 80032f8:	bffdfff8 	.word	0xbffdfff8
 80032fc:	cccccccd 	.word	0xcccccccd
 8003300:	40020000 	.word	0x40020000
 8003304:	bffdfbf8 	.word	0xbffdfbf8
 8003308:	40020400 	.word	0x40020400

0800330c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b086      	sub	sp, #24
 8003310:	af00      	add	r7, sp, #0
 8003312:	60f8      	str	r0, [r7, #12]
 8003314:	60b9      	str	r1, [r7, #8]
 8003316:	607a      	str	r2, [r7, #4]
 8003318:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800331a:	2300      	movs	r3, #0
 800331c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003324:	2b01      	cmp	r3, #1
 8003326:	d101      	bne.n	800332c <HAL_DMA_Start_IT+0x20>
 8003328:	2302      	movs	r3, #2
 800332a:	e066      	b.n	80033fa <HAL_DMA_Start_IT+0xee>
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	2201      	movs	r2, #1
 8003330:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800333a:	b2db      	uxtb	r3, r3
 800333c:	2b01      	cmp	r3, #1
 800333e:	d155      	bne.n	80033ec <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	2202      	movs	r2, #2
 8003344:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f022 0201 	bic.w	r2, r2, #1
 800335c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	68b9      	ldr	r1, [r7, #8]
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f000 f9ff 	bl	8003768 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800336e:	2b00      	cmp	r3, #0
 8003370:	d008      	beq.n	8003384 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681a      	ldr	r2, [r3, #0]
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f042 020e 	orr.w	r2, r2, #14
 8003380:	601a      	str	r2, [r3, #0]
 8003382:	e00f      	b.n	80033a4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f022 0204 	bic.w	r2, r2, #4
 8003392:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f042 020a 	orr.w	r2, r2, #10
 80033a2:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d007      	beq.n	80033c2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80033bc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033c0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d007      	beq.n	80033da <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80033d8:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	681a      	ldr	r2, [r3, #0]
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f042 0201 	orr.w	r2, r2, #1
 80033e8:	601a      	str	r2, [r3, #0]
 80033ea:	e005      	b.n	80033f8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	2200      	movs	r2, #0
 80033f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80033f4:	2302      	movs	r3, #2
 80033f6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80033f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3718      	adds	r7, #24
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003402:	b480      	push	{r7}
 8003404:	b085      	sub	sp, #20
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800340a:	2300      	movs	r3, #0
 800340c:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b02      	cmp	r3, #2
 8003418:	d008      	beq.n	800342c <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	2204      	movs	r2, #4
 800341e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2200      	movs	r2, #0
 8003424:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	e040      	b.n	80034ae <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	681a      	ldr	r2, [r3, #0]
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f022 020e 	bic.w	r2, r2, #14
 800343a:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003440:	681a      	ldr	r2, [r3, #0]
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003446:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800344a:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681a      	ldr	r2, [r3, #0]
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f022 0201 	bic.w	r2, r2, #1
 800345a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003460:	f003 021c 	and.w	r2, r3, #28
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003468:	2101      	movs	r1, #1
 800346a:	fa01 f202 	lsl.w	r2, r1, r2
 800346e:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003474:	687a      	ldr	r2, [r7, #4]
 8003476:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003478:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800347e:	2b00      	cmp	r3, #0
 8003480:	d00c      	beq.n	800349c <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003486:	681a      	ldr	r2, [r3, #0]
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800348c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003490:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800349a:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2201      	movs	r2, #1
 80034a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2200      	movs	r2, #0
 80034a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80034ac:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	3714      	adds	r7, #20
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr

080034ba <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80034ba:	b580      	push	{r7, lr}
 80034bc:	b084      	sub	sp, #16
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80034c2:	2300      	movs	r3, #0
 80034c4:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80034cc:	b2db      	uxtb	r3, r3
 80034ce:	2b02      	cmp	r3, #2
 80034d0:	d005      	beq.n	80034de <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2204      	movs	r2, #4
 80034d6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80034d8:	2301      	movs	r3, #1
 80034da:	73fb      	strb	r3, [r7, #15]
 80034dc:	e047      	b.n	800356e <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	681a      	ldr	r2, [r3, #0]
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f022 020e 	bic.w	r2, r2, #14
 80034ec:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f022 0201 	bic.w	r2, r2, #1
 80034fc:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003508:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800350c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003512:	f003 021c 	and.w	r2, r3, #28
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800351a:	2101      	movs	r1, #1
 800351c:	fa01 f202 	lsl.w	r2, r1, r2
 8003520:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800352a:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003530:	2b00      	cmp	r3, #0
 8003532:	d00c      	beq.n	800354e <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800353e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003542:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800354c:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2201      	movs	r2, #1
 8003552:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2200      	movs	r2, #0
 800355a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	4798      	blx	r3
    }
  }
  return status;
 800356e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003570:	4618      	mov	r0, r3
 8003572:	3710      	adds	r7, #16
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}

08003578 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b084      	sub	sp, #16
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003594:	f003 031c 	and.w	r3, r3, #28
 8003598:	2204      	movs	r2, #4
 800359a:	409a      	lsls	r2, r3
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	4013      	ands	r3, r2
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d026      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x7a>
 80035a4:	68bb      	ldr	r3, [r7, #8]
 80035a6:	f003 0304 	and.w	r3, r3, #4
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d021      	beq.n	80035f2 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0320 	and.w	r3, r3, #32
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d107      	bne.n	80035cc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f022 0204 	bic.w	r2, r2, #4
 80035ca:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d0:	f003 021c 	and.w	r2, r3, #28
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d8:	2104      	movs	r1, #4
 80035da:	fa01 f202 	lsl.w	r2, r1, r2
 80035de:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d071      	beq.n	80036cc <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 80035f0:	e06c      	b.n	80036cc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035f6:	f003 031c 	and.w	r3, r3, #28
 80035fa:	2202      	movs	r2, #2
 80035fc:	409a      	lsls	r2, r3
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	4013      	ands	r3, r2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d02e      	beq.n	8003664 <HAL_DMA_IRQHandler+0xec>
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	f003 0302 	and.w	r3, r3, #2
 800360c:	2b00      	cmp	r3, #0
 800360e:	d029      	beq.n	8003664 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 0320 	and.w	r3, r3, #32
 800361a:	2b00      	cmp	r3, #0
 800361c:	d10b      	bne.n	8003636 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f022 020a 	bic.w	r2, r2, #10
 800362c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	2201      	movs	r2, #1
 8003632:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800363a:	f003 021c 	and.w	r2, r3, #28
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003642:	2102      	movs	r1, #2
 8003644:	fa01 f202 	lsl.w	r2, r1, r2
 8003648:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003656:	2b00      	cmp	r3, #0
 8003658:	d038      	beq.n	80036cc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003662:	e033      	b.n	80036cc <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003668:	f003 031c 	and.w	r3, r3, #28
 800366c:	2208      	movs	r2, #8
 800366e:	409a      	lsls	r2, r3
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	4013      	ands	r3, r2
 8003674:	2b00      	cmp	r3, #0
 8003676:	d02a      	beq.n	80036ce <HAL_DMA_IRQHandler+0x156>
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	f003 0308 	and.w	r3, r3, #8
 800367e:	2b00      	cmp	r3, #0
 8003680:	d025      	beq.n	80036ce <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 020e 	bic.w	r2, r2, #14
 8003690:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003696:	f003 021c 	and.w	r2, r3, #28
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800369e:	2101      	movs	r1, #1
 80036a0:	fa01 f202 	lsl.w	r2, r1, r2
 80036a4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2201      	movs	r2, #1
 80036aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	2200      	movs	r2, #0
 80036b8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d004      	beq.n	80036ce <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80036cc:	bf00      	nop
 80036ce:	bf00      	nop
}
 80036d0:	3710      	adds	r7, #16
 80036d2:	46bd      	mov	sp, r7
 80036d4:	bd80      	pop	{r7, pc}
	...

080036d8 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callbacsk function which has pointer to
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 80036d8:	b480      	push	{r7}
 80036da:	b087      	sub	sp, #28
 80036dc:	af00      	add	r7, sp, #0
 80036de:	60f8      	str	r0, [r7, #12]
 80036e0:	460b      	mov	r3, r1
 80036e2:	607a      	str	r2, [r7, #4]
 80036e4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80036e6:	2300      	movs	r3, #0
 80036e8:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	d101      	bne.n	80036f8 <HAL_DMA_RegisterCallback+0x20>
 80036f4:	2302      	movs	r3, #2
 80036f6:	e031      	b.n	800375c <HAL_DMA_RegisterCallback+0x84>
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2201      	movs	r2, #1
 80036fc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003706:	b2db      	uxtb	r3, r3
 8003708:	2b01      	cmp	r3, #1
 800370a:	d120      	bne.n	800374e <HAL_DMA_RegisterCallback+0x76>
  {
    switch (CallbackID)
 800370c:	7afb      	ldrb	r3, [r7, #11]
 800370e:	2b03      	cmp	r3, #3
 8003710:	d81a      	bhi.n	8003748 <HAL_DMA_RegisterCallback+0x70>
 8003712:	a201      	add	r2, pc, #4	@ (adr r2, 8003718 <HAL_DMA_RegisterCallback+0x40>)
 8003714:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003718:	08003729 	.word	0x08003729
 800371c:	08003731 	.word	0x08003731
 8003720:	08003739 	.word	0x08003739
 8003724:	08003741 	.word	0x08003741
    {
      case  HAL_DMA_XFER_CPLT_CB_ID:
        hdma->XferCpltCallback = pCallback;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	687a      	ldr	r2, [r7, #4]
 800372c:	62da      	str	r2, [r3, #44]	@ 0x2c
        break;
 800372e:	e010      	b.n	8003752 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_HALFCPLT_CB_ID:
        hdma->XferHalfCpltCallback = pCallback;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	687a      	ldr	r2, [r7, #4]
 8003734:	631a      	str	r2, [r3, #48]	@ 0x30
        break;
 8003736:	e00c      	b.n	8003752 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ERROR_CB_ID:
        hdma->XferErrorCallback = pCallback;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	687a      	ldr	r2, [r7, #4]
 800373c:	635a      	str	r2, [r3, #52]	@ 0x34
        break;
 800373e:	e008      	b.n	8003752 <HAL_DMA_RegisterCallback+0x7a>

      case  HAL_DMA_XFER_ABORT_CB_ID:
        hdma->XferAbortCallback = pCallback;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	639a      	str	r2, [r3, #56]	@ 0x38
        break;
 8003746:	e004      	b.n	8003752 <HAL_DMA_RegisterCallback+0x7a>

      default:
        status = HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	75fb      	strb	r3, [r7, #23]
        break;
 800374c:	e001      	b.n	8003752 <HAL_DMA_RegisterCallback+0x7a>
    }
  }
  else
  {
    status = HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2200      	movs	r2, #0
 8003756:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 800375a:	7dfb      	ldrb	r3, [r7, #23]
}
 800375c:	4618      	mov	r0, r3
 800375e:	371c      	adds	r7, #28
 8003760:	46bd      	mov	sp, r7
 8003762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003766:	4770      	bx	lr

08003768 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003768:	b480      	push	{r7}
 800376a:	b085      	sub	sp, #20
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
 8003774:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800377a:	68fa      	ldr	r2, [r7, #12]
 800377c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800377e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003784:	2b00      	cmp	r3, #0
 8003786:	d004      	beq.n	8003792 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800378c:	68fa      	ldr	r2, [r7, #12]
 800378e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003790:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003796:	f003 021c 	and.w	r2, r3, #28
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379e:	2101      	movs	r1, #1
 80037a0:	fa01 f202 	lsl.w	r2, r1, r2
 80037a4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	683a      	ldr	r2, [r7, #0]
 80037ac:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	2b10      	cmp	r3, #16
 80037b4:	d108      	bne.n	80037c8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	687a      	ldr	r2, [r7, #4]
 80037bc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	68ba      	ldr	r2, [r7, #8]
 80037c4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80037c6:	e007      	b.n	80037d8 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	68ba      	ldr	r2, [r7, #8]
 80037ce:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	687a      	ldr	r2, [r7, #4]
 80037d6:	60da      	str	r2, [r3, #12]
}
 80037d8:	bf00      	nop
 80037da:	3714      	adds	r7, #20
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b085      	sub	sp, #20
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	461a      	mov	r2, r3
 80037f2:	4b17      	ldr	r3, [pc, #92]	@ (8003850 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80037f4:	429a      	cmp	r2, r3
 80037f6:	d80a      	bhi.n	800380e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037fc:	089b      	lsrs	r3, r3, #2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8003804:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8003808:	687a      	ldr	r2, [r7, #4]
 800380a:	6493      	str	r3, [r2, #72]	@ 0x48
 800380c:	e007      	b.n	800381e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003812:	089b      	lsrs	r3, r3, #2
 8003814:	009a      	lsls	r2, r3, #2
 8003816:	4b0f      	ldr	r3, [pc, #60]	@ (8003854 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003818:	4413      	add	r3, r2
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	b2db      	uxtb	r3, r3
 8003824:	3b08      	subs	r3, #8
 8003826:	4a0c      	ldr	r2, [pc, #48]	@ (8003858 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003828:	fba2 2303 	umull	r2, r3, r2, r3
 800382c:	091b      	lsrs	r3, r3, #4
 800382e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	4a0a      	ldr	r2, [pc, #40]	@ (800385c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003834:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	f003 031f 	and.w	r3, r3, #31
 800383c:	2201      	movs	r2, #1
 800383e:	409a      	lsls	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8003844:	bf00      	nop
 8003846:	3714      	adds	r7, #20
 8003848:	46bd      	mov	sp, r7
 800384a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800384e:	4770      	bx	lr
 8003850:	40020407 	.word	0x40020407
 8003854:	4002081c 	.word	0x4002081c
 8003858:	cccccccd 	.word	0xcccccccd
 800385c:	40020880 	.word	0x40020880

08003860 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003860:	b480      	push	{r7}
 8003862:	b085      	sub	sp, #20
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	685b      	ldr	r3, [r3, #4]
 800386c:	b2db      	uxtb	r3, r3
 800386e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003870:	68fa      	ldr	r2, [r7, #12]
 8003872:	4b0b      	ldr	r3, [pc, #44]	@ (80038a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003874:	4413      	add	r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	461a      	mov	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a08      	ldr	r2, [pc, #32]	@ (80038a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003882:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	3b01      	subs	r3, #1
 8003888:	f003 0303 	and.w	r3, r3, #3
 800388c:	2201      	movs	r2, #1
 800388e:	409a      	lsls	r2, r3
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8003894:	bf00      	nop
 8003896:	3714      	adds	r7, #20
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr
 80038a0:	1000823f 	.word	0x1000823f
 80038a4:	40020940 	.word	0x40020940

080038a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b087      	sub	sp, #28
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80038b2:	2300      	movs	r3, #0
 80038b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038b6:	e166      	b.n	8003b86 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	2101      	movs	r1, #1
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	fa01 f303 	lsl.w	r3, r1, r3
 80038c4:	4013      	ands	r3, r2
 80038c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	f000 8158 	beq.w	8003b80 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f003 0303 	and.w	r3, r3, #3
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d005      	beq.n	80038e8 <HAL_GPIO_Init+0x40>
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	685b      	ldr	r3, [r3, #4]
 80038e0:	f003 0303 	and.w	r3, r3, #3
 80038e4:	2b02      	cmp	r3, #2
 80038e6:	d130      	bne.n	800394a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	689b      	ldr	r3, [r3, #8]
 80038ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80038ee:	697b      	ldr	r3, [r7, #20]
 80038f0:	005b      	lsls	r3, r3, #1
 80038f2:	2203      	movs	r2, #3
 80038f4:	fa02 f303 	lsl.w	r3, r2, r3
 80038f8:	43db      	mvns	r3, r3
 80038fa:	693a      	ldr	r2, [r7, #16]
 80038fc:	4013      	ands	r3, r2
 80038fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003900:	683b      	ldr	r3, [r7, #0]
 8003902:	68da      	ldr	r2, [r3, #12]
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	005b      	lsls	r3, r3, #1
 8003908:	fa02 f303 	lsl.w	r3, r2, r3
 800390c:	693a      	ldr	r2, [r7, #16]
 800390e:	4313      	orrs	r3, r2
 8003910:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	693a      	ldr	r2, [r7, #16]
 8003916:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800391e:	2201      	movs	r2, #1
 8003920:	697b      	ldr	r3, [r7, #20]
 8003922:	fa02 f303 	lsl.w	r3, r2, r3
 8003926:	43db      	mvns	r3, r3
 8003928:	693a      	ldr	r2, [r7, #16]
 800392a:	4013      	ands	r3, r2
 800392c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	091b      	lsrs	r3, r3, #4
 8003934:	f003 0201 	and.w	r2, r3, #1
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	fa02 f303 	lsl.w	r3, r2, r3
 800393e:	693a      	ldr	r2, [r7, #16]
 8003940:	4313      	orrs	r3, r2
 8003942:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	693a      	ldr	r2, [r7, #16]
 8003948:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	f003 0303 	and.w	r3, r3, #3
 8003952:	2b03      	cmp	r3, #3
 8003954:	d017      	beq.n	8003986 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	68db      	ldr	r3, [r3, #12]
 800395a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	005b      	lsls	r3, r3, #1
 8003960:	2203      	movs	r2, #3
 8003962:	fa02 f303 	lsl.w	r3, r2, r3
 8003966:	43db      	mvns	r3, r3
 8003968:	693a      	ldr	r2, [r7, #16]
 800396a:	4013      	ands	r3, r2
 800396c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800396e:	683b      	ldr	r3, [r7, #0]
 8003970:	689a      	ldr	r2, [r3, #8]
 8003972:	697b      	ldr	r3, [r7, #20]
 8003974:	005b      	lsls	r3, r3, #1
 8003976:	fa02 f303 	lsl.w	r3, r2, r3
 800397a:	693a      	ldr	r2, [r7, #16]
 800397c:	4313      	orrs	r3, r2
 800397e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	693a      	ldr	r2, [r7, #16]
 8003984:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f003 0303 	and.w	r3, r3, #3
 800398e:	2b02      	cmp	r3, #2
 8003990:	d123      	bne.n	80039da <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	08da      	lsrs	r2, r3, #3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	3208      	adds	r2, #8
 800399a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800399e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80039a0:	697b      	ldr	r3, [r7, #20]
 80039a2:	f003 0307 	and.w	r3, r3, #7
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	220f      	movs	r2, #15
 80039aa:	fa02 f303 	lsl.w	r3, r2, r3
 80039ae:	43db      	mvns	r3, r3
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	4013      	ands	r3, r2
 80039b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	691a      	ldr	r2, [r3, #16]
 80039ba:	697b      	ldr	r3, [r7, #20]
 80039bc:	f003 0307 	and.w	r3, r3, #7
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	fa02 f303 	lsl.w	r3, r2, r3
 80039c6:	693a      	ldr	r2, [r7, #16]
 80039c8:	4313      	orrs	r3, r2
 80039ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80039cc:	697b      	ldr	r3, [r7, #20]
 80039ce:	08da      	lsrs	r2, r3, #3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	3208      	adds	r2, #8
 80039d4:	6939      	ldr	r1, [r7, #16]
 80039d6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	005b      	lsls	r3, r3, #1
 80039e4:	2203      	movs	r2, #3
 80039e6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ea:	43db      	mvns	r3, r3
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	4013      	ands	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	f003 0203 	and.w	r2, r3, #3
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	005b      	lsls	r3, r3, #1
 80039fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003a02:	693a      	ldr	r2, [r7, #16]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	693a      	ldr	r2, [r7, #16]
 8003a0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	685b      	ldr	r3, [r3, #4]
 8003a12:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	f000 80b2 	beq.w	8003b80 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a1c:	4b61      	ldr	r3, [pc, #388]	@ (8003ba4 <HAL_GPIO_Init+0x2fc>)
 8003a1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a20:	4a60      	ldr	r2, [pc, #384]	@ (8003ba4 <HAL_GPIO_Init+0x2fc>)
 8003a22:	f043 0301 	orr.w	r3, r3, #1
 8003a26:	6613      	str	r3, [r2, #96]	@ 0x60
 8003a28:	4b5e      	ldr	r3, [pc, #376]	@ (8003ba4 <HAL_GPIO_Init+0x2fc>)
 8003a2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a2c:	f003 0301 	and.w	r3, r3, #1
 8003a30:	60bb      	str	r3, [r7, #8]
 8003a32:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003a34:	4a5c      	ldr	r2, [pc, #368]	@ (8003ba8 <HAL_GPIO_Init+0x300>)
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	089b      	lsrs	r3, r3, #2
 8003a3a:	3302      	adds	r3, #2
 8003a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	f003 0303 	and.w	r3, r3, #3
 8003a48:	009b      	lsls	r3, r3, #2
 8003a4a:	220f      	movs	r2, #15
 8003a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a50:	43db      	mvns	r3, r3
 8003a52:	693a      	ldr	r2, [r7, #16]
 8003a54:	4013      	ands	r3, r2
 8003a56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003a5e:	d02b      	beq.n	8003ab8 <HAL_GPIO_Init+0x210>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	4a52      	ldr	r2, [pc, #328]	@ (8003bac <HAL_GPIO_Init+0x304>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d025      	beq.n	8003ab4 <HAL_GPIO_Init+0x20c>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	4a51      	ldr	r2, [pc, #324]	@ (8003bb0 <HAL_GPIO_Init+0x308>)
 8003a6c:	4293      	cmp	r3, r2
 8003a6e:	d01f      	beq.n	8003ab0 <HAL_GPIO_Init+0x208>
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a50      	ldr	r2, [pc, #320]	@ (8003bb4 <HAL_GPIO_Init+0x30c>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d019      	beq.n	8003aac <HAL_GPIO_Init+0x204>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a4f      	ldr	r2, [pc, #316]	@ (8003bb8 <HAL_GPIO_Init+0x310>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d013      	beq.n	8003aa8 <HAL_GPIO_Init+0x200>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a4e      	ldr	r2, [pc, #312]	@ (8003bbc <HAL_GPIO_Init+0x314>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d00d      	beq.n	8003aa4 <HAL_GPIO_Init+0x1fc>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	4a4d      	ldr	r2, [pc, #308]	@ (8003bc0 <HAL_GPIO_Init+0x318>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d007      	beq.n	8003aa0 <HAL_GPIO_Init+0x1f8>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	4a4c      	ldr	r2, [pc, #304]	@ (8003bc4 <HAL_GPIO_Init+0x31c>)
 8003a94:	4293      	cmp	r3, r2
 8003a96:	d101      	bne.n	8003a9c <HAL_GPIO_Init+0x1f4>
 8003a98:	2307      	movs	r3, #7
 8003a9a:	e00e      	b.n	8003aba <HAL_GPIO_Init+0x212>
 8003a9c:	2308      	movs	r3, #8
 8003a9e:	e00c      	b.n	8003aba <HAL_GPIO_Init+0x212>
 8003aa0:	2306      	movs	r3, #6
 8003aa2:	e00a      	b.n	8003aba <HAL_GPIO_Init+0x212>
 8003aa4:	2305      	movs	r3, #5
 8003aa6:	e008      	b.n	8003aba <HAL_GPIO_Init+0x212>
 8003aa8:	2304      	movs	r3, #4
 8003aaa:	e006      	b.n	8003aba <HAL_GPIO_Init+0x212>
 8003aac:	2303      	movs	r3, #3
 8003aae:	e004      	b.n	8003aba <HAL_GPIO_Init+0x212>
 8003ab0:	2302      	movs	r3, #2
 8003ab2:	e002      	b.n	8003aba <HAL_GPIO_Init+0x212>
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e000      	b.n	8003aba <HAL_GPIO_Init+0x212>
 8003ab8:	2300      	movs	r3, #0
 8003aba:	697a      	ldr	r2, [r7, #20]
 8003abc:	f002 0203 	and.w	r2, r2, #3
 8003ac0:	0092      	lsls	r2, r2, #2
 8003ac2:	4093      	lsls	r3, r2
 8003ac4:	693a      	ldr	r2, [r7, #16]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003aca:	4937      	ldr	r1, [pc, #220]	@ (8003ba8 <HAL_GPIO_Init+0x300>)
 8003acc:	697b      	ldr	r3, [r7, #20]
 8003ace:	089b      	lsrs	r3, r3, #2
 8003ad0:	3302      	adds	r3, #2
 8003ad2:	693a      	ldr	r2, [r7, #16]
 8003ad4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ad8:	4b3b      	ldr	r3, [pc, #236]	@ (8003bc8 <HAL_GPIO_Init+0x320>)
 8003ada:	689b      	ldr	r3, [r3, #8]
 8003adc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	43db      	mvns	r3, r3
 8003ae2:	693a      	ldr	r2, [r7, #16]
 8003ae4:	4013      	ands	r3, r2
 8003ae6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	685b      	ldr	r3, [r3, #4]
 8003aec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	d003      	beq.n	8003afc <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003af4:	693a      	ldr	r2, [r7, #16]
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	4313      	orrs	r3, r2
 8003afa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003afc:	4a32      	ldr	r2, [pc, #200]	@ (8003bc8 <HAL_GPIO_Init+0x320>)
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003b02:	4b31      	ldr	r3, [pc, #196]	@ (8003bc8 <HAL_GPIO_Init+0x320>)
 8003b04:	68db      	ldr	r3, [r3, #12]
 8003b06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	43db      	mvns	r3, r3
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	4013      	ands	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d003      	beq.n	8003b26 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003b1e:	693a      	ldr	r2, [r7, #16]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	4313      	orrs	r3, r2
 8003b24:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003b26:	4a28      	ldr	r2, [pc, #160]	@ (8003bc8 <HAL_GPIO_Init+0x320>)
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003b2c:	4b26      	ldr	r3, [pc, #152]	@ (8003bc8 <HAL_GPIO_Init+0x320>)
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	43db      	mvns	r3, r3
 8003b36:	693a      	ldr	r2, [r7, #16]
 8003b38:	4013      	ands	r3, r2
 8003b3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d003      	beq.n	8003b50 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003b48:	693a      	ldr	r2, [r7, #16]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	4313      	orrs	r3, r2
 8003b4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b50:	4a1d      	ldr	r2, [pc, #116]	@ (8003bc8 <HAL_GPIO_Init+0x320>)
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003b56:	4b1c      	ldr	r3, [pc, #112]	@ (8003bc8 <HAL_GPIO_Init+0x320>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	43db      	mvns	r3, r3
 8003b60:	693a      	ldr	r2, [r7, #16]
 8003b62:	4013      	ands	r3, r2
 8003b64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	685b      	ldr	r3, [r3, #4]
 8003b6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d003      	beq.n	8003b7a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8003b72:	693a      	ldr	r2, [r7, #16]
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b7a:	4a13      	ldr	r2, [pc, #76]	@ (8003bc8 <HAL_GPIO_Init+0x320>)
 8003b7c:	693b      	ldr	r3, [r7, #16]
 8003b7e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	3301      	adds	r3, #1
 8003b84:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	fa22 f303 	lsr.w	r3, r2, r3
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f47f ae91 	bne.w	80038b8 <HAL_GPIO_Init+0x10>
  }
}
 8003b96:	bf00      	nop
 8003b98:	bf00      	nop
 8003b9a:	371c      	adds	r7, #28
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	40010000 	.word	0x40010000
 8003bac:	48000400 	.word	0x48000400
 8003bb0:	48000800 	.word	0x48000800
 8003bb4:	48000c00 	.word	0x48000c00
 8003bb8:	48001000 	.word	0x48001000
 8003bbc:	48001400 	.word	0x48001400
 8003bc0:	48001800 	.word	0x48001800
 8003bc4:	48001c00 	.word	0x48001c00
 8003bc8:	40010400 	.word	0x40010400

08003bcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	460b      	mov	r3, r1
 8003bd6:	807b      	strh	r3, [r7, #2]
 8003bd8:	4613      	mov	r3, r2
 8003bda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bdc:	787b      	ldrb	r3, [r7, #1]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d003      	beq.n	8003bea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003be2:	887a      	ldrh	r2, [r7, #2]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003be8:	e002      	b.n	8003bf0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003bea:	887a      	ldrh	r2, [r7, #2]
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003bfc:	b480      	push	{r7}
 8003bfe:	b085      	sub	sp, #20
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
 8003c04:	460b      	mov	r3, r1
 8003c06:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	695b      	ldr	r3, [r3, #20]
 8003c0c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003c0e:	887a      	ldrh	r2, [r7, #2]
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	4013      	ands	r3, r2
 8003c14:	041a      	lsls	r2, r3, #16
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	43d9      	mvns	r1, r3
 8003c1a:	887b      	ldrh	r3, [r7, #2]
 8003c1c:	400b      	ands	r3, r1
 8003c1e:	431a      	orrs	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	619a      	str	r2, [r3, #24]
}
 8003c24:	bf00      	nop
 8003c26:	3714      	adds	r7, #20
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr

08003c30 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b082      	sub	sp, #8
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	4603      	mov	r3, r0
 8003c38:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003c3a:	4b08      	ldr	r3, [pc, #32]	@ (8003c5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c3c:	695a      	ldr	r2, [r3, #20]
 8003c3e:	88fb      	ldrh	r3, [r7, #6]
 8003c40:	4013      	ands	r3, r2
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d006      	beq.n	8003c54 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003c46:	4a05      	ldr	r2, [pc, #20]	@ (8003c5c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003c48:	88fb      	ldrh	r3, [r7, #6]
 8003c4a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003c4c:	88fb      	ldrh	r3, [r7, #6]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7fc fe90 	bl	8000974 <HAL_GPIO_EXTI_Callback>
  }
}
 8003c54:	bf00      	nop
 8003c56:	3708      	adds	r7, #8
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}
 8003c5c:	40010400 	.word	0x40010400

08003c60 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003c60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c62:	b08f      	sub	sp, #60	@ 0x3c
 8003c64:	af0a      	add	r7, sp, #40	@ 0x28
 8003c66:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d101      	bne.n	8003c72 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003c6e:	2301      	movs	r3, #1
 8003c70:	e116      	b.n	8003ea0 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	@ 0x4bd
 8003c7e:	b2db      	uxtb	r3, r3
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d106      	bne.n	8003c92 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2200      	movs	r2, #0
 8003c88:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003c8c:	6878      	ldr	r0, [r7, #4]
 8003c8e:	f008 fc9d 	bl	800c5cc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2203      	movs	r2, #3
 8003c96:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003c9a:	68bb      	ldr	r3, [r7, #8]
 8003c9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d102      	bne.n	8003cac <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2200      	movs	r2, #0
 8003caa:	60da      	str	r2, [r3, #12]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	f005 f8f4 	bl	8008e9e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	603b      	str	r3, [r7, #0]
 8003cbc:	687e      	ldr	r6, [r7, #4]
 8003cbe:	466d      	mov	r5, sp
 8003cc0:	f106 0410 	add.w	r4, r6, #16
 8003cc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003cc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003cc8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003cca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003ccc:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003cd0:	e885 0003 	stmia.w	r5, {r0, r1}
 8003cd4:	1d33      	adds	r3, r6, #4
 8003cd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003cd8:	6838      	ldr	r0, [r7, #0]
 8003cda:	f005 f807 	bl	8008cec <USB_CoreInit>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d005      	beq.n	8003cf0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2202      	movs	r2, #2
 8003ce8:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	e0d7      	b.n	8003ea0 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2100      	movs	r1, #0
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f005 f8e2 	bl	8008ec0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	73fb      	strb	r3, [r7, #15]
 8003d00:	e04a      	b.n	8003d98 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003d02:	7bfa      	ldrb	r2, [r7, #15]
 8003d04:	6879      	ldr	r1, [r7, #4]
 8003d06:	4613      	mov	r3, r2
 8003d08:	00db      	lsls	r3, r3, #3
 8003d0a:	4413      	add	r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	440b      	add	r3, r1
 8003d10:	333d      	adds	r3, #61	@ 0x3d
 8003d12:	2201      	movs	r2, #1
 8003d14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003d16:	7bfa      	ldrb	r2, [r7, #15]
 8003d18:	6879      	ldr	r1, [r7, #4]
 8003d1a:	4613      	mov	r3, r2
 8003d1c:	00db      	lsls	r3, r3, #3
 8003d1e:	4413      	add	r3, r2
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	440b      	add	r3, r1
 8003d24:	333c      	adds	r3, #60	@ 0x3c
 8003d26:	7bfa      	ldrb	r2, [r7, #15]
 8003d28:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003d2a:	7bfa      	ldrb	r2, [r7, #15]
 8003d2c:	7bfb      	ldrb	r3, [r7, #15]
 8003d2e:	b298      	uxth	r0, r3
 8003d30:	6879      	ldr	r1, [r7, #4]
 8003d32:	4613      	mov	r3, r2
 8003d34:	00db      	lsls	r3, r3, #3
 8003d36:	4413      	add	r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	440b      	add	r3, r1
 8003d3c:	3356      	adds	r3, #86	@ 0x56
 8003d3e:	4602      	mov	r2, r0
 8003d40:	801a      	strh	r2, [r3, #0]
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003d42:	7bfa      	ldrb	r2, [r7, #15]
 8003d44:	6879      	ldr	r1, [r7, #4]
 8003d46:	4613      	mov	r3, r2
 8003d48:	00db      	lsls	r3, r3, #3
 8003d4a:	4413      	add	r3, r2
 8003d4c:	009b      	lsls	r3, r3, #2
 8003d4e:	440b      	add	r3, r1
 8003d50:	3340      	adds	r3, #64	@ 0x40
 8003d52:	2200      	movs	r2, #0
 8003d54:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003d56:	7bfa      	ldrb	r2, [r7, #15]
 8003d58:	6879      	ldr	r1, [r7, #4]
 8003d5a:	4613      	mov	r3, r2
 8003d5c:	00db      	lsls	r3, r3, #3
 8003d5e:	4413      	add	r3, r2
 8003d60:	009b      	lsls	r3, r3, #2
 8003d62:	440b      	add	r3, r1
 8003d64:	3344      	adds	r3, #68	@ 0x44
 8003d66:	2200      	movs	r2, #0
 8003d68:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003d6a:	7bfa      	ldrb	r2, [r7, #15]
 8003d6c:	6879      	ldr	r1, [r7, #4]
 8003d6e:	4613      	mov	r3, r2
 8003d70:	00db      	lsls	r3, r3, #3
 8003d72:	4413      	add	r3, r2
 8003d74:	009b      	lsls	r3, r3, #2
 8003d76:	440b      	add	r3, r1
 8003d78:	3348      	adds	r3, #72	@ 0x48
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003d7e:	7bfa      	ldrb	r2, [r7, #15]
 8003d80:	6879      	ldr	r1, [r7, #4]
 8003d82:	4613      	mov	r3, r2
 8003d84:	00db      	lsls	r3, r3, #3
 8003d86:	4413      	add	r3, r2
 8003d88:	009b      	lsls	r3, r3, #2
 8003d8a:	440b      	add	r3, r1
 8003d8c:	334c      	adds	r3, #76	@ 0x4c
 8003d8e:	2200      	movs	r2, #0
 8003d90:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d92:	7bfb      	ldrb	r3, [r7, #15]
 8003d94:	3301      	adds	r3, #1
 8003d96:	73fb      	strb	r3, [r7, #15]
 8003d98:	7bfa      	ldrb	r2, [r7, #15]
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d3af      	bcc.n	8003d02 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003da2:	2300      	movs	r3, #0
 8003da4:	73fb      	strb	r3, [r7, #15]
 8003da6:	e044      	b.n	8003e32 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003da8:	7bfa      	ldrb	r2, [r7, #15]
 8003daa:	6879      	ldr	r1, [r7, #4]
 8003dac:	4613      	mov	r3, r2
 8003dae:	00db      	lsls	r3, r3, #3
 8003db0:	4413      	add	r3, r2
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	440b      	add	r3, r1
 8003db6:	f203 237d 	addw	r3, r3, #637	@ 0x27d
 8003dba:	2200      	movs	r2, #0
 8003dbc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003dbe:	7bfa      	ldrb	r2, [r7, #15]
 8003dc0:	6879      	ldr	r1, [r7, #4]
 8003dc2:	4613      	mov	r3, r2
 8003dc4:	00db      	lsls	r3, r3, #3
 8003dc6:	4413      	add	r3, r2
 8003dc8:	009b      	lsls	r3, r3, #2
 8003dca:	440b      	add	r3, r1
 8003dcc:	f503 731f 	add.w	r3, r3, #636	@ 0x27c
 8003dd0:	7bfa      	ldrb	r2, [r7, #15]
 8003dd2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003dd4:	7bfa      	ldrb	r2, [r7, #15]
 8003dd6:	6879      	ldr	r1, [r7, #4]
 8003dd8:	4613      	mov	r3, r2
 8003dda:	00db      	lsls	r3, r3, #3
 8003ddc:	4413      	add	r3, r2
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	440b      	add	r3, r1
 8003de2:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8003de6:	2200      	movs	r2, #0
 8003de8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003dea:	7bfa      	ldrb	r2, [r7, #15]
 8003dec:	6879      	ldr	r1, [r7, #4]
 8003dee:	4613      	mov	r3, r2
 8003df0:	00db      	lsls	r3, r3, #3
 8003df2:	4413      	add	r3, r2
 8003df4:	009b      	lsls	r3, r3, #2
 8003df6:	440b      	add	r3, r1
 8003df8:	f503 7321 	add.w	r3, r3, #644	@ 0x284
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003e00:	7bfa      	ldrb	r2, [r7, #15]
 8003e02:	6879      	ldr	r1, [r7, #4]
 8003e04:	4613      	mov	r3, r2
 8003e06:	00db      	lsls	r3, r3, #3
 8003e08:	4413      	add	r3, r2
 8003e0a:	009b      	lsls	r3, r3, #2
 8003e0c:	440b      	add	r3, r1
 8003e0e:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 8003e12:	2200      	movs	r2, #0
 8003e14:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003e16:	7bfa      	ldrb	r2, [r7, #15]
 8003e18:	6879      	ldr	r1, [r7, #4]
 8003e1a:	4613      	mov	r3, r2
 8003e1c:	00db      	lsls	r3, r3, #3
 8003e1e:	4413      	add	r3, r2
 8003e20:	009b      	lsls	r3, r3, #2
 8003e22:	440b      	add	r3, r1
 8003e24:	f503 7323 	add.w	r3, r3, #652	@ 0x28c
 8003e28:	2200      	movs	r2, #0
 8003e2a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e2c:	7bfb      	ldrb	r3, [r7, #15]
 8003e2e:	3301      	adds	r3, #1
 8003e30:	73fb      	strb	r3, [r7, #15]
 8003e32:	7bfa      	ldrb	r2, [r7, #15]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d3b5      	bcc.n	8003da8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	603b      	str	r3, [r7, #0]
 8003e42:	687e      	ldr	r6, [r7, #4]
 8003e44:	466d      	mov	r5, sp
 8003e46:	f106 0410 	add.w	r4, r6, #16
 8003e4a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e4c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e4e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e50:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e52:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003e56:	e885 0003 	stmia.w	r5, {r0, r1}
 8003e5a:	1d33      	adds	r3, r6, #4
 8003e5c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e5e:	6838      	ldr	r0, [r7, #0]
 8003e60:	f005 f87a 	bl	8008f58 <USB_DevInit>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d005      	beq.n	8003e76 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2202      	movs	r2, #2
 8003e6e:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd
    return HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	e014      	b.n	8003ea0 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2200      	movs	r2, #0
 8003e7a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 24bd 	strb.w	r2, [r3, #1213]	@ 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e8a:	2b01      	cmp	r3, #1
 8003e8c:	d102      	bne.n	8003e94 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8003e8e:	6878      	ldr	r0, [r7, #4]
 8003e90:	f001 f86a 	bl	8004f68 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4618      	mov	r0, r3
 8003e9a:	f006 f828 	bl	8009eee <USB_DevDisconnect>

  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3714      	adds	r7, #20
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003ea8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b084      	sub	sp, #16
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d101      	bne.n	8003ec4 <HAL_PCD_Start+0x1c>
 8003ec0:	2302      	movs	r3, #2
 8003ec2:	e01c      	b.n	8003efe <HAL_PCD_Start+0x56>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed0:	2b01      	cmp	r3, #1
 8003ed2:	d105      	bne.n	8003ee0 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed8:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	639a      	str	r2, [r3, #56]	@ 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f004 ffc9 	bl	8008e7c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f005 ffdc 	bl	8009eac <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003f06:	b590      	push	{r4, r7, lr}
 8003f08:	b08d      	sub	sp, #52	@ 0x34
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f14:	6a3b      	ldr	r3, [r7, #32]
 8003f16:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f006 f89a 	bl	800a056 <USB_GetMode>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	f040 847e 	bne.w	8004826 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f005 fffe 	bl	8009f30 <USB_ReadInterrupts>
 8003f34:	4603      	mov	r3, r0
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	f000 8474 	beq.w	8004824 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003f3c:	69fb      	ldr	r3, [r7, #28]
 8003f3e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	0a1b      	lsrs	r3, r3, #8
 8003f46:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f8c3 24fc 	str.w	r2, [r3, #1276]	@ 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	4618      	mov	r0, r3
 8003f56:	f005 ffeb 	bl	8009f30 <USB_ReadInterrupts>
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	f003 0302 	and.w	r3, r3, #2
 8003f60:	2b02      	cmp	r3, #2
 8003f62:	d107      	bne.n	8003f74 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	695a      	ldr	r2, [r3, #20]
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f002 0202 	and.w	r2, r2, #2
 8003f72:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f005 ffd9 	bl	8009f30 <USB_ReadInterrupts>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	f003 0310 	and.w	r3, r3, #16
 8003f84:	2b10      	cmp	r3, #16
 8003f86:	d161      	bne.n	800404c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	699a      	ldr	r2, [r3, #24]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f022 0210 	bic.w	r2, r2, #16
 8003f96:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003f98:	6a3b      	ldr	r3, [r7, #32]
 8003f9a:	6a1b      	ldr	r3, [r3, #32]
 8003f9c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	f003 020f 	and.w	r2, r3, #15
 8003fa4:	4613      	mov	r3, r2
 8003fa6:	00db      	lsls	r3, r3, #3
 8003fa8:	4413      	add	r3, r2
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	4413      	add	r3, r2
 8003fb4:	3304      	adds	r3, #4
 8003fb6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	0c5b      	lsrs	r3, r3, #17
 8003fbc:	f003 030f 	and.w	r3, r3, #15
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d124      	bne.n	800400e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003fc4:	69ba      	ldr	r2, [r7, #24]
 8003fc6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003fca:	4013      	ands	r3, r2
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d035      	beq.n	800403c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003fd4:	69bb      	ldr	r3, [r7, #24]
 8003fd6:	091b      	lsrs	r3, r3, #4
 8003fd8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003fda:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003fde:	b29b      	uxth	r3, r3
 8003fe0:	461a      	mov	r2, r3
 8003fe2:	6a38      	ldr	r0, [r7, #32]
 8003fe4:	f005 fe10 	bl	8009c08 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	68da      	ldr	r2, [r3, #12]
 8003fec:	69bb      	ldr	r3, [r7, #24]
 8003fee:	091b      	lsrs	r3, r3, #4
 8003ff0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ff4:	441a      	add	r2, r3
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	695a      	ldr	r2, [r3, #20]
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	091b      	lsrs	r3, r3, #4
 8004002:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004006:	441a      	add	r2, r3
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	615a      	str	r2, [r3, #20]
 800400c:	e016      	b.n	800403c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	0c5b      	lsrs	r3, r3, #17
 8004012:	f003 030f 	and.w	r3, r3, #15
 8004016:	2b06      	cmp	r3, #6
 8004018:	d110      	bne.n	800403c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004020:	2208      	movs	r2, #8
 8004022:	4619      	mov	r1, r3
 8004024:	6a38      	ldr	r0, [r7, #32]
 8004026:	f005 fdef 	bl	8009c08 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	695a      	ldr	r2, [r3, #20]
 800402e:	69bb      	ldr	r3, [r7, #24]
 8004030:	091b      	lsrs	r3, r3, #4
 8004032:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004036:	441a      	add	r2, r3
 8004038:	697b      	ldr	r3, [r7, #20]
 800403a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	699a      	ldr	r2, [r3, #24]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f042 0210 	orr.w	r2, r2, #16
 800404a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4618      	mov	r0, r3
 8004052:	f005 ff6d 	bl	8009f30 <USB_ReadInterrupts>
 8004056:	4603      	mov	r3, r0
 8004058:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800405c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004060:	f040 80a7 	bne.w	80041b2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004064:	2300      	movs	r3, #0
 8004066:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4618      	mov	r0, r3
 800406e:	f005 ff72 	bl	8009f56 <USB_ReadDevAllOutEpInterrupt>
 8004072:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8004074:	e099      	b.n	80041aa <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004076:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004078:	f003 0301 	and.w	r3, r3, #1
 800407c:	2b00      	cmp	r3, #0
 800407e:	f000 808e 	beq.w	800419e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004088:	b2d2      	uxtb	r2, r2
 800408a:	4611      	mov	r1, r2
 800408c:	4618      	mov	r0, r3
 800408e:	f005 ff96 	bl	8009fbe <USB_ReadDevOutEPInterrupt>
 8004092:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004094:	693b      	ldr	r3, [r7, #16]
 8004096:	f003 0301 	and.w	r3, r3, #1
 800409a:	2b00      	cmp	r3, #0
 800409c:	d00c      	beq.n	80040b8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800409e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a0:	015a      	lsls	r2, r3, #5
 80040a2:	69fb      	ldr	r3, [r7, #28]
 80040a4:	4413      	add	r3, r2
 80040a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040aa:	461a      	mov	r2, r3
 80040ac:	2301      	movs	r3, #1
 80040ae:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80040b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80040b2:	6878      	ldr	r0, [r7, #4]
 80040b4:	f000 fe7e 	bl	8004db4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	f003 0308 	and.w	r3, r3, #8
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d00c      	beq.n	80040dc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80040c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c4:	015a      	lsls	r2, r3, #5
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	4413      	add	r3, r2
 80040ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040ce:	461a      	mov	r2, r3
 80040d0:	2308      	movs	r3, #8
 80040d2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80040d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 feba 	bl	8004e50 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	f003 0310 	and.w	r3, r3, #16
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d008      	beq.n	80040f8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80040e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e8:	015a      	lsls	r2, r3, #5
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	4413      	add	r3, r2
 80040ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040f2:	461a      	mov	r2, r3
 80040f4:	2310      	movs	r3, #16
 80040f6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d030      	beq.n	8004164 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8004102:	6a3b      	ldr	r3, [r7, #32]
 8004104:	695b      	ldr	r3, [r3, #20]
 8004106:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800410a:	2b80      	cmp	r3, #128	@ 0x80
 800410c:	d109      	bne.n	8004122 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	69fa      	ldr	r2, [r7, #28]
 8004118:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800411c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004120:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8004122:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004124:	4613      	mov	r3, r2
 8004126:	00db      	lsls	r3, r3, #3
 8004128:	4413      	add	r3, r2
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004130:	687a      	ldr	r2, [r7, #4]
 8004132:	4413      	add	r3, r2
 8004134:	3304      	adds	r3, #4
 8004136:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	78db      	ldrb	r3, [r3, #3]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d108      	bne.n	8004152 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	2200      	movs	r2, #0
 8004144:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004146:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004148:	b2db      	uxtb	r3, r3
 800414a:	4619      	mov	r1, r3
 800414c:	6878      	ldr	r0, [r7, #4]
 800414e:	f008 fb93 	bl	800c878 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004154:	015a      	lsls	r2, r3, #5
 8004156:	69fb      	ldr	r3, [r7, #28]
 8004158:	4413      	add	r3, r2
 800415a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800415e:	461a      	mov	r2, r3
 8004160:	2302      	movs	r3, #2
 8004162:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004164:	693b      	ldr	r3, [r7, #16]
 8004166:	f003 0320 	and.w	r3, r3, #32
 800416a:	2b00      	cmp	r3, #0
 800416c:	d008      	beq.n	8004180 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800416e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004170:	015a      	lsls	r2, r3, #5
 8004172:	69fb      	ldr	r3, [r7, #28]
 8004174:	4413      	add	r3, r2
 8004176:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800417a:	461a      	mov	r2, r3
 800417c:	2320      	movs	r3, #32
 800417e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004186:	2b00      	cmp	r3, #0
 8004188:	d009      	beq.n	800419e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800418a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800418c:	015a      	lsls	r2, r3, #5
 800418e:	69fb      	ldr	r3, [r7, #28]
 8004190:	4413      	add	r3, r2
 8004192:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004196:	461a      	mov	r2, r3
 8004198:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800419c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800419e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a0:	3301      	adds	r3, #1
 80041a2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80041a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041a6:	085b      	lsrs	r3, r3, #1
 80041a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80041aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	f47f af62 	bne.w	8004076 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4618      	mov	r0, r3
 80041b8:	f005 feba 	bl	8009f30 <USB_ReadInterrupts>
 80041bc:	4603      	mov	r3, r0
 80041be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041c2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80041c6:	f040 80a4 	bne.w	8004312 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4618      	mov	r0, r3
 80041d0:	f005 fedb 	bl	8009f8a <USB_ReadDevAllInEpInterrupt>
 80041d4:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80041d6:	2300      	movs	r3, #0
 80041d8:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80041da:	e096      	b.n	800430a <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80041dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041de:	f003 0301 	and.w	r3, r3, #1
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	f000 808b 	beq.w	80042fe <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80041ee:	b2d2      	uxtb	r2, r2
 80041f0:	4611      	mov	r1, r2
 80041f2:	4618      	mov	r0, r3
 80041f4:	f005 ff01 	bl	8009ffa <USB_ReadDevInEPInterrupt>
 80041f8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	f003 0301 	and.w	r3, r3, #1
 8004200:	2b00      	cmp	r3, #0
 8004202:	d020      	beq.n	8004246 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004206:	f003 030f 	and.w	r3, r3, #15
 800420a:	2201      	movs	r2, #1
 800420c:	fa02 f303 	lsl.w	r3, r2, r3
 8004210:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004218:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	43db      	mvns	r3, r3
 800421e:	69f9      	ldr	r1, [r7, #28]
 8004220:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004224:	4013      	ands	r3, r2
 8004226:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004228:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800422a:	015a      	lsls	r2, r3, #5
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	4413      	add	r3, r2
 8004230:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004234:	461a      	mov	r2, r3
 8004236:	2301      	movs	r3, #1
 8004238:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800423a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800423c:	b2db      	uxtb	r3, r3
 800423e:	4619      	mov	r1, r3
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	f008 fa84 	bl	800c74e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004246:	693b      	ldr	r3, [r7, #16]
 8004248:	f003 0308 	and.w	r3, r3, #8
 800424c:	2b00      	cmp	r3, #0
 800424e:	d008      	beq.n	8004262 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004252:	015a      	lsls	r2, r3, #5
 8004254:	69fb      	ldr	r3, [r7, #28]
 8004256:	4413      	add	r3, r2
 8004258:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800425c:	461a      	mov	r2, r3
 800425e:	2308      	movs	r3, #8
 8004260:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	f003 0310 	and.w	r3, r3, #16
 8004268:	2b00      	cmp	r3, #0
 800426a:	d008      	beq.n	800427e <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800426c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800426e:	015a      	lsls	r2, r3, #5
 8004270:	69fb      	ldr	r3, [r7, #28]
 8004272:	4413      	add	r3, r2
 8004274:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004278:	461a      	mov	r2, r3
 800427a:	2310      	movs	r3, #16
 800427c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004284:	2b00      	cmp	r3, #0
 8004286:	d008      	beq.n	800429a <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428a:	015a      	lsls	r2, r3, #5
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	4413      	add	r3, r2
 8004290:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004294:	461a      	mov	r2, r3
 8004296:	2340      	movs	r3, #64	@ 0x40
 8004298:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	f003 0302 	and.w	r3, r3, #2
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d023      	beq.n	80042ec <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80042a4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042a6:	6a38      	ldr	r0, [r7, #32]
 80042a8:	f004 ff98 	bl	80091dc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80042ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80042ae:	4613      	mov	r3, r2
 80042b0:	00db      	lsls	r3, r3, #3
 80042b2:	4413      	add	r3, r2
 80042b4:	009b      	lsls	r3, r3, #2
 80042b6:	3338      	adds	r3, #56	@ 0x38
 80042b8:	687a      	ldr	r2, [r7, #4]
 80042ba:	4413      	add	r3, r2
 80042bc:	3304      	adds	r3, #4
 80042be:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	78db      	ldrb	r3, [r3, #3]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d108      	bne.n	80042da <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	2200      	movs	r2, #0
 80042cc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80042ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	4619      	mov	r1, r3
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f008 fae1 	bl	800c89c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80042da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042dc:	015a      	lsls	r2, r3, #5
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	4413      	add	r3, r2
 80042e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042e6:	461a      	mov	r2, r3
 80042e8:	2302      	movs	r3, #2
 80042ea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d003      	beq.n	80042fe <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80042f6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80042f8:	6878      	ldr	r0, [r7, #4]
 80042fa:	f000 fcd2 	bl	8004ca2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80042fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004300:	3301      	adds	r3, #1
 8004302:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8004304:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004306:	085b      	lsrs	r3, r3, #1
 8004308:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800430a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800430c:	2b00      	cmp	r3, #0
 800430e:	f47f af65 	bne.w	80041dc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4618      	mov	r0, r3
 8004318:	f005 fe0a 	bl	8009f30 <USB_ReadInterrupts>
 800431c:	4603      	mov	r3, r0
 800431e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004322:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004326:	d122      	bne.n	800436e <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	69fa      	ldr	r2, [r7, #28]
 8004332:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004336:	f023 0301 	bic.w	r3, r3, #1
 800433a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 8004342:	2b01      	cmp	r3, #1
 8004344:	d108      	bne.n	8004358 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800434e:	2100      	movs	r1, #0
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f008 fd15 	bl	800cd80 <HAL_PCDEx_LPM_Callback>
 8004356:	e002      	b.n	800435e <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004358:	6878      	ldr	r0, [r7, #4]
 800435a:	f008 fa65 	bl	800c828 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	695a      	ldr	r2, [r3, #20]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800436c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4618      	mov	r0, r3
 8004374:	f005 fddc 	bl	8009f30 <USB_ReadInterrupts>
 8004378:	4603      	mov	r3, r0
 800437a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800437e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004382:	d112      	bne.n	80043aa <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004384:	69fb      	ldr	r3, [r7, #28]
 8004386:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800438a:	689b      	ldr	r3, [r3, #8]
 800438c:	f003 0301 	and.w	r3, r3, #1
 8004390:	2b01      	cmp	r3, #1
 8004392:	d102      	bne.n	800439a <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f008 fa21 	bl	800c7dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	695a      	ldr	r2, [r3, #20]
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80043a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f005 fdbe 	bl	8009f30 <USB_ReadInterrupts>
 80043b4:	4603      	mov	r3, r0
 80043b6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80043ba:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043be:	d121      	bne.n	8004404 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	695a      	ldr	r2, [r3, #20]
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80043ce:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	@ 0x4f4
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d111      	bne.n	80043fe <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2201      	movs	r2, #1
 80043de:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e8:	089b      	lsrs	r3, r3, #2
 80043ea:	f003 020f 	and.w	r2, r3, #15
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	f8c3 24f8 	str.w	r2, [r3, #1272]	@ 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80043f4:	2101      	movs	r1, #1
 80043f6:	6878      	ldr	r0, [r7, #4]
 80043f8:	f008 fcc2 	bl	800cd80 <HAL_PCDEx_LPM_Callback>
 80043fc:	e002      	b.n	8004404 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f008 f9ec 	bl	800c7dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4618      	mov	r0, r3
 800440a:	f005 fd91 	bl	8009f30 <USB_ReadInterrupts>
 800440e:	4603      	mov	r3, r0
 8004410:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004414:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004418:	f040 80b5 	bne.w	8004586 <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800441c:	69fb      	ldr	r3, [r7, #28]
 800441e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	69fa      	ldr	r2, [r7, #28]
 8004426:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800442a:	f023 0301 	bic.w	r3, r3, #1
 800442e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2110      	movs	r1, #16
 8004436:	4618      	mov	r0, r3
 8004438:	f004 fed0 	bl	80091dc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800443c:	2300      	movs	r3, #0
 800443e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004440:	e046      	b.n	80044d0 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004442:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004444:	015a      	lsls	r2, r3, #5
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	4413      	add	r3, r2
 800444a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800444e:	461a      	mov	r2, r3
 8004450:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004454:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004456:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004458:	015a      	lsls	r2, r3, #5
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	4413      	add	r3, r2
 800445e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004466:	0151      	lsls	r1, r2, #5
 8004468:	69fa      	ldr	r2, [r7, #28]
 800446a:	440a      	add	r2, r1
 800446c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004470:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004474:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004476:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004478:	015a      	lsls	r2, r3, #5
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	4413      	add	r3, r2
 800447e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004482:	461a      	mov	r2, r3
 8004484:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004488:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800448a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800448c:	015a      	lsls	r2, r3, #5
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	4413      	add	r3, r2
 8004492:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800449a:	0151      	lsls	r1, r2, #5
 800449c:	69fa      	ldr	r2, [r7, #28]
 800449e:	440a      	add	r2, r1
 80044a0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80044a4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80044a8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80044aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044ac:	015a      	lsls	r2, r3, #5
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	4413      	add	r3, r2
 80044b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044ba:	0151      	lsls	r1, r2, #5
 80044bc:	69fa      	ldr	r2, [r7, #28]
 80044be:	440a      	add	r2, r1
 80044c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80044c4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80044c8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80044ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044cc:	3301      	adds	r3, #1
 80044ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d3b3      	bcc.n	8004442 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80044da:	69fb      	ldr	r3, [r7, #28]
 80044dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044e0:	69db      	ldr	r3, [r3, #28]
 80044e2:	69fa      	ldr	r2, [r7, #28]
 80044e4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80044e8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80044ec:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d016      	beq.n	8004524 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80044f6:	69fb      	ldr	r3, [r7, #28]
 80044f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80044fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004500:	69fa      	ldr	r2, [r7, #28]
 8004502:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004506:	f043 030b 	orr.w	r3, r3, #11
 800450a:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800450e:	69fb      	ldr	r3, [r7, #28]
 8004510:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004516:	69fa      	ldr	r2, [r7, #28]
 8004518:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800451c:	f043 030b 	orr.w	r3, r3, #11
 8004520:	6453      	str	r3, [r2, #68]	@ 0x44
 8004522:	e015      	b.n	8004550 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800452a:	695b      	ldr	r3, [r3, #20]
 800452c:	69fa      	ldr	r2, [r7, #28]
 800452e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004532:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004536:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800453a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800453c:	69fb      	ldr	r3, [r7, #28]
 800453e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004542:	691b      	ldr	r3, [r3, #16]
 8004544:	69fa      	ldr	r2, [r7, #28]
 8004546:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800454a:	f043 030b 	orr.w	r3, r3, #11
 800454e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004550:	69fb      	ldr	r3, [r7, #28]
 8004552:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	69fa      	ldr	r2, [r7, #28]
 800455a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800455e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8004562:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681a      	ldr	r2, [r3, #0]
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800456e:	4619      	mov	r1, r3
 8004570:	4610      	mov	r0, r2
 8004572:	f005 fda1 	bl	800a0b8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	695a      	ldr	r2, [r3, #20]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004584:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	4618      	mov	r0, r3
 800458c:	f005 fcd0 	bl	8009f30 <USB_ReadInterrupts>
 8004590:	4603      	mov	r3, r0
 8004592:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004596:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800459a:	d124      	bne.n	80045e6 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4618      	mov	r0, r3
 80045a2:	f005 fd66 	bl	800a072 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4618      	mov	r0, r3
 80045ac:	f004 fe93 	bl	80092d6 <USB_GetDevSpeed>
 80045b0:	4603      	mov	r3, r0
 80045b2:	461a      	mov	r2, r3
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	611a      	str	r2, [r3, #16]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681c      	ldr	r4, [r3, #0]
 80045bc:	f001 fbbc 	bl	8005d38 <HAL_RCC_GetHCLKFreq>
 80045c0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	691b      	ldr	r3, [r3, #16]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80045c6:	b2db      	uxtb	r3, r3
 80045c8:	461a      	mov	r2, r3
 80045ca:	4620      	mov	r0, r4
 80045cc:	f004 fbba 	bl	8008d44 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80045d0:	6878      	ldr	r0, [r7, #4]
 80045d2:	f008 f8e4 	bl	800c79e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	695a      	ldr	r2, [r3, #20]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80045e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f005 fca0 	bl	8009f30 <USB_ReadInterrupts>
 80045f0:	4603      	mov	r3, r0
 80045f2:	f003 0308 	and.w	r3, r3, #8
 80045f6:	2b08      	cmp	r3, #8
 80045f8:	d10a      	bne.n	8004610 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80045fa:	6878      	ldr	r0, [r7, #4]
 80045fc:	f008 f8c1 	bl	800c782 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	695a      	ldr	r2, [r3, #20]
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f002 0208 	and.w	r2, r2, #8
 800460e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4618      	mov	r0, r3
 8004616:	f005 fc8b 	bl	8009f30 <USB_ReadInterrupts>
 800461a:	4603      	mov	r3, r0
 800461c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004620:	2b80      	cmp	r3, #128	@ 0x80
 8004622:	d122      	bne.n	800466a <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004624:	6a3b      	ldr	r3, [r7, #32]
 8004626:	699b      	ldr	r3, [r3, #24]
 8004628:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800462c:	6a3b      	ldr	r3, [r7, #32]
 800462e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004630:	2301      	movs	r3, #1
 8004632:	627b      	str	r3, [r7, #36]	@ 0x24
 8004634:	e014      	b.n	8004660 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004636:	6879      	ldr	r1, [r7, #4]
 8004638:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800463a:	4613      	mov	r3, r2
 800463c:	00db      	lsls	r3, r3, #3
 800463e:	4413      	add	r3, r2
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	440b      	add	r3, r1
 8004644:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8004648:	781b      	ldrb	r3, [r3, #0]
 800464a:	2b01      	cmp	r3, #1
 800464c:	d105      	bne.n	800465a <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800464e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004650:	b2db      	uxtb	r3, r3
 8004652:	4619      	mov	r1, r3
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f000 faf3 	bl	8004c40 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800465a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800465c:	3301      	adds	r3, #1
 800465e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004666:	429a      	cmp	r2, r3
 8004668:	d3e5      	bcc.n	8004636 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	4618      	mov	r0, r3
 8004670:	f005 fc5e 	bl	8009f30 <USB_ReadInterrupts>
 8004674:	4603      	mov	r3, r0
 8004676:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800467a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800467e:	d13b      	bne.n	80046f8 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004680:	2301      	movs	r3, #1
 8004682:	627b      	str	r3, [r7, #36]	@ 0x24
 8004684:	e02b      	b.n	80046de <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004688:	015a      	lsls	r2, r3, #5
 800468a:	69fb      	ldr	r3, [r7, #28]
 800468c:	4413      	add	r3, r2
 800468e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004696:	6879      	ldr	r1, [r7, #4]
 8004698:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800469a:	4613      	mov	r3, r2
 800469c:	00db      	lsls	r3, r3, #3
 800469e:	4413      	add	r3, r2
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	440b      	add	r3, r1
 80046a4:	3340      	adds	r3, #64	@ 0x40
 80046a6:	781b      	ldrb	r3, [r3, #0]
 80046a8:	2b01      	cmp	r3, #1
 80046aa:	d115      	bne.n	80046d8 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80046ac:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	da12      	bge.n	80046d8 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80046b2:	6879      	ldr	r1, [r7, #4]
 80046b4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046b6:	4613      	mov	r3, r2
 80046b8:	00db      	lsls	r3, r3, #3
 80046ba:	4413      	add	r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	440b      	add	r3, r1
 80046c0:	333f      	adds	r3, #63	@ 0x3f
 80046c2:	2201      	movs	r2, #1
 80046c4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80046c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046c8:	b2db      	uxtb	r3, r3
 80046ca:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	4619      	mov	r1, r3
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 fab4 	bl	8004c40 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80046d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046da:	3301      	adds	r3, #1
 80046dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046e4:	429a      	cmp	r2, r3
 80046e6:	d3ce      	bcc.n	8004686 <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	695a      	ldr	r2, [r3, #20]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80046f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4618      	mov	r0, r3
 80046fe:	f005 fc17 	bl	8009f30 <USB_ReadInterrupts>
 8004702:	4603      	mov	r3, r0
 8004704:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004708:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800470c:	d155      	bne.n	80047ba <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800470e:	2301      	movs	r3, #1
 8004710:	627b      	str	r3, [r7, #36]	@ 0x24
 8004712:	e045      	b.n	80047a0 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004716:	015a      	lsls	r2, r3, #5
 8004718:	69fb      	ldr	r3, [r7, #28]
 800471a:	4413      	add	r3, r2
 800471c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004724:	6879      	ldr	r1, [r7, #4]
 8004726:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004728:	4613      	mov	r3, r2
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	4413      	add	r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	f503 7320 	add.w	r3, r3, #640	@ 0x280
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	2b01      	cmp	r3, #1
 800473a:	d12e      	bne.n	800479a <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800473c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800473e:	2b00      	cmp	r3, #0
 8004740:	da2b      	bge.n	800479a <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8004742:	69bb      	ldr	r3, [r7, #24]
 8004744:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	@ 0x4fc
 800474e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004752:	429a      	cmp	r2, r3
 8004754:	d121      	bne.n	800479a <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8004756:	6879      	ldr	r1, [r7, #4]
 8004758:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800475a:	4613      	mov	r3, r2
 800475c:	00db      	lsls	r3, r3, #3
 800475e:	4413      	add	r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	440b      	add	r3, r1
 8004764:	f203 237f 	addw	r3, r3, #639	@ 0x27f
 8004768:	2201      	movs	r2, #1
 800476a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800476c:	6a3b      	ldr	r3, [r7, #32]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004774:	6a3b      	ldr	r3, [r7, #32]
 8004776:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004778:	6a3b      	ldr	r3, [r7, #32]
 800477a:	695b      	ldr	r3, [r3, #20]
 800477c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004780:	2b00      	cmp	r3, #0
 8004782:	d10a      	bne.n	800479a <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800478a:	685b      	ldr	r3, [r3, #4]
 800478c:	69fa      	ldr	r2, [r7, #28]
 800478e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004792:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004796:	6053      	str	r3, [r2, #4]
            break;
 8004798:	e007      	b.n	80047aa <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800479a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800479c:	3301      	adds	r3, #1
 800479e:	627b      	str	r3, [r7, #36]	@ 0x24
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d3b4      	bcc.n	8004714 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	695a      	ldr	r2, [r3, #20]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80047b8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4618      	mov	r0, r3
 80047c0:	f005 fbb6 	bl	8009f30 <USB_ReadInterrupts>
 80047c4:	4603      	mov	r3, r0
 80047c6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80047ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80047ce:	d10a      	bne.n	80047e6 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	f008 f875 	bl	800c8c0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	695a      	ldr	r2, [r3, #20]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80047e4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	4618      	mov	r0, r3
 80047ec:	f005 fba0 	bl	8009f30 <USB_ReadInterrupts>
 80047f0:	4603      	mov	r3, r0
 80047f2:	f003 0304 	and.w	r3, r3, #4
 80047f6:	2b04      	cmp	r3, #4
 80047f8:	d115      	bne.n	8004826 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	f003 0304 	and.w	r3, r3, #4
 8004808:	2b00      	cmp	r3, #0
 800480a:	d002      	beq.n	8004812 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800480c:	6878      	ldr	r0, [r7, #4]
 800480e:	f008 f865 	bl	800c8dc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	6859      	ldr	r1, [r3, #4]
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	69ba      	ldr	r2, [r7, #24]
 800481e:	430a      	orrs	r2, r1
 8004820:	605a      	str	r2, [r3, #4]
 8004822:	e000      	b.n	8004826 <HAL_PCD_IRQHandler+0x920>
      return;
 8004824:	bf00      	nop
    }
  }
}
 8004826:	3734      	adds	r7, #52	@ 0x34
 8004828:	46bd      	mov	sp, r7
 800482a:	bd90      	pop	{r4, r7, pc}

0800482c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800482c:	b580      	push	{r7, lr}
 800482e:	b082      	sub	sp, #8
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
 8004834:	460b      	mov	r3, r1
 8004836:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 800483e:	2b01      	cmp	r3, #1
 8004840:	d101      	bne.n	8004846 <HAL_PCD_SetAddress+0x1a>
 8004842:	2302      	movs	r3, #2
 8004844:	e013      	b.n	800486e <HAL_PCD_SetAddress+0x42>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2201      	movs	r2, #1
 800484a:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  hpcd->USB_Address = address;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	78fa      	ldrb	r2, [r7, #3]
 8004852:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	78fa      	ldrb	r2, [r7, #3]
 800485c:	4611      	mov	r1, r2
 800485e:	4618      	mov	r0, r3
 8004860:	f005 fafe 	bl	8009e60 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 800486c:	2300      	movs	r3, #0
}
 800486e:	4618      	mov	r0, r3
 8004870:	3708      	adds	r7, #8
 8004872:	46bd      	mov	sp, r7
 8004874:	bd80      	pop	{r7, pc}

08004876 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8004876:	b580      	push	{r7, lr}
 8004878:	b084      	sub	sp, #16
 800487a:	af00      	add	r7, sp, #0
 800487c:	6078      	str	r0, [r7, #4]
 800487e:	4608      	mov	r0, r1
 8004880:	4611      	mov	r1, r2
 8004882:	461a      	mov	r2, r3
 8004884:	4603      	mov	r3, r0
 8004886:	70fb      	strb	r3, [r7, #3]
 8004888:	460b      	mov	r3, r1
 800488a:	803b      	strh	r3, [r7, #0]
 800488c:	4613      	mov	r3, r2
 800488e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004890:	2300      	movs	r3, #0
 8004892:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004894:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004898:	2b00      	cmp	r3, #0
 800489a:	da0f      	bge.n	80048bc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800489c:	78fb      	ldrb	r3, [r7, #3]
 800489e:	f003 020f 	and.w	r2, r3, #15
 80048a2:	4613      	mov	r3, r2
 80048a4:	00db      	lsls	r3, r3, #3
 80048a6:	4413      	add	r3, r2
 80048a8:	009b      	lsls	r3, r3, #2
 80048aa:	3338      	adds	r3, #56	@ 0x38
 80048ac:	687a      	ldr	r2, [r7, #4]
 80048ae:	4413      	add	r3, r2
 80048b0:	3304      	adds	r3, #4
 80048b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2201      	movs	r2, #1
 80048b8:	705a      	strb	r2, [r3, #1]
 80048ba:	e00f      	b.n	80048dc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048bc:	78fb      	ldrb	r3, [r7, #3]
 80048be:	f003 020f 	and.w	r2, r3, #15
 80048c2:	4613      	mov	r3, r2
 80048c4:	00db      	lsls	r3, r3, #3
 80048c6:	4413      	add	r3, r2
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80048ce:	687a      	ldr	r2, [r7, #4]
 80048d0:	4413      	add	r3, r2
 80048d2:	3304      	adds	r3, #4
 80048d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2200      	movs	r2, #0
 80048da:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80048dc:	78fb      	ldrb	r3, [r7, #3]
 80048de:	f003 030f 	and.w	r3, r3, #15
 80048e2:	b2da      	uxtb	r2, r3
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80048e8:	883a      	ldrh	r2, [r7, #0]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	78ba      	ldrb	r2, [r7, #2]
 80048f2:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS)
  if (ep->is_in != 0U)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	785b      	ldrb	r3, [r3, #1]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d004      	beq.n	8004906 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	781b      	ldrb	r3, [r3, #0]
 8004900:	461a      	mov	r2, r3
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004906:	78bb      	ldrb	r3, [r7, #2]
 8004908:	2b02      	cmp	r3, #2
 800490a:	d102      	bne.n	8004912 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2200      	movs	r2, #0
 8004910:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004918:	2b01      	cmp	r3, #1
 800491a:	d101      	bne.n	8004920 <HAL_PCD_EP_Open+0xaa>
 800491c:	2302      	movs	r3, #2
 800491e:	e00e      	b.n	800493e <HAL_PCD_EP_Open+0xc8>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	2201      	movs	r2, #1
 8004924:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68f9      	ldr	r1, [r7, #12]
 800492e:	4618      	mov	r0, r3
 8004930:	f004 fcf0 	bl	8009314 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	2200      	movs	r2, #0
 8004938:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return ret;
 800493c:	7afb      	ldrb	r3, [r7, #11]
}
 800493e:	4618      	mov	r0, r3
 8004940:	3710      	adds	r7, #16
 8004942:	46bd      	mov	sp, r7
 8004944:	bd80      	pop	{r7, pc}

08004946 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004946:	b580      	push	{r7, lr}
 8004948:	b084      	sub	sp, #16
 800494a:	af00      	add	r7, sp, #0
 800494c:	6078      	str	r0, [r7, #4]
 800494e:	460b      	mov	r3, r1
 8004950:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004952:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004956:	2b00      	cmp	r3, #0
 8004958:	da0f      	bge.n	800497a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800495a:	78fb      	ldrb	r3, [r7, #3]
 800495c:	f003 020f 	and.w	r2, r3, #15
 8004960:	4613      	mov	r3, r2
 8004962:	00db      	lsls	r3, r3, #3
 8004964:	4413      	add	r3, r2
 8004966:	009b      	lsls	r3, r3, #2
 8004968:	3338      	adds	r3, #56	@ 0x38
 800496a:	687a      	ldr	r2, [r7, #4]
 800496c:	4413      	add	r3, r2
 800496e:	3304      	adds	r3, #4
 8004970:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	2201      	movs	r2, #1
 8004976:	705a      	strb	r2, [r3, #1]
 8004978:	e00f      	b.n	800499a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800497a:	78fb      	ldrb	r3, [r7, #3]
 800497c:	f003 020f 	and.w	r2, r3, #15
 8004980:	4613      	mov	r3, r2
 8004982:	00db      	lsls	r3, r3, #3
 8004984:	4413      	add	r3, r2
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	4413      	add	r3, r2
 8004990:	3304      	adds	r3, #4
 8004992:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800499a:	78fb      	ldrb	r3, [r7, #3]
 800499c:	f003 030f 	and.w	r3, r3, #15
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 80049ac:	2b01      	cmp	r3, #1
 80049ae:	d101      	bne.n	80049b4 <HAL_PCD_EP_Close+0x6e>
 80049b0:	2302      	movs	r3, #2
 80049b2:	e00e      	b.n	80049d2 <HAL_PCD_EP_Close+0x8c>
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	68f9      	ldr	r1, [r7, #12]
 80049c2:	4618      	mov	r0, r3
 80049c4:	f004 fd2e 	bl	8009424 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  return HAL_OK;
 80049d0:	2300      	movs	r3, #0
}
 80049d2:	4618      	mov	r0, r3
 80049d4:	3710      	adds	r7, #16
 80049d6:	46bd      	mov	sp, r7
 80049d8:	bd80      	pop	{r7, pc}

080049da <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80049da:	b580      	push	{r7, lr}
 80049dc:	b086      	sub	sp, #24
 80049de:	af00      	add	r7, sp, #0
 80049e0:	60f8      	str	r0, [r7, #12]
 80049e2:	607a      	str	r2, [r7, #4]
 80049e4:	603b      	str	r3, [r7, #0]
 80049e6:	460b      	mov	r3, r1
 80049e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049ea:	7afb      	ldrb	r3, [r7, #11]
 80049ec:	f003 020f 	and.w	r2, r3, #15
 80049f0:	4613      	mov	r3, r2
 80049f2:	00db      	lsls	r3, r3, #3
 80049f4:	4413      	add	r3, r2
 80049f6:	009b      	lsls	r3, r3, #2
 80049f8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 80049fc:	68fa      	ldr	r2, [r7, #12]
 80049fe:	4413      	add	r3, r2
 8004a00:	3304      	adds	r3, #4
 8004a02:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	683a      	ldr	r2, [r7, #0]
 8004a0e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004a10:	697b      	ldr	r3, [r7, #20]
 8004a12:	2200      	movs	r2, #0
 8004a14:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8004a16:	697b      	ldr	r3, [r7, #20]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a1c:	7afb      	ldrb	r3, [r7, #11]
 8004a1e:	f003 030f 	and.w	r3, r3, #15
 8004a22:	b2da      	uxtb	r2, r3
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	6979      	ldr	r1, [r7, #20]
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f004 fdd4 	bl	80095dc <USB_EPStartXfer>

  return HAL_OK;
 8004a34:	2300      	movs	r3, #0
}
 8004a36:	4618      	mov	r0, r3
 8004a38:	3718      	adds	r7, #24
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	bd80      	pop	{r7, pc}

08004a3e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004a3e:	b480      	push	{r7}
 8004a40:	b083      	sub	sp, #12
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	6078      	str	r0, [r7, #4]
 8004a46:	460b      	mov	r3, r1
 8004a48:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004a4a:	78fb      	ldrb	r3, [r7, #3]
 8004a4c:	f003 020f 	and.w	r2, r3, #15
 8004a50:	6879      	ldr	r1, [r7, #4]
 8004a52:	4613      	mov	r3, r2
 8004a54:	00db      	lsls	r3, r3, #3
 8004a56:	4413      	add	r3, r2
 8004a58:	009b      	lsls	r3, r3, #2
 8004a5a:	440b      	add	r3, r1
 8004a5c:	f503 7324 	add.w	r3, r3, #656	@ 0x290
 8004a60:	681b      	ldr	r3, [r3, #0]
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	370c      	adds	r7, #12
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr

08004a6e <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004a6e:	b580      	push	{r7, lr}
 8004a70:	b086      	sub	sp, #24
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	60f8      	str	r0, [r7, #12]
 8004a76:	607a      	str	r2, [r7, #4]
 8004a78:	603b      	str	r3, [r7, #0]
 8004a7a:	460b      	mov	r3, r1
 8004a7c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a7e:	7afb      	ldrb	r3, [r7, #11]
 8004a80:	f003 020f 	and.w	r2, r3, #15
 8004a84:	4613      	mov	r3, r2
 8004a86:	00db      	lsls	r3, r3, #3
 8004a88:	4413      	add	r3, r2
 8004a8a:	009b      	lsls	r3, r3, #2
 8004a8c:	3338      	adds	r3, #56	@ 0x38
 8004a8e:	68fa      	ldr	r2, [r7, #12]
 8004a90:	4413      	add	r3, r2
 8004a92:	3304      	adds	r3, #4
 8004a94:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	687a      	ldr	r2, [r7, #4]
 8004a9a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	683a      	ldr	r2, [r7, #0]
 8004aa0:	611a      	str	r2, [r3, #16]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8004aa2:	697b      	ldr	r3, [r7, #20]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8004aa8:	697b      	ldr	r3, [r7, #20]
 8004aaa:	2201      	movs	r2, #1
 8004aac:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004aae:	7afb      	ldrb	r3, [r7, #11]
 8004ab0:	f003 030f 	and.w	r3, r3, #15
 8004ab4:	b2da      	uxtb	r2, r3
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	6979      	ldr	r1, [r7, #20]
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f004 fd8b 	bl	80095dc <USB_EPStartXfer>

  return HAL_OK;
 8004ac6:	2300      	movs	r3, #0
}
 8004ac8:	4618      	mov	r0, r3
 8004aca:	3718      	adds	r7, #24
 8004acc:	46bd      	mov	sp, r7
 8004ace:	bd80      	pop	{r7, pc}

08004ad0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b084      	sub	sp, #16
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	460b      	mov	r3, r1
 8004ada:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004adc:	78fb      	ldrb	r3, [r7, #3]
 8004ade:	f003 020f 	and.w	r2, r3, #15
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	429a      	cmp	r2, r3
 8004ae8:	d901      	bls.n	8004aee <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e04e      	b.n	8004b8c <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004aee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	da0f      	bge.n	8004b16 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004af6:	78fb      	ldrb	r3, [r7, #3]
 8004af8:	f003 020f 	and.w	r2, r3, #15
 8004afc:	4613      	mov	r3, r2
 8004afe:	00db      	lsls	r3, r3, #3
 8004b00:	4413      	add	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	3338      	adds	r3, #56	@ 0x38
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	4413      	add	r3, r2
 8004b0a:	3304      	adds	r3, #4
 8004b0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	2201      	movs	r2, #1
 8004b12:	705a      	strb	r2, [r3, #1]
 8004b14:	e00d      	b.n	8004b32 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004b16:	78fa      	ldrb	r2, [r7, #3]
 8004b18:	4613      	mov	r3, r2
 8004b1a:	00db      	lsls	r3, r3, #3
 8004b1c:	4413      	add	r3, r2
 8004b1e:	009b      	lsls	r3, r3, #2
 8004b20:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004b24:	687a      	ldr	r2, [r7, #4]
 8004b26:	4413      	add	r3, r2
 8004b28:	3304      	adds	r3, #4
 8004b2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	2201      	movs	r2, #1
 8004b36:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b38:	78fb      	ldrb	r3, [r7, #3]
 8004b3a:	f003 030f 	and.w	r3, r3, #15
 8004b3e:	b2da      	uxtb	r2, r3
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d101      	bne.n	8004b52 <HAL_PCD_EP_SetStall+0x82>
 8004b4e:	2302      	movs	r3, #2
 8004b50:	e01c      	b.n	8004b8c <HAL_PCD_EP_SetStall+0xbc>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2201      	movs	r2, #1
 8004b56:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68f9      	ldr	r1, [r7, #12]
 8004b60:	4618      	mov	r0, r3
 8004b62:	f005 f8a9 	bl	8009cb8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004b66:	78fb      	ldrb	r3, [r7, #3]
 8004b68:	f003 030f 	and.w	r3, r3, #15
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d108      	bne.n	8004b82 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	4610      	mov	r0, r2
 8004b7e:	f005 fa9b 	bl	800a0b8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2200      	movs	r2, #0
 8004b86:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004b8a:	2300      	movs	r3, #0
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	3710      	adds	r7, #16
 8004b90:	46bd      	mov	sp, r7
 8004b92:	bd80      	pop	{r7, pc}

08004b94 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b084      	sub	sp, #16
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	6078      	str	r0, [r7, #4]
 8004b9c:	460b      	mov	r3, r1
 8004b9e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004ba0:	78fb      	ldrb	r3, [r7, #3]
 8004ba2:	f003 020f 	and.w	r2, r3, #15
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	429a      	cmp	r2, r3
 8004bac:	d901      	bls.n	8004bb2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e042      	b.n	8004c38 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004bb2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	da0f      	bge.n	8004bda <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bba:	78fb      	ldrb	r3, [r7, #3]
 8004bbc:	f003 020f 	and.w	r2, r3, #15
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	00db      	lsls	r3, r3, #3
 8004bc4:	4413      	add	r3, r2
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	3338      	adds	r3, #56	@ 0x38
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	4413      	add	r3, r2
 8004bce:	3304      	adds	r3, #4
 8004bd0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	2201      	movs	r2, #1
 8004bd6:	705a      	strb	r2, [r3, #1]
 8004bd8:	e00f      	b.n	8004bfa <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004bda:	78fb      	ldrb	r3, [r7, #3]
 8004bdc:	f003 020f 	and.w	r2, r3, #15
 8004be0:	4613      	mov	r3, r2
 8004be2:	00db      	lsls	r3, r3, #3
 8004be4:	4413      	add	r3, r2
 8004be6:	009b      	lsls	r3, r3, #2
 8004be8:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	4413      	add	r3, r2
 8004bf0:	3304      	adds	r3, #4
 8004bf2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c00:	78fb      	ldrb	r3, [r7, #3]
 8004c02:	f003 030f 	and.w	r3, r3, #15
 8004c06:	b2da      	uxtb	r2, r3
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	@ 0x4bc
 8004c12:	2b01      	cmp	r3, #1
 8004c14:	d101      	bne.n	8004c1a <HAL_PCD_EP_ClrStall+0x86>
 8004c16:	2302      	movs	r3, #2
 8004c18:	e00e      	b.n	8004c38 <HAL_PCD_EP_ClrStall+0xa4>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	68f9      	ldr	r1, [r7, #12]
 8004c28:	4618      	mov	r0, r3
 8004c2a:	f005 f8b3 	bl	8009d94 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	f883 24bc 	strb.w	r2, [r3, #1212]	@ 0x4bc

  return HAL_OK;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3710      	adds	r7, #16
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c40:	b580      	push	{r7, lr}
 8004c42:	b084      	sub	sp, #16
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	460b      	mov	r3, r1
 8004c4a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004c4c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	da0c      	bge.n	8004c6e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c54:	78fb      	ldrb	r3, [r7, #3]
 8004c56:	f003 020f 	and.w	r2, r3, #15
 8004c5a:	4613      	mov	r3, r2
 8004c5c:	00db      	lsls	r3, r3, #3
 8004c5e:	4413      	add	r3, r2
 8004c60:	009b      	lsls	r3, r3, #2
 8004c62:	3338      	adds	r3, #56	@ 0x38
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	4413      	add	r3, r2
 8004c68:	3304      	adds	r3, #4
 8004c6a:	60fb      	str	r3, [r7, #12]
 8004c6c:	e00c      	b.n	8004c88 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c6e:	78fb      	ldrb	r3, [r7, #3]
 8004c70:	f003 020f 	and.w	r2, r3, #15
 8004c74:	4613      	mov	r3, r2
 8004c76:	00db      	lsls	r3, r3, #3
 8004c78:	4413      	add	r3, r2
 8004c7a:	009b      	lsls	r3, r3, #2
 8004c7c:	f503 731e 	add.w	r3, r3, #632	@ 0x278
 8004c80:	687a      	ldr	r2, [r7, #4]
 8004c82:	4413      	add	r3, r2
 8004c84:	3304      	adds	r3, #4
 8004c86:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68f9      	ldr	r1, [r7, #12]
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f004 fed6 	bl	8009a40 <USB_EPStopXfer>
 8004c94:	4603      	mov	r3, r0
 8004c96:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004c98:	7afb      	ldrb	r3, [r7, #11]
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}

08004ca2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ca2:	b580      	push	{r7, lr}
 8004ca4:	b088      	sub	sp, #32
 8004ca6:	af00      	add	r7, sp, #0
 8004ca8:	6078      	str	r0, [r7, #4]
 8004caa:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004cb6:	683a      	ldr	r2, [r7, #0]
 8004cb8:	4613      	mov	r3, r2
 8004cba:	00db      	lsls	r3, r3, #3
 8004cbc:	4413      	add	r3, r2
 8004cbe:	009b      	lsls	r3, r3, #2
 8004cc0:	3338      	adds	r3, #56	@ 0x38
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	4413      	add	r3, r2
 8004cc6:	3304      	adds	r3, #4
 8004cc8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	695a      	ldr	r2, [r3, #20]
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	691b      	ldr	r3, [r3, #16]
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d901      	bls.n	8004cda <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	e067      	b.n	8004daa <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	691a      	ldr	r2, [r3, #16]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	69fa      	ldr	r2, [r7, #28]
 8004cec:	429a      	cmp	r2, r3
 8004cee:	d902      	bls.n	8004cf6 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	689b      	ldr	r3, [r3, #8]
 8004cf4:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004cf6:	69fb      	ldr	r3, [r7, #28]
 8004cf8:	3303      	adds	r3, #3
 8004cfa:	089b      	lsrs	r3, r3, #2
 8004cfc:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004cfe:	e026      	b.n	8004d4e <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	691a      	ldr	r2, [r3, #16]
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	695b      	ldr	r3, [r3, #20]
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	69fa      	ldr	r2, [r7, #28]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d902      	bls.n	8004d1c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004d1c:	69fb      	ldr	r3, [r7, #28]
 8004d1e:	3303      	adds	r3, #3
 8004d20:	089b      	lsrs	r3, r3, #2
 8004d22:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	68d9      	ldr	r1, [r3, #12]
 8004d28:	683b      	ldr	r3, [r7, #0]
 8004d2a:	b2da      	uxtb	r2, r3
 8004d2c:	69fb      	ldr	r3, [r7, #28]
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	6978      	ldr	r0, [r7, #20]
 8004d32:	f004 ff2f 	bl	8009b94 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	68da      	ldr	r2, [r3, #12]
 8004d3a:	69fb      	ldr	r3, [r7, #28]
 8004d3c:	441a      	add	r2, r3
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	695a      	ldr	r2, [r3, #20]
 8004d46:	69fb      	ldr	r3, [r7, #28]
 8004d48:	441a      	add	r2, r3
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	015a      	lsls	r2, r3, #5
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	4413      	add	r3, r2
 8004d56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d5a:	699b      	ldr	r3, [r3, #24]
 8004d5c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004d5e:	69ba      	ldr	r2, [r7, #24]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d809      	bhi.n	8004d78 <PCD_WriteEmptyTxFifo+0xd6>
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	695a      	ldr	r2, [r3, #20]
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d203      	bcs.n	8004d78 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	691b      	ldr	r3, [r3, #16]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d1c3      	bne.n	8004d00 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	691a      	ldr	r2, [r3, #16]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	695b      	ldr	r3, [r3, #20]
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d811      	bhi.n	8004da8 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	f003 030f 	and.w	r3, r3, #15
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d90:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004d92:	693b      	ldr	r3, [r7, #16]
 8004d94:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004d98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	43db      	mvns	r3, r3
 8004d9e:	6939      	ldr	r1, [r7, #16]
 8004da0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004da4:	4013      	ands	r3, r2
 8004da6:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3720      	adds	r7, #32
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
	...

08004db4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b086      	sub	sp, #24
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
 8004dbc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004dc4:	697b      	ldr	r3, [r7, #20]
 8004dc6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	333c      	adds	r3, #60	@ 0x3c
 8004dcc:	3304      	adds	r3, #4
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	015a      	lsls	r2, r3, #5
 8004dd6:	693b      	ldr	r3, [r7, #16]
 8004dd8:	4413      	add	r3, r2
 8004dda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004dde:	689b      	ldr	r3, [r3, #8]
 8004de0:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	4a19      	ldr	r2, [pc, #100]	@ (8004e4c <PCD_EP_OutXfrComplete_int+0x98>)
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d124      	bne.n	8004e34 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d00a      	beq.n	8004e0a <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	015a      	lsls	r2, r3, #5
 8004df8:	693b      	ldr	r3, [r7, #16]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e00:	461a      	mov	r2, r3
 8004e02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e06:	6093      	str	r3, [r2, #8]
 8004e08:	e01a      	b.n	8004e40 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004e0a:	68bb      	ldr	r3, [r7, #8]
 8004e0c:	f003 0320 	and.w	r3, r3, #32
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d008      	beq.n	8004e26 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	015a      	lsls	r2, r3, #5
 8004e18:	693b      	ldr	r3, [r7, #16]
 8004e1a:	4413      	add	r3, r2
 8004e1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e20:	461a      	mov	r2, r3
 8004e22:	2320      	movs	r3, #32
 8004e24:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	b2db      	uxtb	r3, r3
 8004e2a:	4619      	mov	r1, r3
 8004e2c:	6878      	ldr	r0, [r7, #4]
 8004e2e:	f007 fc73 	bl	800c718 <HAL_PCD_DataOutStageCallback>
 8004e32:	e005      	b.n	8004e40 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	4619      	mov	r1, r3
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f007 fc6c 	bl	800c718 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004e40:	2300      	movs	r3, #0
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3718      	adds	r7, #24
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	4f54310a 	.word	0x4f54310a

08004e50 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b086      	sub	sp, #24
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
 8004e58:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e60:	697b      	ldr	r3, [r7, #20]
 8004e62:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004e64:	697b      	ldr	r3, [r7, #20]
 8004e66:	333c      	adds	r3, #60	@ 0x3c
 8004e68:	3304      	adds	r3, #4
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	015a      	lsls	r2, r3, #5
 8004e72:	693b      	ldr	r3, [r7, #16]
 8004e74:	4413      	add	r3, r2
 8004e76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	4a0c      	ldr	r2, [pc, #48]	@ (8004eb4 <PCD_EP_OutSetupPacket_int+0x64>)
 8004e82:	4293      	cmp	r3, r2
 8004e84:	d90e      	bls.n	8004ea4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d009      	beq.n	8004ea4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	015a      	lsls	r2, r3, #5
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	4413      	add	r3, r2
 8004e98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ea2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	f007 fc25 	bl	800c6f4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 8004eaa:	2300      	movs	r3, #0
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	3718      	adds	r7, #24
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	4f54300a 	.word	0x4f54300a

08004eb8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004eb8:	b480      	push	{r7}
 8004eba:	b085      	sub	sp, #20
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	70fb      	strb	r3, [r7, #3]
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ece:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004ed0:	78fb      	ldrb	r3, [r7, #3]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d107      	bne.n	8004ee6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004ed6:	883b      	ldrh	r3, [r7, #0]
 8004ed8:	0419      	lsls	r1, r3, #16
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	68ba      	ldr	r2, [r7, #8]
 8004ee0:	430a      	orrs	r2, r1
 8004ee2:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ee4:	e028      	b.n	8004f38 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eec:	0c1b      	lsrs	r3, r3, #16
 8004eee:	68ba      	ldr	r2, [r7, #8]
 8004ef0:	4413      	add	r3, r2
 8004ef2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	73fb      	strb	r3, [r7, #15]
 8004ef8:	e00d      	b.n	8004f16 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681a      	ldr	r2, [r3, #0]
 8004efe:	7bfb      	ldrb	r3, [r7, #15]
 8004f00:	3340      	adds	r3, #64	@ 0x40
 8004f02:	009b      	lsls	r3, r3, #2
 8004f04:	4413      	add	r3, r2
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	0c1b      	lsrs	r3, r3, #16
 8004f0a:	68ba      	ldr	r2, [r7, #8]
 8004f0c:	4413      	add	r3, r2
 8004f0e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004f10:	7bfb      	ldrb	r3, [r7, #15]
 8004f12:	3301      	adds	r3, #1
 8004f14:	73fb      	strb	r3, [r7, #15]
 8004f16:	7bfa      	ldrb	r2, [r7, #15]
 8004f18:	78fb      	ldrb	r3, [r7, #3]
 8004f1a:	3b01      	subs	r3, #1
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d3ec      	bcc.n	8004efa <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004f20:	883b      	ldrh	r3, [r7, #0]
 8004f22:	0418      	lsls	r0, r3, #16
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6819      	ldr	r1, [r3, #0]
 8004f28:	78fb      	ldrb	r3, [r7, #3]
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	68ba      	ldr	r2, [r7, #8]
 8004f2e:	4302      	orrs	r2, r0
 8004f30:	3340      	adds	r3, #64	@ 0x40
 8004f32:	009b      	lsls	r3, r3, #2
 8004f34:	440b      	add	r3, r1
 8004f36:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004f38:	2300      	movs	r3, #0
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	3714      	adds	r7, #20
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr

08004f46 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004f46:	b480      	push	{r7}
 8004f48:	b083      	sub	sp, #12
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]
 8004f4e:	460b      	mov	r3, r1
 8004f50:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	887a      	ldrh	r2, [r7, #2]
 8004f58:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004f5a:	2300      	movs	r3, #0
}
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b085      	sub	sp, #20
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2201      	movs	r2, #1
 8004f7a:	f8c3 2500 	str.w	r2, [r3, #1280]	@ 0x500
  hpcd->LPM_State = LPM_L0;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 24f4 	strb.w	r2, [r3, #1268]	@ 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	699b      	ldr	r3, [r3, #24]
 8004f8a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f9a:	f043 0303 	orr.w	r3, r3, #3
 8004f9e:	68fa      	ldr	r2, [r7, #12]
 8004fa0:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8004fa2:	2300      	movs	r3, #0
}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3714      	adds	r7, #20
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fae:	4770      	bx	lr

08004fb0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004fb4:	4b0d      	ldr	r3, [pc, #52]	@ (8004fec <HAL_PWREx_GetVoltageRange+0x3c>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004fbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fc0:	d102      	bne.n	8004fc8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004fc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004fc6:	e00b      	b.n	8004fe0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004fc8:	4b08      	ldr	r3, [pc, #32]	@ (8004fec <HAL_PWREx_GetVoltageRange+0x3c>)
 8004fca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fd2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fd6:	d102      	bne.n	8004fde <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004fd8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004fdc:	e000      	b.n	8004fe0 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004fde:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	40007000 	.word	0x40007000

08004ff0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004ff0:	b480      	push	{r7}
 8004ff2:	b085      	sub	sp, #20
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d141      	bne.n	8005082 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004ffe:	4b4b      	ldr	r3, [pc, #300]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005006:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800500a:	d131      	bne.n	8005070 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800500c:	4b47      	ldr	r3, [pc, #284]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800500e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005012:	4a46      	ldr	r2, [pc, #280]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005014:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005018:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800501c:	4b43      	ldr	r3, [pc, #268]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005024:	4a41      	ldr	r2, [pc, #260]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005026:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800502a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800502c:	4b40      	ldr	r3, [pc, #256]	@ (8005130 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2232      	movs	r2, #50	@ 0x32
 8005032:	fb02 f303 	mul.w	r3, r2, r3
 8005036:	4a3f      	ldr	r2, [pc, #252]	@ (8005134 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005038:	fba2 2303 	umull	r2, r3, r2, r3
 800503c:	0c9b      	lsrs	r3, r3, #18
 800503e:	3301      	adds	r3, #1
 8005040:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005042:	e002      	b.n	800504a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	3b01      	subs	r3, #1
 8005048:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800504a:	4b38      	ldr	r3, [pc, #224]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800504c:	695b      	ldr	r3, [r3, #20]
 800504e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005052:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005056:	d102      	bne.n	800505e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d1f2      	bne.n	8005044 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800505e:	4b33      	ldr	r3, [pc, #204]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005066:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800506a:	d158      	bne.n	800511e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800506c:	2303      	movs	r3, #3
 800506e:	e057      	b.n	8005120 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005070:	4b2e      	ldr	r3, [pc, #184]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005072:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005076:	4a2d      	ldr	r2, [pc, #180]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005078:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800507c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005080:	e04d      	b.n	800511e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005088:	d141      	bne.n	800510e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800508a:	4b28      	ldr	r3, [pc, #160]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005092:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005096:	d131      	bne.n	80050fc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005098:	4b24      	ldr	r3, [pc, #144]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800509a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800509e:	4a23      	ldr	r2, [pc, #140]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80050a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80050a8:	4b20      	ldr	r3, [pc, #128]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80050b0:	4a1e      	ldr	r2, [pc, #120]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050b2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80050b6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80050b8:	4b1d      	ldr	r3, [pc, #116]	@ (8005130 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	2232      	movs	r2, #50	@ 0x32
 80050be:	fb02 f303 	mul.w	r3, r2, r3
 80050c2:	4a1c      	ldr	r2, [pc, #112]	@ (8005134 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80050c4:	fba2 2303 	umull	r2, r3, r2, r3
 80050c8:	0c9b      	lsrs	r3, r3, #18
 80050ca:	3301      	adds	r3, #1
 80050cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80050ce:	e002      	b.n	80050d6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	3b01      	subs	r3, #1
 80050d4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80050d6:	4b15      	ldr	r3, [pc, #84]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050d8:	695b      	ldr	r3, [r3, #20]
 80050da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050e2:	d102      	bne.n	80050ea <HAL_PWREx_ControlVoltageScaling+0xfa>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d1f2      	bne.n	80050d0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80050ea:	4b10      	ldr	r3, [pc, #64]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050ec:	695b      	ldr	r3, [r3, #20]
 80050ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050f6:	d112      	bne.n	800511e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80050f8:	2303      	movs	r3, #3
 80050fa:	e011      	b.n	8005120 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80050fc:	4b0b      	ldr	r3, [pc, #44]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005102:	4a0a      	ldr	r2, [pc, #40]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005104:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005108:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800510c:	e007      	b.n	800511e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800510e:	4b07      	ldr	r3, [pc, #28]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005116:	4a05      	ldr	r2, [pc, #20]	@ (800512c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005118:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800511c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	3714      	adds	r7, #20
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr
 800512c:	40007000 	.word	0x40007000
 8005130:	20000000 	.word	0x20000000
 8005134:	431bde83 	.word	0x431bde83

08005138 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8005138:	b480      	push	{r7}
 800513a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800513c:	4b05      	ldr	r3, [pc, #20]	@ (8005154 <HAL_PWREx_EnableVddUSB+0x1c>)
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	4a04      	ldr	r2, [pc, #16]	@ (8005154 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005142:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005146:	6053      	str	r3, [r2, #4]
}
 8005148:	bf00      	nop
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	40007000 	.word	0x40007000

08005158 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005158:	b480      	push	{r7}
 800515a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800515c:	4b05      	ldr	r3, [pc, #20]	@ (8005174 <HAL_PWREx_EnableVddIO2+0x1c>)
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	4a04      	ldr	r2, [pc, #16]	@ (8005174 <HAL_PWREx_EnableVddIO2+0x1c>)
 8005162:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005166:	6053      	str	r3, [r2, #4]
}
 8005168:	bf00      	nop
 800516a:	46bd      	mov	sp, r7
 800516c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005170:	4770      	bx	lr
 8005172:	bf00      	nop
 8005174:	40007000 	.word	0x40007000

08005178 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b088      	sub	sp, #32
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d102      	bne.n	800518c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	f000 bc08 	b.w	800599c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800518c:	4b96      	ldr	r3, [pc, #600]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f003 030c 	and.w	r3, r3, #12
 8005194:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005196:	4b94      	ldr	r3, [pc, #592]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	f003 0303 	and.w	r3, r3, #3
 800519e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0310 	and.w	r3, r3, #16
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	f000 80e4 	beq.w	8005376 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80051ae:	69bb      	ldr	r3, [r7, #24]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d007      	beq.n	80051c4 <HAL_RCC_OscConfig+0x4c>
 80051b4:	69bb      	ldr	r3, [r7, #24]
 80051b6:	2b0c      	cmp	r3, #12
 80051b8:	f040 808b 	bne.w	80052d2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	2b01      	cmp	r3, #1
 80051c0:	f040 8087 	bne.w	80052d2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80051c4:	4b88      	ldr	r3, [pc, #544]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f003 0302 	and.w	r3, r3, #2
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d005      	beq.n	80051dc <HAL_RCC_OscConfig+0x64>
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	699b      	ldr	r3, [r3, #24]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d101      	bne.n	80051dc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	e3df      	b.n	800599c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a1a      	ldr	r2, [r3, #32]
 80051e0:	4b81      	ldr	r3, [pc, #516]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f003 0308 	and.w	r3, r3, #8
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d004      	beq.n	80051f6 <HAL_RCC_OscConfig+0x7e>
 80051ec:	4b7e      	ldr	r3, [pc, #504]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051f4:	e005      	b.n	8005202 <HAL_RCC_OscConfig+0x8a>
 80051f6:	4b7c      	ldr	r3, [pc, #496]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 80051f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80051fc:	091b      	lsrs	r3, r3, #4
 80051fe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005202:	4293      	cmp	r3, r2
 8005204:	d223      	bcs.n	800524e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	4618      	mov	r0, r3
 800520c:	f000 fdcc 	bl	8005da8 <RCC_SetFlashLatencyFromMSIRange>
 8005210:	4603      	mov	r3, r0
 8005212:	2b00      	cmp	r3, #0
 8005214:	d001      	beq.n	800521a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	e3c0      	b.n	800599c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800521a:	4b73      	ldr	r3, [pc, #460]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a72      	ldr	r2, [pc, #456]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005220:	f043 0308 	orr.w	r3, r3, #8
 8005224:	6013      	str	r3, [r2, #0]
 8005226:	4b70      	ldr	r3, [pc, #448]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a1b      	ldr	r3, [r3, #32]
 8005232:	496d      	ldr	r1, [pc, #436]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005234:	4313      	orrs	r3, r2
 8005236:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005238:	4b6b      	ldr	r3, [pc, #428]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	69db      	ldr	r3, [r3, #28]
 8005244:	021b      	lsls	r3, r3, #8
 8005246:	4968      	ldr	r1, [pc, #416]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005248:	4313      	orrs	r3, r2
 800524a:	604b      	str	r3, [r1, #4]
 800524c:	e025      	b.n	800529a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800524e:	4b66      	ldr	r3, [pc, #408]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a65      	ldr	r2, [pc, #404]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005254:	f043 0308 	orr.w	r3, r3, #8
 8005258:	6013      	str	r3, [r2, #0]
 800525a:	4b63      	ldr	r3, [pc, #396]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6a1b      	ldr	r3, [r3, #32]
 8005266:	4960      	ldr	r1, [pc, #384]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005268:	4313      	orrs	r3, r2
 800526a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800526c:	4b5e      	ldr	r3, [pc, #376]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	69db      	ldr	r3, [r3, #28]
 8005278:	021b      	lsls	r3, r3, #8
 800527a:	495b      	ldr	r1, [pc, #364]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 800527c:	4313      	orrs	r3, r2
 800527e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d109      	bne.n	800529a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6a1b      	ldr	r3, [r3, #32]
 800528a:	4618      	mov	r0, r3
 800528c:	f000 fd8c 	bl	8005da8 <RCC_SetFlashLatencyFromMSIRange>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d001      	beq.n	800529a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e380      	b.n	800599c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800529a:	f000 fcc1 	bl	8005c20 <HAL_RCC_GetSysClockFreq>
 800529e:	4602      	mov	r2, r0
 80052a0:	4b51      	ldr	r3, [pc, #324]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	091b      	lsrs	r3, r3, #4
 80052a6:	f003 030f 	and.w	r3, r3, #15
 80052aa:	4950      	ldr	r1, [pc, #320]	@ (80053ec <HAL_RCC_OscConfig+0x274>)
 80052ac:	5ccb      	ldrb	r3, [r1, r3]
 80052ae:	f003 031f 	and.w	r3, r3, #31
 80052b2:	fa22 f303 	lsr.w	r3, r2, r3
 80052b6:	4a4e      	ldr	r2, [pc, #312]	@ (80053f0 <HAL_RCC_OscConfig+0x278>)
 80052b8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80052ba:	4b4e      	ldr	r3, [pc, #312]	@ (80053f4 <HAL_RCC_OscConfig+0x27c>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4618      	mov	r0, r3
 80052c0:	f7fc fa10 	bl	80016e4 <HAL_InitTick>
 80052c4:	4603      	mov	r3, r0
 80052c6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80052c8:	7bfb      	ldrb	r3, [r7, #15]
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d052      	beq.n	8005374 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 80052ce:	7bfb      	ldrb	r3, [r7, #15]
 80052d0:	e364      	b.n	800599c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	699b      	ldr	r3, [r3, #24]
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d032      	beq.n	8005340 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80052da:	4b43      	ldr	r3, [pc, #268]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4a42      	ldr	r2, [pc, #264]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 80052e0:	f043 0301 	orr.w	r3, r3, #1
 80052e4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80052e6:	f7fc fa4d 	bl	8001784 <HAL_GetTick>
 80052ea:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80052ec:	e008      	b.n	8005300 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80052ee:	f7fc fa49 	bl	8001784 <HAL_GetTick>
 80052f2:	4602      	mov	r2, r0
 80052f4:	693b      	ldr	r3, [r7, #16]
 80052f6:	1ad3      	subs	r3, r2, r3
 80052f8:	2b02      	cmp	r3, #2
 80052fa:	d901      	bls.n	8005300 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 80052fc:	2303      	movs	r3, #3
 80052fe:	e34d      	b.n	800599c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005300:	4b39      	ldr	r3, [pc, #228]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f003 0302 	and.w	r3, r3, #2
 8005308:	2b00      	cmp	r3, #0
 800530a:	d0f0      	beq.n	80052ee <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800530c:	4b36      	ldr	r3, [pc, #216]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	4a35      	ldr	r2, [pc, #212]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005312:	f043 0308 	orr.w	r3, r3, #8
 8005316:	6013      	str	r3, [r2, #0]
 8005318:	4b33      	ldr	r3, [pc, #204]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6a1b      	ldr	r3, [r3, #32]
 8005324:	4930      	ldr	r1, [pc, #192]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005326:	4313      	orrs	r3, r2
 8005328:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800532a:	4b2f      	ldr	r3, [pc, #188]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	69db      	ldr	r3, [r3, #28]
 8005336:	021b      	lsls	r3, r3, #8
 8005338:	492b      	ldr	r1, [pc, #172]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 800533a:	4313      	orrs	r3, r2
 800533c:	604b      	str	r3, [r1, #4]
 800533e:	e01a      	b.n	8005376 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005340:	4b29      	ldr	r3, [pc, #164]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a28      	ldr	r2, [pc, #160]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005346:	f023 0301 	bic.w	r3, r3, #1
 800534a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800534c:	f7fc fa1a 	bl	8001784 <HAL_GetTick>
 8005350:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005352:	e008      	b.n	8005366 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005354:	f7fc fa16 	bl	8001784 <HAL_GetTick>
 8005358:	4602      	mov	r2, r0
 800535a:	693b      	ldr	r3, [r7, #16]
 800535c:	1ad3      	subs	r3, r2, r3
 800535e:	2b02      	cmp	r3, #2
 8005360:	d901      	bls.n	8005366 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e31a      	b.n	800599c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005366:	4b20      	ldr	r3, [pc, #128]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	f003 0302 	and.w	r3, r3, #2
 800536e:	2b00      	cmp	r3, #0
 8005370:	d1f0      	bne.n	8005354 <HAL_RCC_OscConfig+0x1dc>
 8005372:	e000      	b.n	8005376 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005374:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0301 	and.w	r3, r3, #1
 800537e:	2b00      	cmp	r3, #0
 8005380:	d073      	beq.n	800546a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005382:	69bb      	ldr	r3, [r7, #24]
 8005384:	2b08      	cmp	r3, #8
 8005386:	d005      	beq.n	8005394 <HAL_RCC_OscConfig+0x21c>
 8005388:	69bb      	ldr	r3, [r7, #24]
 800538a:	2b0c      	cmp	r3, #12
 800538c:	d10e      	bne.n	80053ac <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	2b03      	cmp	r3, #3
 8005392:	d10b      	bne.n	80053ac <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005394:	4b14      	ldr	r3, [pc, #80]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800539c:	2b00      	cmp	r3, #0
 800539e:	d063      	beq.n	8005468 <HAL_RCC_OscConfig+0x2f0>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	685b      	ldr	r3, [r3, #4]
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d15f      	bne.n	8005468 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80053a8:	2301      	movs	r3, #1
 80053aa:	e2f7      	b.n	800599c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	685b      	ldr	r3, [r3, #4]
 80053b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053b4:	d106      	bne.n	80053c4 <HAL_RCC_OscConfig+0x24c>
 80053b6:	4b0c      	ldr	r3, [pc, #48]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	4a0b      	ldr	r2, [pc, #44]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 80053bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053c0:	6013      	str	r3, [r2, #0]
 80053c2:	e025      	b.n	8005410 <HAL_RCC_OscConfig+0x298>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80053cc:	d114      	bne.n	80053f8 <HAL_RCC_OscConfig+0x280>
 80053ce:	4b06      	ldr	r3, [pc, #24]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a05      	ldr	r2, [pc, #20]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 80053d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80053d8:	6013      	str	r3, [r2, #0]
 80053da:	4b03      	ldr	r3, [pc, #12]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a02      	ldr	r2, [pc, #8]	@ (80053e8 <HAL_RCC_OscConfig+0x270>)
 80053e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053e4:	6013      	str	r3, [r2, #0]
 80053e6:	e013      	b.n	8005410 <HAL_RCC_OscConfig+0x298>
 80053e8:	40021000 	.word	0x40021000
 80053ec:	0800cf3c 	.word	0x0800cf3c
 80053f0:	20000000 	.word	0x20000000
 80053f4:	20000004 	.word	0x20000004
 80053f8:	4ba0      	ldr	r3, [pc, #640]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a9f      	ldr	r2, [pc, #636]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 80053fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005402:	6013      	str	r3, [r2, #0]
 8005404:	4b9d      	ldr	r3, [pc, #628]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a9c      	ldr	r2, [pc, #624]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 800540a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800540e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d013      	beq.n	8005440 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005418:	f7fc f9b4 	bl	8001784 <HAL_GetTick>
 800541c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800541e:	e008      	b.n	8005432 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005420:	f7fc f9b0 	bl	8001784 <HAL_GetTick>
 8005424:	4602      	mov	r2, r0
 8005426:	693b      	ldr	r3, [r7, #16]
 8005428:	1ad3      	subs	r3, r2, r3
 800542a:	2b64      	cmp	r3, #100	@ 0x64
 800542c:	d901      	bls.n	8005432 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800542e:	2303      	movs	r3, #3
 8005430:	e2b4      	b.n	800599c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005432:	4b92      	ldr	r3, [pc, #584]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800543a:	2b00      	cmp	r3, #0
 800543c:	d0f0      	beq.n	8005420 <HAL_RCC_OscConfig+0x2a8>
 800543e:	e014      	b.n	800546a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005440:	f7fc f9a0 	bl	8001784 <HAL_GetTick>
 8005444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005446:	e008      	b.n	800545a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005448:	f7fc f99c 	bl	8001784 <HAL_GetTick>
 800544c:	4602      	mov	r2, r0
 800544e:	693b      	ldr	r3, [r7, #16]
 8005450:	1ad3      	subs	r3, r2, r3
 8005452:	2b64      	cmp	r3, #100	@ 0x64
 8005454:	d901      	bls.n	800545a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005456:	2303      	movs	r3, #3
 8005458:	e2a0      	b.n	800599c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800545a:	4b88      	ldr	r3, [pc, #544]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005462:	2b00      	cmp	r3, #0
 8005464:	d1f0      	bne.n	8005448 <HAL_RCC_OscConfig+0x2d0>
 8005466:	e000      	b.n	800546a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005468:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0302 	and.w	r3, r3, #2
 8005472:	2b00      	cmp	r3, #0
 8005474:	d060      	beq.n	8005538 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005476:	69bb      	ldr	r3, [r7, #24]
 8005478:	2b04      	cmp	r3, #4
 800547a:	d005      	beq.n	8005488 <HAL_RCC_OscConfig+0x310>
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	2b0c      	cmp	r3, #12
 8005480:	d119      	bne.n	80054b6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	2b02      	cmp	r3, #2
 8005486:	d116      	bne.n	80054b6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005488:	4b7c      	ldr	r3, [pc, #496]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005490:	2b00      	cmp	r3, #0
 8005492:	d005      	beq.n	80054a0 <HAL_RCC_OscConfig+0x328>
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d101      	bne.n	80054a0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	e27d      	b.n	800599c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054a0:	4b76      	ldr	r3, [pc, #472]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	691b      	ldr	r3, [r3, #16]
 80054ac:	061b      	lsls	r3, r3, #24
 80054ae:	4973      	ldr	r1, [pc, #460]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 80054b0:	4313      	orrs	r3, r2
 80054b2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80054b4:	e040      	b.n	8005538 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	68db      	ldr	r3, [r3, #12]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d023      	beq.n	8005506 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80054be:	4b6f      	ldr	r3, [pc, #444]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	4a6e      	ldr	r2, [pc, #440]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 80054c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054ca:	f7fc f95b 	bl	8001784 <HAL_GetTick>
 80054ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054d0:	e008      	b.n	80054e4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054d2:	f7fc f957 	bl	8001784 <HAL_GetTick>
 80054d6:	4602      	mov	r2, r0
 80054d8:	693b      	ldr	r3, [r7, #16]
 80054da:	1ad3      	subs	r3, r2, r3
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d901      	bls.n	80054e4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80054e0:	2303      	movs	r3, #3
 80054e2:	e25b      	b.n	800599c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054e4:	4b65      	ldr	r3, [pc, #404]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d0f0      	beq.n	80054d2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054f0:	4b62      	ldr	r3, [pc, #392]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	691b      	ldr	r3, [r3, #16]
 80054fc:	061b      	lsls	r3, r3, #24
 80054fe:	495f      	ldr	r1, [pc, #380]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 8005500:	4313      	orrs	r3, r2
 8005502:	604b      	str	r3, [r1, #4]
 8005504:	e018      	b.n	8005538 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005506:	4b5d      	ldr	r3, [pc, #372]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	4a5c      	ldr	r2, [pc, #368]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 800550c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005510:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005512:	f7fc f937 	bl	8001784 <HAL_GetTick>
 8005516:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005518:	e008      	b.n	800552c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800551a:	f7fc f933 	bl	8001784 <HAL_GetTick>
 800551e:	4602      	mov	r2, r0
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	1ad3      	subs	r3, r2, r3
 8005524:	2b02      	cmp	r3, #2
 8005526:	d901      	bls.n	800552c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005528:	2303      	movs	r3, #3
 800552a:	e237      	b.n	800599c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800552c:	4b53      	ldr	r3, [pc, #332]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005534:	2b00      	cmp	r3, #0
 8005536:	d1f0      	bne.n	800551a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f003 0308 	and.w	r3, r3, #8
 8005540:	2b00      	cmp	r3, #0
 8005542:	d03c      	beq.n	80055be <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	695b      	ldr	r3, [r3, #20]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d01c      	beq.n	8005586 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800554c:	4b4b      	ldr	r3, [pc, #300]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 800554e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005552:	4a4a      	ldr	r2, [pc, #296]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 8005554:	f043 0301 	orr.w	r3, r3, #1
 8005558:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800555c:	f7fc f912 	bl	8001784 <HAL_GetTick>
 8005560:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005562:	e008      	b.n	8005576 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005564:	f7fc f90e 	bl	8001784 <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	2b02      	cmp	r3, #2
 8005570:	d901      	bls.n	8005576 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e212      	b.n	800599c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005576:	4b41      	ldr	r3, [pc, #260]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 8005578:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800557c:	f003 0302 	and.w	r3, r3, #2
 8005580:	2b00      	cmp	r3, #0
 8005582:	d0ef      	beq.n	8005564 <HAL_RCC_OscConfig+0x3ec>
 8005584:	e01b      	b.n	80055be <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005586:	4b3d      	ldr	r3, [pc, #244]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 8005588:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800558c:	4a3b      	ldr	r2, [pc, #236]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 800558e:	f023 0301 	bic.w	r3, r3, #1
 8005592:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005596:	f7fc f8f5 	bl	8001784 <HAL_GetTick>
 800559a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800559c:	e008      	b.n	80055b0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800559e:	f7fc f8f1 	bl	8001784 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	2b02      	cmp	r3, #2
 80055aa:	d901      	bls.n	80055b0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80055ac:	2303      	movs	r3, #3
 80055ae:	e1f5      	b.n	800599c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80055b0:	4b32      	ldr	r3, [pc, #200]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 80055b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80055b6:	f003 0302 	and.w	r3, r3, #2
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d1ef      	bne.n	800559e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f003 0304 	and.w	r3, r3, #4
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	f000 80a6 	beq.w	8005718 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055cc:	2300      	movs	r3, #0
 80055ce:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80055d0:	4b2a      	ldr	r3, [pc, #168]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 80055d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d10d      	bne.n	80055f8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80055dc:	4b27      	ldr	r3, [pc, #156]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 80055de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055e0:	4a26      	ldr	r2, [pc, #152]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 80055e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055e6:	6593      	str	r3, [r2, #88]	@ 0x58
 80055e8:	4b24      	ldr	r3, [pc, #144]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 80055ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80055ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80055f0:	60bb      	str	r3, [r7, #8]
 80055f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80055f4:	2301      	movs	r3, #1
 80055f6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80055f8:	4b21      	ldr	r3, [pc, #132]	@ (8005680 <HAL_RCC_OscConfig+0x508>)
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005600:	2b00      	cmp	r3, #0
 8005602:	d118      	bne.n	8005636 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005604:	4b1e      	ldr	r3, [pc, #120]	@ (8005680 <HAL_RCC_OscConfig+0x508>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	4a1d      	ldr	r2, [pc, #116]	@ (8005680 <HAL_RCC_OscConfig+0x508>)
 800560a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800560e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005610:	f7fc f8b8 	bl	8001784 <HAL_GetTick>
 8005614:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005616:	e008      	b.n	800562a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005618:	f7fc f8b4 	bl	8001784 <HAL_GetTick>
 800561c:	4602      	mov	r2, r0
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	2b02      	cmp	r3, #2
 8005624:	d901      	bls.n	800562a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005626:	2303      	movs	r3, #3
 8005628:	e1b8      	b.n	800599c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800562a:	4b15      	ldr	r3, [pc, #84]	@ (8005680 <HAL_RCC_OscConfig+0x508>)
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005632:	2b00      	cmp	r3, #0
 8005634:	d0f0      	beq.n	8005618 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	2b01      	cmp	r3, #1
 800563c:	d108      	bne.n	8005650 <HAL_RCC_OscConfig+0x4d8>
 800563e:	4b0f      	ldr	r3, [pc, #60]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 8005640:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005644:	4a0d      	ldr	r2, [pc, #52]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 8005646:	f043 0301 	orr.w	r3, r3, #1
 800564a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800564e:	e029      	b.n	80056a4 <HAL_RCC_OscConfig+0x52c>
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	2b05      	cmp	r3, #5
 8005656:	d115      	bne.n	8005684 <HAL_RCC_OscConfig+0x50c>
 8005658:	4b08      	ldr	r3, [pc, #32]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 800565a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800565e:	4a07      	ldr	r2, [pc, #28]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 8005660:	f043 0304 	orr.w	r3, r3, #4
 8005664:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005668:	4b04      	ldr	r3, [pc, #16]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 800566a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800566e:	4a03      	ldr	r2, [pc, #12]	@ (800567c <HAL_RCC_OscConfig+0x504>)
 8005670:	f043 0301 	orr.w	r3, r3, #1
 8005674:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005678:	e014      	b.n	80056a4 <HAL_RCC_OscConfig+0x52c>
 800567a:	bf00      	nop
 800567c:	40021000 	.word	0x40021000
 8005680:	40007000 	.word	0x40007000
 8005684:	4b9d      	ldr	r3, [pc, #628]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 8005686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800568a:	4a9c      	ldr	r2, [pc, #624]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 800568c:	f023 0301 	bic.w	r3, r3, #1
 8005690:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005694:	4b99      	ldr	r3, [pc, #612]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 8005696:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800569a:	4a98      	ldr	r2, [pc, #608]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 800569c:	f023 0304 	bic.w	r3, r3, #4
 80056a0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	689b      	ldr	r3, [r3, #8]
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d016      	beq.n	80056da <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056ac:	f7fc f86a 	bl	8001784 <HAL_GetTick>
 80056b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056b2:	e00a      	b.n	80056ca <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056b4:	f7fc f866 	bl	8001784 <HAL_GetTick>
 80056b8:	4602      	mov	r2, r0
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	1ad3      	subs	r3, r2, r3
 80056be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d901      	bls.n	80056ca <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80056c6:	2303      	movs	r3, #3
 80056c8:	e168      	b.n	800599c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80056ca:	4b8c      	ldr	r3, [pc, #560]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 80056cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056d0:	f003 0302 	and.w	r3, r3, #2
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d0ed      	beq.n	80056b4 <HAL_RCC_OscConfig+0x53c>
 80056d8:	e015      	b.n	8005706 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056da:	f7fc f853 	bl	8001784 <HAL_GetTick>
 80056de:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056e0:	e00a      	b.n	80056f8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056e2:	f7fc f84f 	bl	8001784 <HAL_GetTick>
 80056e6:	4602      	mov	r2, r0
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	1ad3      	subs	r3, r2, r3
 80056ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d901      	bls.n	80056f8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80056f4:	2303      	movs	r3, #3
 80056f6:	e151      	b.n	800599c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056f8:	4b80      	ldr	r3, [pc, #512]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 80056fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056fe:	f003 0302 	and.w	r3, r3, #2
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1ed      	bne.n	80056e2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005706:	7ffb      	ldrb	r3, [r7, #31]
 8005708:	2b01      	cmp	r3, #1
 800570a:	d105      	bne.n	8005718 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800570c:	4b7b      	ldr	r3, [pc, #492]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 800570e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005710:	4a7a      	ldr	r2, [pc, #488]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 8005712:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005716:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 0320 	and.w	r3, r3, #32
 8005720:	2b00      	cmp	r3, #0
 8005722:	d03c      	beq.n	800579e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005728:	2b00      	cmp	r3, #0
 800572a:	d01c      	beq.n	8005766 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800572c:	4b73      	ldr	r3, [pc, #460]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 800572e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005732:	4a72      	ldr	r2, [pc, #456]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 8005734:	f043 0301 	orr.w	r3, r3, #1
 8005738:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800573c:	f7fc f822 	bl	8001784 <HAL_GetTick>
 8005740:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005742:	e008      	b.n	8005756 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005744:	f7fc f81e 	bl	8001784 <HAL_GetTick>
 8005748:	4602      	mov	r2, r0
 800574a:	693b      	ldr	r3, [r7, #16]
 800574c:	1ad3      	subs	r3, r2, r3
 800574e:	2b02      	cmp	r3, #2
 8005750:	d901      	bls.n	8005756 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005752:	2303      	movs	r3, #3
 8005754:	e122      	b.n	800599c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005756:	4b69      	ldr	r3, [pc, #420]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 8005758:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800575c:	f003 0302 	and.w	r3, r3, #2
 8005760:	2b00      	cmp	r3, #0
 8005762:	d0ef      	beq.n	8005744 <HAL_RCC_OscConfig+0x5cc>
 8005764:	e01b      	b.n	800579e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005766:	4b65      	ldr	r3, [pc, #404]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 8005768:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800576c:	4a63      	ldr	r2, [pc, #396]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 800576e:	f023 0301 	bic.w	r3, r3, #1
 8005772:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005776:	f7fc f805 	bl	8001784 <HAL_GetTick>
 800577a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800577c:	e008      	b.n	8005790 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800577e:	f7fc f801 	bl	8001784 <HAL_GetTick>
 8005782:	4602      	mov	r2, r0
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	2b02      	cmp	r3, #2
 800578a:	d901      	bls.n	8005790 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800578c:	2303      	movs	r3, #3
 800578e:	e105      	b.n	800599c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005790:	4b5a      	ldr	r3, [pc, #360]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 8005792:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005796:	f003 0302 	and.w	r3, r3, #2
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1ef      	bne.n	800577e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	f000 80f9 	beq.w	800599a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	f040 80cf 	bne.w	8005950 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80057b2:	4b52      	ldr	r3, [pc, #328]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 80057b4:	68db      	ldr	r3, [r3, #12]
 80057b6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80057b8:	697b      	ldr	r3, [r7, #20]
 80057ba:	f003 0203 	and.w	r2, r3, #3
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d12c      	bne.n	8005820 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057d0:	3b01      	subs	r3, #1
 80057d2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80057d4:	429a      	cmp	r2, r3
 80057d6:	d123      	bne.n	8005820 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057e2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80057e4:	429a      	cmp	r2, r3
 80057e6:	d11b      	bne.n	8005820 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057f2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80057f4:	429a      	cmp	r2, r3
 80057f6:	d113      	bne.n	8005820 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80057f8:	697b      	ldr	r3, [r7, #20]
 80057fa:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005802:	085b      	lsrs	r3, r3, #1
 8005804:	3b01      	subs	r3, #1
 8005806:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005808:	429a      	cmp	r2, r3
 800580a:	d109      	bne.n	8005820 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800580c:	697b      	ldr	r3, [r7, #20]
 800580e:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005816:	085b      	lsrs	r3, r3, #1
 8005818:	3b01      	subs	r3, #1
 800581a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800581c:	429a      	cmp	r2, r3
 800581e:	d071      	beq.n	8005904 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005820:	69bb      	ldr	r3, [r7, #24]
 8005822:	2b0c      	cmp	r3, #12
 8005824:	d068      	beq.n	80058f8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005826:	4b35      	ldr	r3, [pc, #212]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800582e:	2b00      	cmp	r3, #0
 8005830:	d105      	bne.n	800583e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005832:	4b32      	ldr	r3, [pc, #200]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d001      	beq.n	8005842 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e0ac      	b.n	800599c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005842:	4b2e      	ldr	r3, [pc, #184]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a2d      	ldr	r2, [pc, #180]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 8005848:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800584c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800584e:	f7fb ff99 	bl	8001784 <HAL_GetTick>
 8005852:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005854:	e008      	b.n	8005868 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005856:	f7fb ff95 	bl	8001784 <HAL_GetTick>
 800585a:	4602      	mov	r2, r0
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	2b02      	cmp	r3, #2
 8005862:	d901      	bls.n	8005868 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005864:	2303      	movs	r3, #3
 8005866:	e099      	b.n	800599c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005868:	4b24      	ldr	r3, [pc, #144]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005870:	2b00      	cmp	r3, #0
 8005872:	d1f0      	bne.n	8005856 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005874:	4b21      	ldr	r3, [pc, #132]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 8005876:	68da      	ldr	r2, [r3, #12]
 8005878:	4b21      	ldr	r3, [pc, #132]	@ (8005900 <HAL_RCC_OscConfig+0x788>)
 800587a:	4013      	ands	r3, r2
 800587c:	687a      	ldr	r2, [r7, #4]
 800587e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005880:	687a      	ldr	r2, [r7, #4]
 8005882:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005884:	3a01      	subs	r2, #1
 8005886:	0112      	lsls	r2, r2, #4
 8005888:	4311      	orrs	r1, r2
 800588a:	687a      	ldr	r2, [r7, #4]
 800588c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800588e:	0212      	lsls	r2, r2, #8
 8005890:	4311      	orrs	r1, r2
 8005892:	687a      	ldr	r2, [r7, #4]
 8005894:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005896:	0852      	lsrs	r2, r2, #1
 8005898:	3a01      	subs	r2, #1
 800589a:	0552      	lsls	r2, r2, #21
 800589c:	4311      	orrs	r1, r2
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80058a2:	0852      	lsrs	r2, r2, #1
 80058a4:	3a01      	subs	r2, #1
 80058a6:	0652      	lsls	r2, r2, #25
 80058a8:	4311      	orrs	r1, r2
 80058aa:	687a      	ldr	r2, [r7, #4]
 80058ac:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80058ae:	06d2      	lsls	r2, r2, #27
 80058b0:	430a      	orrs	r2, r1
 80058b2:	4912      	ldr	r1, [pc, #72]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 80058b4:	4313      	orrs	r3, r2
 80058b6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80058b8:	4b10      	ldr	r3, [pc, #64]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4a0f      	ldr	r2, [pc, #60]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 80058be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80058c2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80058c4:	4b0d      	ldr	r3, [pc, #52]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 80058c6:	68db      	ldr	r3, [r3, #12]
 80058c8:	4a0c      	ldr	r2, [pc, #48]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 80058ca:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80058ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80058d0:	f7fb ff58 	bl	8001784 <HAL_GetTick>
 80058d4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058d6:	e008      	b.n	80058ea <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058d8:	f7fb ff54 	bl	8001784 <HAL_GetTick>
 80058dc:	4602      	mov	r2, r0
 80058de:	693b      	ldr	r3, [r7, #16]
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	2b02      	cmp	r3, #2
 80058e4:	d901      	bls.n	80058ea <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80058e6:	2303      	movs	r3, #3
 80058e8:	e058      	b.n	800599c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058ea:	4b04      	ldr	r3, [pc, #16]	@ (80058fc <HAL_RCC_OscConfig+0x784>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d0f0      	beq.n	80058d8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80058f6:	e050      	b.n	800599a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80058f8:	2301      	movs	r3, #1
 80058fa:	e04f      	b.n	800599c <HAL_RCC_OscConfig+0x824>
 80058fc:	40021000 	.word	0x40021000
 8005900:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005904:	4b27      	ldr	r3, [pc, #156]	@ (80059a4 <HAL_RCC_OscConfig+0x82c>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800590c:	2b00      	cmp	r3, #0
 800590e:	d144      	bne.n	800599a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005910:	4b24      	ldr	r3, [pc, #144]	@ (80059a4 <HAL_RCC_OscConfig+0x82c>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a23      	ldr	r2, [pc, #140]	@ (80059a4 <HAL_RCC_OscConfig+0x82c>)
 8005916:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800591a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800591c:	4b21      	ldr	r3, [pc, #132]	@ (80059a4 <HAL_RCC_OscConfig+0x82c>)
 800591e:	68db      	ldr	r3, [r3, #12]
 8005920:	4a20      	ldr	r2, [pc, #128]	@ (80059a4 <HAL_RCC_OscConfig+0x82c>)
 8005922:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005926:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005928:	f7fb ff2c 	bl	8001784 <HAL_GetTick>
 800592c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800592e:	e008      	b.n	8005942 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005930:	f7fb ff28 	bl	8001784 <HAL_GetTick>
 8005934:	4602      	mov	r2, r0
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	1ad3      	subs	r3, r2, r3
 800593a:	2b02      	cmp	r3, #2
 800593c:	d901      	bls.n	8005942 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e02c      	b.n	800599c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005942:	4b18      	ldr	r3, [pc, #96]	@ (80059a4 <HAL_RCC_OscConfig+0x82c>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800594a:	2b00      	cmp	r3, #0
 800594c:	d0f0      	beq.n	8005930 <HAL_RCC_OscConfig+0x7b8>
 800594e:	e024      	b.n	800599a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005950:	69bb      	ldr	r3, [r7, #24]
 8005952:	2b0c      	cmp	r3, #12
 8005954:	d01f      	beq.n	8005996 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005956:	4b13      	ldr	r3, [pc, #76]	@ (80059a4 <HAL_RCC_OscConfig+0x82c>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a12      	ldr	r2, [pc, #72]	@ (80059a4 <HAL_RCC_OscConfig+0x82c>)
 800595c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005960:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005962:	f7fb ff0f 	bl	8001784 <HAL_GetTick>
 8005966:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005968:	e008      	b.n	800597c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800596a:	f7fb ff0b 	bl	8001784 <HAL_GetTick>
 800596e:	4602      	mov	r2, r0
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	2b02      	cmp	r3, #2
 8005976:	d901      	bls.n	800597c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005978:	2303      	movs	r3, #3
 800597a:	e00f      	b.n	800599c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800597c:	4b09      	ldr	r3, [pc, #36]	@ (80059a4 <HAL_RCC_OscConfig+0x82c>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005984:	2b00      	cmp	r3, #0
 8005986:	d1f0      	bne.n	800596a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005988:	4b06      	ldr	r3, [pc, #24]	@ (80059a4 <HAL_RCC_OscConfig+0x82c>)
 800598a:	68da      	ldr	r2, [r3, #12]
 800598c:	4905      	ldr	r1, [pc, #20]	@ (80059a4 <HAL_RCC_OscConfig+0x82c>)
 800598e:	4b06      	ldr	r3, [pc, #24]	@ (80059a8 <HAL_RCC_OscConfig+0x830>)
 8005990:	4013      	ands	r3, r2
 8005992:	60cb      	str	r3, [r1, #12]
 8005994:	e001      	b.n	800599a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005996:	2301      	movs	r3, #1
 8005998:	e000      	b.n	800599c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800599a:	2300      	movs	r3, #0
}
 800599c:	4618      	mov	r0, r3
 800599e:	3720      	adds	r7, #32
 80059a0:	46bd      	mov	sp, r7
 80059a2:	bd80      	pop	{r7, pc}
 80059a4:	40021000 	.word	0x40021000
 80059a8:	feeefffc 	.word	0xfeeefffc

080059ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b086      	sub	sp, #24
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
 80059b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80059b6:	2300      	movs	r3, #0
 80059b8:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d101      	bne.n	80059c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80059c0:	2301      	movs	r3, #1
 80059c2:	e11d      	b.n	8005c00 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80059c4:	4b90      	ldr	r3, [pc, #576]	@ (8005c08 <HAL_RCC_ClockConfig+0x25c>)
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	f003 030f 	and.w	r3, r3, #15
 80059cc:	683a      	ldr	r2, [r7, #0]
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d910      	bls.n	80059f4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059d2:	4b8d      	ldr	r3, [pc, #564]	@ (8005c08 <HAL_RCC_ClockConfig+0x25c>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f023 020f 	bic.w	r2, r3, #15
 80059da:	498b      	ldr	r1, [pc, #556]	@ (8005c08 <HAL_RCC_ClockConfig+0x25c>)
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	4313      	orrs	r3, r2
 80059e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059e2:	4b89      	ldr	r3, [pc, #548]	@ (8005c08 <HAL_RCC_ClockConfig+0x25c>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 030f 	and.w	r3, r3, #15
 80059ea:	683a      	ldr	r2, [r7, #0]
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d001      	beq.n	80059f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	e105      	b.n	8005c00 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f003 0302 	and.w	r3, r3, #2
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d010      	beq.n	8005a22 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	689a      	ldr	r2, [r3, #8]
 8005a04:	4b81      	ldr	r3, [pc, #516]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005a06:	689b      	ldr	r3, [r3, #8]
 8005a08:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d908      	bls.n	8005a22 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a10:	4b7e      	ldr	r3, [pc, #504]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	689b      	ldr	r3, [r3, #8]
 8005a1c:	497b      	ldr	r1, [pc, #492]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f003 0301 	and.w	r3, r3, #1
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d079      	beq.n	8005b22 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	685b      	ldr	r3, [r3, #4]
 8005a32:	2b03      	cmp	r3, #3
 8005a34:	d11e      	bne.n	8005a74 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005a36:	4b75      	ldr	r3, [pc, #468]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d101      	bne.n	8005a46 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005a42:	2301      	movs	r3, #1
 8005a44:	e0dc      	b.n	8005c00 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005a46:	f000 fa09 	bl	8005e5c <RCC_GetSysClockFreqFromPLLSource>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	4a70      	ldr	r2, [pc, #448]	@ (8005c10 <HAL_RCC_ClockConfig+0x264>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d946      	bls.n	8005ae0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005a52:	4b6e      	ldr	r3, [pc, #440]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d140      	bne.n	8005ae0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005a5e:	4b6b      	ldr	r3, [pc, #428]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005a60:	689b      	ldr	r3, [r3, #8]
 8005a62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a66:	4a69      	ldr	r2, [pc, #420]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005a68:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a6c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005a6e:	2380      	movs	r3, #128	@ 0x80
 8005a70:	617b      	str	r3, [r7, #20]
 8005a72:	e035      	b.n	8005ae0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	685b      	ldr	r3, [r3, #4]
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d107      	bne.n	8005a8c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005a7c:	4b63      	ldr	r3, [pc, #396]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d115      	bne.n	8005ab4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005a88:	2301      	movs	r3, #1
 8005a8a:	e0b9      	b.n	8005c00 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d107      	bne.n	8005aa4 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a94:	4b5d      	ldr	r3, [pc, #372]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0302 	and.w	r3, r3, #2
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d109      	bne.n	8005ab4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005aa0:	2301      	movs	r3, #1
 8005aa2:	e0ad      	b.n	8005c00 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005aa4:	4b59      	ldr	r3, [pc, #356]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d101      	bne.n	8005ab4 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e0a5      	b.n	8005c00 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005ab4:	f000 f8b4 	bl	8005c20 <HAL_RCC_GetSysClockFreq>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	4a55      	ldr	r2, [pc, #340]	@ (8005c10 <HAL_RCC_ClockConfig+0x264>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d90f      	bls.n	8005ae0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005ac0:	4b52      	ldr	r3, [pc, #328]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d109      	bne.n	8005ae0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005acc:	4b4f      	ldr	r3, [pc, #316]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005ace:	689b      	ldr	r3, [r3, #8]
 8005ad0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005ad4:	4a4d      	ldr	r2, [pc, #308]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005ad6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ada:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005adc:	2380      	movs	r3, #128	@ 0x80
 8005ade:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005ae0:	4b4a      	ldr	r3, [pc, #296]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	f023 0203 	bic.w	r2, r3, #3
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	4947      	ldr	r1, [pc, #284]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005aee:	4313      	orrs	r3, r2
 8005af0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005af2:	f7fb fe47 	bl	8001784 <HAL_GetTick>
 8005af6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005af8:	e00a      	b.n	8005b10 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005afa:	f7fb fe43 	bl	8001784 <HAL_GetTick>
 8005afe:	4602      	mov	r2, r0
 8005b00:	693b      	ldr	r3, [r7, #16]
 8005b02:	1ad3      	subs	r3, r2, r3
 8005b04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d901      	bls.n	8005b10 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005b0c:	2303      	movs	r3, #3
 8005b0e:	e077      	b.n	8005c00 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b10:	4b3e      	ldr	r3, [pc, #248]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005b12:	689b      	ldr	r3, [r3, #8]
 8005b14:	f003 020c 	and.w	r2, r3, #12
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	685b      	ldr	r3, [r3, #4]
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	d1eb      	bne.n	8005afa <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	2b80      	cmp	r3, #128	@ 0x80
 8005b26:	d105      	bne.n	8005b34 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005b28:	4b38      	ldr	r3, [pc, #224]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005b2a:	689b      	ldr	r3, [r3, #8]
 8005b2c:	4a37      	ldr	r2, [pc, #220]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005b2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b32:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f003 0302 	and.w	r3, r3, #2
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d010      	beq.n	8005b62 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	689a      	ldr	r2, [r3, #8]
 8005b44:	4b31      	ldr	r3, [pc, #196]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d208      	bcs.n	8005b62 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b50:	4b2e      	ldr	r3, [pc, #184]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	689b      	ldr	r3, [r3, #8]
 8005b5c:	492b      	ldr	r1, [pc, #172]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b62:	4b29      	ldr	r3, [pc, #164]	@ (8005c08 <HAL_RCC_ClockConfig+0x25c>)
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f003 030f 	and.w	r3, r3, #15
 8005b6a:	683a      	ldr	r2, [r7, #0]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d210      	bcs.n	8005b92 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b70:	4b25      	ldr	r3, [pc, #148]	@ (8005c08 <HAL_RCC_ClockConfig+0x25c>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f023 020f 	bic.w	r2, r3, #15
 8005b78:	4923      	ldr	r1, [pc, #140]	@ (8005c08 <HAL_RCC_ClockConfig+0x25c>)
 8005b7a:	683b      	ldr	r3, [r7, #0]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b80:	4b21      	ldr	r3, [pc, #132]	@ (8005c08 <HAL_RCC_ClockConfig+0x25c>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 030f 	and.w	r3, r3, #15
 8005b88:	683a      	ldr	r2, [r7, #0]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d001      	beq.n	8005b92 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	e036      	b.n	8005c00 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f003 0304 	and.w	r3, r3, #4
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d008      	beq.n	8005bb0 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b9e:	4b1b      	ldr	r3, [pc, #108]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	4918      	ldr	r1, [pc, #96]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005bac:	4313      	orrs	r3, r2
 8005bae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f003 0308 	and.w	r3, r3, #8
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d009      	beq.n	8005bd0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bbc:	4b13      	ldr	r3, [pc, #76]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	691b      	ldr	r3, [r3, #16]
 8005bc8:	00db      	lsls	r3, r3, #3
 8005bca:	4910      	ldr	r1, [pc, #64]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005bd0:	f000 f826 	bl	8005c20 <HAL_RCC_GetSysClockFreq>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	4b0d      	ldr	r3, [pc, #52]	@ (8005c0c <HAL_RCC_ClockConfig+0x260>)
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	091b      	lsrs	r3, r3, #4
 8005bdc:	f003 030f 	and.w	r3, r3, #15
 8005be0:	490c      	ldr	r1, [pc, #48]	@ (8005c14 <HAL_RCC_ClockConfig+0x268>)
 8005be2:	5ccb      	ldrb	r3, [r1, r3]
 8005be4:	f003 031f 	and.w	r3, r3, #31
 8005be8:	fa22 f303 	lsr.w	r3, r2, r3
 8005bec:	4a0a      	ldr	r2, [pc, #40]	@ (8005c18 <HAL_RCC_ClockConfig+0x26c>)
 8005bee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8005c1c <HAL_RCC_ClockConfig+0x270>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f7fb fd75 	bl	80016e4 <HAL_InitTick>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	73fb      	strb	r3, [r7, #15]

  return status;
 8005bfe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c00:	4618      	mov	r0, r3
 8005c02:	3718      	adds	r7, #24
 8005c04:	46bd      	mov	sp, r7
 8005c06:	bd80      	pop	{r7, pc}
 8005c08:	40022000 	.word	0x40022000
 8005c0c:	40021000 	.word	0x40021000
 8005c10:	04c4b400 	.word	0x04c4b400
 8005c14:	0800cf3c 	.word	0x0800cf3c
 8005c18:	20000000 	.word	0x20000000
 8005c1c:	20000004 	.word	0x20000004

08005c20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b089      	sub	sp, #36	@ 0x24
 8005c24:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005c26:	2300      	movs	r3, #0
 8005c28:	61fb      	str	r3, [r7, #28]
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005c2e:	4b3e      	ldr	r3, [pc, #248]	@ (8005d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c30:	689b      	ldr	r3, [r3, #8]
 8005c32:	f003 030c 	and.w	r3, r3, #12
 8005c36:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005c38:	4b3b      	ldr	r3, [pc, #236]	@ (8005d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c3a:	68db      	ldr	r3, [r3, #12]
 8005c3c:	f003 0303 	and.w	r3, r3, #3
 8005c40:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d005      	beq.n	8005c54 <HAL_RCC_GetSysClockFreq+0x34>
 8005c48:	693b      	ldr	r3, [r7, #16]
 8005c4a:	2b0c      	cmp	r3, #12
 8005c4c:	d121      	bne.n	8005c92 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2b01      	cmp	r3, #1
 8005c52:	d11e      	bne.n	8005c92 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005c54:	4b34      	ldr	r3, [pc, #208]	@ (8005d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f003 0308 	and.w	r3, r3, #8
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d107      	bne.n	8005c70 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005c60:	4b31      	ldr	r3, [pc, #196]	@ (8005d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c62:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c66:	0a1b      	lsrs	r3, r3, #8
 8005c68:	f003 030f 	and.w	r3, r3, #15
 8005c6c:	61fb      	str	r3, [r7, #28]
 8005c6e:	e005      	b.n	8005c7c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005c70:	4b2d      	ldr	r3, [pc, #180]	@ (8005d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	091b      	lsrs	r3, r3, #4
 8005c76:	f003 030f 	and.w	r3, r3, #15
 8005c7a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005c7c:	4a2b      	ldr	r2, [pc, #172]	@ (8005d2c <HAL_RCC_GetSysClockFreq+0x10c>)
 8005c7e:	69fb      	ldr	r3, [r7, #28]
 8005c80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c84:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c86:	693b      	ldr	r3, [r7, #16]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d10d      	bne.n	8005ca8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005c90:	e00a      	b.n	8005ca8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	2b04      	cmp	r3, #4
 8005c96:	d102      	bne.n	8005c9e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005c98:	4b25      	ldr	r3, [pc, #148]	@ (8005d30 <HAL_RCC_GetSysClockFreq+0x110>)
 8005c9a:	61bb      	str	r3, [r7, #24]
 8005c9c:	e004      	b.n	8005ca8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005c9e:	693b      	ldr	r3, [r7, #16]
 8005ca0:	2b08      	cmp	r3, #8
 8005ca2:	d101      	bne.n	8005ca8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005ca4:	4b23      	ldr	r3, [pc, #140]	@ (8005d34 <HAL_RCC_GetSysClockFreq+0x114>)
 8005ca6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	2b0c      	cmp	r3, #12
 8005cac:	d134      	bne.n	8005d18 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005cae:	4b1e      	ldr	r3, [pc, #120]	@ (8005d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	f003 0303 	and.w	r3, r3, #3
 8005cb6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005cb8:	68bb      	ldr	r3, [r7, #8]
 8005cba:	2b02      	cmp	r3, #2
 8005cbc:	d003      	beq.n	8005cc6 <HAL_RCC_GetSysClockFreq+0xa6>
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	2b03      	cmp	r3, #3
 8005cc2:	d003      	beq.n	8005ccc <HAL_RCC_GetSysClockFreq+0xac>
 8005cc4:	e005      	b.n	8005cd2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005cc6:	4b1a      	ldr	r3, [pc, #104]	@ (8005d30 <HAL_RCC_GetSysClockFreq+0x110>)
 8005cc8:	617b      	str	r3, [r7, #20]
      break;
 8005cca:	e005      	b.n	8005cd8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005ccc:	4b19      	ldr	r3, [pc, #100]	@ (8005d34 <HAL_RCC_GetSysClockFreq+0x114>)
 8005cce:	617b      	str	r3, [r7, #20]
      break;
 8005cd0:	e002      	b.n	8005cd8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005cd2:	69fb      	ldr	r3, [r7, #28]
 8005cd4:	617b      	str	r3, [r7, #20]
      break;
 8005cd6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005cd8:	4b13      	ldr	r3, [pc, #76]	@ (8005d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005cda:	68db      	ldr	r3, [r3, #12]
 8005cdc:	091b      	lsrs	r3, r3, #4
 8005cde:	f003 030f 	and.w	r3, r3, #15
 8005ce2:	3301      	adds	r3, #1
 8005ce4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005ce6:	4b10      	ldr	r3, [pc, #64]	@ (8005d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ce8:	68db      	ldr	r3, [r3, #12]
 8005cea:	0a1b      	lsrs	r3, r3, #8
 8005cec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005cf0:	697a      	ldr	r2, [r7, #20]
 8005cf2:	fb03 f202 	mul.w	r2, r3, r2
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cfc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005cfe:	4b0a      	ldr	r3, [pc, #40]	@ (8005d28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005d00:	68db      	ldr	r3, [r3, #12]
 8005d02:	0e5b      	lsrs	r3, r3, #25
 8005d04:	f003 0303 	and.w	r3, r3, #3
 8005d08:	3301      	adds	r3, #1
 8005d0a:	005b      	lsls	r3, r3, #1
 8005d0c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005d0e:	697a      	ldr	r2, [r7, #20]
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d16:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005d18:	69bb      	ldr	r3, [r7, #24]
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3724      	adds	r7, #36	@ 0x24
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d24:	4770      	bx	lr
 8005d26:	bf00      	nop
 8005d28:	40021000 	.word	0x40021000
 8005d2c:	0800cf54 	.word	0x0800cf54
 8005d30:	00f42400 	.word	0x00f42400
 8005d34:	007a1200 	.word	0x007a1200

08005d38 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d3c:	4b03      	ldr	r3, [pc, #12]	@ (8005d4c <HAL_RCC_GetHCLKFreq+0x14>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	46bd      	mov	sp, r7
 8005d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d48:	4770      	bx	lr
 8005d4a:	bf00      	nop
 8005d4c:	20000000 	.word	0x20000000

08005d50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005d54:	f7ff fff0 	bl	8005d38 <HAL_RCC_GetHCLKFreq>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	4b06      	ldr	r3, [pc, #24]	@ (8005d74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	0a1b      	lsrs	r3, r3, #8
 8005d60:	f003 0307 	and.w	r3, r3, #7
 8005d64:	4904      	ldr	r1, [pc, #16]	@ (8005d78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005d66:	5ccb      	ldrb	r3, [r1, r3]
 8005d68:	f003 031f 	and.w	r3, r3, #31
 8005d6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	bd80      	pop	{r7, pc}
 8005d74:	40021000 	.word	0x40021000
 8005d78:	0800cf4c 	.word	0x0800cf4c

08005d7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005d80:	f7ff ffda 	bl	8005d38 <HAL_RCC_GetHCLKFreq>
 8005d84:	4602      	mov	r2, r0
 8005d86:	4b06      	ldr	r3, [pc, #24]	@ (8005da0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005d88:	689b      	ldr	r3, [r3, #8]
 8005d8a:	0adb      	lsrs	r3, r3, #11
 8005d8c:	f003 0307 	and.w	r3, r3, #7
 8005d90:	4904      	ldr	r1, [pc, #16]	@ (8005da4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005d92:	5ccb      	ldrb	r3, [r1, r3]
 8005d94:	f003 031f 	and.w	r3, r3, #31
 8005d98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	bd80      	pop	{r7, pc}
 8005da0:	40021000 	.word	0x40021000
 8005da4:	0800cf4c 	.word	0x0800cf4c

08005da8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	b086      	sub	sp, #24
 8005dac:	af00      	add	r7, sp, #0
 8005dae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005db0:	2300      	movs	r3, #0
 8005db2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005db4:	4b27      	ldr	r3, [pc, #156]	@ (8005e54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005db6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005db8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d003      	beq.n	8005dc8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005dc0:	f7ff f8f6 	bl	8004fb0 <HAL_PWREx_GetVoltageRange>
 8005dc4:	6178      	str	r0, [r7, #20]
 8005dc6:	e014      	b.n	8005df2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005dc8:	4b22      	ldr	r3, [pc, #136]	@ (8005e54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dcc:	4a21      	ldr	r2, [pc, #132]	@ (8005e54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005dce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005dd2:	6593      	str	r3, [r2, #88]	@ 0x58
 8005dd4:	4b1f      	ldr	r3, [pc, #124]	@ (8005e54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005dd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dd8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005ddc:	60fb      	str	r3, [r7, #12]
 8005dde:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005de0:	f7ff f8e6 	bl	8004fb0 <HAL_PWREx_GetVoltageRange>
 8005de4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005de6:	4b1b      	ldr	r3, [pc, #108]	@ (8005e54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dea:	4a1a      	ldr	r2, [pc, #104]	@ (8005e54 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005dec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005df0:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005df8:	d10b      	bne.n	8005e12 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2b80      	cmp	r3, #128	@ 0x80
 8005dfe:	d913      	bls.n	8005e28 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2ba0      	cmp	r3, #160	@ 0xa0
 8005e04:	d902      	bls.n	8005e0c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005e06:	2302      	movs	r3, #2
 8005e08:	613b      	str	r3, [r7, #16]
 8005e0a:	e00d      	b.n	8005e28 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e0c:	2301      	movs	r3, #1
 8005e0e:	613b      	str	r3, [r7, #16]
 8005e10:	e00a      	b.n	8005e28 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2b7f      	cmp	r3, #127	@ 0x7f
 8005e16:	d902      	bls.n	8005e1e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005e18:	2302      	movs	r3, #2
 8005e1a:	613b      	str	r3, [r7, #16]
 8005e1c:	e004      	b.n	8005e28 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2b70      	cmp	r3, #112	@ 0x70
 8005e22:	d101      	bne.n	8005e28 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005e24:	2301      	movs	r3, #1
 8005e26:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005e28:	4b0b      	ldr	r3, [pc, #44]	@ (8005e58 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f023 020f 	bic.w	r2, r3, #15
 8005e30:	4909      	ldr	r1, [pc, #36]	@ (8005e58 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	4313      	orrs	r3, r2
 8005e36:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005e38:	4b07      	ldr	r3, [pc, #28]	@ (8005e58 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	f003 030f 	and.w	r3, r3, #15
 8005e40:	693a      	ldr	r2, [r7, #16]
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d001      	beq.n	8005e4a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005e46:	2301      	movs	r3, #1
 8005e48:	e000      	b.n	8005e4c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005e4a:	2300      	movs	r3, #0
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	3718      	adds	r7, #24
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bd80      	pop	{r7, pc}
 8005e54:	40021000 	.word	0x40021000
 8005e58:	40022000 	.word	0x40022000

08005e5c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b087      	sub	sp, #28
 8005e60:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005e62:	4b2d      	ldr	r3, [pc, #180]	@ (8005f18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e64:	68db      	ldr	r3, [r3, #12]
 8005e66:	f003 0303 	and.w	r3, r3, #3
 8005e6a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	2b03      	cmp	r3, #3
 8005e70:	d00b      	beq.n	8005e8a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	2b03      	cmp	r3, #3
 8005e76:	d825      	bhi.n	8005ec4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2b01      	cmp	r3, #1
 8005e7c:	d008      	beq.n	8005e90 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2b02      	cmp	r3, #2
 8005e82:	d11f      	bne.n	8005ec4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005e84:	4b25      	ldr	r3, [pc, #148]	@ (8005f1c <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005e86:	613b      	str	r3, [r7, #16]
    break;
 8005e88:	e01f      	b.n	8005eca <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005e8a:	4b25      	ldr	r3, [pc, #148]	@ (8005f20 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005e8c:	613b      	str	r3, [r7, #16]
    break;
 8005e8e:	e01c      	b.n	8005eca <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005e90:	4b21      	ldr	r3, [pc, #132]	@ (8005f18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 0308 	and.w	r3, r3, #8
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d107      	bne.n	8005eac <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005e9c:	4b1e      	ldr	r3, [pc, #120]	@ (8005f18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005e9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ea2:	0a1b      	lsrs	r3, r3, #8
 8005ea4:	f003 030f 	and.w	r3, r3, #15
 8005ea8:	617b      	str	r3, [r7, #20]
 8005eaa:	e005      	b.n	8005eb8 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005eac:	4b1a      	ldr	r3, [pc, #104]	@ (8005f18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	091b      	lsrs	r3, r3, #4
 8005eb2:	f003 030f 	and.w	r3, r3, #15
 8005eb6:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005eb8:	4a1a      	ldr	r2, [pc, #104]	@ (8005f24 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005eba:	697b      	ldr	r3, [r7, #20]
 8005ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ec0:	613b      	str	r3, [r7, #16]
    break;
 8005ec2:	e002      	b.n	8005eca <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	613b      	str	r3, [r7, #16]
    break;
 8005ec8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005eca:	4b13      	ldr	r3, [pc, #76]	@ (8005f18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ecc:	68db      	ldr	r3, [r3, #12]
 8005ece:	091b      	lsrs	r3, r3, #4
 8005ed0:	f003 030f 	and.w	r3, r3, #15
 8005ed4:	3301      	adds	r3, #1
 8005ed6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005ed8:	4b0f      	ldr	r3, [pc, #60]	@ (8005f18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	0a1b      	lsrs	r3, r3, #8
 8005ede:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ee2:	693a      	ldr	r2, [r7, #16]
 8005ee4:	fb03 f202 	mul.w	r2, r3, r2
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8005eee:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005ef0:	4b09      	ldr	r3, [pc, #36]	@ (8005f18 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ef2:	68db      	ldr	r3, [r3, #12]
 8005ef4:	0e5b      	lsrs	r3, r3, #25
 8005ef6:	f003 0303 	and.w	r3, r3, #3
 8005efa:	3301      	adds	r3, #1
 8005efc:	005b      	lsls	r3, r3, #1
 8005efe:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f08:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005f0a:	683b      	ldr	r3, [r7, #0]
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	371c      	adds	r7, #28
 8005f10:	46bd      	mov	sp, r7
 8005f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f16:	4770      	bx	lr
 8005f18:	40021000 	.word	0x40021000
 8005f1c:	00f42400 	.word	0x00f42400
 8005f20:	007a1200 	.word	0x007a1200
 8005f24:	0800cf54 	.word	0x0800cf54

08005f28 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b086      	sub	sp, #24
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005f30:	2300      	movs	r3, #0
 8005f32:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005f34:	2300      	movs	r3, #0
 8005f36:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d040      	beq.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f48:	2b80      	cmp	r3, #128	@ 0x80
 8005f4a:	d02a      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005f4c:	2b80      	cmp	r3, #128	@ 0x80
 8005f4e:	d825      	bhi.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f50:	2b60      	cmp	r3, #96	@ 0x60
 8005f52:	d026      	beq.n	8005fa2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005f54:	2b60      	cmp	r3, #96	@ 0x60
 8005f56:	d821      	bhi.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f58:	2b40      	cmp	r3, #64	@ 0x40
 8005f5a:	d006      	beq.n	8005f6a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005f5c:	2b40      	cmp	r3, #64	@ 0x40
 8005f5e:	d81d      	bhi.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d009      	beq.n	8005f78 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005f64:	2b20      	cmp	r3, #32
 8005f66:	d010      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005f68:	e018      	b.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005f6a:	4b89      	ldr	r3, [pc, #548]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f6c:	68db      	ldr	r3, [r3, #12]
 8005f6e:	4a88      	ldr	r2, [pc, #544]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f74:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f76:	e015      	b.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	3304      	adds	r3, #4
 8005f7c:	2100      	movs	r1, #0
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f000 fb02 	bl	8006588 <RCCEx_PLLSAI1_Config>
 8005f84:	4603      	mov	r3, r0
 8005f86:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f88:	e00c      	b.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	3320      	adds	r3, #32
 8005f8e:	2100      	movs	r1, #0
 8005f90:	4618      	mov	r0, r3
 8005f92:	f000 fbed 	bl	8006770 <RCCEx_PLLSAI2_Config>
 8005f96:	4603      	mov	r3, r0
 8005f98:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005f9a:	e003      	b.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	74fb      	strb	r3, [r7, #19]
      break;
 8005fa0:	e000      	b.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005fa2:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005fa4:	7cfb      	ldrb	r3, [r7, #19]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d10b      	bne.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005faa:	4b79      	ldr	r3, [pc, #484]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005fb0:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005fb8:	4975      	ldr	r1, [pc, #468]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005fc0:	e001      	b.n	8005fc6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005fc2:	7cfb      	ldrb	r3, [r7, #19]
 8005fc4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d047      	beq.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fd6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fda:	d030      	beq.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005fdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fe0:	d82a      	bhi.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005fe2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fe6:	d02a      	beq.n	800603e <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005fe8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fec:	d824      	bhi.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005fee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ff2:	d008      	beq.n	8006006 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005ff4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ff8:	d81e      	bhi.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d00a      	beq.n	8006014 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005ffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006002:	d010      	beq.n	8006026 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006004:	e018      	b.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006006:	4b62      	ldr	r3, [pc, #392]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006008:	68db      	ldr	r3, [r3, #12]
 800600a:	4a61      	ldr	r2, [pc, #388]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800600c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006010:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006012:	e015      	b.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	3304      	adds	r3, #4
 8006018:	2100      	movs	r1, #0
 800601a:	4618      	mov	r0, r3
 800601c:	f000 fab4 	bl	8006588 <RCCEx_PLLSAI1_Config>
 8006020:	4603      	mov	r3, r0
 8006022:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006024:	e00c      	b.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	3320      	adds	r3, #32
 800602a:	2100      	movs	r1, #0
 800602c:	4618      	mov	r0, r3
 800602e:	f000 fb9f 	bl	8006770 <RCCEx_PLLSAI2_Config>
 8006032:	4603      	mov	r3, r0
 8006034:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006036:	e003      	b.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	74fb      	strb	r3, [r7, #19]
      break;
 800603c:	e000      	b.n	8006040 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800603e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006040:	7cfb      	ldrb	r3, [r7, #19]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d10b      	bne.n	800605e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006046:	4b52      	ldr	r3, [pc, #328]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006048:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800604c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006054:	494e      	ldr	r1, [pc, #312]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006056:	4313      	orrs	r3, r2
 8006058:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800605c:	e001      	b.n	8006062 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800605e:	7cfb      	ldrb	r3, [r7, #19]
 8006060:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800606a:	2b00      	cmp	r3, #0
 800606c:	f000 809f 	beq.w	80061ae <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006070:	2300      	movs	r3, #0
 8006072:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006074:	4b46      	ldr	r3, [pc, #280]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006078:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800607c:	2b00      	cmp	r3, #0
 800607e:	d101      	bne.n	8006084 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8006080:	2301      	movs	r3, #1
 8006082:	e000      	b.n	8006086 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8006084:	2300      	movs	r3, #0
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00d      	beq.n	80060a6 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800608a:	4b41      	ldr	r3, [pc, #260]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800608c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800608e:	4a40      	ldr	r2, [pc, #256]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006090:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006094:	6593      	str	r3, [r2, #88]	@ 0x58
 8006096:	4b3e      	ldr	r3, [pc, #248]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006098:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800609a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800609e:	60bb      	str	r3, [r7, #8]
 80060a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80060a2:	2301      	movs	r3, #1
 80060a4:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80060a6:	4b3b      	ldr	r3, [pc, #236]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a3a      	ldr	r2, [pc, #232]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80060ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060b0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80060b2:	f7fb fb67 	bl	8001784 <HAL_GetTick>
 80060b6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80060b8:	e009      	b.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80060ba:	f7fb fb63 	bl	8001784 <HAL_GetTick>
 80060be:	4602      	mov	r2, r0
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	1ad3      	subs	r3, r2, r3
 80060c4:	2b02      	cmp	r3, #2
 80060c6:	d902      	bls.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80060c8:	2303      	movs	r3, #3
 80060ca:	74fb      	strb	r3, [r7, #19]
        break;
 80060cc:	e005      	b.n	80060da <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80060ce:	4b31      	ldr	r3, [pc, #196]	@ (8006194 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d0ef      	beq.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80060da:	7cfb      	ldrb	r3, [r7, #19]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d15b      	bne.n	8006198 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80060e0:	4b2b      	ldr	r3, [pc, #172]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80060e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060ea:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80060ec:	697b      	ldr	r3, [r7, #20]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d01f      	beq.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060f8:	697a      	ldr	r2, [r7, #20]
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d019      	beq.n	8006132 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80060fe:	4b24      	ldr	r3, [pc, #144]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006100:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006104:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006108:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800610a:	4b21      	ldr	r3, [pc, #132]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800610c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006110:	4a1f      	ldr	r2, [pc, #124]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006112:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006116:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800611a:	4b1d      	ldr	r3, [pc, #116]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800611c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006120:	4a1b      	ldr	r2, [pc, #108]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006122:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006126:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800612a:	4a19      	ldr	r2, [pc, #100]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	f003 0301 	and.w	r3, r3, #1
 8006138:	2b00      	cmp	r3, #0
 800613a:	d016      	beq.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800613c:	f7fb fb22 	bl	8001784 <HAL_GetTick>
 8006140:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006142:	e00b      	b.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006144:	f7fb fb1e 	bl	8001784 <HAL_GetTick>
 8006148:	4602      	mov	r2, r0
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	1ad3      	subs	r3, r2, r3
 800614e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006152:	4293      	cmp	r3, r2
 8006154:	d902      	bls.n	800615c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006156:	2303      	movs	r3, #3
 8006158:	74fb      	strb	r3, [r7, #19]
            break;
 800615a:	e006      	b.n	800616a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800615c:	4b0c      	ldr	r3, [pc, #48]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800615e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006162:	f003 0302 	and.w	r3, r3, #2
 8006166:	2b00      	cmp	r3, #0
 8006168:	d0ec      	beq.n	8006144 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800616a:	7cfb      	ldrb	r3, [r7, #19]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d10c      	bne.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006170:	4b07      	ldr	r3, [pc, #28]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006176:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006180:	4903      	ldr	r1, [pc, #12]	@ (8006190 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006182:	4313      	orrs	r3, r2
 8006184:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006188:	e008      	b.n	800619c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800618a:	7cfb      	ldrb	r3, [r7, #19]
 800618c:	74bb      	strb	r3, [r7, #18]
 800618e:	e005      	b.n	800619c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8006190:	40021000 	.word	0x40021000
 8006194:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006198:	7cfb      	ldrb	r3, [r7, #19]
 800619a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800619c:	7c7b      	ldrb	r3, [r7, #17]
 800619e:	2b01      	cmp	r3, #1
 80061a0:	d105      	bne.n	80061ae <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80061a2:	4ba0      	ldr	r3, [pc, #640]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061a6:	4a9f      	ldr	r2, [pc, #636]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061a8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80061ac:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f003 0301 	and.w	r3, r3, #1
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d00a      	beq.n	80061d0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80061ba:	4b9a      	ldr	r3, [pc, #616]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061c0:	f023 0203 	bic.w	r2, r3, #3
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061c8:	4996      	ldr	r1, [pc, #600]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061ca:	4313      	orrs	r3, r2
 80061cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f003 0302 	and.w	r3, r3, #2
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d00a      	beq.n	80061f2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80061dc:	4b91      	ldr	r3, [pc, #580]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061e2:	f023 020c 	bic.w	r2, r3, #12
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ea:	498e      	ldr	r1, [pc, #568]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061ec:	4313      	orrs	r3, r2
 80061ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 0304 	and.w	r3, r3, #4
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d00a      	beq.n	8006214 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80061fe:	4b89      	ldr	r3, [pc, #548]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006200:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006204:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800620c:	4985      	ldr	r1, [pc, #532]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800620e:	4313      	orrs	r3, r2
 8006210:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f003 0308 	and.w	r3, r3, #8
 800621c:	2b00      	cmp	r3, #0
 800621e:	d00a      	beq.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006220:	4b80      	ldr	r3, [pc, #512]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006222:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006226:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800622e:	497d      	ldr	r1, [pc, #500]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006230:	4313      	orrs	r3, r2
 8006232:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f003 0310 	and.w	r3, r3, #16
 800623e:	2b00      	cmp	r3, #0
 8006240:	d00a      	beq.n	8006258 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006242:	4b78      	ldr	r3, [pc, #480]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006244:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006248:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006250:	4974      	ldr	r1, [pc, #464]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006252:	4313      	orrs	r3, r2
 8006254:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f003 0320 	and.w	r3, r3, #32
 8006260:	2b00      	cmp	r3, #0
 8006262:	d00a      	beq.n	800627a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006264:	4b6f      	ldr	r3, [pc, #444]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006266:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800626a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006272:	496c      	ldr	r1, [pc, #432]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006274:	4313      	orrs	r3, r2
 8006276:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006282:	2b00      	cmp	r3, #0
 8006284:	d00a      	beq.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006286:	4b67      	ldr	r3, [pc, #412]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800628c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006294:	4963      	ldr	r1, [pc, #396]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006296:	4313      	orrs	r3, r2
 8006298:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d00a      	beq.n	80062be <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80062a8:	4b5e      	ldr	r3, [pc, #376]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80062b6:	495b      	ldr	r1, [pc, #364]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062b8:	4313      	orrs	r3, r2
 80062ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d00a      	beq.n	80062e0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80062ca:	4b56      	ldr	r3, [pc, #344]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062d0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062d8:	4952      	ldr	r1, [pc, #328]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062da:	4313      	orrs	r3, r2
 80062dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d00a      	beq.n	8006302 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80062ec:	4b4d      	ldr	r3, [pc, #308]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062f2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062fa:	494a      	ldr	r1, [pc, #296]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062fc:	4313      	orrs	r3, r2
 80062fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800630a:	2b00      	cmp	r3, #0
 800630c:	d00a      	beq.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800630e:	4b45      	ldr	r3, [pc, #276]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006310:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006314:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800631c:	4941      	ldr	r1, [pc, #260]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800631e:	4313      	orrs	r3, r2
 8006320:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800632c:	2b00      	cmp	r3, #0
 800632e:	d00a      	beq.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006330:	4b3c      	ldr	r3, [pc, #240]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006332:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006336:	f023 0203 	bic.w	r2, r3, #3
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800633e:	4939      	ldr	r1, [pc, #228]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006340:	4313      	orrs	r3, r2
 8006342:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d028      	beq.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006352:	4b34      	ldr	r3, [pc, #208]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006354:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006358:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006360:	4930      	ldr	r1, [pc, #192]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006362:	4313      	orrs	r3, r2
 8006364:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800636c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006370:	d106      	bne.n	8006380 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006372:	4b2c      	ldr	r3, [pc, #176]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	4a2b      	ldr	r2, [pc, #172]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006378:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800637c:	60d3      	str	r3, [r2, #12]
 800637e:	e011      	b.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006384:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006388:	d10c      	bne.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	3304      	adds	r3, #4
 800638e:	2101      	movs	r1, #1
 8006390:	4618      	mov	r0, r3
 8006392:	f000 f8f9 	bl	8006588 <RCCEx_PLLSAI1_Config>
 8006396:	4603      	mov	r3, r0
 8006398:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800639a:	7cfb      	ldrb	r3, [r7, #19]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d001      	beq.n	80063a4 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80063a0:	7cfb      	ldrb	r3, [r7, #19]
 80063a2:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d04d      	beq.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063b4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80063b8:	d108      	bne.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80063ba:	4b1a      	ldr	r3, [pc, #104]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063c0:	4a18      	ldr	r2, [pc, #96]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80063c6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80063ca:	e012      	b.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80063cc:	4b15      	ldr	r3, [pc, #84]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063d2:	4a14      	ldr	r2, [pc, #80]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063d8:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80063dc:	4b11      	ldr	r3, [pc, #68]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063e2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063ea:	490e      	ldr	r1, [pc, #56]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063ec:	4313      	orrs	r3, r2
 80063ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80063f6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80063fa:	d106      	bne.n	800640a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80063fc:	4b09      	ldr	r3, [pc, #36]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	4a08      	ldr	r2, [pc, #32]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006402:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006406:	60d3      	str	r3, [r2, #12]
 8006408:	e020      	b.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800640e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006412:	d109      	bne.n	8006428 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006414:	4b03      	ldr	r3, [pc, #12]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006416:	68db      	ldr	r3, [r3, #12]
 8006418:	4a02      	ldr	r2, [pc, #8]	@ (8006424 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800641a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800641e:	60d3      	str	r3, [r2, #12]
 8006420:	e014      	b.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006422:	bf00      	nop
 8006424:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800642c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006430:	d10c      	bne.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	3304      	adds	r3, #4
 8006436:	2101      	movs	r1, #1
 8006438:	4618      	mov	r0, r3
 800643a:	f000 f8a5 	bl	8006588 <RCCEx_PLLSAI1_Config>
 800643e:	4603      	mov	r3, r0
 8006440:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006442:	7cfb      	ldrb	r3, [r7, #19]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d001      	beq.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006448:	7cfb      	ldrb	r3, [r7, #19]
 800644a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006454:	2b00      	cmp	r3, #0
 8006456:	d028      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006458:	4b4a      	ldr	r3, [pc, #296]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800645a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800645e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006466:	4947      	ldr	r1, [pc, #284]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006468:	4313      	orrs	r3, r2
 800646a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006472:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006476:	d106      	bne.n	8006486 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006478:	4b42      	ldr	r3, [pc, #264]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	4a41      	ldr	r2, [pc, #260]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800647e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006482:	60d3      	str	r3, [r2, #12]
 8006484:	e011      	b.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800648a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800648e:	d10c      	bne.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	3304      	adds	r3, #4
 8006494:	2101      	movs	r1, #1
 8006496:	4618      	mov	r0, r3
 8006498:	f000 f876 	bl	8006588 <RCCEx_PLLSAI1_Config>
 800649c:	4603      	mov	r3, r0
 800649e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80064a0:	7cfb      	ldrb	r3, [r7, #19]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d001      	beq.n	80064aa <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80064a6:	7cfb      	ldrb	r3, [r7, #19]
 80064a8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d01e      	beq.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80064b6:	4b33      	ldr	r3, [pc, #204]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064bc:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064c6:	492f      	ldr	r1, [pc, #188]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80064c8:	4313      	orrs	r3, r2
 80064ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80064d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80064d8:	d10c      	bne.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	3304      	adds	r3, #4
 80064de:	2102      	movs	r1, #2
 80064e0:	4618      	mov	r0, r3
 80064e2:	f000 f851 	bl	8006588 <RCCEx_PLLSAI1_Config>
 80064e6:	4603      	mov	r3, r0
 80064e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80064ea:	7cfb      	ldrb	r3, [r7, #19]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d001      	beq.n	80064f4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80064f0:	7cfb      	ldrb	r3, [r7, #19]
 80064f2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d00b      	beq.n	8006518 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006500:	4b20      	ldr	r3, [pc, #128]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006502:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006506:	f023 0204 	bic.w	r2, r3, #4
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006510:	491c      	ldr	r1, [pc, #112]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006512:	4313      	orrs	r3, r2
 8006514:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006520:	2b00      	cmp	r3, #0
 8006522:	d00b      	beq.n	800653c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006524:	4b17      	ldr	r3, [pc, #92]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006526:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800652a:	f023 0218 	bic.w	r2, r3, #24
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006534:	4913      	ldr	r1, [pc, #76]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006536:	4313      	orrs	r3, r2
 8006538:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006544:	2b00      	cmp	r3, #0
 8006546:	d017      	beq.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006548:	4b0e      	ldr	r3, [pc, #56]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800654a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800654e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006558:	490a      	ldr	r1, [pc, #40]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800655a:	4313      	orrs	r3, r2
 800655c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006566:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800656a:	d105      	bne.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800656c:	4b05      	ldr	r3, [pc, #20]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	4a04      	ldr	r2, [pc, #16]	@ (8006584 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006576:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006578:	7cbb      	ldrb	r3, [r7, #18]
}
 800657a:	4618      	mov	r0, r3
 800657c:	3718      	adds	r7, #24
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}
 8006582:	bf00      	nop
 8006584:	40021000 	.word	0x40021000

08006588 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b084      	sub	sp, #16
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
 8006590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006592:	2300      	movs	r3, #0
 8006594:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006596:	4b72      	ldr	r3, [pc, #456]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	f003 0303 	and.w	r3, r3, #3
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d00e      	beq.n	80065c0 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80065a2:	4b6f      	ldr	r3, [pc, #444]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065a4:	68db      	ldr	r3, [r3, #12]
 80065a6:	f003 0203 	and.w	r2, r3, #3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	429a      	cmp	r2, r3
 80065b0:	d103      	bne.n	80065ba <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
       ||
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d142      	bne.n	8006640 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80065ba:	2301      	movs	r3, #1
 80065bc:	73fb      	strb	r3, [r7, #15]
 80065be:	e03f      	b.n	8006640 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	2b03      	cmp	r3, #3
 80065c6:	d018      	beq.n	80065fa <RCCEx_PLLSAI1_Config+0x72>
 80065c8:	2b03      	cmp	r3, #3
 80065ca:	d825      	bhi.n	8006618 <RCCEx_PLLSAI1_Config+0x90>
 80065cc:	2b01      	cmp	r3, #1
 80065ce:	d002      	beq.n	80065d6 <RCCEx_PLLSAI1_Config+0x4e>
 80065d0:	2b02      	cmp	r3, #2
 80065d2:	d009      	beq.n	80065e8 <RCCEx_PLLSAI1_Config+0x60>
 80065d4:	e020      	b.n	8006618 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80065d6:	4b62      	ldr	r3, [pc, #392]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 0302 	and.w	r3, r3, #2
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d11d      	bne.n	800661e <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80065e2:	2301      	movs	r3, #1
 80065e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065e6:	e01a      	b.n	800661e <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80065e8:	4b5d      	ldr	r3, [pc, #372]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d116      	bne.n	8006622 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80065f4:	2301      	movs	r3, #1
 80065f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80065f8:	e013      	b.n	8006622 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80065fa:	4b59      	ldr	r3, [pc, #356]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006602:	2b00      	cmp	r3, #0
 8006604:	d10f      	bne.n	8006626 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006606:	4b56      	ldr	r3, [pc, #344]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800660e:	2b00      	cmp	r3, #0
 8006610:	d109      	bne.n	8006626 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006616:	e006      	b.n	8006626 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006618:	2301      	movs	r3, #1
 800661a:	73fb      	strb	r3, [r7, #15]
      break;
 800661c:	e004      	b.n	8006628 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800661e:	bf00      	nop
 8006620:	e002      	b.n	8006628 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006622:	bf00      	nop
 8006624:	e000      	b.n	8006628 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006626:	bf00      	nop
    }

    if(status == HAL_OK)
 8006628:	7bfb      	ldrb	r3, [r7, #15]
 800662a:	2b00      	cmp	r3, #0
 800662c:	d108      	bne.n	8006640 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800662e:	4b4c      	ldr	r3, [pc, #304]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006630:	68db      	ldr	r3, [r3, #12]
 8006632:	f023 0203 	bic.w	r2, r3, #3
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4949      	ldr	r1, [pc, #292]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 800663c:	4313      	orrs	r3, r2
 800663e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006640:	7bfb      	ldrb	r3, [r7, #15]
 8006642:	2b00      	cmp	r3, #0
 8006644:	f040 8086 	bne.w	8006754 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006648:	4b45      	ldr	r3, [pc, #276]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	4a44      	ldr	r2, [pc, #272]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 800664e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006652:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006654:	f7fb f896 	bl	8001784 <HAL_GetTick>
 8006658:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800665a:	e009      	b.n	8006670 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800665c:	f7fb f892 	bl	8001784 <HAL_GetTick>
 8006660:	4602      	mov	r2, r0
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	2b02      	cmp	r3, #2
 8006668:	d902      	bls.n	8006670 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800666a:	2303      	movs	r3, #3
 800666c:	73fb      	strb	r3, [r7, #15]
        break;
 800666e:	e005      	b.n	800667c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006670:	4b3b      	ldr	r3, [pc, #236]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006678:	2b00      	cmp	r3, #0
 800667a:	d1ef      	bne.n	800665c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800667c:	7bfb      	ldrb	r3, [r7, #15]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d168      	bne.n	8006754 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d113      	bne.n	80066b0 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006688:	4b35      	ldr	r3, [pc, #212]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 800668a:	691a      	ldr	r2, [r3, #16]
 800668c:	4b35      	ldr	r3, [pc, #212]	@ (8006764 <RCCEx_PLLSAI1_Config+0x1dc>)
 800668e:	4013      	ands	r3, r2
 8006690:	687a      	ldr	r2, [r7, #4]
 8006692:	6892      	ldr	r2, [r2, #8]
 8006694:	0211      	lsls	r1, r2, #8
 8006696:	687a      	ldr	r2, [r7, #4]
 8006698:	68d2      	ldr	r2, [r2, #12]
 800669a:	06d2      	lsls	r2, r2, #27
 800669c:	4311      	orrs	r1, r2
 800669e:	687a      	ldr	r2, [r7, #4]
 80066a0:	6852      	ldr	r2, [r2, #4]
 80066a2:	3a01      	subs	r2, #1
 80066a4:	0112      	lsls	r2, r2, #4
 80066a6:	430a      	orrs	r2, r1
 80066a8:	492d      	ldr	r1, [pc, #180]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80066aa:	4313      	orrs	r3, r2
 80066ac:	610b      	str	r3, [r1, #16]
 80066ae:	e02d      	b.n	800670c <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	2b01      	cmp	r3, #1
 80066b4:	d115      	bne.n	80066e2 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066b6:	4b2a      	ldr	r3, [pc, #168]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80066b8:	691a      	ldr	r2, [r3, #16]
 80066ba:	4b2b      	ldr	r3, [pc, #172]	@ (8006768 <RCCEx_PLLSAI1_Config+0x1e0>)
 80066bc:	4013      	ands	r3, r2
 80066be:	687a      	ldr	r2, [r7, #4]
 80066c0:	6892      	ldr	r2, [r2, #8]
 80066c2:	0211      	lsls	r1, r2, #8
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	6912      	ldr	r2, [r2, #16]
 80066c8:	0852      	lsrs	r2, r2, #1
 80066ca:	3a01      	subs	r2, #1
 80066cc:	0552      	lsls	r2, r2, #21
 80066ce:	4311      	orrs	r1, r2
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	6852      	ldr	r2, [r2, #4]
 80066d4:	3a01      	subs	r2, #1
 80066d6:	0112      	lsls	r2, r2, #4
 80066d8:	430a      	orrs	r2, r1
 80066da:	4921      	ldr	r1, [pc, #132]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80066dc:	4313      	orrs	r3, r2
 80066de:	610b      	str	r3, [r1, #16]
 80066e0:	e014      	b.n	800670c <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80066e2:	4b1f      	ldr	r3, [pc, #124]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 80066e4:	691a      	ldr	r2, [r3, #16]
 80066e6:	4b21      	ldr	r3, [pc, #132]	@ (800676c <RCCEx_PLLSAI1_Config+0x1e4>)
 80066e8:	4013      	ands	r3, r2
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	6892      	ldr	r2, [r2, #8]
 80066ee:	0211      	lsls	r1, r2, #8
 80066f0:	687a      	ldr	r2, [r7, #4]
 80066f2:	6952      	ldr	r2, [r2, #20]
 80066f4:	0852      	lsrs	r2, r2, #1
 80066f6:	3a01      	subs	r2, #1
 80066f8:	0652      	lsls	r2, r2, #25
 80066fa:	4311      	orrs	r1, r2
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	6852      	ldr	r2, [r2, #4]
 8006700:	3a01      	subs	r2, #1
 8006702:	0112      	lsls	r2, r2, #4
 8006704:	430a      	orrs	r2, r1
 8006706:	4916      	ldr	r1, [pc, #88]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006708:	4313      	orrs	r3, r2
 800670a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800670c:	4b14      	ldr	r3, [pc, #80]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a13      	ldr	r2, [pc, #76]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006712:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006716:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006718:	f7fb f834 	bl	8001784 <HAL_GetTick>
 800671c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800671e:	e009      	b.n	8006734 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006720:	f7fb f830 	bl	8001784 <HAL_GetTick>
 8006724:	4602      	mov	r2, r0
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	1ad3      	subs	r3, r2, r3
 800672a:	2b02      	cmp	r3, #2
 800672c:	d902      	bls.n	8006734 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	73fb      	strb	r3, [r7, #15]
          break;
 8006732:	e005      	b.n	8006740 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006734:	4b0a      	ldr	r3, [pc, #40]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800673c:	2b00      	cmp	r3, #0
 800673e:	d0ef      	beq.n	8006720 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006740:	7bfb      	ldrb	r3, [r7, #15]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d106      	bne.n	8006754 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006746:	4b06      	ldr	r3, [pc, #24]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006748:	691a      	ldr	r2, [r3, #16]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	699b      	ldr	r3, [r3, #24]
 800674e:	4904      	ldr	r1, [pc, #16]	@ (8006760 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006750:	4313      	orrs	r3, r2
 8006752:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006754:	7bfb      	ldrb	r3, [r7, #15]
}
 8006756:	4618      	mov	r0, r3
 8006758:	3710      	adds	r7, #16
 800675a:	46bd      	mov	sp, r7
 800675c:	bd80      	pop	{r7, pc}
 800675e:	bf00      	nop
 8006760:	40021000 	.word	0x40021000
 8006764:	07ff800f 	.word	0x07ff800f
 8006768:	ff9f800f 	.word	0xff9f800f
 800676c:	f9ff800f 	.word	0xf9ff800f

08006770 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b084      	sub	sp, #16
 8006774:	af00      	add	r7, sp, #0
 8006776:	6078      	str	r0, [r7, #4]
 8006778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800677a:	2300      	movs	r3, #0
 800677c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800677e:	4b72      	ldr	r3, [pc, #456]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006780:	68db      	ldr	r3, [r3, #12]
 8006782:	f003 0303 	and.w	r3, r3, #3
 8006786:	2b00      	cmp	r3, #0
 8006788:	d00e      	beq.n	80067a8 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800678a:	4b6f      	ldr	r3, [pc, #444]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 800678c:	68db      	ldr	r3, [r3, #12]
 800678e:	f003 0203 	and.w	r2, r3, #3
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	429a      	cmp	r2, r3
 8006798:	d103      	bne.n	80067a2 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
       ||
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d142      	bne.n	8006828 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80067a2:	2301      	movs	r3, #1
 80067a4:	73fb      	strb	r3, [r7, #15]
 80067a6:	e03f      	b.n	8006828 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	2b03      	cmp	r3, #3
 80067ae:	d018      	beq.n	80067e2 <RCCEx_PLLSAI2_Config+0x72>
 80067b0:	2b03      	cmp	r3, #3
 80067b2:	d825      	bhi.n	8006800 <RCCEx_PLLSAI2_Config+0x90>
 80067b4:	2b01      	cmp	r3, #1
 80067b6:	d002      	beq.n	80067be <RCCEx_PLLSAI2_Config+0x4e>
 80067b8:	2b02      	cmp	r3, #2
 80067ba:	d009      	beq.n	80067d0 <RCCEx_PLLSAI2_Config+0x60>
 80067bc:	e020      	b.n	8006800 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80067be:	4b62      	ldr	r3, [pc, #392]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 0302 	and.w	r3, r3, #2
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d11d      	bne.n	8006806 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067ce:	e01a      	b.n	8006806 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80067d0:	4b5d      	ldr	r3, [pc, #372]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d116      	bne.n	800680a <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80067dc:	2301      	movs	r3, #1
 80067de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067e0:	e013      	b.n	800680a <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80067e2:	4b59      	ldr	r3, [pc, #356]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d10f      	bne.n	800680e <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80067ee:	4b56      	ldr	r3, [pc, #344]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d109      	bne.n	800680e <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80067fa:	2301      	movs	r3, #1
 80067fc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80067fe:	e006      	b.n	800680e <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	73fb      	strb	r3, [r7, #15]
      break;
 8006804:	e004      	b.n	8006810 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006806:	bf00      	nop
 8006808:	e002      	b.n	8006810 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800680a:	bf00      	nop
 800680c:	e000      	b.n	8006810 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800680e:	bf00      	nop
    }

    if(status == HAL_OK)
 8006810:	7bfb      	ldrb	r3, [r7, #15]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d108      	bne.n	8006828 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006816:	4b4c      	ldr	r3, [pc, #304]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006818:	68db      	ldr	r3, [r3, #12]
 800681a:	f023 0203 	bic.w	r2, r3, #3
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	4949      	ldr	r1, [pc, #292]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006824:	4313      	orrs	r3, r2
 8006826:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006828:	7bfb      	ldrb	r3, [r7, #15]
 800682a:	2b00      	cmp	r3, #0
 800682c:	f040 8086 	bne.w	800693c <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006830:	4b45      	ldr	r3, [pc, #276]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a44      	ldr	r2, [pc, #272]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006836:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800683a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800683c:	f7fa ffa2 	bl	8001784 <HAL_GetTick>
 8006840:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006842:	e009      	b.n	8006858 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006844:	f7fa ff9e 	bl	8001784 <HAL_GetTick>
 8006848:	4602      	mov	r2, r0
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	1ad3      	subs	r3, r2, r3
 800684e:	2b02      	cmp	r3, #2
 8006850:	d902      	bls.n	8006858 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006852:	2303      	movs	r3, #3
 8006854:	73fb      	strb	r3, [r7, #15]
        break;
 8006856:	e005      	b.n	8006864 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006858:	4b3b      	ldr	r3, [pc, #236]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006860:	2b00      	cmp	r3, #0
 8006862:	d1ef      	bne.n	8006844 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006864:	7bfb      	ldrb	r3, [r7, #15]
 8006866:	2b00      	cmp	r3, #0
 8006868:	d168      	bne.n	800693c <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d113      	bne.n	8006898 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006870:	4b35      	ldr	r3, [pc, #212]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006872:	695a      	ldr	r2, [r3, #20]
 8006874:	4b35      	ldr	r3, [pc, #212]	@ (800694c <RCCEx_PLLSAI2_Config+0x1dc>)
 8006876:	4013      	ands	r3, r2
 8006878:	687a      	ldr	r2, [r7, #4]
 800687a:	6892      	ldr	r2, [r2, #8]
 800687c:	0211      	lsls	r1, r2, #8
 800687e:	687a      	ldr	r2, [r7, #4]
 8006880:	68d2      	ldr	r2, [r2, #12]
 8006882:	06d2      	lsls	r2, r2, #27
 8006884:	4311      	orrs	r1, r2
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	6852      	ldr	r2, [r2, #4]
 800688a:	3a01      	subs	r2, #1
 800688c:	0112      	lsls	r2, r2, #4
 800688e:	430a      	orrs	r2, r1
 8006890:	492d      	ldr	r1, [pc, #180]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006892:	4313      	orrs	r3, r2
 8006894:	614b      	str	r3, [r1, #20]
 8006896:	e02d      	b.n	80068f4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	2b01      	cmp	r3, #1
 800689c:	d115      	bne.n	80068ca <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800689e:	4b2a      	ldr	r3, [pc, #168]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068a0:	695a      	ldr	r2, [r3, #20]
 80068a2:	4b2b      	ldr	r3, [pc, #172]	@ (8006950 <RCCEx_PLLSAI2_Config+0x1e0>)
 80068a4:	4013      	ands	r3, r2
 80068a6:	687a      	ldr	r2, [r7, #4]
 80068a8:	6892      	ldr	r2, [r2, #8]
 80068aa:	0211      	lsls	r1, r2, #8
 80068ac:	687a      	ldr	r2, [r7, #4]
 80068ae:	6912      	ldr	r2, [r2, #16]
 80068b0:	0852      	lsrs	r2, r2, #1
 80068b2:	3a01      	subs	r2, #1
 80068b4:	0552      	lsls	r2, r2, #21
 80068b6:	4311      	orrs	r1, r2
 80068b8:	687a      	ldr	r2, [r7, #4]
 80068ba:	6852      	ldr	r2, [r2, #4]
 80068bc:	3a01      	subs	r2, #1
 80068be:	0112      	lsls	r2, r2, #4
 80068c0:	430a      	orrs	r2, r1
 80068c2:	4921      	ldr	r1, [pc, #132]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068c4:	4313      	orrs	r3, r2
 80068c6:	614b      	str	r3, [r1, #20]
 80068c8:	e014      	b.n	80068f4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80068ca:	4b1f      	ldr	r3, [pc, #124]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068cc:	695a      	ldr	r2, [r3, #20]
 80068ce:	4b21      	ldr	r3, [pc, #132]	@ (8006954 <RCCEx_PLLSAI2_Config+0x1e4>)
 80068d0:	4013      	ands	r3, r2
 80068d2:	687a      	ldr	r2, [r7, #4]
 80068d4:	6892      	ldr	r2, [r2, #8]
 80068d6:	0211      	lsls	r1, r2, #8
 80068d8:	687a      	ldr	r2, [r7, #4]
 80068da:	6952      	ldr	r2, [r2, #20]
 80068dc:	0852      	lsrs	r2, r2, #1
 80068de:	3a01      	subs	r2, #1
 80068e0:	0652      	lsls	r2, r2, #25
 80068e2:	4311      	orrs	r1, r2
 80068e4:	687a      	ldr	r2, [r7, #4]
 80068e6:	6852      	ldr	r2, [r2, #4]
 80068e8:	3a01      	subs	r2, #1
 80068ea:	0112      	lsls	r2, r2, #4
 80068ec:	430a      	orrs	r2, r1
 80068ee:	4916      	ldr	r1, [pc, #88]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068f0:	4313      	orrs	r3, r2
 80068f2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80068f4:	4b14      	ldr	r3, [pc, #80]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a13      	ldr	r2, [pc, #76]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 80068fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068fe:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006900:	f7fa ff40 	bl	8001784 <HAL_GetTick>
 8006904:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006906:	e009      	b.n	800691c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006908:	f7fa ff3c 	bl	8001784 <HAL_GetTick>
 800690c:	4602      	mov	r2, r0
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	1ad3      	subs	r3, r2, r3
 8006912:	2b02      	cmp	r3, #2
 8006914:	d902      	bls.n	800691c <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006916:	2303      	movs	r3, #3
 8006918:	73fb      	strb	r3, [r7, #15]
          break;
 800691a:	e005      	b.n	8006928 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800691c:	4b0a      	ldr	r3, [pc, #40]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006924:	2b00      	cmp	r3, #0
 8006926:	d0ef      	beq.n	8006908 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006928:	7bfb      	ldrb	r3, [r7, #15]
 800692a:	2b00      	cmp	r3, #0
 800692c:	d106      	bne.n	800693c <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800692e:	4b06      	ldr	r3, [pc, #24]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006930:	695a      	ldr	r2, [r3, #20]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	699b      	ldr	r3, [r3, #24]
 8006936:	4904      	ldr	r1, [pc, #16]	@ (8006948 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006938:	4313      	orrs	r3, r2
 800693a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800693c:	7bfb      	ldrb	r3, [r7, #15]
}
 800693e:	4618      	mov	r0, r3
 8006940:	3710      	adds	r7, #16
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
 8006946:	bf00      	nop
 8006948:	40021000 	.word	0x40021000
 800694c:	07ff800f 	.word	0x07ff800f
 8006950:	ff9f800f 	.word	0xff9f800f
 8006954:	f9ff800f 	.word	0xf9ff800f

08006958 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b082      	sub	sp, #8
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d101      	bne.n	800696a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006966:	2301      	movs	r3, #1
 8006968:	e049      	b.n	80069fe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006970:	b2db      	uxtb	r3, r3
 8006972:	2b00      	cmp	r3, #0
 8006974:	d106      	bne.n	8006984 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2200      	movs	r2, #0
 800697a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f7fa fc76 	bl	8001270 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	2202      	movs	r2, #2
 8006988:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681a      	ldr	r2, [r3, #0]
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	3304      	adds	r3, #4
 8006994:	4619      	mov	r1, r3
 8006996:	4610      	mov	r0, r2
 8006998:	f000 fb02 	bl	8006fa0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	2201      	movs	r2, #1
 80069a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2201      	movs	r2, #1
 80069a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2201      	movs	r2, #1
 80069b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2201      	movs	r2, #1
 80069c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	2201      	movs	r2, #1
 80069c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2201      	movs	r2, #1
 80069d0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2201      	movs	r2, #1
 80069d8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2201      	movs	r2, #1
 80069e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	2201      	movs	r2, #1
 80069e8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2201      	movs	r2, #1
 80069f0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2201      	movs	r2, #1
 80069f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3708      	adds	r7, #8
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
	...

08006a08 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b085      	sub	sp, #20
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a16:	b2db      	uxtb	r3, r3
 8006a18:	2b01      	cmp	r3, #1
 8006a1a:	d001      	beq.n	8006a20 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e047      	b.n	8006ab0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2202      	movs	r2, #2
 8006a24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a23      	ldr	r2, [pc, #140]	@ (8006abc <HAL_TIM_Base_Start+0xb4>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d01d      	beq.n	8006a6e <HAL_TIM_Base_Start+0x66>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a3a:	d018      	beq.n	8006a6e <HAL_TIM_Base_Start+0x66>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a1f      	ldr	r2, [pc, #124]	@ (8006ac0 <HAL_TIM_Base_Start+0xb8>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d013      	beq.n	8006a6e <HAL_TIM_Base_Start+0x66>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a1e      	ldr	r2, [pc, #120]	@ (8006ac4 <HAL_TIM_Base_Start+0xbc>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d00e      	beq.n	8006a6e <HAL_TIM_Base_Start+0x66>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a1c      	ldr	r2, [pc, #112]	@ (8006ac8 <HAL_TIM_Base_Start+0xc0>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d009      	beq.n	8006a6e <HAL_TIM_Base_Start+0x66>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a1b      	ldr	r2, [pc, #108]	@ (8006acc <HAL_TIM_Base_Start+0xc4>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d004      	beq.n	8006a6e <HAL_TIM_Base_Start+0x66>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a19      	ldr	r2, [pc, #100]	@ (8006ad0 <HAL_TIM_Base_Start+0xc8>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d115      	bne.n	8006a9a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	689a      	ldr	r2, [r3, #8]
 8006a74:	4b17      	ldr	r3, [pc, #92]	@ (8006ad4 <HAL_TIM_Base_Start+0xcc>)
 8006a76:	4013      	ands	r3, r2
 8006a78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	2b06      	cmp	r3, #6
 8006a7e:	d015      	beq.n	8006aac <HAL_TIM_Base_Start+0xa4>
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006a86:	d011      	beq.n	8006aac <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f042 0201 	orr.w	r2, r2, #1
 8006a96:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006a98:	e008      	b.n	8006aac <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f042 0201 	orr.w	r2, r2, #1
 8006aa8:	601a      	str	r2, [r3, #0]
 8006aaa:	e000      	b.n	8006aae <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006aac:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006aae:	2300      	movs	r3, #0
}
 8006ab0:	4618      	mov	r0, r3
 8006ab2:	3714      	adds	r7, #20
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr
 8006abc:	40012c00 	.word	0x40012c00
 8006ac0:	40000400 	.word	0x40000400
 8006ac4:	40000800 	.word	0x40000800
 8006ac8:	40000c00 	.word	0x40000c00
 8006acc:	40013400 	.word	0x40013400
 8006ad0:	40014000 	.word	0x40014000
 8006ad4:	00010007 	.word	0x00010007

08006ad8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b085      	sub	sp, #20
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ae6:	b2db      	uxtb	r3, r3
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	d001      	beq.n	8006af0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006aec:	2301      	movs	r3, #1
 8006aee:	e04f      	b.n	8006b90 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2202      	movs	r2, #2
 8006af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	68da      	ldr	r2, [r3, #12]
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f042 0201 	orr.w	r2, r2, #1
 8006b06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	4a23      	ldr	r2, [pc, #140]	@ (8006b9c <HAL_TIM_Base_Start_IT+0xc4>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d01d      	beq.n	8006b4e <HAL_TIM_Base_Start_IT+0x76>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b1a:	d018      	beq.n	8006b4e <HAL_TIM_Base_Start_IT+0x76>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a1f      	ldr	r2, [pc, #124]	@ (8006ba0 <HAL_TIM_Base_Start_IT+0xc8>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d013      	beq.n	8006b4e <HAL_TIM_Base_Start_IT+0x76>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a1e      	ldr	r2, [pc, #120]	@ (8006ba4 <HAL_TIM_Base_Start_IT+0xcc>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d00e      	beq.n	8006b4e <HAL_TIM_Base_Start_IT+0x76>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a1c      	ldr	r2, [pc, #112]	@ (8006ba8 <HAL_TIM_Base_Start_IT+0xd0>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d009      	beq.n	8006b4e <HAL_TIM_Base_Start_IT+0x76>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a1b      	ldr	r2, [pc, #108]	@ (8006bac <HAL_TIM_Base_Start_IT+0xd4>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d004      	beq.n	8006b4e <HAL_TIM_Base_Start_IT+0x76>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a19      	ldr	r2, [pc, #100]	@ (8006bb0 <HAL_TIM_Base_Start_IT+0xd8>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d115      	bne.n	8006b7a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	689a      	ldr	r2, [r3, #8]
 8006b54:	4b17      	ldr	r3, [pc, #92]	@ (8006bb4 <HAL_TIM_Base_Start_IT+0xdc>)
 8006b56:	4013      	ands	r3, r2
 8006b58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2b06      	cmp	r3, #6
 8006b5e:	d015      	beq.n	8006b8c <HAL_TIM_Base_Start_IT+0xb4>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006b66:	d011      	beq.n	8006b8c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	681a      	ldr	r2, [r3, #0]
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	f042 0201 	orr.w	r2, r2, #1
 8006b76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b78:	e008      	b.n	8006b8c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f042 0201 	orr.w	r2, r2, #1
 8006b88:	601a      	str	r2, [r3, #0]
 8006b8a:	e000      	b.n	8006b8e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b8c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006b8e:	2300      	movs	r3, #0
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	3714      	adds	r7, #20
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr
 8006b9c:	40012c00 	.word	0x40012c00
 8006ba0:	40000400 	.word	0x40000400
 8006ba4:	40000800 	.word	0x40000800
 8006ba8:	40000c00 	.word	0x40000c00
 8006bac:	40013400 	.word	0x40013400
 8006bb0:	40014000 	.word	0x40014000
 8006bb4:	00010007 	.word	0x00010007

08006bb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b084      	sub	sp, #16
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	68db      	ldr	r3, [r3, #12]
 8006bc6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	691b      	ldr	r3, [r3, #16]
 8006bce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006bd0:	68bb      	ldr	r3, [r7, #8]
 8006bd2:	f003 0302 	and.w	r3, r3, #2
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d020      	beq.n	8006c1c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	f003 0302 	and.w	r3, r3, #2
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d01b      	beq.n	8006c1c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f06f 0202 	mvn.w	r2, #2
 8006bec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	2201      	movs	r2, #1
 8006bf2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	699b      	ldr	r3, [r3, #24]
 8006bfa:	f003 0303 	and.w	r3, r3, #3
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d003      	beq.n	8006c0a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f000 f9ad 	bl	8006f62 <HAL_TIM_IC_CaptureCallback>
 8006c08:	e005      	b.n	8006c16 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c0a:	6878      	ldr	r0, [r7, #4]
 8006c0c:	f000 f99f 	bl	8006f4e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c10:	6878      	ldr	r0, [r7, #4]
 8006c12:	f000 f9b0 	bl	8006f76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006c1c:	68bb      	ldr	r3, [r7, #8]
 8006c1e:	f003 0304 	and.w	r3, r3, #4
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d020      	beq.n	8006c68 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	f003 0304 	and.w	r3, r3, #4
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d01b      	beq.n	8006c68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f06f 0204 	mvn.w	r2, #4
 8006c38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2202      	movs	r2, #2
 8006c3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	699b      	ldr	r3, [r3, #24]
 8006c46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d003      	beq.n	8006c56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 f987 	bl	8006f62 <HAL_TIM_IC_CaptureCallback>
 8006c54:	e005      	b.n	8006c62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f000 f979 	bl	8006f4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f000 f98a 	bl	8006f76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2200      	movs	r2, #0
 8006c66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	f003 0308 	and.w	r3, r3, #8
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d020      	beq.n	8006cb4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	f003 0308 	and.w	r3, r3, #8
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d01b      	beq.n	8006cb4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f06f 0208 	mvn.w	r2, #8
 8006c84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2204      	movs	r2, #4
 8006c8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	69db      	ldr	r3, [r3, #28]
 8006c92:	f003 0303 	and.w	r3, r3, #3
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d003      	beq.n	8006ca2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f000 f961 	bl	8006f62 <HAL_TIM_IC_CaptureCallback>
 8006ca0:	e005      	b.n	8006cae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006ca2:	6878      	ldr	r0, [r7, #4]
 8006ca4:	f000 f953 	bl	8006f4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ca8:	6878      	ldr	r0, [r7, #4]
 8006caa:	f000 f964 	bl	8006f76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	f003 0310 	and.w	r3, r3, #16
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d020      	beq.n	8006d00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f003 0310 	and.w	r3, r3, #16
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d01b      	beq.n	8006d00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f06f 0210 	mvn.w	r2, #16
 8006cd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	2208      	movs	r2, #8
 8006cd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	69db      	ldr	r3, [r3, #28]
 8006cde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d003      	beq.n	8006cee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f000 f93b 	bl	8006f62 <HAL_TIM_IC_CaptureCallback>
 8006cec:	e005      	b.n	8006cfa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	f000 f92d 	bl	8006f4e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f000 f93e 	bl	8006f76 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006d00:	68bb      	ldr	r3, [r7, #8]
 8006d02:	f003 0301 	and.w	r3, r3, #1
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d00c      	beq.n	8006d24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f003 0301 	and.w	r3, r3, #1
 8006d10:	2b00      	cmp	r3, #0
 8006d12:	d007      	beq.n	8006d24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	f06f 0201 	mvn.w	r2, #1
 8006d1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f7f9 ff22 	bl	8000b68 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d00c      	beq.n	8006d48 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d007      	beq.n	8006d48 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006d40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 faf2 	bl	800732c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d00c      	beq.n	8006d6c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d007      	beq.n	8006d6c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f000 faea 	bl	8007340 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006d6c:	68bb      	ldr	r3, [r7, #8]
 8006d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d00c      	beq.n	8006d90 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d007      	beq.n	8006d90 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006d88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f000 f8fd 	bl	8006f8a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	f003 0320 	and.w	r3, r3, #32
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d00c      	beq.n	8006db4 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f003 0320 	and.w	r3, r3, #32
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d007      	beq.n	8006db4 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	f06f 0220 	mvn.w	r2, #32
 8006dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006dae:	6878      	ldr	r0, [r7, #4]
 8006db0:	f000 fab2 	bl	8007318 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006db4:	bf00      	nop
 8006db6:	3710      	adds	r7, #16
 8006db8:	46bd      	mov	sp, r7
 8006dba:	bd80      	pop	{r7, pc}

08006dbc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006dbc:	b580      	push	{r7, lr}
 8006dbe:	b084      	sub	sp, #16
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006dd0:	2b01      	cmp	r3, #1
 8006dd2:	d101      	bne.n	8006dd8 <HAL_TIM_ConfigClockSource+0x1c>
 8006dd4:	2302      	movs	r3, #2
 8006dd6:	e0b6      	b.n	8006f46 <HAL_TIM_ConfigClockSource+0x18a>
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2202      	movs	r2, #2
 8006de4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006df0:	68bb      	ldr	r3, [r7, #8]
 8006df2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006df6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006dfa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006e02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	68ba      	ldr	r2, [r7, #8]
 8006e0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e14:	d03e      	beq.n	8006e94 <HAL_TIM_ConfigClockSource+0xd8>
 8006e16:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e1a:	f200 8087 	bhi.w	8006f2c <HAL_TIM_ConfigClockSource+0x170>
 8006e1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e22:	f000 8086 	beq.w	8006f32 <HAL_TIM_ConfigClockSource+0x176>
 8006e26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e2a:	d87f      	bhi.n	8006f2c <HAL_TIM_ConfigClockSource+0x170>
 8006e2c:	2b70      	cmp	r3, #112	@ 0x70
 8006e2e:	d01a      	beq.n	8006e66 <HAL_TIM_ConfigClockSource+0xaa>
 8006e30:	2b70      	cmp	r3, #112	@ 0x70
 8006e32:	d87b      	bhi.n	8006f2c <HAL_TIM_ConfigClockSource+0x170>
 8006e34:	2b60      	cmp	r3, #96	@ 0x60
 8006e36:	d050      	beq.n	8006eda <HAL_TIM_ConfigClockSource+0x11e>
 8006e38:	2b60      	cmp	r3, #96	@ 0x60
 8006e3a:	d877      	bhi.n	8006f2c <HAL_TIM_ConfigClockSource+0x170>
 8006e3c:	2b50      	cmp	r3, #80	@ 0x50
 8006e3e:	d03c      	beq.n	8006eba <HAL_TIM_ConfigClockSource+0xfe>
 8006e40:	2b50      	cmp	r3, #80	@ 0x50
 8006e42:	d873      	bhi.n	8006f2c <HAL_TIM_ConfigClockSource+0x170>
 8006e44:	2b40      	cmp	r3, #64	@ 0x40
 8006e46:	d058      	beq.n	8006efa <HAL_TIM_ConfigClockSource+0x13e>
 8006e48:	2b40      	cmp	r3, #64	@ 0x40
 8006e4a:	d86f      	bhi.n	8006f2c <HAL_TIM_ConfigClockSource+0x170>
 8006e4c:	2b30      	cmp	r3, #48	@ 0x30
 8006e4e:	d064      	beq.n	8006f1a <HAL_TIM_ConfigClockSource+0x15e>
 8006e50:	2b30      	cmp	r3, #48	@ 0x30
 8006e52:	d86b      	bhi.n	8006f2c <HAL_TIM_ConfigClockSource+0x170>
 8006e54:	2b20      	cmp	r3, #32
 8006e56:	d060      	beq.n	8006f1a <HAL_TIM_ConfigClockSource+0x15e>
 8006e58:	2b20      	cmp	r3, #32
 8006e5a:	d867      	bhi.n	8006f2c <HAL_TIM_ConfigClockSource+0x170>
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d05c      	beq.n	8006f1a <HAL_TIM_ConfigClockSource+0x15e>
 8006e60:	2b10      	cmp	r3, #16
 8006e62:	d05a      	beq.n	8006f1a <HAL_TIM_ConfigClockSource+0x15e>
 8006e64:	e062      	b.n	8006f2c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006e6a:	683b      	ldr	r3, [r7, #0]
 8006e6c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006e72:	683b      	ldr	r3, [r7, #0]
 8006e74:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006e76:	f000 f9a7 	bl	80071c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	689b      	ldr	r3, [r3, #8]
 8006e80:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e82:	68bb      	ldr	r3, [r7, #8]
 8006e84:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006e88:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	68ba      	ldr	r2, [r7, #8]
 8006e90:	609a      	str	r2, [r3, #8]
      break;
 8006e92:	e04f      	b.n	8006f34 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006e98:	683b      	ldr	r3, [r7, #0]
 8006e9a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006ea0:	683b      	ldr	r3, [r7, #0]
 8006ea2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006ea4:	f000 f990 	bl	80071c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	689a      	ldr	r2, [r3, #8]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006eb6:	609a      	str	r2, [r3, #8]
      break;
 8006eb8:	e03c      	b.n	8006f34 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ec2:	683b      	ldr	r3, [r7, #0]
 8006ec4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006ec6:	461a      	mov	r2, r3
 8006ec8:	f000 f904 	bl	80070d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	2150      	movs	r1, #80	@ 0x50
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f000 f95d 	bl	8007192 <TIM_ITRx_SetConfig>
      break;
 8006ed8:	e02c      	b.n	8006f34 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006ee6:	461a      	mov	r2, r3
 8006ee8:	f000 f923 	bl	8007132 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	2160      	movs	r1, #96	@ 0x60
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f000 f94d 	bl	8007192 <TIM_ITRx_SetConfig>
      break;
 8006ef8:	e01c      	b.n	8006f34 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006f02:	683b      	ldr	r3, [r7, #0]
 8006f04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f06:	461a      	mov	r2, r3
 8006f08:	f000 f8e4 	bl	80070d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	2140      	movs	r1, #64	@ 0x40
 8006f12:	4618      	mov	r0, r3
 8006f14:	f000 f93d 	bl	8007192 <TIM_ITRx_SetConfig>
      break;
 8006f18:	e00c      	b.n	8006f34 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4619      	mov	r1, r3
 8006f24:	4610      	mov	r0, r2
 8006f26:	f000 f934 	bl	8007192 <TIM_ITRx_SetConfig>
      break;
 8006f2a:	e003      	b.n	8006f34 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	73fb      	strb	r3, [r7, #15]
      break;
 8006f30:	e000      	b.n	8006f34 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8006f32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2201      	movs	r2, #1
 8006f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006f44:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f46:	4618      	mov	r0, r3
 8006f48:	3710      	adds	r7, #16
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	bd80      	pop	{r7, pc}

08006f4e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f4e:	b480      	push	{r7}
 8006f50:	b083      	sub	sp, #12
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f56:	bf00      	nop
 8006f58:	370c      	adds	r7, #12
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f60:	4770      	bx	lr

08006f62 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006f62:	b480      	push	{r7}
 8006f64:	b083      	sub	sp, #12
 8006f66:	af00      	add	r7, sp, #0
 8006f68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006f6a:	bf00      	nop
 8006f6c:	370c      	adds	r7, #12
 8006f6e:	46bd      	mov	sp, r7
 8006f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f74:	4770      	bx	lr

08006f76 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006f76:	b480      	push	{r7}
 8006f78:	b083      	sub	sp, #12
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006f7e:	bf00      	nop
 8006f80:	370c      	adds	r7, #12
 8006f82:	46bd      	mov	sp, r7
 8006f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f88:	4770      	bx	lr

08006f8a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006f8a:	b480      	push	{r7}
 8006f8c:	b083      	sub	sp, #12
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006f92:	bf00      	nop
 8006f94:	370c      	adds	r7, #12
 8006f96:	46bd      	mov	sp, r7
 8006f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9c:	4770      	bx	lr
	...

08006fa0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b085      	sub	sp, #20
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
 8006fa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	4a40      	ldr	r2, [pc, #256]	@ (80070b4 <TIM_Base_SetConfig+0x114>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d013      	beq.n	8006fe0 <TIM_Base_SetConfig+0x40>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fbe:	d00f      	beq.n	8006fe0 <TIM_Base_SetConfig+0x40>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	4a3d      	ldr	r2, [pc, #244]	@ (80070b8 <TIM_Base_SetConfig+0x118>)
 8006fc4:	4293      	cmp	r3, r2
 8006fc6:	d00b      	beq.n	8006fe0 <TIM_Base_SetConfig+0x40>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	4a3c      	ldr	r2, [pc, #240]	@ (80070bc <TIM_Base_SetConfig+0x11c>)
 8006fcc:	4293      	cmp	r3, r2
 8006fce:	d007      	beq.n	8006fe0 <TIM_Base_SetConfig+0x40>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	4a3b      	ldr	r2, [pc, #236]	@ (80070c0 <TIM_Base_SetConfig+0x120>)
 8006fd4:	4293      	cmp	r3, r2
 8006fd6:	d003      	beq.n	8006fe0 <TIM_Base_SetConfig+0x40>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	4a3a      	ldr	r2, [pc, #232]	@ (80070c4 <TIM_Base_SetConfig+0x124>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d108      	bne.n	8006ff2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fe6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006fe8:	683b      	ldr	r3, [r7, #0]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	68fa      	ldr	r2, [r7, #12]
 8006fee:	4313      	orrs	r3, r2
 8006ff0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	4a2f      	ldr	r2, [pc, #188]	@ (80070b4 <TIM_Base_SetConfig+0x114>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d01f      	beq.n	800703a <TIM_Base_SetConfig+0x9a>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007000:	d01b      	beq.n	800703a <TIM_Base_SetConfig+0x9a>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	4a2c      	ldr	r2, [pc, #176]	@ (80070b8 <TIM_Base_SetConfig+0x118>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d017      	beq.n	800703a <TIM_Base_SetConfig+0x9a>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4a2b      	ldr	r2, [pc, #172]	@ (80070bc <TIM_Base_SetConfig+0x11c>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d013      	beq.n	800703a <TIM_Base_SetConfig+0x9a>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	4a2a      	ldr	r2, [pc, #168]	@ (80070c0 <TIM_Base_SetConfig+0x120>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d00f      	beq.n	800703a <TIM_Base_SetConfig+0x9a>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a29      	ldr	r2, [pc, #164]	@ (80070c4 <TIM_Base_SetConfig+0x124>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d00b      	beq.n	800703a <TIM_Base_SetConfig+0x9a>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	4a28      	ldr	r2, [pc, #160]	@ (80070c8 <TIM_Base_SetConfig+0x128>)
 8007026:	4293      	cmp	r3, r2
 8007028:	d007      	beq.n	800703a <TIM_Base_SetConfig+0x9a>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	4a27      	ldr	r2, [pc, #156]	@ (80070cc <TIM_Base_SetConfig+0x12c>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d003      	beq.n	800703a <TIM_Base_SetConfig+0x9a>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a26      	ldr	r2, [pc, #152]	@ (80070d0 <TIM_Base_SetConfig+0x130>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d108      	bne.n	800704c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007040:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	68db      	ldr	r3, [r3, #12]
 8007046:	68fa      	ldr	r2, [r7, #12]
 8007048:	4313      	orrs	r3, r2
 800704a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	695b      	ldr	r3, [r3, #20]
 8007056:	4313      	orrs	r3, r2
 8007058:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	68fa      	ldr	r2, [r7, #12]
 800705e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	689a      	ldr	r2, [r3, #8]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	681a      	ldr	r2, [r3, #0]
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	4a10      	ldr	r2, [pc, #64]	@ (80070b4 <TIM_Base_SetConfig+0x114>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d00f      	beq.n	8007098 <TIM_Base_SetConfig+0xf8>
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	4a12      	ldr	r2, [pc, #72]	@ (80070c4 <TIM_Base_SetConfig+0x124>)
 800707c:	4293      	cmp	r3, r2
 800707e:	d00b      	beq.n	8007098 <TIM_Base_SetConfig+0xf8>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	4a11      	ldr	r2, [pc, #68]	@ (80070c8 <TIM_Base_SetConfig+0x128>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d007      	beq.n	8007098 <TIM_Base_SetConfig+0xf8>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	4a10      	ldr	r2, [pc, #64]	@ (80070cc <TIM_Base_SetConfig+0x12c>)
 800708c:	4293      	cmp	r3, r2
 800708e:	d003      	beq.n	8007098 <TIM_Base_SetConfig+0xf8>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	4a0f      	ldr	r2, [pc, #60]	@ (80070d0 <TIM_Base_SetConfig+0x130>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d103      	bne.n	80070a0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	691a      	ldr	r2, [r3, #16]
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2201      	movs	r2, #1
 80070a4:	615a      	str	r2, [r3, #20]
}
 80070a6:	bf00      	nop
 80070a8:	3714      	adds	r7, #20
 80070aa:	46bd      	mov	sp, r7
 80070ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b0:	4770      	bx	lr
 80070b2:	bf00      	nop
 80070b4:	40012c00 	.word	0x40012c00
 80070b8:	40000400 	.word	0x40000400
 80070bc:	40000800 	.word	0x40000800
 80070c0:	40000c00 	.word	0x40000c00
 80070c4:	40013400 	.word	0x40013400
 80070c8:	40014000 	.word	0x40014000
 80070cc:	40014400 	.word	0x40014400
 80070d0:	40014800 	.word	0x40014800

080070d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070d4:	b480      	push	{r7}
 80070d6:	b087      	sub	sp, #28
 80070d8:	af00      	add	r7, sp, #0
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	60b9      	str	r1, [r7, #8]
 80070de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6a1b      	ldr	r3, [r3, #32]
 80070e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	6a1b      	ldr	r3, [r3, #32]
 80070ea:	f023 0201 	bic.w	r2, r3, #1
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	699b      	ldr	r3, [r3, #24]
 80070f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80070f8:	693b      	ldr	r3, [r7, #16]
 80070fa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80070fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	011b      	lsls	r3, r3, #4
 8007104:	693a      	ldr	r2, [r7, #16]
 8007106:	4313      	orrs	r3, r2
 8007108:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	f023 030a 	bic.w	r3, r3, #10
 8007110:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007112:	697a      	ldr	r2, [r7, #20]
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	4313      	orrs	r3, r2
 8007118:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	693a      	ldr	r2, [r7, #16]
 800711e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	697a      	ldr	r2, [r7, #20]
 8007124:	621a      	str	r2, [r3, #32]
}
 8007126:	bf00      	nop
 8007128:	371c      	adds	r7, #28
 800712a:	46bd      	mov	sp, r7
 800712c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007130:	4770      	bx	lr

08007132 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007132:	b480      	push	{r7}
 8007134:	b087      	sub	sp, #28
 8007136:	af00      	add	r7, sp, #0
 8007138:	60f8      	str	r0, [r7, #12]
 800713a:	60b9      	str	r1, [r7, #8]
 800713c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	6a1b      	ldr	r3, [r3, #32]
 8007142:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	6a1b      	ldr	r3, [r3, #32]
 8007148:	f023 0210 	bic.w	r2, r3, #16
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	699b      	ldr	r3, [r3, #24]
 8007154:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800715c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	031b      	lsls	r3, r3, #12
 8007162:	693a      	ldr	r2, [r7, #16]
 8007164:	4313      	orrs	r3, r2
 8007166:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007168:	697b      	ldr	r3, [r7, #20]
 800716a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800716e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	011b      	lsls	r3, r3, #4
 8007174:	697a      	ldr	r2, [r7, #20]
 8007176:	4313      	orrs	r3, r2
 8007178:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	693a      	ldr	r2, [r7, #16]
 800717e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	697a      	ldr	r2, [r7, #20]
 8007184:	621a      	str	r2, [r3, #32]
}
 8007186:	bf00      	nop
 8007188:	371c      	adds	r7, #28
 800718a:	46bd      	mov	sp, r7
 800718c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007190:	4770      	bx	lr

08007192 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007192:	b480      	push	{r7}
 8007194:	b085      	sub	sp, #20
 8007196:	af00      	add	r7, sp, #0
 8007198:	6078      	str	r0, [r7, #4]
 800719a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80071a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80071aa:	683a      	ldr	r2, [r7, #0]
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	4313      	orrs	r3, r2
 80071b0:	f043 0307 	orr.w	r3, r3, #7
 80071b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	68fa      	ldr	r2, [r7, #12]
 80071ba:	609a      	str	r2, [r3, #8]
}
 80071bc:	bf00      	nop
 80071be:	3714      	adds	r7, #20
 80071c0:	46bd      	mov	sp, r7
 80071c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c6:	4770      	bx	lr

080071c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80071c8:	b480      	push	{r7}
 80071ca:	b087      	sub	sp, #28
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	60f8      	str	r0, [r7, #12]
 80071d0:	60b9      	str	r1, [r7, #8]
 80071d2:	607a      	str	r2, [r7, #4]
 80071d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071dc:	697b      	ldr	r3, [r7, #20]
 80071de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80071e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	021a      	lsls	r2, r3, #8
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	431a      	orrs	r2, r3
 80071ec:	68bb      	ldr	r3, [r7, #8]
 80071ee:	4313      	orrs	r3, r2
 80071f0:	697a      	ldr	r2, [r7, #20]
 80071f2:	4313      	orrs	r3, r2
 80071f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	697a      	ldr	r2, [r7, #20]
 80071fa:	609a      	str	r2, [r3, #8]
}
 80071fc:	bf00      	nop
 80071fe:	371c      	adds	r7, #28
 8007200:	46bd      	mov	sp, r7
 8007202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007206:	4770      	bx	lr

08007208 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007208:	b480      	push	{r7}
 800720a:	b085      	sub	sp, #20
 800720c:	af00      	add	r7, sp, #0
 800720e:	6078      	str	r0, [r7, #4]
 8007210:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007218:	2b01      	cmp	r3, #1
 800721a:	d101      	bne.n	8007220 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800721c:	2302      	movs	r3, #2
 800721e:	e068      	b.n	80072f2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2201      	movs	r2, #1
 8007224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2202      	movs	r2, #2
 800722c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	685b      	ldr	r3, [r3, #4]
 8007236:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	689b      	ldr	r3, [r3, #8]
 800723e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a2e      	ldr	r2, [pc, #184]	@ (8007300 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d004      	beq.n	8007254 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a2d      	ldr	r2, [pc, #180]	@ (8007304 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d108      	bne.n	8007266 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800725a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800725c:	683b      	ldr	r3, [r7, #0]
 800725e:	685b      	ldr	r3, [r3, #4]
 8007260:	68fa      	ldr	r2, [r7, #12]
 8007262:	4313      	orrs	r3, r2
 8007264:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800726c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800726e:	683b      	ldr	r3, [r7, #0]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	68fa      	ldr	r2, [r7, #12]
 8007274:	4313      	orrs	r3, r2
 8007276:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	68fa      	ldr	r2, [r7, #12]
 800727e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a1e      	ldr	r2, [pc, #120]	@ (8007300 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d01d      	beq.n	80072c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007292:	d018      	beq.n	80072c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a1b      	ldr	r2, [pc, #108]	@ (8007308 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d013      	beq.n	80072c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a1a      	ldr	r2, [pc, #104]	@ (800730c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d00e      	beq.n	80072c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a18      	ldr	r2, [pc, #96]	@ (8007310 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d009      	beq.n	80072c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a13      	ldr	r2, [pc, #76]	@ (8007304 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d004      	beq.n	80072c6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a14      	ldr	r2, [pc, #80]	@ (8007314 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d10c      	bne.n	80072e0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80072cc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	689b      	ldr	r3, [r3, #8]
 80072d2:	68ba      	ldr	r2, [r7, #8]
 80072d4:	4313      	orrs	r3, r2
 80072d6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	68ba      	ldr	r2, [r7, #8]
 80072de:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2201      	movs	r2, #1
 80072e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2200      	movs	r2, #0
 80072ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80072f0:	2300      	movs	r3, #0
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3714      	adds	r7, #20
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	40012c00 	.word	0x40012c00
 8007304:	40013400 	.word	0x40013400
 8007308:	40000400 	.word	0x40000400
 800730c:	40000800 	.word	0x40000800
 8007310:	40000c00 	.word	0x40000c00
 8007314:	40014000 	.word	0x40014000

08007318 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007320:	bf00      	nop
 8007322:	370c      	adds	r7, #12
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr

0800732c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007334:	bf00      	nop
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007340:	b480      	push	{r7}
 8007342:	b083      	sub	sp, #12
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007348:	bf00      	nop
 800734a:	370c      	adds	r7, #12
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr

08007354 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b082      	sub	sp, #8
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2b00      	cmp	r3, #0
 8007360:	d101      	bne.n	8007366 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	e042      	b.n	80073ec <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800736c:	2b00      	cmp	r3, #0
 800736e:	d106      	bne.n	800737e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2200      	movs	r2, #0
 8007374:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f7fa f867 	bl	800144c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2224      	movs	r2, #36	@ 0x24
 8007382:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	681a      	ldr	r2, [r3, #0]
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f022 0201 	bic.w	r2, r2, #1
 8007394:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800739a:	2b00      	cmp	r3, #0
 800739c:	d002      	beq.n	80073a4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800739e:	6878      	ldr	r0, [r7, #4]
 80073a0:	f000 ff4c 	bl	800823c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 fc4d 	bl	8007c44 <UART_SetConfig>
 80073aa:	4603      	mov	r3, r0
 80073ac:	2b01      	cmp	r3, #1
 80073ae:	d101      	bne.n	80073b4 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80073b0:	2301      	movs	r3, #1
 80073b2:	e01b      	b.n	80073ec <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	685a      	ldr	r2, [r3, #4]
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80073c2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	689a      	ldr	r2, [r3, #8]
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80073d2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	681a      	ldr	r2, [r3, #0]
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	f042 0201 	orr.w	r2, r2, #1
 80073e2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f000 ffcb 	bl	8008380 <UART_CheckIdleState>
 80073ea:	4603      	mov	r3, r0
}
 80073ec:	4618      	mov	r0, r3
 80073ee:	3708      	adds	r7, #8
 80073f0:	46bd      	mov	sp, r7
 80073f2:	bd80      	pop	{r7, pc}

080073f4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b08a      	sub	sp, #40	@ 0x28
 80073f8:	af02      	add	r7, sp, #8
 80073fa:	60f8      	str	r0, [r7, #12]
 80073fc:	60b9      	str	r1, [r7, #8]
 80073fe:	603b      	str	r3, [r7, #0]
 8007400:	4613      	mov	r3, r2
 8007402:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800740a:	2b20      	cmp	r3, #32
 800740c:	d17b      	bne.n	8007506 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800740e:	68bb      	ldr	r3, [r7, #8]
 8007410:	2b00      	cmp	r3, #0
 8007412:	d002      	beq.n	800741a <HAL_UART_Transmit+0x26>
 8007414:	88fb      	ldrh	r3, [r7, #6]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d101      	bne.n	800741e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	e074      	b.n	8007508 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	2200      	movs	r2, #0
 8007422:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2221      	movs	r2, #33	@ 0x21
 800742a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800742e:	f7fa f9a9 	bl	8001784 <HAL_GetTick>
 8007432:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	88fa      	ldrh	r2, [r7, #6]
 8007438:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	88fa      	ldrh	r2, [r7, #6]
 8007440:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800744c:	d108      	bne.n	8007460 <HAL_UART_Transmit+0x6c>
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	691b      	ldr	r3, [r3, #16]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d104      	bne.n	8007460 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007456:	2300      	movs	r3, #0
 8007458:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	61bb      	str	r3, [r7, #24]
 800745e:	e003      	b.n	8007468 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007464:	2300      	movs	r3, #0
 8007466:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007468:	e030      	b.n	80074cc <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800746a:	683b      	ldr	r3, [r7, #0]
 800746c:	9300      	str	r3, [sp, #0]
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	2200      	movs	r2, #0
 8007472:	2180      	movs	r1, #128	@ 0x80
 8007474:	68f8      	ldr	r0, [r7, #12]
 8007476:	f001 f82d 	bl	80084d4 <UART_WaitOnFlagUntilTimeout>
 800747a:	4603      	mov	r3, r0
 800747c:	2b00      	cmp	r3, #0
 800747e:	d005      	beq.n	800748c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2220      	movs	r2, #32
 8007484:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007488:	2303      	movs	r3, #3
 800748a:	e03d      	b.n	8007508 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800748c:	69fb      	ldr	r3, [r7, #28]
 800748e:	2b00      	cmp	r3, #0
 8007490:	d10b      	bne.n	80074aa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007492:	69bb      	ldr	r3, [r7, #24]
 8007494:	881a      	ldrh	r2, [r3, #0]
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800749e:	b292      	uxth	r2, r2
 80074a0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80074a2:	69bb      	ldr	r3, [r7, #24]
 80074a4:	3302      	adds	r3, #2
 80074a6:	61bb      	str	r3, [r7, #24]
 80074a8:	e007      	b.n	80074ba <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80074aa:	69fb      	ldr	r3, [r7, #28]
 80074ac:	781a      	ldrb	r2, [r3, #0]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80074b4:	69fb      	ldr	r3, [r7, #28]
 80074b6:	3301      	adds	r3, #1
 80074b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	3b01      	subs	r3, #1
 80074c4:	b29a      	uxth	r2, r3
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80074d2:	b29b      	uxth	r3, r3
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d1c8      	bne.n	800746a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	9300      	str	r3, [sp, #0]
 80074dc:	697b      	ldr	r3, [r7, #20]
 80074de:	2200      	movs	r2, #0
 80074e0:	2140      	movs	r1, #64	@ 0x40
 80074e2:	68f8      	ldr	r0, [r7, #12]
 80074e4:	f000 fff6 	bl	80084d4 <UART_WaitOnFlagUntilTimeout>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d005      	beq.n	80074fa <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2220      	movs	r2, #32
 80074f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e006      	b.n	8007508 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	2220      	movs	r2, #32
 80074fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007502:	2300      	movs	r3, #0
 8007504:	e000      	b.n	8007508 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007506:	2302      	movs	r3, #2
  }
}
 8007508:	4618      	mov	r0, r3
 800750a:	3720      	adds	r7, #32
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}

08007510 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b08a      	sub	sp, #40	@ 0x28
 8007514:	af00      	add	r7, sp, #0
 8007516:	60f8      	str	r0, [r7, #12]
 8007518:	60b9      	str	r1, [r7, #8]
 800751a:	4613      	mov	r3, r2
 800751c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007524:	2b20      	cmp	r3, #32
 8007526:	d137      	bne.n	8007598 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d002      	beq.n	8007534 <HAL_UART_Receive_DMA+0x24>
 800752e:	88fb      	ldrh	r3, [r7, #6]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d101      	bne.n	8007538 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007534:	2301      	movs	r3, #1
 8007536:	e030      	b.n	800759a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	2200      	movs	r2, #0
 800753c:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a18      	ldr	r2, [pc, #96]	@ (80075a4 <HAL_UART_Receive_DMA+0x94>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d01f      	beq.n	8007588 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	685b      	ldr	r3, [r3, #4]
 800754e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007552:	2b00      	cmp	r3, #0
 8007554:	d018      	beq.n	8007588 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800755c:	697b      	ldr	r3, [r7, #20]
 800755e:	e853 3f00 	ldrex	r3, [r3]
 8007562:	613b      	str	r3, [r7, #16]
   return(result);
 8007564:	693b      	ldr	r3, [r7, #16]
 8007566:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800756a:	627b      	str	r3, [r7, #36]	@ 0x24
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	461a      	mov	r2, r3
 8007572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007574:	623b      	str	r3, [r7, #32]
 8007576:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007578:	69f9      	ldr	r1, [r7, #28]
 800757a:	6a3a      	ldr	r2, [r7, #32]
 800757c:	e841 2300 	strex	r3, r2, [r1]
 8007580:	61bb      	str	r3, [r7, #24]
   return(result);
 8007582:	69bb      	ldr	r3, [r7, #24]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1e6      	bne.n	8007556 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007588:	88fb      	ldrh	r3, [r7, #6]
 800758a:	461a      	mov	r2, r3
 800758c:	68b9      	ldr	r1, [r7, #8]
 800758e:	68f8      	ldr	r0, [r7, #12]
 8007590:	f001 f808 	bl	80085a4 <UART_Start_Receive_DMA>
 8007594:	4603      	mov	r3, r0
 8007596:	e000      	b.n	800759a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007598:	2302      	movs	r3, #2
  }
}
 800759a:	4618      	mov	r0, r3
 800759c:	3728      	adds	r7, #40	@ 0x28
 800759e:	46bd      	mov	sp, r7
 80075a0:	bd80      	pop	{r7, pc}
 80075a2:	bf00      	nop
 80075a4:	40008000 	.word	0x40008000

080075a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b0ba      	sub	sp, #232	@ 0xe8
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	69db      	ldr	r3, [r3, #28]
 80075b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	689b      	ldr	r3, [r3, #8]
 80075ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80075ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80075d2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80075d6:	4013      	ands	r3, r2
 80075d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80075dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d11b      	bne.n	800761c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80075e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80075e8:	f003 0320 	and.w	r3, r3, #32
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d015      	beq.n	800761c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80075f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80075f4:	f003 0320 	and.w	r3, r3, #32
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d105      	bne.n	8007608 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80075fc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007600:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007604:	2b00      	cmp	r3, #0
 8007606:	d009      	beq.n	800761c <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800760c:	2b00      	cmp	r3, #0
 800760e:	f000 82e3 	beq.w	8007bd8 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	4798      	blx	r3
      }
      return;
 800761a:	e2dd      	b.n	8007bd8 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 800761c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007620:	2b00      	cmp	r3, #0
 8007622:	f000 8123 	beq.w	800786c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007626:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800762a:	4b8d      	ldr	r3, [pc, #564]	@ (8007860 <HAL_UART_IRQHandler+0x2b8>)
 800762c:	4013      	ands	r3, r2
 800762e:	2b00      	cmp	r3, #0
 8007630:	d106      	bne.n	8007640 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007632:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007636:	4b8b      	ldr	r3, [pc, #556]	@ (8007864 <HAL_UART_IRQHandler+0x2bc>)
 8007638:	4013      	ands	r3, r2
 800763a:	2b00      	cmp	r3, #0
 800763c:	f000 8116 	beq.w	800786c <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007640:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007644:	f003 0301 	and.w	r3, r3, #1
 8007648:	2b00      	cmp	r3, #0
 800764a:	d011      	beq.n	8007670 <HAL_UART_IRQHandler+0xc8>
 800764c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007650:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007654:	2b00      	cmp	r3, #0
 8007656:	d00b      	beq.n	8007670 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	2201      	movs	r2, #1
 800765e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007666:	f043 0201 	orr.w	r2, r3, #1
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007670:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007674:	f003 0302 	and.w	r3, r3, #2
 8007678:	2b00      	cmp	r3, #0
 800767a:	d011      	beq.n	80076a0 <HAL_UART_IRQHandler+0xf8>
 800767c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007680:	f003 0301 	and.w	r3, r3, #1
 8007684:	2b00      	cmp	r3, #0
 8007686:	d00b      	beq.n	80076a0 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	2202      	movs	r2, #2
 800768e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007696:	f043 0204 	orr.w	r2, r3, #4
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80076a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076a4:	f003 0304 	and.w	r3, r3, #4
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	d011      	beq.n	80076d0 <HAL_UART_IRQHandler+0x128>
 80076ac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80076b0:	f003 0301 	and.w	r3, r3, #1
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d00b      	beq.n	80076d0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	2204      	movs	r2, #4
 80076be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80076c6:	f043 0202 	orr.w	r2, r3, #2
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80076d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80076d4:	f003 0308 	and.w	r3, r3, #8
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d017      	beq.n	800770c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80076dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80076e0:	f003 0320 	and.w	r3, r3, #32
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d105      	bne.n	80076f4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80076e8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80076ec:	4b5c      	ldr	r3, [pc, #368]	@ (8007860 <HAL_UART_IRQHandler+0x2b8>)
 80076ee:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d00b      	beq.n	800770c <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	2208      	movs	r2, #8
 80076fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007702:	f043 0208 	orr.w	r2, r3, #8
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800770c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007710:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007714:	2b00      	cmp	r3, #0
 8007716:	d012      	beq.n	800773e <HAL_UART_IRQHandler+0x196>
 8007718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800771c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007720:	2b00      	cmp	r3, #0
 8007722:	d00c      	beq.n	800773e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800772c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007734:	f043 0220 	orr.w	r2, r3, #32
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007744:	2b00      	cmp	r3, #0
 8007746:	f000 8249 	beq.w	8007bdc <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800774a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800774e:	f003 0320 	and.w	r3, r3, #32
 8007752:	2b00      	cmp	r3, #0
 8007754:	d013      	beq.n	800777e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007756:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800775a:	f003 0320 	and.w	r3, r3, #32
 800775e:	2b00      	cmp	r3, #0
 8007760:	d105      	bne.n	800776e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007762:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007766:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800776a:	2b00      	cmp	r3, #0
 800776c:	d007      	beq.n	800777e <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007772:	2b00      	cmp	r3, #0
 8007774:	d003      	beq.n	800777e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007784:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	689b      	ldr	r3, [r3, #8]
 800778e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007792:	2b40      	cmp	r3, #64	@ 0x40
 8007794:	d005      	beq.n	80077a2 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007796:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800779a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d054      	beq.n	800784c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80077a2:	6878      	ldr	r0, [r7, #4]
 80077a4:	f000 ffe5 	bl	8008772 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	689b      	ldr	r3, [r3, #8]
 80077ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077b2:	2b40      	cmp	r3, #64	@ 0x40
 80077b4:	d146      	bne.n	8007844 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	3308      	adds	r3, #8
 80077bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077c0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80077c4:	e853 3f00 	ldrex	r3, [r3]
 80077c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80077cc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80077d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077d4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	3308      	adds	r3, #8
 80077de:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80077e2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80077e6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ea:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80077ee:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80077f2:	e841 2300 	strex	r3, r2, [r1]
 80077f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80077fa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d1d9      	bne.n	80077b6 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007808:	2b00      	cmp	r3, #0
 800780a:	d017      	beq.n	800783c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007812:	4a15      	ldr	r2, [pc, #84]	@ (8007868 <HAL_UART_IRQHandler+0x2c0>)
 8007814:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800781c:	4618      	mov	r0, r3
 800781e:	f7fb fe4c 	bl	80034ba <HAL_DMA_Abort_IT>
 8007822:	4603      	mov	r3, r0
 8007824:	2b00      	cmp	r3, #0
 8007826:	d019      	beq.n	800785c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800782e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007836:	4610      	mov	r0, r2
 8007838:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800783a:	e00f      	b.n	800785c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 f9eb 	bl	8007c18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007842:	e00b      	b.n	800785c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 f9e7 	bl	8007c18 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800784a:	e007      	b.n	800785c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f000 f9e3 	bl	8007c18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2200      	movs	r2, #0
 8007856:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800785a:	e1bf      	b.n	8007bdc <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800785c:	bf00      	nop
    return;
 800785e:	e1bd      	b.n	8007bdc <HAL_UART_IRQHandler+0x634>
 8007860:	10000001 	.word	0x10000001
 8007864:	04000120 	.word	0x04000120
 8007868:	08008a29 	.word	0x08008a29

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007870:	2b01      	cmp	r3, #1
 8007872:	f040 8153 	bne.w	8007b1c <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800787a:	f003 0310 	and.w	r3, r3, #16
 800787e:	2b00      	cmp	r3, #0
 8007880:	f000 814c 	beq.w	8007b1c <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007884:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007888:	f003 0310 	and.w	r3, r3, #16
 800788c:	2b00      	cmp	r3, #0
 800788e:	f000 8145 	beq.w	8007b1c <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	2210      	movs	r2, #16
 8007898:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	689b      	ldr	r3, [r3, #8]
 80078a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078a4:	2b40      	cmp	r3, #64	@ 0x40
 80078a6:	f040 80bb 	bne.w	8007a20 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80078b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80078bc:	2b00      	cmp	r3, #0
 80078be:	f000 818f 	beq.w	8007be0 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80078c8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80078cc:	429a      	cmp	r2, r3
 80078ce:	f080 8187 	bcs.w	8007be0 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80078d8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f003 0320 	and.w	r3, r3, #32
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	f040 8087 	bne.w	80079fe <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078f8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80078fc:	e853 3f00 	ldrex	r3, [r3]
 8007900:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007904:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007908:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800790c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	461a      	mov	r2, r3
 8007916:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800791a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800791e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007922:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007926:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800792a:	e841 2300 	strex	r3, r2, [r1]
 800792e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007932:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007936:	2b00      	cmp	r3, #0
 8007938:	d1da      	bne.n	80078f0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	3308      	adds	r3, #8
 8007940:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007942:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007944:	e853 3f00 	ldrex	r3, [r3]
 8007948:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800794a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800794c:	f023 0301 	bic.w	r3, r3, #1
 8007950:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	3308      	adds	r3, #8
 800795a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800795e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007962:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007964:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007966:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800796a:	e841 2300 	strex	r3, r2, [r1]
 800796e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007970:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007972:	2b00      	cmp	r3, #0
 8007974:	d1e1      	bne.n	800793a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	3308      	adds	r3, #8
 800797c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800797e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007980:	e853 3f00 	ldrex	r3, [r3]
 8007984:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007986:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007988:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800798c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	3308      	adds	r3, #8
 8007996:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800799a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800799c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800799e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80079a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80079a2:	e841 2300 	strex	r3, r2, [r1]
 80079a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80079a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d1e3      	bne.n	8007976 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2220      	movs	r2, #32
 80079b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	2200      	movs	r2, #0
 80079ba:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079c4:	e853 3f00 	ldrex	r3, [r3]
 80079c8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80079ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079cc:	f023 0310 	bic.w	r3, r3, #16
 80079d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	461a      	mov	r2, r3
 80079da:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80079de:	65bb      	str	r3, [r7, #88]	@ 0x58
 80079e0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079e2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80079e4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80079e6:	e841 2300 	strex	r3, r2, [r1]
 80079ea:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80079ec:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d1e4      	bne.n	80079bc <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80079f8:	4618      	mov	r0, r3
 80079fa:	f7fb fd02 	bl	8003402 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2202      	movs	r2, #2
 8007a02:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a10:	b29b      	uxth	r3, r3
 8007a12:	1ad3      	subs	r3, r2, r3
 8007a14:	b29b      	uxth	r3, r3
 8007a16:	4619      	mov	r1, r3
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f000 f907 	bl	8007c2c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007a1e:	e0df      	b.n	8007be0 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a2c:	b29b      	uxth	r3, r3
 8007a2e:	1ad3      	subs	r3, r2, r3
 8007a30:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007a3a:	b29b      	uxth	r3, r3
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	f000 80d1 	beq.w	8007be4 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 8007a42:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	f000 80cc 	beq.w	8007be4 <HAL_UART_IRQHandler+0x63c>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a54:	e853 3f00 	ldrex	r3, [r3]
 8007a58:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a5c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a60:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	461a      	mov	r2, r3
 8007a6a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007a6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a70:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a72:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a74:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a76:	e841 2300 	strex	r3, r2, [r1]
 8007a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d1e4      	bne.n	8007a4c <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	3308      	adds	r3, #8
 8007a88:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a8c:	e853 3f00 	ldrex	r3, [r3]
 8007a90:	623b      	str	r3, [r7, #32]
   return(result);
 8007a92:	6a3b      	ldr	r3, [r7, #32]
 8007a94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a98:	f023 0301 	bic.w	r3, r3, #1
 8007a9c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	3308      	adds	r3, #8
 8007aa6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007aaa:	633a      	str	r2, [r7, #48]	@ 0x30
 8007aac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007aae:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ab0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ab2:	e841 2300 	strex	r3, r2, [r1]
 8007ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d1e1      	bne.n	8007a82 <HAL_UART_IRQHandler+0x4da>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2220      	movs	r2, #32
 8007ac2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2200      	movs	r2, #0
 8007ad0:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	e853 3f00 	ldrex	r3, [r3]
 8007ade:	60fb      	str	r3, [r7, #12]
   return(result);
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	f023 0310 	bic.w	r3, r3, #16
 8007ae6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	461a      	mov	r2, r3
 8007af0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007af4:	61fb      	str	r3, [r7, #28]
 8007af6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af8:	69b9      	ldr	r1, [r7, #24]
 8007afa:	69fa      	ldr	r2, [r7, #28]
 8007afc:	e841 2300 	strex	r3, r2, [r1]
 8007b00:	617b      	str	r3, [r7, #20]
   return(result);
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d1e4      	bne.n	8007ad2 <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	2202      	movs	r2, #2
 8007b0c:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007b0e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007b12:	4619      	mov	r1, r3
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f000 f889 	bl	8007c2c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007b1a:	e063      	b.n	8007be4 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007b1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d00e      	beq.n	8007b46 <HAL_UART_IRQHandler+0x59e>
 8007b28:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d008      	beq.n	8007b46 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	681b      	ldr	r3, [r3, #0]
 8007b38:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007b3c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f000 ffb3 	bl	8008aaa <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b44:	e051      	b.n	8007bea <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b4a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d014      	beq.n	8007b7c <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007b52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b56:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	d105      	bne.n	8007b6a <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007b5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b62:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d008      	beq.n	8007b7c <HAL_UART_IRQHandler+0x5d4>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d03a      	beq.n	8007be8 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007b76:	6878      	ldr	r0, [r7, #4]
 8007b78:	4798      	blx	r3
    }
    return;
 8007b7a:	e035      	b.n	8007be8 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007b7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b80:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d009      	beq.n	8007b9c <HAL_UART_IRQHandler+0x5f4>
 8007b88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d003      	beq.n	8007b9c <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 8007b94:	6878      	ldr	r0, [r7, #4]
 8007b96:	f000 ff5d 	bl	8008a54 <UART_EndTransmit_IT>
    return;
 8007b9a:	e026      	b.n	8007bea <HAL_UART_IRQHandler+0x642>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007b9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ba0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d009      	beq.n	8007bbc <HAL_UART_IRQHandler+0x614>
 8007ba8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bac:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d003      	beq.n	8007bbc <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007bb4:	6878      	ldr	r0, [r7, #4]
 8007bb6:	f000 ff8c 	bl	8008ad2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007bba:	e016      	b.n	8007bea <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007bbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bc0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d010      	beq.n	8007bea <HAL_UART_IRQHandler+0x642>
 8007bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	da0c      	bge.n	8007bea <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f000 ff74 	bl	8008abe <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007bd6:	e008      	b.n	8007bea <HAL_UART_IRQHandler+0x642>
      return;
 8007bd8:	bf00      	nop
 8007bda:	e006      	b.n	8007bea <HAL_UART_IRQHandler+0x642>
    return;
 8007bdc:	bf00      	nop
 8007bde:	e004      	b.n	8007bea <HAL_UART_IRQHandler+0x642>
      return;
 8007be0:	bf00      	nop
 8007be2:	e002      	b.n	8007bea <HAL_UART_IRQHandler+0x642>
      return;
 8007be4:	bf00      	nop
 8007be6:	e000      	b.n	8007bea <HAL_UART_IRQHandler+0x642>
    return;
 8007be8:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8007bea:	37e8      	adds	r7, #232	@ 0xe8
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}

08007bf0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	b083      	sub	sp, #12
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007bf8:	bf00      	nop
 8007bfa:	370c      	adds	r7, #12
 8007bfc:	46bd      	mov	sp, r7
 8007bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c02:	4770      	bx	lr

08007c04 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b083      	sub	sp, #12
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8007c0c:	bf00      	nop
 8007c0e:	370c      	adds	r7, #12
 8007c10:	46bd      	mov	sp, r7
 8007c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c16:	4770      	bx	lr

08007c18 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007c18:	b480      	push	{r7}
 8007c1a:	b083      	sub	sp, #12
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007c20:	bf00      	nop
 8007c22:	370c      	adds	r7, #12
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr

08007c2c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
 8007c34:	460b      	mov	r3, r1
 8007c36:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007c38:	bf00      	nop
 8007c3a:	370c      	adds	r7, #12
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c48:	b08c      	sub	sp, #48	@ 0x30
 8007c4a:	af00      	add	r7, sp, #0
 8007c4c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	689a      	ldr	r2, [r3, #8]
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	691b      	ldr	r3, [r3, #16]
 8007c5c:	431a      	orrs	r2, r3
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	695b      	ldr	r3, [r3, #20]
 8007c62:	431a      	orrs	r2, r3
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	69db      	ldr	r3, [r3, #28]
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	681a      	ldr	r2, [r3, #0]
 8007c72:	4baa      	ldr	r3, [pc, #680]	@ (8007f1c <UART_SetConfig+0x2d8>)
 8007c74:	4013      	ands	r3, r2
 8007c76:	697a      	ldr	r2, [r7, #20]
 8007c78:	6812      	ldr	r2, [r2, #0]
 8007c7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c7c:	430b      	orrs	r3, r1
 8007c7e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	685b      	ldr	r3, [r3, #4]
 8007c86:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007c8a:	697b      	ldr	r3, [r7, #20]
 8007c8c:	68da      	ldr	r2, [r3, #12]
 8007c8e:	697b      	ldr	r3, [r7, #20]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	430a      	orrs	r2, r1
 8007c94:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	699b      	ldr	r3, [r3, #24]
 8007c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	4a9f      	ldr	r2, [pc, #636]	@ (8007f20 <UART_SetConfig+0x2dc>)
 8007ca2:	4293      	cmp	r3, r2
 8007ca4:	d004      	beq.n	8007cb0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	6a1b      	ldr	r3, [r3, #32]
 8007caa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007cac:	4313      	orrs	r3, r2
 8007cae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	689b      	ldr	r3, [r3, #8]
 8007cb6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007cba:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007cbe:	697a      	ldr	r2, [r7, #20]
 8007cc0:	6812      	ldr	r2, [r2, #0]
 8007cc2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007cc4:	430b      	orrs	r3, r1
 8007cc6:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007cce:	f023 010f 	bic.w	r1, r3, #15
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	430a      	orrs	r2, r1
 8007cdc:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	4a90      	ldr	r2, [pc, #576]	@ (8007f24 <UART_SetConfig+0x2e0>)
 8007ce4:	4293      	cmp	r3, r2
 8007ce6:	d125      	bne.n	8007d34 <UART_SetConfig+0xf0>
 8007ce8:	4b8f      	ldr	r3, [pc, #572]	@ (8007f28 <UART_SetConfig+0x2e4>)
 8007cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cee:	f003 0303 	and.w	r3, r3, #3
 8007cf2:	2b03      	cmp	r3, #3
 8007cf4:	d81a      	bhi.n	8007d2c <UART_SetConfig+0xe8>
 8007cf6:	a201      	add	r2, pc, #4	@ (adr r2, 8007cfc <UART_SetConfig+0xb8>)
 8007cf8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cfc:	08007d0d 	.word	0x08007d0d
 8007d00:	08007d1d 	.word	0x08007d1d
 8007d04:	08007d15 	.word	0x08007d15
 8007d08:	08007d25 	.word	0x08007d25
 8007d0c:	2301      	movs	r3, #1
 8007d0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d12:	e116      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007d14:	2302      	movs	r3, #2
 8007d16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d1a:	e112      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007d1c:	2304      	movs	r3, #4
 8007d1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d22:	e10e      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007d24:	2308      	movs	r3, #8
 8007d26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d2a:	e10a      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007d2c:	2310      	movs	r3, #16
 8007d2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d32:	e106      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007d34:	697b      	ldr	r3, [r7, #20]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a7c      	ldr	r2, [pc, #496]	@ (8007f2c <UART_SetConfig+0x2e8>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d138      	bne.n	8007db0 <UART_SetConfig+0x16c>
 8007d3e:	4b7a      	ldr	r3, [pc, #488]	@ (8007f28 <UART_SetConfig+0x2e4>)
 8007d40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007d44:	f003 030c 	and.w	r3, r3, #12
 8007d48:	2b0c      	cmp	r3, #12
 8007d4a:	d82d      	bhi.n	8007da8 <UART_SetConfig+0x164>
 8007d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8007d54 <UART_SetConfig+0x110>)
 8007d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d52:	bf00      	nop
 8007d54:	08007d89 	.word	0x08007d89
 8007d58:	08007da9 	.word	0x08007da9
 8007d5c:	08007da9 	.word	0x08007da9
 8007d60:	08007da9 	.word	0x08007da9
 8007d64:	08007d99 	.word	0x08007d99
 8007d68:	08007da9 	.word	0x08007da9
 8007d6c:	08007da9 	.word	0x08007da9
 8007d70:	08007da9 	.word	0x08007da9
 8007d74:	08007d91 	.word	0x08007d91
 8007d78:	08007da9 	.word	0x08007da9
 8007d7c:	08007da9 	.word	0x08007da9
 8007d80:	08007da9 	.word	0x08007da9
 8007d84:	08007da1 	.word	0x08007da1
 8007d88:	2300      	movs	r3, #0
 8007d8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d8e:	e0d8      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007d90:	2302      	movs	r3, #2
 8007d92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d96:	e0d4      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007d98:	2304      	movs	r3, #4
 8007d9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d9e:	e0d0      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007da0:	2308      	movs	r3, #8
 8007da2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007da6:	e0cc      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007da8:	2310      	movs	r3, #16
 8007daa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dae:	e0c8      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a5e      	ldr	r2, [pc, #376]	@ (8007f30 <UART_SetConfig+0x2ec>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d125      	bne.n	8007e06 <UART_SetConfig+0x1c2>
 8007dba:	4b5b      	ldr	r3, [pc, #364]	@ (8007f28 <UART_SetConfig+0x2e4>)
 8007dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007dc0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007dc4:	2b30      	cmp	r3, #48	@ 0x30
 8007dc6:	d016      	beq.n	8007df6 <UART_SetConfig+0x1b2>
 8007dc8:	2b30      	cmp	r3, #48	@ 0x30
 8007dca:	d818      	bhi.n	8007dfe <UART_SetConfig+0x1ba>
 8007dcc:	2b20      	cmp	r3, #32
 8007dce:	d00a      	beq.n	8007de6 <UART_SetConfig+0x1a2>
 8007dd0:	2b20      	cmp	r3, #32
 8007dd2:	d814      	bhi.n	8007dfe <UART_SetConfig+0x1ba>
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d002      	beq.n	8007dde <UART_SetConfig+0x19a>
 8007dd8:	2b10      	cmp	r3, #16
 8007dda:	d008      	beq.n	8007dee <UART_SetConfig+0x1aa>
 8007ddc:	e00f      	b.n	8007dfe <UART_SetConfig+0x1ba>
 8007dde:	2300      	movs	r3, #0
 8007de0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007de4:	e0ad      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007de6:	2302      	movs	r3, #2
 8007de8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dec:	e0a9      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007dee:	2304      	movs	r3, #4
 8007df0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007df4:	e0a5      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007df6:	2308      	movs	r3, #8
 8007df8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007dfc:	e0a1      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007dfe:	2310      	movs	r3, #16
 8007e00:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e04:	e09d      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007e06:	697b      	ldr	r3, [r7, #20]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	4a4a      	ldr	r2, [pc, #296]	@ (8007f34 <UART_SetConfig+0x2f0>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d125      	bne.n	8007e5c <UART_SetConfig+0x218>
 8007e10:	4b45      	ldr	r3, [pc, #276]	@ (8007f28 <UART_SetConfig+0x2e4>)
 8007e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e16:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007e1a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007e1c:	d016      	beq.n	8007e4c <UART_SetConfig+0x208>
 8007e1e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007e20:	d818      	bhi.n	8007e54 <UART_SetConfig+0x210>
 8007e22:	2b80      	cmp	r3, #128	@ 0x80
 8007e24:	d00a      	beq.n	8007e3c <UART_SetConfig+0x1f8>
 8007e26:	2b80      	cmp	r3, #128	@ 0x80
 8007e28:	d814      	bhi.n	8007e54 <UART_SetConfig+0x210>
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d002      	beq.n	8007e34 <UART_SetConfig+0x1f0>
 8007e2e:	2b40      	cmp	r3, #64	@ 0x40
 8007e30:	d008      	beq.n	8007e44 <UART_SetConfig+0x200>
 8007e32:	e00f      	b.n	8007e54 <UART_SetConfig+0x210>
 8007e34:	2300      	movs	r3, #0
 8007e36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e3a:	e082      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007e3c:	2302      	movs	r3, #2
 8007e3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e42:	e07e      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007e44:	2304      	movs	r3, #4
 8007e46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e4a:	e07a      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007e4c:	2308      	movs	r3, #8
 8007e4e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e52:	e076      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007e54:	2310      	movs	r3, #16
 8007e56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e5a:	e072      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007e5c:	697b      	ldr	r3, [r7, #20]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4a35      	ldr	r2, [pc, #212]	@ (8007f38 <UART_SetConfig+0x2f4>)
 8007e62:	4293      	cmp	r3, r2
 8007e64:	d12a      	bne.n	8007ebc <UART_SetConfig+0x278>
 8007e66:	4b30      	ldr	r3, [pc, #192]	@ (8007f28 <UART_SetConfig+0x2e4>)
 8007e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007e6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007e70:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e74:	d01a      	beq.n	8007eac <UART_SetConfig+0x268>
 8007e76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e7a:	d81b      	bhi.n	8007eb4 <UART_SetConfig+0x270>
 8007e7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e80:	d00c      	beq.n	8007e9c <UART_SetConfig+0x258>
 8007e82:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e86:	d815      	bhi.n	8007eb4 <UART_SetConfig+0x270>
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	d003      	beq.n	8007e94 <UART_SetConfig+0x250>
 8007e8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e90:	d008      	beq.n	8007ea4 <UART_SetConfig+0x260>
 8007e92:	e00f      	b.n	8007eb4 <UART_SetConfig+0x270>
 8007e94:	2300      	movs	r3, #0
 8007e96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007e9a:	e052      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007e9c:	2302      	movs	r3, #2
 8007e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ea2:	e04e      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007ea4:	2304      	movs	r3, #4
 8007ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eaa:	e04a      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007eac:	2308      	movs	r3, #8
 8007eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eb2:	e046      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007eb4:	2310      	movs	r3, #16
 8007eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007eba:	e042      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	4a17      	ldr	r2, [pc, #92]	@ (8007f20 <UART_SetConfig+0x2dc>)
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d13a      	bne.n	8007f3c <UART_SetConfig+0x2f8>
 8007ec6:	4b18      	ldr	r3, [pc, #96]	@ (8007f28 <UART_SetConfig+0x2e4>)
 8007ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ecc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007ed0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ed4:	d01a      	beq.n	8007f0c <UART_SetConfig+0x2c8>
 8007ed6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007eda:	d81b      	bhi.n	8007f14 <UART_SetConfig+0x2d0>
 8007edc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ee0:	d00c      	beq.n	8007efc <UART_SetConfig+0x2b8>
 8007ee2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007ee6:	d815      	bhi.n	8007f14 <UART_SetConfig+0x2d0>
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d003      	beq.n	8007ef4 <UART_SetConfig+0x2b0>
 8007eec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ef0:	d008      	beq.n	8007f04 <UART_SetConfig+0x2c0>
 8007ef2:	e00f      	b.n	8007f14 <UART_SetConfig+0x2d0>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007efa:	e022      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007efc:	2302      	movs	r3, #2
 8007efe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f02:	e01e      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007f04:	2304      	movs	r3, #4
 8007f06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f0a:	e01a      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007f0c:	2308      	movs	r3, #8
 8007f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f12:	e016      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007f14:	2310      	movs	r3, #16
 8007f16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007f1a:	e012      	b.n	8007f42 <UART_SetConfig+0x2fe>
 8007f1c:	cfff69f3 	.word	0xcfff69f3
 8007f20:	40008000 	.word	0x40008000
 8007f24:	40013800 	.word	0x40013800
 8007f28:	40021000 	.word	0x40021000
 8007f2c:	40004400 	.word	0x40004400
 8007f30:	40004800 	.word	0x40004800
 8007f34:	40004c00 	.word	0x40004c00
 8007f38:	40005000 	.word	0x40005000
 8007f3c:	2310      	movs	r3, #16
 8007f3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007f42:	697b      	ldr	r3, [r7, #20]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4aae      	ldr	r2, [pc, #696]	@ (8008200 <UART_SetConfig+0x5bc>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	f040 8097 	bne.w	800807c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007f4e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007f52:	2b08      	cmp	r3, #8
 8007f54:	d823      	bhi.n	8007f9e <UART_SetConfig+0x35a>
 8007f56:	a201      	add	r2, pc, #4	@ (adr r2, 8007f5c <UART_SetConfig+0x318>)
 8007f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f5c:	08007f81 	.word	0x08007f81
 8007f60:	08007f9f 	.word	0x08007f9f
 8007f64:	08007f89 	.word	0x08007f89
 8007f68:	08007f9f 	.word	0x08007f9f
 8007f6c:	08007f8f 	.word	0x08007f8f
 8007f70:	08007f9f 	.word	0x08007f9f
 8007f74:	08007f9f 	.word	0x08007f9f
 8007f78:	08007f9f 	.word	0x08007f9f
 8007f7c:	08007f97 	.word	0x08007f97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f80:	f7fd fee6 	bl	8005d50 <HAL_RCC_GetPCLK1Freq>
 8007f84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f86:	e010      	b.n	8007faa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007f88:	4b9e      	ldr	r3, [pc, #632]	@ (8008204 <UART_SetConfig+0x5c0>)
 8007f8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f8c:	e00d      	b.n	8007faa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f8e:	f7fd fe47 	bl	8005c20 <HAL_RCC_GetSysClockFreq>
 8007f92:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f94:	e009      	b.n	8007faa <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007f9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007f9c:	e005      	b.n	8007faa <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007fa2:	2301      	movs	r3, #1
 8007fa4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007fa8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	f000 8130 	beq.w	8008212 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007fb2:	697b      	ldr	r3, [r7, #20]
 8007fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fb6:	4a94      	ldr	r2, [pc, #592]	@ (8008208 <UART_SetConfig+0x5c4>)
 8007fb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fbc:	461a      	mov	r2, r3
 8007fbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fc0:	fbb3 f3f2 	udiv	r3, r3, r2
 8007fc4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007fc6:	697b      	ldr	r3, [r7, #20]
 8007fc8:	685a      	ldr	r2, [r3, #4]
 8007fca:	4613      	mov	r3, r2
 8007fcc:	005b      	lsls	r3, r3, #1
 8007fce:	4413      	add	r3, r2
 8007fd0:	69ba      	ldr	r2, [r7, #24]
 8007fd2:	429a      	cmp	r2, r3
 8007fd4:	d305      	bcc.n	8007fe2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007fd6:	697b      	ldr	r3, [r7, #20]
 8007fd8:	685b      	ldr	r3, [r3, #4]
 8007fda:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007fdc:	69ba      	ldr	r2, [r7, #24]
 8007fde:	429a      	cmp	r2, r3
 8007fe0:	d903      	bls.n	8007fea <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007fe8:	e113      	b.n	8008212 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fec:	2200      	movs	r2, #0
 8007fee:	60bb      	str	r3, [r7, #8]
 8007ff0:	60fa      	str	r2, [r7, #12]
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ff6:	4a84      	ldr	r2, [pc, #528]	@ (8008208 <UART_SetConfig+0x5c4>)
 8007ff8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ffc:	b29b      	uxth	r3, r3
 8007ffe:	2200      	movs	r2, #0
 8008000:	603b      	str	r3, [r7, #0]
 8008002:	607a      	str	r2, [r7, #4]
 8008004:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008008:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800800c:	f7f8 f8fe 	bl	800020c <__aeabi_uldivmod>
 8008010:	4602      	mov	r2, r0
 8008012:	460b      	mov	r3, r1
 8008014:	4610      	mov	r0, r2
 8008016:	4619      	mov	r1, r3
 8008018:	f04f 0200 	mov.w	r2, #0
 800801c:	f04f 0300 	mov.w	r3, #0
 8008020:	020b      	lsls	r3, r1, #8
 8008022:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008026:	0202      	lsls	r2, r0, #8
 8008028:	6979      	ldr	r1, [r7, #20]
 800802a:	6849      	ldr	r1, [r1, #4]
 800802c:	0849      	lsrs	r1, r1, #1
 800802e:	2000      	movs	r0, #0
 8008030:	460c      	mov	r4, r1
 8008032:	4605      	mov	r5, r0
 8008034:	eb12 0804 	adds.w	r8, r2, r4
 8008038:	eb43 0905 	adc.w	r9, r3, r5
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	685b      	ldr	r3, [r3, #4]
 8008040:	2200      	movs	r2, #0
 8008042:	469a      	mov	sl, r3
 8008044:	4693      	mov	fp, r2
 8008046:	4652      	mov	r2, sl
 8008048:	465b      	mov	r3, fp
 800804a:	4640      	mov	r0, r8
 800804c:	4649      	mov	r1, r9
 800804e:	f7f8 f8dd 	bl	800020c <__aeabi_uldivmod>
 8008052:	4602      	mov	r2, r0
 8008054:	460b      	mov	r3, r1
 8008056:	4613      	mov	r3, r2
 8008058:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800805a:	6a3b      	ldr	r3, [r7, #32]
 800805c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008060:	d308      	bcc.n	8008074 <UART_SetConfig+0x430>
 8008062:	6a3b      	ldr	r3, [r7, #32]
 8008064:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008068:	d204      	bcs.n	8008074 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800806a:	697b      	ldr	r3, [r7, #20]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	6a3a      	ldr	r2, [r7, #32]
 8008070:	60da      	str	r2, [r3, #12]
 8008072:	e0ce      	b.n	8008212 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8008074:	2301      	movs	r3, #1
 8008076:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800807a:	e0ca      	b.n	8008212 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	69db      	ldr	r3, [r3, #28]
 8008080:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008084:	d166      	bne.n	8008154 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8008086:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800808a:	2b08      	cmp	r3, #8
 800808c:	d827      	bhi.n	80080de <UART_SetConfig+0x49a>
 800808e:	a201      	add	r2, pc, #4	@ (adr r2, 8008094 <UART_SetConfig+0x450>)
 8008090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008094:	080080b9 	.word	0x080080b9
 8008098:	080080c1 	.word	0x080080c1
 800809c:	080080c9 	.word	0x080080c9
 80080a0:	080080df 	.word	0x080080df
 80080a4:	080080cf 	.word	0x080080cf
 80080a8:	080080df 	.word	0x080080df
 80080ac:	080080df 	.word	0x080080df
 80080b0:	080080df 	.word	0x080080df
 80080b4:	080080d7 	.word	0x080080d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80080b8:	f7fd fe4a 	bl	8005d50 <HAL_RCC_GetPCLK1Freq>
 80080bc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080be:	e014      	b.n	80080ea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080c0:	f7fd fe5c 	bl	8005d7c <HAL_RCC_GetPCLK2Freq>
 80080c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080c6:	e010      	b.n	80080ea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80080c8:	4b4e      	ldr	r3, [pc, #312]	@ (8008204 <UART_SetConfig+0x5c0>)
 80080ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080cc:	e00d      	b.n	80080ea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80080ce:	f7fd fda7 	bl	8005c20 <HAL_RCC_GetSysClockFreq>
 80080d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80080d4:	e009      	b.n	80080ea <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80080d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80080da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80080dc:	e005      	b.n	80080ea <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80080de:	2300      	movs	r3, #0
 80080e0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80080e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80080ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	f000 8090 	beq.w	8008212 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080f6:	4a44      	ldr	r2, [pc, #272]	@ (8008208 <UART_SetConfig+0x5c4>)
 80080f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080fc:	461a      	mov	r2, r3
 80080fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008100:	fbb3 f3f2 	udiv	r3, r3, r2
 8008104:	005a      	lsls	r2, r3, #1
 8008106:	697b      	ldr	r3, [r7, #20]
 8008108:	685b      	ldr	r3, [r3, #4]
 800810a:	085b      	lsrs	r3, r3, #1
 800810c:	441a      	add	r2, r3
 800810e:	697b      	ldr	r3, [r7, #20]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	fbb2 f3f3 	udiv	r3, r2, r3
 8008116:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008118:	6a3b      	ldr	r3, [r7, #32]
 800811a:	2b0f      	cmp	r3, #15
 800811c:	d916      	bls.n	800814c <UART_SetConfig+0x508>
 800811e:	6a3b      	ldr	r3, [r7, #32]
 8008120:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008124:	d212      	bcs.n	800814c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008126:	6a3b      	ldr	r3, [r7, #32]
 8008128:	b29b      	uxth	r3, r3
 800812a:	f023 030f 	bic.w	r3, r3, #15
 800812e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008130:	6a3b      	ldr	r3, [r7, #32]
 8008132:	085b      	lsrs	r3, r3, #1
 8008134:	b29b      	uxth	r3, r3
 8008136:	f003 0307 	and.w	r3, r3, #7
 800813a:	b29a      	uxth	r2, r3
 800813c:	8bfb      	ldrh	r3, [r7, #30]
 800813e:	4313      	orrs	r3, r2
 8008140:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008142:	697b      	ldr	r3, [r7, #20]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	8bfa      	ldrh	r2, [r7, #30]
 8008148:	60da      	str	r2, [r3, #12]
 800814a:	e062      	b.n	8008212 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800814c:	2301      	movs	r3, #1
 800814e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008152:	e05e      	b.n	8008212 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008154:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008158:	2b08      	cmp	r3, #8
 800815a:	d828      	bhi.n	80081ae <UART_SetConfig+0x56a>
 800815c:	a201      	add	r2, pc, #4	@ (adr r2, 8008164 <UART_SetConfig+0x520>)
 800815e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008162:	bf00      	nop
 8008164:	08008189 	.word	0x08008189
 8008168:	08008191 	.word	0x08008191
 800816c:	08008199 	.word	0x08008199
 8008170:	080081af 	.word	0x080081af
 8008174:	0800819f 	.word	0x0800819f
 8008178:	080081af 	.word	0x080081af
 800817c:	080081af 	.word	0x080081af
 8008180:	080081af 	.word	0x080081af
 8008184:	080081a7 	.word	0x080081a7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008188:	f7fd fde2 	bl	8005d50 <HAL_RCC_GetPCLK1Freq>
 800818c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800818e:	e014      	b.n	80081ba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008190:	f7fd fdf4 	bl	8005d7c <HAL_RCC_GetPCLK2Freq>
 8008194:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008196:	e010      	b.n	80081ba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008198:	4b1a      	ldr	r3, [pc, #104]	@ (8008204 <UART_SetConfig+0x5c0>)
 800819a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800819c:	e00d      	b.n	80081ba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800819e:	f7fd fd3f 	bl	8005c20 <HAL_RCC_GetSysClockFreq>
 80081a2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80081a4:	e009      	b.n	80081ba <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80081a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80081ac:	e005      	b.n	80081ba <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80081ae:	2300      	movs	r3, #0
 80081b0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80081b2:	2301      	movs	r3, #1
 80081b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80081b8:	bf00      	nop
    }

    if (pclk != 0U)
 80081ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d028      	beq.n	8008212 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081c4:	4a10      	ldr	r2, [pc, #64]	@ (8008208 <UART_SetConfig+0x5c4>)
 80081c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081ca:	461a      	mov	r2, r3
 80081cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ce:	fbb3 f2f2 	udiv	r2, r3, r2
 80081d2:	697b      	ldr	r3, [r7, #20]
 80081d4:	685b      	ldr	r3, [r3, #4]
 80081d6:	085b      	lsrs	r3, r3, #1
 80081d8:	441a      	add	r2, r3
 80081da:	697b      	ldr	r3, [r7, #20]
 80081dc:	685b      	ldr	r3, [r3, #4]
 80081de:	fbb2 f3f3 	udiv	r3, r2, r3
 80081e2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80081e4:	6a3b      	ldr	r3, [r7, #32]
 80081e6:	2b0f      	cmp	r3, #15
 80081e8:	d910      	bls.n	800820c <UART_SetConfig+0x5c8>
 80081ea:	6a3b      	ldr	r3, [r7, #32]
 80081ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80081f0:	d20c      	bcs.n	800820c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80081f2:	6a3b      	ldr	r3, [r7, #32]
 80081f4:	b29a      	uxth	r2, r3
 80081f6:	697b      	ldr	r3, [r7, #20]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	60da      	str	r2, [r3, #12]
 80081fc:	e009      	b.n	8008212 <UART_SetConfig+0x5ce>
 80081fe:	bf00      	nop
 8008200:	40008000 	.word	0x40008000
 8008204:	00f42400 	.word	0x00f42400
 8008208:	0800cf84 	.word	0x0800cf84
      }
      else
      {
        ret = HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	2201      	movs	r2, #1
 8008216:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800821a:	697b      	ldr	r3, [r7, #20]
 800821c:	2201      	movs	r2, #1
 800821e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008222:	697b      	ldr	r3, [r7, #20]
 8008224:	2200      	movs	r2, #0
 8008226:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	2200      	movs	r2, #0
 800822c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800822e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008232:	4618      	mov	r0, r3
 8008234:	3730      	adds	r7, #48	@ 0x30
 8008236:	46bd      	mov	sp, r7
 8008238:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800823c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800823c:	b480      	push	{r7}
 800823e:	b083      	sub	sp, #12
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008248:	f003 0308 	and.w	r3, r3, #8
 800824c:	2b00      	cmp	r3, #0
 800824e:	d00a      	beq.n	8008266 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	685b      	ldr	r3, [r3, #4]
 8008256:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	430a      	orrs	r2, r1
 8008264:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800826a:	f003 0301 	and.w	r3, r3, #1
 800826e:	2b00      	cmp	r3, #0
 8008270:	d00a      	beq.n	8008288 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	430a      	orrs	r2, r1
 8008286:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800828c:	f003 0302 	and.w	r3, r3, #2
 8008290:	2b00      	cmp	r3, #0
 8008292:	d00a      	beq.n	80082aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	685b      	ldr	r3, [r3, #4]
 800829a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	430a      	orrs	r2, r1
 80082a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082ae:	f003 0304 	and.w	r3, r3, #4
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d00a      	beq.n	80082cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	685b      	ldr	r3, [r3, #4]
 80082bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	430a      	orrs	r2, r1
 80082ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082d0:	f003 0310 	and.w	r3, r3, #16
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d00a      	beq.n	80082ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	689b      	ldr	r3, [r3, #8]
 80082de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	430a      	orrs	r2, r1
 80082ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082f2:	f003 0320 	and.w	r3, r3, #32
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d00a      	beq.n	8008310 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	689b      	ldr	r3, [r3, #8]
 8008300:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	430a      	orrs	r2, r1
 800830e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008318:	2b00      	cmp	r3, #0
 800831a:	d01a      	beq.n	8008352 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	685b      	ldr	r3, [r3, #4]
 8008322:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	430a      	orrs	r2, r1
 8008330:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008336:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800833a:	d10a      	bne.n	8008352 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	685b      	ldr	r3, [r3, #4]
 8008342:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	430a      	orrs	r2, r1
 8008350:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800835a:	2b00      	cmp	r3, #0
 800835c:	d00a      	beq.n	8008374 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	685b      	ldr	r3, [r3, #4]
 8008364:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	430a      	orrs	r2, r1
 8008372:	605a      	str	r2, [r3, #4]
  }
}
 8008374:	bf00      	nop
 8008376:	370c      	adds	r7, #12
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr

08008380 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b098      	sub	sp, #96	@ 0x60
 8008384:	af02      	add	r7, sp, #8
 8008386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2200      	movs	r2, #0
 800838c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008390:	f7f9 f9f8 	bl	8001784 <HAL_GetTick>
 8008394:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	f003 0308 	and.w	r3, r3, #8
 80083a0:	2b08      	cmp	r3, #8
 80083a2:	d12f      	bne.n	8008404 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80083a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80083a8:	9300      	str	r3, [sp, #0]
 80083aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80083ac:	2200      	movs	r2, #0
 80083ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f000 f88e 	bl	80084d4 <UART_WaitOnFlagUntilTimeout>
 80083b8:	4603      	mov	r3, r0
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d022      	beq.n	8008404 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083c6:	e853 3f00 	ldrex	r3, [r3]
 80083ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80083cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	461a      	mov	r2, r3
 80083da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80083dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80083de:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80083e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083e4:	e841 2300 	strex	r3, r2, [r1]
 80083e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80083ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d1e6      	bne.n	80083be <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2220      	movs	r2, #32
 80083f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2200      	movs	r2, #0
 80083fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008400:	2303      	movs	r3, #3
 8008402:	e063      	b.n	80084cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	f003 0304 	and.w	r3, r3, #4
 800840e:	2b04      	cmp	r3, #4
 8008410:	d149      	bne.n	80084a6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008412:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008416:	9300      	str	r3, [sp, #0]
 8008418:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800841a:	2200      	movs	r2, #0
 800841c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f000 f857 	bl	80084d4 <UART_WaitOnFlagUntilTimeout>
 8008426:	4603      	mov	r3, r0
 8008428:	2b00      	cmp	r3, #0
 800842a:	d03c      	beq.n	80084a6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008434:	e853 3f00 	ldrex	r3, [r3]
 8008438:	623b      	str	r3, [r7, #32]
   return(result);
 800843a:	6a3b      	ldr	r3, [r7, #32]
 800843c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008440:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	461a      	mov	r2, r3
 8008448:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800844a:	633b      	str	r3, [r7, #48]	@ 0x30
 800844c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800844e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008450:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008452:	e841 2300 	strex	r3, r2, [r1]
 8008456:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008458:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800845a:	2b00      	cmp	r3, #0
 800845c:	d1e6      	bne.n	800842c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	3308      	adds	r3, #8
 8008464:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008466:	693b      	ldr	r3, [r7, #16]
 8008468:	e853 3f00 	ldrex	r3, [r3]
 800846c:	60fb      	str	r3, [r7, #12]
   return(result);
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f023 0301 	bic.w	r3, r3, #1
 8008474:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	3308      	adds	r3, #8
 800847c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800847e:	61fa      	str	r2, [r7, #28]
 8008480:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008482:	69b9      	ldr	r1, [r7, #24]
 8008484:	69fa      	ldr	r2, [r7, #28]
 8008486:	e841 2300 	strex	r3, r2, [r1]
 800848a:	617b      	str	r3, [r7, #20]
   return(result);
 800848c:	697b      	ldr	r3, [r7, #20]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d1e5      	bne.n	800845e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	2220      	movs	r2, #32
 8008496:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	2200      	movs	r2, #0
 800849e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80084a2:	2303      	movs	r3, #3
 80084a4:	e012      	b.n	80084cc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	2220      	movs	r2, #32
 80084aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	2220      	movs	r2, #32
 80084b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	2200      	movs	r2, #0
 80084c0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	2200      	movs	r2, #0
 80084c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80084ca:	2300      	movs	r3, #0
}
 80084cc:	4618      	mov	r0, r3
 80084ce:	3758      	adds	r7, #88	@ 0x58
 80084d0:	46bd      	mov	sp, r7
 80084d2:	bd80      	pop	{r7, pc}

080084d4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80084d4:	b580      	push	{r7, lr}
 80084d6:	b084      	sub	sp, #16
 80084d8:	af00      	add	r7, sp, #0
 80084da:	60f8      	str	r0, [r7, #12]
 80084dc:	60b9      	str	r1, [r7, #8]
 80084de:	603b      	str	r3, [r7, #0]
 80084e0:	4613      	mov	r3, r2
 80084e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80084e4:	e049      	b.n	800857a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80084e6:	69bb      	ldr	r3, [r7, #24]
 80084e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ec:	d045      	beq.n	800857a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80084ee:	f7f9 f949 	bl	8001784 <HAL_GetTick>
 80084f2:	4602      	mov	r2, r0
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	1ad3      	subs	r3, r2, r3
 80084f8:	69ba      	ldr	r2, [r7, #24]
 80084fa:	429a      	cmp	r2, r3
 80084fc:	d302      	bcc.n	8008504 <UART_WaitOnFlagUntilTimeout+0x30>
 80084fe:	69bb      	ldr	r3, [r7, #24]
 8008500:	2b00      	cmp	r3, #0
 8008502:	d101      	bne.n	8008508 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008504:	2303      	movs	r3, #3
 8008506:	e048      	b.n	800859a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	f003 0304 	and.w	r3, r3, #4
 8008512:	2b00      	cmp	r3, #0
 8008514:	d031      	beq.n	800857a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	69db      	ldr	r3, [r3, #28]
 800851c:	f003 0308 	and.w	r3, r3, #8
 8008520:	2b08      	cmp	r3, #8
 8008522:	d110      	bne.n	8008546 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	2208      	movs	r2, #8
 800852a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800852c:	68f8      	ldr	r0, [r7, #12]
 800852e:	f000 f920 	bl	8008772 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	2208      	movs	r2, #8
 8008536:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	2200      	movs	r2, #0
 800853e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008542:	2301      	movs	r3, #1
 8008544:	e029      	b.n	800859a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	69db      	ldr	r3, [r3, #28]
 800854c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008550:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008554:	d111      	bne.n	800857a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800855e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008560:	68f8      	ldr	r0, [r7, #12]
 8008562:	f000 f906 	bl	8008772 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	2220      	movs	r2, #32
 800856a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	2200      	movs	r2, #0
 8008572:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8008576:	2303      	movs	r3, #3
 8008578:	e00f      	b.n	800859a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	69da      	ldr	r2, [r3, #28]
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	4013      	ands	r3, r2
 8008584:	68ba      	ldr	r2, [r7, #8]
 8008586:	429a      	cmp	r2, r3
 8008588:	bf0c      	ite	eq
 800858a:	2301      	moveq	r3, #1
 800858c:	2300      	movne	r3, #0
 800858e:	b2db      	uxtb	r3, r3
 8008590:	461a      	mov	r2, r3
 8008592:	79fb      	ldrb	r3, [r7, #7]
 8008594:	429a      	cmp	r2, r3
 8008596:	d0a6      	beq.n	80084e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008598:	2300      	movs	r3, #0
}
 800859a:	4618      	mov	r0, r3
 800859c:	3710      	adds	r7, #16
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}
	...

080085a4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b096      	sub	sp, #88	@ 0x58
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	60f8      	str	r0, [r7, #12]
 80085ac:	60b9      	str	r1, [r7, #8]
 80085ae:	4613      	mov	r3, r2
 80085b0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	68ba      	ldr	r2, [r7, #8]
 80085b6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	88fa      	ldrh	r2, [r7, #6]
 80085bc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	2222      	movs	r2, #34	@ 0x22
 80085cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085d6:	2b00      	cmp	r3, #0
 80085d8:	d02d      	beq.n	8008636 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085e0:	4a40      	ldr	r2, [pc, #256]	@ (80086e4 <UART_Start_Receive_DMA+0x140>)
 80085e2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085ea:	4a3f      	ldr	r2, [pc, #252]	@ (80086e8 <UART_Start_Receive_DMA+0x144>)
 80085ec:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085f4:	4a3d      	ldr	r2, [pc, #244]	@ (80086ec <UART_Start_Receive_DMA+0x148>)
 80085f6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085fe:	2200      	movs	r2, #0
 8008600:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	3324      	adds	r3, #36	@ 0x24
 800860e:	4619      	mov	r1, r3
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008614:	461a      	mov	r2, r3
 8008616:	88fb      	ldrh	r3, [r7, #6]
 8008618:	f7fa fe78 	bl	800330c <HAL_DMA_Start_IT>
 800861c:	4603      	mov	r3, r0
 800861e:	2b00      	cmp	r3, #0
 8008620:	d009      	beq.n	8008636 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	2210      	movs	r2, #16
 8008626:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	2220      	movs	r2, #32
 800862e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8008632:	2301      	movs	r3, #1
 8008634:	e051      	b.n	80086da <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	691b      	ldr	r3, [r3, #16]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d018      	beq.n	8008670 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008644:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008646:	e853 3f00 	ldrex	r3, [r3]
 800864a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800864c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800864e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008652:	657b      	str	r3, [r7, #84]	@ 0x54
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	461a      	mov	r2, r3
 800865a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800865c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800865e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008660:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008662:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008664:	e841 2300 	strex	r3, r2, [r1]
 8008668:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800866a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800866c:	2b00      	cmp	r3, #0
 800866e:	d1e6      	bne.n	800863e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	3308      	adds	r3, #8
 8008676:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008678:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800867a:	e853 3f00 	ldrex	r3, [r3]
 800867e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008682:	f043 0301 	orr.w	r3, r3, #1
 8008686:	653b      	str	r3, [r7, #80]	@ 0x50
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	3308      	adds	r3, #8
 800868e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008690:	637a      	str	r2, [r7, #52]	@ 0x34
 8008692:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008694:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008696:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008698:	e841 2300 	strex	r3, r2, [r1]
 800869c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800869e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d1e5      	bne.n	8008670 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	3308      	adds	r3, #8
 80086aa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ac:	697b      	ldr	r3, [r7, #20]
 80086ae:	e853 3f00 	ldrex	r3, [r3]
 80086b2:	613b      	str	r3, [r7, #16]
   return(result);
 80086b4:	693b      	ldr	r3, [r7, #16]
 80086b6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80086ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	3308      	adds	r3, #8
 80086c2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80086c4:	623a      	str	r2, [r7, #32]
 80086c6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c8:	69f9      	ldr	r1, [r7, #28]
 80086ca:	6a3a      	ldr	r2, [r7, #32]
 80086cc:	e841 2300 	strex	r3, r2, [r1]
 80086d0:	61bb      	str	r3, [r7, #24]
   return(result);
 80086d2:	69bb      	ldr	r3, [r7, #24]
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d1e5      	bne.n	80086a4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 80086d8:	2300      	movs	r3, #0
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3758      	adds	r7, #88	@ 0x58
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}
 80086e2:	bf00      	nop
 80086e4:	0800883f 	.word	0x0800883f
 80086e8:	0800896b 	.word	0x0800896b
 80086ec:	080089a9 	.word	0x080089a9

080086f0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80086f0:	b480      	push	{r7}
 80086f2:	b08f      	sub	sp, #60	@ 0x3c
 80086f4:	af00      	add	r7, sp, #0
 80086f6:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086fe:	6a3b      	ldr	r3, [r7, #32]
 8008700:	e853 3f00 	ldrex	r3, [r3]
 8008704:	61fb      	str	r3, [r7, #28]
   return(result);
 8008706:	69fb      	ldr	r3, [r7, #28]
 8008708:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800870c:	637b      	str	r3, [r7, #52]	@ 0x34
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	461a      	mov	r2, r3
 8008714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008716:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008718:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800871a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800871c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800871e:	e841 2300 	strex	r3, r2, [r1]
 8008722:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008726:	2b00      	cmp	r3, #0
 8008728:	d1e6      	bne.n	80086f8 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	3308      	adds	r3, #8
 8008730:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	e853 3f00 	ldrex	r3, [r3]
 8008738:	60bb      	str	r3, [r7, #8]
   return(result);
 800873a:	68bb      	ldr	r3, [r7, #8]
 800873c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008740:	633b      	str	r3, [r7, #48]	@ 0x30
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	3308      	adds	r3, #8
 8008748:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800874a:	61ba      	str	r2, [r7, #24]
 800874c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800874e:	6979      	ldr	r1, [r7, #20]
 8008750:	69ba      	ldr	r2, [r7, #24]
 8008752:	e841 2300 	strex	r3, r2, [r1]
 8008756:	613b      	str	r3, [r7, #16]
   return(result);
 8008758:	693b      	ldr	r3, [r7, #16]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d1e5      	bne.n	800872a <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2220      	movs	r2, #32
 8008762:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008766:	bf00      	nop
 8008768:	373c      	adds	r7, #60	@ 0x3c
 800876a:	46bd      	mov	sp, r7
 800876c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008770:	4770      	bx	lr

08008772 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008772:	b480      	push	{r7}
 8008774:	b095      	sub	sp, #84	@ 0x54
 8008776:	af00      	add	r7, sp, #0
 8008778:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008780:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008782:	e853 3f00 	ldrex	r3, [r3]
 8008786:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800878a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800878e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	461a      	mov	r2, r3
 8008796:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008798:	643b      	str	r3, [r7, #64]	@ 0x40
 800879a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800879c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800879e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80087a0:	e841 2300 	strex	r3, r2, [r1]
 80087a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80087a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d1e6      	bne.n	800877a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	3308      	adds	r3, #8
 80087b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087b4:	6a3b      	ldr	r3, [r7, #32]
 80087b6:	e853 3f00 	ldrex	r3, [r3]
 80087ba:	61fb      	str	r3, [r7, #28]
   return(result);
 80087bc:	69fb      	ldr	r3, [r7, #28]
 80087be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80087c2:	f023 0301 	bic.w	r3, r3, #1
 80087c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	3308      	adds	r3, #8
 80087ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80087d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80087d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80087d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80087d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80087d8:	e841 2300 	strex	r3, r2, [r1]
 80087dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80087de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d1e3      	bne.n	80087ac <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	d118      	bne.n	800881e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	e853 3f00 	ldrex	r3, [r3]
 80087f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	f023 0310 	bic.w	r3, r3, #16
 8008800:	647b      	str	r3, [r7, #68]	@ 0x44
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	461a      	mov	r2, r3
 8008808:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800880a:	61bb      	str	r3, [r7, #24]
 800880c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800880e:	6979      	ldr	r1, [r7, #20]
 8008810:	69ba      	ldr	r2, [r7, #24]
 8008812:	e841 2300 	strex	r3, r2, [r1]
 8008816:	613b      	str	r3, [r7, #16]
   return(result);
 8008818:	693b      	ldr	r3, [r7, #16]
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1e6      	bne.n	80087ec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	2220      	movs	r2, #32
 8008822:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2200      	movs	r2, #0
 800882a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008832:	bf00      	nop
 8008834:	3754      	adds	r7, #84	@ 0x54
 8008836:	46bd      	mov	sp, r7
 8008838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883c:	4770      	bx	lr

0800883e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800883e:	b580      	push	{r7, lr}
 8008840:	b09c      	sub	sp, #112	@ 0x70
 8008842:	af00      	add	r7, sp, #0
 8008844:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800884a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f003 0320 	and.w	r3, r3, #32
 8008856:	2b00      	cmp	r3, #0
 8008858:	d171      	bne.n	800893e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800885a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800885c:	2200      	movs	r2, #0
 800885e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008862:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008868:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800886a:	e853 3f00 	ldrex	r3, [r3]
 800886e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008870:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008872:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008876:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008878:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	461a      	mov	r2, r3
 800887e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008880:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008882:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008884:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008886:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008888:	e841 2300 	strex	r3, r2, [r1]
 800888c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800888e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008890:	2b00      	cmp	r3, #0
 8008892:	d1e6      	bne.n	8008862 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008894:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	3308      	adds	r3, #8
 800889a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800889c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800889e:	e853 3f00 	ldrex	r3, [r3]
 80088a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80088a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088a6:	f023 0301 	bic.w	r3, r3, #1
 80088aa:	667b      	str	r3, [r7, #100]	@ 0x64
 80088ac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	3308      	adds	r3, #8
 80088b2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80088b4:	647a      	str	r2, [r7, #68]	@ 0x44
 80088b6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80088ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80088bc:	e841 2300 	strex	r3, r2, [r1]
 80088c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80088c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d1e5      	bne.n	8008894 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80088c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	3308      	adds	r3, #8
 80088ce:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80088d2:	e853 3f00 	ldrex	r3, [r3]
 80088d6:	623b      	str	r3, [r7, #32]
   return(result);
 80088d8:	6a3b      	ldr	r3, [r7, #32]
 80088da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088de:	663b      	str	r3, [r7, #96]	@ 0x60
 80088e0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	3308      	adds	r3, #8
 80088e6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80088e8:	633a      	str	r2, [r7, #48]	@ 0x30
 80088ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ec:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80088ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80088f0:	e841 2300 	strex	r3, r2, [r1]
 80088f4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80088f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d1e5      	bne.n	80088c8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80088fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088fe:	2220      	movs	r2, #32
 8008900:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008904:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008906:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008908:	2b01      	cmp	r3, #1
 800890a:	d118      	bne.n	800893e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800890c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008912:	693b      	ldr	r3, [r7, #16]
 8008914:	e853 3f00 	ldrex	r3, [r3]
 8008918:	60fb      	str	r3, [r7, #12]
   return(result);
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	f023 0310 	bic.w	r3, r3, #16
 8008920:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008922:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	461a      	mov	r2, r3
 8008928:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800892a:	61fb      	str	r3, [r7, #28]
 800892c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800892e:	69b9      	ldr	r1, [r7, #24]
 8008930:	69fa      	ldr	r2, [r7, #28]
 8008932:	e841 2300 	strex	r3, r2, [r1]
 8008936:	617b      	str	r3, [r7, #20]
   return(result);
 8008938:	697b      	ldr	r3, [r7, #20]
 800893a:	2b00      	cmp	r3, #0
 800893c:	d1e6      	bne.n	800890c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800893e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008940:	2200      	movs	r2, #0
 8008942:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008944:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008946:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008948:	2b01      	cmp	r3, #1
 800894a:	d107      	bne.n	800895c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800894c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800894e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008952:	4619      	mov	r1, r3
 8008954:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8008956:	f7ff f969 	bl	8007c2c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800895a:	e002      	b.n	8008962 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800895c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800895e:	f7f8 f925 	bl	8000bac <HAL_UART_RxCpltCallback>
}
 8008962:	bf00      	nop
 8008964:	3770      	adds	r7, #112	@ 0x70
 8008966:	46bd      	mov	sp, r7
 8008968:	bd80      	pop	{r7, pc}

0800896a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800896a:	b580      	push	{r7, lr}
 800896c:	b084      	sub	sp, #16
 800896e:	af00      	add	r7, sp, #0
 8008970:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008976:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	2201      	movs	r2, #1
 800897c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008982:	2b01      	cmp	r3, #1
 8008984:	d109      	bne.n	800899a <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800898c:	085b      	lsrs	r3, r3, #1
 800898e:	b29b      	uxth	r3, r3
 8008990:	4619      	mov	r1, r3
 8008992:	68f8      	ldr	r0, [r7, #12]
 8008994:	f7ff f94a 	bl	8007c2c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008998:	e002      	b.n	80089a0 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800899a:	68f8      	ldr	r0, [r7, #12]
 800899c:	f7ff f932 	bl	8007c04 <HAL_UART_RxHalfCpltCallback>
}
 80089a0:	bf00      	nop
 80089a2:	3710      	adds	r7, #16
 80089a4:	46bd      	mov	sp, r7
 80089a6:	bd80      	pop	{r7, pc}

080089a8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80089a8:	b580      	push	{r7, lr}
 80089aa:	b086      	sub	sp, #24
 80089ac:	af00      	add	r7, sp, #0
 80089ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80089b4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80089b6:	697b      	ldr	r3, [r7, #20]
 80089b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089bc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80089c4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	689b      	ldr	r3, [r3, #8]
 80089cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089d0:	2b80      	cmp	r3, #128	@ 0x80
 80089d2:	d109      	bne.n	80089e8 <UART_DMAError+0x40>
 80089d4:	693b      	ldr	r3, [r7, #16]
 80089d6:	2b21      	cmp	r3, #33	@ 0x21
 80089d8:	d106      	bne.n	80089e8 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	2200      	movs	r2, #0
 80089de:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80089e2:	6978      	ldr	r0, [r7, #20]
 80089e4:	f7ff fe84 	bl	80086f0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80089e8:	697b      	ldr	r3, [r7, #20]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	689b      	ldr	r3, [r3, #8]
 80089ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80089f2:	2b40      	cmp	r3, #64	@ 0x40
 80089f4:	d109      	bne.n	8008a0a <UART_DMAError+0x62>
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	2b22      	cmp	r3, #34	@ 0x22
 80089fa:	d106      	bne.n	8008a0a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80089fc:	697b      	ldr	r3, [r7, #20]
 80089fe:	2200      	movs	r2, #0
 8008a00:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8008a04:	6978      	ldr	r0, [r7, #20]
 8008a06:	f7ff feb4 	bl	8008772 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008a10:	f043 0210 	orr.w	r2, r3, #16
 8008a14:	697b      	ldr	r3, [r7, #20]
 8008a16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a1a:	6978      	ldr	r0, [r7, #20]
 8008a1c:	f7ff f8fc 	bl	8007c18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a20:	bf00      	nop
 8008a22:	3718      	adds	r7, #24
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}

08008a28 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b084      	sub	sp, #16
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008a34:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2200      	movs	r2, #0
 8008a3a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	2200      	movs	r2, #0
 8008a42:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a46:	68f8      	ldr	r0, [r7, #12]
 8008a48:	f7ff f8e6 	bl	8007c18 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a4c:	bf00      	nop
 8008a4e:	3710      	adds	r7, #16
 8008a50:	46bd      	mov	sp, r7
 8008a52:	bd80      	pop	{r7, pc}

08008a54 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b088      	sub	sp, #32
 8008a58:	af00      	add	r7, sp, #0
 8008a5a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	e853 3f00 	ldrex	r3, [r3]
 8008a68:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a70:	61fb      	str	r3, [r7, #28]
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	461a      	mov	r2, r3
 8008a78:	69fb      	ldr	r3, [r7, #28]
 8008a7a:	61bb      	str	r3, [r7, #24]
 8008a7c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7e:	6979      	ldr	r1, [r7, #20]
 8008a80:	69ba      	ldr	r2, [r7, #24]
 8008a82:	e841 2300 	strex	r3, r2, [r1]
 8008a86:	613b      	str	r3, [r7, #16]
   return(result);
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d1e6      	bne.n	8008a5c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2220      	movs	r2, #32
 8008a92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	f7ff f8a7 	bl	8007bf0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008aa2:	bf00      	nop
 8008aa4:	3720      	adds	r7, #32
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	bd80      	pop	{r7, pc}

08008aaa <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008aaa:	b480      	push	{r7}
 8008aac:	b083      	sub	sp, #12
 8008aae:	af00      	add	r7, sp, #0
 8008ab0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008ab2:	bf00      	nop
 8008ab4:	370c      	adds	r7, #12
 8008ab6:	46bd      	mov	sp, r7
 8008ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abc:	4770      	bx	lr

08008abe <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008abe:	b480      	push	{r7}
 8008ac0:	b083      	sub	sp, #12
 8008ac2:	af00      	add	r7, sp, #0
 8008ac4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008ac6:	bf00      	nop
 8008ac8:	370c      	adds	r7, #12
 8008aca:	46bd      	mov	sp, r7
 8008acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad0:	4770      	bx	lr

08008ad2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008ad2:	b480      	push	{r7}
 8008ad4:	b083      	sub	sp, #12
 8008ad6:	af00      	add	r7, sp, #0
 8008ad8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008ada:	bf00      	nop
 8008adc:	370c      	adds	r7, #12
 8008ade:	46bd      	mov	sp, r7
 8008ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae4:	4770      	bx	lr

08008ae6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008ae6:	b480      	push	{r7}
 8008ae8:	b085      	sub	sp, #20
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d101      	bne.n	8008afc <HAL_UARTEx_DisableFifoMode+0x16>
 8008af8:	2302      	movs	r3, #2
 8008afa:	e027      	b.n	8008b4c <HAL_UARTEx_DisableFifoMode+0x66>
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	2201      	movs	r2, #1
 8008b00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	2224      	movs	r2, #36	@ 0x24
 8008b08:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	681b      	ldr	r3, [r3, #0]
 8008b12:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	681a      	ldr	r2, [r3, #0]
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f022 0201 	bic.w	r2, r2, #1
 8008b22:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008b2a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	68fa      	ldr	r2, [r7, #12]
 8008b38:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	2220      	movs	r2, #32
 8008b3e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2200      	movs	r2, #0
 8008b46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008b4a:	2300      	movs	r3, #0
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3714      	adds	r7, #20
 8008b50:	46bd      	mov	sp, r7
 8008b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b56:	4770      	bx	lr

08008b58 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b084      	sub	sp, #16
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008b68:	2b01      	cmp	r3, #1
 8008b6a:	d101      	bne.n	8008b70 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008b6c:	2302      	movs	r3, #2
 8008b6e:	e02d      	b.n	8008bcc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2201      	movs	r2, #1
 8008b74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2224      	movs	r2, #36	@ 0x24
 8008b7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	681a      	ldr	r2, [r3, #0]
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	681b      	ldr	r3, [r3, #0]
 8008b92:	f022 0201 	bic.w	r2, r2, #1
 8008b96:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	689b      	ldr	r3, [r3, #8]
 8008b9e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	683a      	ldr	r2, [r7, #0]
 8008ba8:	430a      	orrs	r2, r1
 8008baa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008bac:	6878      	ldr	r0, [r7, #4]
 8008bae:	f000 f84f 	bl	8008c50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	68fa      	ldr	r2, [r7, #12]
 8008bb8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2220      	movs	r2, #32
 8008bbe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008bca:	2300      	movs	r3, #0
}
 8008bcc:	4618      	mov	r0, r3
 8008bce:	3710      	adds	r7, #16
 8008bd0:	46bd      	mov	sp, r7
 8008bd2:	bd80      	pop	{r7, pc}

08008bd4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008bd4:	b580      	push	{r7, lr}
 8008bd6:	b084      	sub	sp, #16
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
 8008bdc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d101      	bne.n	8008bec <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008be8:	2302      	movs	r3, #2
 8008bea:	e02d      	b.n	8008c48 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2201      	movs	r2, #1
 8008bf0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2224      	movs	r2, #36	@ 0x24
 8008bf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f022 0201 	bic.w	r2, r2, #1
 8008c12:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	689b      	ldr	r3, [r3, #8]
 8008c1a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	683a      	ldr	r2, [r7, #0]
 8008c24:	430a      	orrs	r2, r1
 8008c26:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c28:	6878      	ldr	r0, [r7, #4]
 8008c2a:	f000 f811 	bl	8008c50 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	68fa      	ldr	r2, [r7, #12]
 8008c34:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2220      	movs	r2, #32
 8008c3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2200      	movs	r2, #0
 8008c42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008c46:	2300      	movs	r3, #0
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3710      	adds	r7, #16
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}

08008c50 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b085      	sub	sp, #20
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d108      	bne.n	8008c72 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2201      	movs	r2, #1
 8008c64:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	2201      	movs	r2, #1
 8008c6c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008c70:	e031      	b.n	8008cd6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008c72:	2308      	movs	r3, #8
 8008c74:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008c76:	2308      	movs	r3, #8
 8008c78:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	689b      	ldr	r3, [r3, #8]
 8008c80:	0e5b      	lsrs	r3, r3, #25
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	f003 0307 	and.w	r3, r3, #7
 8008c88:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	689b      	ldr	r3, [r3, #8]
 8008c90:	0f5b      	lsrs	r3, r3, #29
 8008c92:	b2db      	uxtb	r3, r3
 8008c94:	f003 0307 	and.w	r3, r3, #7
 8008c98:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008c9a:	7bbb      	ldrb	r3, [r7, #14]
 8008c9c:	7b3a      	ldrb	r2, [r7, #12]
 8008c9e:	4911      	ldr	r1, [pc, #68]	@ (8008ce4 <UARTEx_SetNbDataToProcess+0x94>)
 8008ca0:	5c8a      	ldrb	r2, [r1, r2]
 8008ca2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008ca6:	7b3a      	ldrb	r2, [r7, #12]
 8008ca8:	490f      	ldr	r1, [pc, #60]	@ (8008ce8 <UARTEx_SetNbDataToProcess+0x98>)
 8008caa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008cac:	fb93 f3f2 	sdiv	r3, r3, r2
 8008cb0:	b29a      	uxth	r2, r3
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008cb8:	7bfb      	ldrb	r3, [r7, #15]
 8008cba:	7b7a      	ldrb	r2, [r7, #13]
 8008cbc:	4909      	ldr	r1, [pc, #36]	@ (8008ce4 <UARTEx_SetNbDataToProcess+0x94>)
 8008cbe:	5c8a      	ldrb	r2, [r1, r2]
 8008cc0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008cc4:	7b7a      	ldrb	r2, [r7, #13]
 8008cc6:	4908      	ldr	r1, [pc, #32]	@ (8008ce8 <UARTEx_SetNbDataToProcess+0x98>)
 8008cc8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008cca:	fb93 f3f2 	sdiv	r3, r3, r2
 8008cce:	b29a      	uxth	r2, r3
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008cd6:	bf00      	nop
 8008cd8:	3714      	adds	r7, #20
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce0:	4770      	bx	lr
 8008ce2:	bf00      	nop
 8008ce4:	0800cf9c 	.word	0x0800cf9c
 8008ce8:	0800cfa4 	.word	0x0800cfa4

08008cec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008cec:	b084      	sub	sp, #16
 8008cee:	b580      	push	{r7, lr}
 8008cf0:	b084      	sub	sp, #16
 8008cf2:	af00      	add	r7, sp, #0
 8008cf4:	6078      	str	r0, [r7, #4]
 8008cf6:	f107 001c 	add.w	r0, r7, #28
 8008cfa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	68db      	ldr	r3, [r3, #12]
 8008d02:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 8008d0a:	6878      	ldr	r0, [r7, #4]
 8008d0c:	f001 fa1c 	bl	800a148 <USB_CoreReset>
 8008d10:	4603      	mov	r3, r0
 8008d12:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8008d14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d106      	bne.n	8008d28 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d1e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	639a      	str	r2, [r3, #56]	@ 0x38
 8008d26:	e005      	b.n	8008d34 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d2c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8008d34:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d36:	4618      	mov	r0, r3
 8008d38:	3710      	adds	r7, #16
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008d40:	b004      	add	sp, #16
 8008d42:	4770      	bx	lr

08008d44 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b087      	sub	sp, #28
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	60f8      	str	r0, [r7, #12]
 8008d4c:	60b9      	str	r1, [r7, #8]
 8008d4e:	4613      	mov	r3, r2
 8008d50:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008d52:	79fb      	ldrb	r3, [r7, #7]
 8008d54:	2b02      	cmp	r3, #2
 8008d56:	d165      	bne.n	8008e24 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	4a3e      	ldr	r2, [pc, #248]	@ (8008e54 <USB_SetTurnaroundTime+0x110>)
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d906      	bls.n	8008d6e <USB_SetTurnaroundTime+0x2a>
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	4a3d      	ldr	r2, [pc, #244]	@ (8008e58 <USB_SetTurnaroundTime+0x114>)
 8008d64:	4293      	cmp	r3, r2
 8008d66:	d202      	bcs.n	8008d6e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008d68:	230f      	movs	r3, #15
 8008d6a:	617b      	str	r3, [r7, #20]
 8008d6c:	e05c      	b.n	8008e28 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008d6e:	68bb      	ldr	r3, [r7, #8]
 8008d70:	4a39      	ldr	r2, [pc, #228]	@ (8008e58 <USB_SetTurnaroundTime+0x114>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d306      	bcc.n	8008d84 <USB_SetTurnaroundTime+0x40>
 8008d76:	68bb      	ldr	r3, [r7, #8]
 8008d78:	4a38      	ldr	r2, [pc, #224]	@ (8008e5c <USB_SetTurnaroundTime+0x118>)
 8008d7a:	4293      	cmp	r3, r2
 8008d7c:	d202      	bcs.n	8008d84 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008d7e:	230e      	movs	r3, #14
 8008d80:	617b      	str	r3, [r7, #20]
 8008d82:	e051      	b.n	8008e28 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	4a35      	ldr	r2, [pc, #212]	@ (8008e5c <USB_SetTurnaroundTime+0x118>)
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d306      	bcc.n	8008d9a <USB_SetTurnaroundTime+0x56>
 8008d8c:	68bb      	ldr	r3, [r7, #8]
 8008d8e:	4a34      	ldr	r2, [pc, #208]	@ (8008e60 <USB_SetTurnaroundTime+0x11c>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d202      	bcs.n	8008d9a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008d94:	230d      	movs	r3, #13
 8008d96:	617b      	str	r3, [r7, #20]
 8008d98:	e046      	b.n	8008e28 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8008d9a:	68bb      	ldr	r3, [r7, #8]
 8008d9c:	4a30      	ldr	r2, [pc, #192]	@ (8008e60 <USB_SetTurnaroundTime+0x11c>)
 8008d9e:	4293      	cmp	r3, r2
 8008da0:	d306      	bcc.n	8008db0 <USB_SetTurnaroundTime+0x6c>
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	4a2f      	ldr	r2, [pc, #188]	@ (8008e64 <USB_SetTurnaroundTime+0x120>)
 8008da6:	4293      	cmp	r3, r2
 8008da8:	d802      	bhi.n	8008db0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8008daa:	230c      	movs	r3, #12
 8008dac:	617b      	str	r3, [r7, #20]
 8008dae:	e03b      	b.n	8008e28 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008db0:	68bb      	ldr	r3, [r7, #8]
 8008db2:	4a2c      	ldr	r2, [pc, #176]	@ (8008e64 <USB_SetTurnaroundTime+0x120>)
 8008db4:	4293      	cmp	r3, r2
 8008db6:	d906      	bls.n	8008dc6 <USB_SetTurnaroundTime+0x82>
 8008db8:	68bb      	ldr	r3, [r7, #8]
 8008dba:	4a2b      	ldr	r2, [pc, #172]	@ (8008e68 <USB_SetTurnaroundTime+0x124>)
 8008dbc:	4293      	cmp	r3, r2
 8008dbe:	d802      	bhi.n	8008dc6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008dc0:	230b      	movs	r3, #11
 8008dc2:	617b      	str	r3, [r7, #20]
 8008dc4:	e030      	b.n	8008e28 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	4a27      	ldr	r2, [pc, #156]	@ (8008e68 <USB_SetTurnaroundTime+0x124>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d906      	bls.n	8008ddc <USB_SetTurnaroundTime+0x98>
 8008dce:	68bb      	ldr	r3, [r7, #8]
 8008dd0:	4a26      	ldr	r2, [pc, #152]	@ (8008e6c <USB_SetTurnaroundTime+0x128>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d802      	bhi.n	8008ddc <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008dd6:	230a      	movs	r3, #10
 8008dd8:	617b      	str	r3, [r7, #20]
 8008dda:	e025      	b.n	8008e28 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008ddc:	68bb      	ldr	r3, [r7, #8]
 8008dde:	4a23      	ldr	r2, [pc, #140]	@ (8008e6c <USB_SetTurnaroundTime+0x128>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d906      	bls.n	8008df2 <USB_SetTurnaroundTime+0xae>
 8008de4:	68bb      	ldr	r3, [r7, #8]
 8008de6:	4a22      	ldr	r2, [pc, #136]	@ (8008e70 <USB_SetTurnaroundTime+0x12c>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d202      	bcs.n	8008df2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008dec:	2309      	movs	r3, #9
 8008dee:	617b      	str	r3, [r7, #20]
 8008df0:	e01a      	b.n	8008e28 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008df2:	68bb      	ldr	r3, [r7, #8]
 8008df4:	4a1e      	ldr	r2, [pc, #120]	@ (8008e70 <USB_SetTurnaroundTime+0x12c>)
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d306      	bcc.n	8008e08 <USB_SetTurnaroundTime+0xc4>
 8008dfa:	68bb      	ldr	r3, [r7, #8]
 8008dfc:	4a1d      	ldr	r2, [pc, #116]	@ (8008e74 <USB_SetTurnaroundTime+0x130>)
 8008dfe:	4293      	cmp	r3, r2
 8008e00:	d802      	bhi.n	8008e08 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008e02:	2308      	movs	r3, #8
 8008e04:	617b      	str	r3, [r7, #20]
 8008e06:	e00f      	b.n	8008e28 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008e08:	68bb      	ldr	r3, [r7, #8]
 8008e0a:	4a1a      	ldr	r2, [pc, #104]	@ (8008e74 <USB_SetTurnaroundTime+0x130>)
 8008e0c:	4293      	cmp	r3, r2
 8008e0e:	d906      	bls.n	8008e1e <USB_SetTurnaroundTime+0xda>
 8008e10:	68bb      	ldr	r3, [r7, #8]
 8008e12:	4a19      	ldr	r2, [pc, #100]	@ (8008e78 <USB_SetTurnaroundTime+0x134>)
 8008e14:	4293      	cmp	r3, r2
 8008e16:	d202      	bcs.n	8008e1e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008e18:	2307      	movs	r3, #7
 8008e1a:	617b      	str	r3, [r7, #20]
 8008e1c:	e004      	b.n	8008e28 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008e1e:	2306      	movs	r3, #6
 8008e20:	617b      	str	r3, [r7, #20]
 8008e22:	e001      	b.n	8008e28 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008e24:	2309      	movs	r3, #9
 8008e26:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	68db      	ldr	r3, [r3, #12]
 8008e2c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	68da      	ldr	r2, [r3, #12]
 8008e38:	697b      	ldr	r3, [r7, #20]
 8008e3a:	029b      	lsls	r3, r3, #10
 8008e3c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008e40:	431a      	orrs	r2, r3
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008e46:	2300      	movs	r3, #0
}
 8008e48:	4618      	mov	r0, r3
 8008e4a:	371c      	adds	r7, #28
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e52:	4770      	bx	lr
 8008e54:	00d8acbf 	.word	0x00d8acbf
 8008e58:	00e4e1c0 	.word	0x00e4e1c0
 8008e5c:	00f42400 	.word	0x00f42400
 8008e60:	01067380 	.word	0x01067380
 8008e64:	011a499f 	.word	0x011a499f
 8008e68:	01312cff 	.word	0x01312cff
 8008e6c:	014ca43f 	.word	0x014ca43f
 8008e70:	016e3600 	.word	0x016e3600
 8008e74:	01a6ab1f 	.word	0x01a6ab1f
 8008e78:	01e84800 	.word	0x01e84800

08008e7c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008e7c:	b480      	push	{r7}
 8008e7e:	b083      	sub	sp, #12
 8008e80:	af00      	add	r7, sp, #0
 8008e82:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	689b      	ldr	r3, [r3, #8]
 8008e88:	f043 0201 	orr.w	r2, r3, #1
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	370c      	adds	r7, #12
 8008e96:	46bd      	mov	sp, r7
 8008e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9c:	4770      	bx	lr

08008e9e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008e9e:	b480      	push	{r7}
 8008ea0:	b083      	sub	sp, #12
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	689b      	ldr	r3, [r3, #8]
 8008eaa:	f023 0201 	bic.w	r2, r3, #1
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008eb2:	2300      	movs	r3, #0
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	370c      	adds	r7, #12
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr

08008ec0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8008ec0:	b580      	push	{r7, lr}
 8008ec2:	b084      	sub	sp, #16
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
 8008ec8:	460b      	mov	r3, r1
 8008eca:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	68db      	ldr	r3, [r3, #12]
 8008ed4:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008edc:	78fb      	ldrb	r3, [r7, #3]
 8008ede:	2b01      	cmp	r3, #1
 8008ee0:	d115      	bne.n	8008f0e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	68db      	ldr	r3, [r3, #12]
 8008ee6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008eee:	2001      	movs	r0, #1
 8008ef0:	f7f8 fc54 	bl	800179c <HAL_Delay>
      ms++;
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	3301      	adds	r3, #1
 8008ef8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8008efa:	6878      	ldr	r0, [r7, #4]
 8008efc:	f001 f8ab 	bl	800a056 <USB_GetMode>
 8008f00:	4603      	mov	r3, r0
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d01e      	beq.n	8008f44 <USB_SetCurrentMode+0x84>
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2b31      	cmp	r3, #49	@ 0x31
 8008f0a:	d9f0      	bls.n	8008eee <USB_SetCurrentMode+0x2e>
 8008f0c:	e01a      	b.n	8008f44 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008f0e:	78fb      	ldrb	r3, [r7, #3]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d115      	bne.n	8008f40 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	68db      	ldr	r3, [r3, #12]
 8008f18:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8008f20:	2001      	movs	r0, #1
 8008f22:	f7f8 fc3b 	bl	800179c <HAL_Delay>
      ms++;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	3301      	adds	r3, #1
 8008f2a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8008f2c:	6878      	ldr	r0, [r7, #4]
 8008f2e:	f001 f892 	bl	800a056 <USB_GetMode>
 8008f32:	4603      	mov	r3, r0
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d005      	beq.n	8008f44 <USB_SetCurrentMode+0x84>
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	2b31      	cmp	r3, #49	@ 0x31
 8008f3c:	d9f0      	bls.n	8008f20 <USB_SetCurrentMode+0x60>
 8008f3e:	e001      	b.n	8008f44 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008f40:	2301      	movs	r3, #1
 8008f42:	e005      	b.n	8008f50 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	2b32      	cmp	r3, #50	@ 0x32
 8008f48:	d101      	bne.n	8008f4e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008f4a:	2301      	movs	r3, #1
 8008f4c:	e000      	b.n	8008f50 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008f4e:	2300      	movs	r3, #0
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	3710      	adds	r7, #16
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bd80      	pop	{r7, pc}

08008f58 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008f58:	b084      	sub	sp, #16
 8008f5a:	b580      	push	{r7, lr}
 8008f5c:	b086      	sub	sp, #24
 8008f5e:	af00      	add	r7, sp, #0
 8008f60:	6078      	str	r0, [r7, #4]
 8008f62:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008f66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008f72:	2300      	movs	r3, #0
 8008f74:	613b      	str	r3, [r7, #16]
 8008f76:	e009      	b.n	8008f8c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008f78:	687a      	ldr	r2, [r7, #4]
 8008f7a:	693b      	ldr	r3, [r7, #16]
 8008f7c:	3340      	adds	r3, #64	@ 0x40
 8008f7e:	009b      	lsls	r3, r3, #2
 8008f80:	4413      	add	r3, r2
 8008f82:	2200      	movs	r2, #0
 8008f84:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	3301      	adds	r3, #1
 8008f8a:	613b      	str	r3, [r7, #16]
 8008f8c:	693b      	ldr	r3, [r7, #16]
 8008f8e:	2b0e      	cmp	r3, #14
 8008f90:	d9f2      	bls.n	8008f78 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008f92:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d11c      	bne.n	8008fd2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f9e:	685b      	ldr	r3, [r3, #4]
 8008fa0:	68fa      	ldr	r2, [r7, #12]
 8008fa2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008fa6:	f043 0302 	orr.w	r3, r3, #2
 8008faa:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fb0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	601a      	str	r2, [r3, #0]
 8008fd0:	e005      	b.n	8008fde <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fd6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	2300      	movs	r3, #0
 8008fe8:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008fea:	2103      	movs	r1, #3
 8008fec:	6878      	ldr	r0, [r7, #4]
 8008fee:	f000 f959 	bl	80092a4 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008ff2:	2110      	movs	r1, #16
 8008ff4:	6878      	ldr	r0, [r7, #4]
 8008ff6:	f000 f8f1 	bl	80091dc <USB_FlushTxFifo>
 8008ffa:	4603      	mov	r3, r0
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d001      	beq.n	8009004 <USB_DevInit+0xac>
  {
    ret = HAL_ERROR;
 8009000:	2301      	movs	r3, #1
 8009002:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009004:	6878      	ldr	r0, [r7, #4]
 8009006:	f000 f91d 	bl	8009244 <USB_FlushRxFifo>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d001      	beq.n	8009014 <USB_DevInit+0xbc>
  {
    ret = HAL_ERROR;
 8009010:	2301      	movs	r3, #1
 8009012:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800901a:	461a      	mov	r2, r3
 800901c:	2300      	movs	r3, #0
 800901e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009026:	461a      	mov	r2, r3
 8009028:	2300      	movs	r3, #0
 800902a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009032:	461a      	mov	r2, r3
 8009034:	2300      	movs	r3, #0
 8009036:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009038:	2300      	movs	r3, #0
 800903a:	613b      	str	r3, [r7, #16]
 800903c:	e043      	b.n	80090c6 <USB_DevInit+0x16e>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	015a      	lsls	r2, r3, #5
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	4413      	add	r3, r2
 8009046:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009050:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009054:	d118      	bne.n	8009088 <USB_DevInit+0x130>
    {
      if (i == 0U)
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d10a      	bne.n	8009072 <USB_DevInit+0x11a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	015a      	lsls	r2, r3, #5
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	4413      	add	r3, r2
 8009064:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009068:	461a      	mov	r2, r3
 800906a:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800906e:	6013      	str	r3, [r2, #0]
 8009070:	e013      	b.n	800909a <USB_DevInit+0x142>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	015a      	lsls	r2, r3, #5
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	4413      	add	r3, r2
 800907a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800907e:	461a      	mov	r2, r3
 8009080:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009084:	6013      	str	r3, [r2, #0]
 8009086:	e008      	b.n	800909a <USB_DevInit+0x142>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009088:	693b      	ldr	r3, [r7, #16]
 800908a:	015a      	lsls	r2, r3, #5
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	4413      	add	r3, r2
 8009090:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009094:	461a      	mov	r2, r3
 8009096:	2300      	movs	r3, #0
 8009098:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800909a:	693b      	ldr	r3, [r7, #16]
 800909c:	015a      	lsls	r2, r3, #5
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	4413      	add	r3, r2
 80090a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090a6:	461a      	mov	r2, r3
 80090a8:	2300      	movs	r3, #0
 80090aa:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	015a      	lsls	r2, r3, #5
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	4413      	add	r3, r2
 80090b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090b8:	461a      	mov	r2, r3
 80090ba:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80090be:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80090c0:	693b      	ldr	r3, [r7, #16]
 80090c2:	3301      	adds	r3, #1
 80090c4:	613b      	str	r3, [r7, #16]
 80090c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090c8:	693a      	ldr	r2, [r7, #16]
 80090ca:	429a      	cmp	r2, r3
 80090cc:	d3b7      	bcc.n	800903e <USB_DevInit+0xe6>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80090ce:	2300      	movs	r3, #0
 80090d0:	613b      	str	r3, [r7, #16]
 80090d2:	e043      	b.n	800915c <USB_DevInit+0x204>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	015a      	lsls	r2, r3, #5
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	4413      	add	r3, r2
 80090dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80090e6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090ea:	d118      	bne.n	800911e <USB_DevInit+0x1c6>
    {
      if (i == 0U)
 80090ec:	693b      	ldr	r3, [r7, #16]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d10a      	bne.n	8009108 <USB_DevInit+0x1b0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80090f2:	693b      	ldr	r3, [r7, #16]
 80090f4:	015a      	lsls	r2, r3, #5
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	4413      	add	r3, r2
 80090fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090fe:	461a      	mov	r2, r3
 8009100:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009104:	6013      	str	r3, [r2, #0]
 8009106:	e013      	b.n	8009130 <USB_DevInit+0x1d8>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009108:	693b      	ldr	r3, [r7, #16]
 800910a:	015a      	lsls	r2, r3, #5
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	4413      	add	r3, r2
 8009110:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009114:	461a      	mov	r2, r3
 8009116:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800911a:	6013      	str	r3, [r2, #0]
 800911c:	e008      	b.n	8009130 <USB_DevInit+0x1d8>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800911e:	693b      	ldr	r3, [r7, #16]
 8009120:	015a      	lsls	r2, r3, #5
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	4413      	add	r3, r2
 8009126:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800912a:	461a      	mov	r2, r3
 800912c:	2300      	movs	r3, #0
 800912e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	015a      	lsls	r2, r3, #5
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	4413      	add	r3, r2
 8009138:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800913c:	461a      	mov	r2, r3
 800913e:	2300      	movs	r3, #0
 8009140:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	015a      	lsls	r2, r3, #5
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	4413      	add	r3, r2
 800914a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800914e:	461a      	mov	r2, r3
 8009150:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009154:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009156:	693b      	ldr	r3, [r7, #16]
 8009158:	3301      	adds	r3, #1
 800915a:	613b      	str	r3, [r7, #16]
 800915c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800915e:	693a      	ldr	r2, [r7, #16]
 8009160:	429a      	cmp	r2, r3
 8009162:	d3b7      	bcc.n	80090d4 <USB_DevInit+0x17c>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800916a:	691b      	ldr	r3, [r3, #16]
 800916c:	68fa      	ldr	r2, [r7, #12]
 800916e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009172:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009176:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2200      	movs	r2, #0
 800917c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009184:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	699b      	ldr	r3, [r3, #24]
 800918a:	f043 0210 	orr.w	r2, r3, #16
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	699a      	ldr	r2, [r3, #24]
 8009196:	4b10      	ldr	r3, [pc, #64]	@ (80091d8 <USB_DevInit+0x280>)
 8009198:	4313      	orrs	r3, r2
 800919a:	687a      	ldr	r2, [r7, #4]
 800919c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800919e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	d005      	beq.n	80091b0 <USB_DevInit+0x258>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	699b      	ldr	r3, [r3, #24]
 80091a8:	f043 0208 	orr.w	r2, r3, #8
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80091b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80091b2:	2b01      	cmp	r3, #1
 80091b4:	d107      	bne.n	80091c6 <USB_DevInit+0x26e>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	699b      	ldr	r3, [r3, #24]
 80091ba:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80091be:	f043 0304 	orr.w	r3, r3, #4
 80091c2:	687a      	ldr	r2, [r7, #4]
 80091c4:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80091c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80091c8:	4618      	mov	r0, r3
 80091ca:	3718      	adds	r7, #24
 80091cc:	46bd      	mov	sp, r7
 80091ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80091d2:	b004      	add	sp, #16
 80091d4:	4770      	bx	lr
 80091d6:	bf00      	nop
 80091d8:	803c3800 	.word	0x803c3800

080091dc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80091dc:	b480      	push	{r7}
 80091de:	b085      	sub	sp, #20
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
 80091e4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80091e6:	2300      	movs	r3, #0
 80091e8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	3301      	adds	r3, #1
 80091ee:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	4a13      	ldr	r2, [pc, #76]	@ (8009240 <USB_FlushTxFifo+0x64>)
 80091f4:	4293      	cmp	r3, r2
 80091f6:	d901      	bls.n	80091fc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80091f8:	2303      	movs	r3, #3
 80091fa:	e01b      	b.n	8009234 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	691b      	ldr	r3, [r3, #16]
 8009200:	2b00      	cmp	r3, #0
 8009202:	daf2      	bge.n	80091ea <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009204:	2300      	movs	r3, #0
 8009206:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009208:	683b      	ldr	r3, [r7, #0]
 800920a:	019b      	lsls	r3, r3, #6
 800920c:	f043 0220 	orr.w	r2, r3, #32
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	3301      	adds	r3, #1
 8009218:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	4a08      	ldr	r2, [pc, #32]	@ (8009240 <USB_FlushTxFifo+0x64>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d901      	bls.n	8009226 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009222:	2303      	movs	r3, #3
 8009224:	e006      	b.n	8009234 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	691b      	ldr	r3, [r3, #16]
 800922a:	f003 0320 	and.w	r3, r3, #32
 800922e:	2b20      	cmp	r3, #32
 8009230:	d0f0      	beq.n	8009214 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009232:	2300      	movs	r3, #0
}
 8009234:	4618      	mov	r0, r3
 8009236:	3714      	adds	r7, #20
 8009238:	46bd      	mov	sp, r7
 800923a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923e:	4770      	bx	lr
 8009240:	00030d40 	.word	0x00030d40

08009244 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009244:	b480      	push	{r7}
 8009246:	b085      	sub	sp, #20
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800924c:	2300      	movs	r3, #0
 800924e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	3301      	adds	r3, #1
 8009254:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	4a11      	ldr	r2, [pc, #68]	@ (80092a0 <USB_FlushRxFifo+0x5c>)
 800925a:	4293      	cmp	r3, r2
 800925c:	d901      	bls.n	8009262 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800925e:	2303      	movs	r3, #3
 8009260:	e018      	b.n	8009294 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	691b      	ldr	r3, [r3, #16]
 8009266:	2b00      	cmp	r3, #0
 8009268:	daf2      	bge.n	8009250 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800926a:	2300      	movs	r3, #0
 800926c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2210      	movs	r2, #16
 8009272:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	3301      	adds	r3, #1
 8009278:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	4a08      	ldr	r2, [pc, #32]	@ (80092a0 <USB_FlushRxFifo+0x5c>)
 800927e:	4293      	cmp	r3, r2
 8009280:	d901      	bls.n	8009286 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009282:	2303      	movs	r3, #3
 8009284:	e006      	b.n	8009294 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	691b      	ldr	r3, [r3, #16]
 800928a:	f003 0310 	and.w	r3, r3, #16
 800928e:	2b10      	cmp	r3, #16
 8009290:	d0f0      	beq.n	8009274 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009292:	2300      	movs	r3, #0
}
 8009294:	4618      	mov	r0, r3
 8009296:	3714      	adds	r7, #20
 8009298:	46bd      	mov	sp, r7
 800929a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929e:	4770      	bx	lr
 80092a0:	00030d40 	.word	0x00030d40

080092a4 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80092a4:	b480      	push	{r7}
 80092a6:	b085      	sub	sp, #20
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
 80092ac:	460b      	mov	r3, r1
 80092ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092ba:	681a      	ldr	r2, [r3, #0]
 80092bc:	78fb      	ldrb	r3, [r7, #3]
 80092be:	68f9      	ldr	r1, [r7, #12]
 80092c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80092c4:	4313      	orrs	r3, r2
 80092c6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80092c8:	2300      	movs	r3, #0
}
 80092ca:	4618      	mov	r0, r3
 80092cc:	3714      	adds	r7, #20
 80092ce:	46bd      	mov	sp, r7
 80092d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d4:	4770      	bx	lr

080092d6 <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80092d6:	b480      	push	{r7}
 80092d8:	b087      	sub	sp, #28
 80092da:	af00      	add	r7, sp, #0
 80092dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80092e2:	693b      	ldr	r3, [r7, #16]
 80092e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092e8:	689b      	ldr	r3, [r3, #8]
 80092ea:	f003 0306 	and.w	r3, r3, #6
 80092ee:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	2b02      	cmp	r3, #2
 80092f4:	d002      	beq.n	80092fc <USB_GetDevSpeed+0x26>
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	2b06      	cmp	r3, #6
 80092fa:	d102      	bne.n	8009302 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80092fc:	2302      	movs	r3, #2
 80092fe:	75fb      	strb	r3, [r7, #23]
 8009300:	e001      	b.n	8009306 <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8009302:	230f      	movs	r3, #15
 8009304:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009306:	7dfb      	ldrb	r3, [r7, #23]
}
 8009308:	4618      	mov	r0, r3
 800930a:	371c      	adds	r7, #28
 800930c:	46bd      	mov	sp, r7
 800930e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009312:	4770      	bx	lr

08009314 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009314:	b480      	push	{r7}
 8009316:	b085      	sub	sp, #20
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
 800931c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	781b      	ldrb	r3, [r3, #0]
 8009326:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009328:	683b      	ldr	r3, [r7, #0]
 800932a:	785b      	ldrb	r3, [r3, #1]
 800932c:	2b01      	cmp	r3, #1
 800932e:	d13a      	bne.n	80093a6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009336:	69da      	ldr	r2, [r3, #28]
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	781b      	ldrb	r3, [r3, #0]
 800933c:	f003 030f 	and.w	r3, r3, #15
 8009340:	2101      	movs	r1, #1
 8009342:	fa01 f303 	lsl.w	r3, r1, r3
 8009346:	b29b      	uxth	r3, r3
 8009348:	68f9      	ldr	r1, [r7, #12]
 800934a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800934e:	4313      	orrs	r3, r2
 8009350:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	015a      	lsls	r2, r3, #5
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	4413      	add	r3, r2
 800935a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009364:	2b00      	cmp	r3, #0
 8009366:	d155      	bne.n	8009414 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	015a      	lsls	r2, r3, #5
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	4413      	add	r3, r2
 8009370:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009374:	681a      	ldr	r2, [r3, #0]
 8009376:	683b      	ldr	r3, [r7, #0]
 8009378:	689b      	ldr	r3, [r3, #8]
 800937a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	791b      	ldrb	r3, [r3, #4]
 8009382:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009384:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009386:	68bb      	ldr	r3, [r7, #8]
 8009388:	059b      	lsls	r3, r3, #22
 800938a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800938c:	4313      	orrs	r3, r2
 800938e:	68ba      	ldr	r2, [r7, #8]
 8009390:	0151      	lsls	r1, r2, #5
 8009392:	68fa      	ldr	r2, [r7, #12]
 8009394:	440a      	add	r2, r1
 8009396:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800939a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800939e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80093a2:	6013      	str	r3, [r2, #0]
 80093a4:	e036      	b.n	8009414 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093ac:	69da      	ldr	r2, [r3, #28]
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	781b      	ldrb	r3, [r3, #0]
 80093b2:	f003 030f 	and.w	r3, r3, #15
 80093b6:	2101      	movs	r1, #1
 80093b8:	fa01 f303 	lsl.w	r3, r1, r3
 80093bc:	041b      	lsls	r3, r3, #16
 80093be:	68f9      	ldr	r1, [r7, #12]
 80093c0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80093c4:	4313      	orrs	r3, r2
 80093c6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80093c8:	68bb      	ldr	r3, [r7, #8]
 80093ca:	015a      	lsls	r2, r3, #5
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	4413      	add	r3, r2
 80093d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80093da:	2b00      	cmp	r3, #0
 80093dc:	d11a      	bne.n	8009414 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	015a      	lsls	r2, r3, #5
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	4413      	add	r3, r2
 80093e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093ea:	681a      	ldr	r2, [r3, #0]
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	689b      	ldr	r3, [r3, #8]
 80093f0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80093f4:	683b      	ldr	r3, [r7, #0]
 80093f6:	791b      	ldrb	r3, [r3, #4]
 80093f8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80093fa:	430b      	orrs	r3, r1
 80093fc:	4313      	orrs	r3, r2
 80093fe:	68ba      	ldr	r2, [r7, #8]
 8009400:	0151      	lsls	r1, r2, #5
 8009402:	68fa      	ldr	r2, [r7, #12]
 8009404:	440a      	add	r2, r1
 8009406:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800940a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800940e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009412:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009414:	2300      	movs	r3, #0
}
 8009416:	4618      	mov	r0, r3
 8009418:	3714      	adds	r7, #20
 800941a:	46bd      	mov	sp, r7
 800941c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009420:	4770      	bx	lr
	...

08009424 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009424:	b480      	push	{r7}
 8009426:	b085      	sub	sp, #20
 8009428:	af00      	add	r7, sp, #0
 800942a:	6078      	str	r0, [r7, #4]
 800942c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	785b      	ldrb	r3, [r3, #1]
 800943c:	2b01      	cmp	r3, #1
 800943e:	d161      	bne.n	8009504 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	015a      	lsls	r2, r3, #5
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	4413      	add	r3, r2
 8009448:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009452:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009456:	d11f      	bne.n	8009498 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009458:	68bb      	ldr	r3, [r7, #8]
 800945a:	015a      	lsls	r2, r3, #5
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	4413      	add	r3, r2
 8009460:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	68ba      	ldr	r2, [r7, #8]
 8009468:	0151      	lsls	r1, r2, #5
 800946a:	68fa      	ldr	r2, [r7, #12]
 800946c:	440a      	add	r2, r1
 800946e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009472:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009476:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	015a      	lsls	r2, r3, #5
 800947c:	68fb      	ldr	r3, [r7, #12]
 800947e:	4413      	add	r3, r2
 8009480:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	68ba      	ldr	r2, [r7, #8]
 8009488:	0151      	lsls	r1, r2, #5
 800948a:	68fa      	ldr	r2, [r7, #12]
 800948c:	440a      	add	r2, r1
 800948e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009492:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009496:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800949e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	781b      	ldrb	r3, [r3, #0]
 80094a4:	f003 030f 	and.w	r3, r3, #15
 80094a8:	2101      	movs	r1, #1
 80094aa:	fa01 f303 	lsl.w	r3, r1, r3
 80094ae:	b29b      	uxth	r3, r3
 80094b0:	43db      	mvns	r3, r3
 80094b2:	68f9      	ldr	r1, [r7, #12]
 80094b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80094b8:	4013      	ands	r3, r2
 80094ba:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80094c2:	69da      	ldr	r2, [r3, #28]
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	781b      	ldrb	r3, [r3, #0]
 80094c8:	f003 030f 	and.w	r3, r3, #15
 80094cc:	2101      	movs	r1, #1
 80094ce:	fa01 f303 	lsl.w	r3, r1, r3
 80094d2:	b29b      	uxth	r3, r3
 80094d4:	43db      	mvns	r3, r3
 80094d6:	68f9      	ldr	r1, [r7, #12]
 80094d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80094dc:	4013      	ands	r3, r2
 80094de:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	015a      	lsls	r2, r3, #5
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	4413      	add	r3, r2
 80094e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094ec:	681a      	ldr	r2, [r3, #0]
 80094ee:	68bb      	ldr	r3, [r7, #8]
 80094f0:	0159      	lsls	r1, r3, #5
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	440b      	add	r3, r1
 80094f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094fa:	4619      	mov	r1, r3
 80094fc:	4b35      	ldr	r3, [pc, #212]	@ (80095d4 <USB_DeactivateEndpoint+0x1b0>)
 80094fe:	4013      	ands	r3, r2
 8009500:	600b      	str	r3, [r1, #0]
 8009502:	e060      	b.n	80095c6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	015a      	lsls	r2, r3, #5
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	4413      	add	r3, r2
 800950c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009516:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800951a:	d11f      	bne.n	800955c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800951c:	68bb      	ldr	r3, [r7, #8]
 800951e:	015a      	lsls	r2, r3, #5
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	4413      	add	r3, r2
 8009524:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	68ba      	ldr	r2, [r7, #8]
 800952c:	0151      	lsls	r1, r2, #5
 800952e:	68fa      	ldr	r2, [r7, #12]
 8009530:	440a      	add	r2, r1
 8009532:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009536:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800953a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800953c:	68bb      	ldr	r3, [r7, #8]
 800953e:	015a      	lsls	r2, r3, #5
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	4413      	add	r3, r2
 8009544:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	68ba      	ldr	r2, [r7, #8]
 800954c:	0151      	lsls	r1, r2, #5
 800954e:	68fa      	ldr	r2, [r7, #12]
 8009550:	440a      	add	r2, r1
 8009552:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009556:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800955a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800955c:	68fb      	ldr	r3, [r7, #12]
 800955e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009562:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009564:	683b      	ldr	r3, [r7, #0]
 8009566:	781b      	ldrb	r3, [r3, #0]
 8009568:	f003 030f 	and.w	r3, r3, #15
 800956c:	2101      	movs	r1, #1
 800956e:	fa01 f303 	lsl.w	r3, r1, r3
 8009572:	041b      	lsls	r3, r3, #16
 8009574:	43db      	mvns	r3, r3
 8009576:	68f9      	ldr	r1, [r7, #12]
 8009578:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800957c:	4013      	ands	r3, r2
 800957e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009586:	69da      	ldr	r2, [r3, #28]
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	781b      	ldrb	r3, [r3, #0]
 800958c:	f003 030f 	and.w	r3, r3, #15
 8009590:	2101      	movs	r1, #1
 8009592:	fa01 f303 	lsl.w	r3, r1, r3
 8009596:	041b      	lsls	r3, r3, #16
 8009598:	43db      	mvns	r3, r3
 800959a:	68f9      	ldr	r1, [r7, #12]
 800959c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80095a0:	4013      	ands	r3, r2
 80095a2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	015a      	lsls	r2, r3, #5
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	4413      	add	r3, r2
 80095ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095b0:	681a      	ldr	r2, [r3, #0]
 80095b2:	68bb      	ldr	r3, [r7, #8]
 80095b4:	0159      	lsls	r1, r3, #5
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	440b      	add	r3, r1
 80095ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80095be:	4619      	mov	r1, r3
 80095c0:	4b05      	ldr	r3, [pc, #20]	@ (80095d8 <USB_DeactivateEndpoint+0x1b4>)
 80095c2:	4013      	ands	r3, r2
 80095c4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80095c6:	2300      	movs	r3, #0
}
 80095c8:	4618      	mov	r0, r3
 80095ca:	3714      	adds	r7, #20
 80095cc:	46bd      	mov	sp, r7
 80095ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d2:	4770      	bx	lr
 80095d4:	ec337800 	.word	0xec337800
 80095d8:	eff37800 	.word	0xeff37800

080095dc <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80095dc:	b580      	push	{r7, lr}
 80095de:	b086      	sub	sp, #24
 80095e0:	af00      	add	r7, sp, #0
 80095e2:	6078      	str	r0, [r7, #4]
 80095e4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 80095ea:	683b      	ldr	r3, [r7, #0]
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	785b      	ldrb	r3, [r3, #1]
 80095f4:	2b01      	cmp	r3, #1
 80095f6:	f040 8128 	bne.w	800984a <USB_EPStartXfer+0x26e>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80095fa:	683b      	ldr	r3, [r7, #0]
 80095fc:	691b      	ldr	r3, [r3, #16]
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d132      	bne.n	8009668 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009602:	693b      	ldr	r3, [r7, #16]
 8009604:	015a      	lsls	r2, r3, #5
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	4413      	add	r3, r2
 800960a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800960e:	691b      	ldr	r3, [r3, #16]
 8009610:	693a      	ldr	r2, [r7, #16]
 8009612:	0151      	lsls	r1, r2, #5
 8009614:	697a      	ldr	r2, [r7, #20]
 8009616:	440a      	add	r2, r1
 8009618:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800961c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009620:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009624:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009626:	693b      	ldr	r3, [r7, #16]
 8009628:	015a      	lsls	r2, r3, #5
 800962a:	697b      	ldr	r3, [r7, #20]
 800962c:	4413      	add	r3, r2
 800962e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009632:	691b      	ldr	r3, [r3, #16]
 8009634:	693a      	ldr	r2, [r7, #16]
 8009636:	0151      	lsls	r1, r2, #5
 8009638:	697a      	ldr	r2, [r7, #20]
 800963a:	440a      	add	r2, r1
 800963c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009640:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009644:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	015a      	lsls	r2, r3, #5
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	4413      	add	r3, r2
 800964e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009652:	691b      	ldr	r3, [r3, #16]
 8009654:	693a      	ldr	r2, [r7, #16]
 8009656:	0151      	lsls	r1, r2, #5
 8009658:	697a      	ldr	r2, [r7, #20]
 800965a:	440a      	add	r2, r1
 800965c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009660:	0cdb      	lsrs	r3, r3, #19
 8009662:	04db      	lsls	r3, r3, #19
 8009664:	6113      	str	r3, [r2, #16]
 8009666:	e092      	b.n	800978e <USB_EPStartXfer+0x1b2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009668:	693b      	ldr	r3, [r7, #16]
 800966a:	015a      	lsls	r2, r3, #5
 800966c:	697b      	ldr	r3, [r7, #20]
 800966e:	4413      	add	r3, r2
 8009670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009674:	691b      	ldr	r3, [r3, #16]
 8009676:	693a      	ldr	r2, [r7, #16]
 8009678:	0151      	lsls	r1, r2, #5
 800967a:	697a      	ldr	r2, [r7, #20]
 800967c:	440a      	add	r2, r1
 800967e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009682:	0cdb      	lsrs	r3, r3, #19
 8009684:	04db      	lsls	r3, r3, #19
 8009686:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009688:	693b      	ldr	r3, [r7, #16]
 800968a:	015a      	lsls	r2, r3, #5
 800968c:	697b      	ldr	r3, [r7, #20]
 800968e:	4413      	add	r3, r2
 8009690:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009694:	691b      	ldr	r3, [r3, #16]
 8009696:	693a      	ldr	r2, [r7, #16]
 8009698:	0151      	lsls	r1, r2, #5
 800969a:	697a      	ldr	r2, [r7, #20]
 800969c:	440a      	add	r2, r1
 800969e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80096a2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80096a6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80096aa:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80096ac:	693b      	ldr	r3, [r7, #16]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d11a      	bne.n	80096e8 <USB_EPStartXfer+0x10c>
      {
        if (ep->xfer_len > ep->maxpacket)
 80096b2:	683b      	ldr	r3, [r7, #0]
 80096b4:	691a      	ldr	r2, [r3, #16]
 80096b6:	683b      	ldr	r3, [r7, #0]
 80096b8:	689b      	ldr	r3, [r3, #8]
 80096ba:	429a      	cmp	r2, r3
 80096bc:	d903      	bls.n	80096c6 <USB_EPStartXfer+0xea>
        {
          ep->xfer_len = ep->maxpacket;
 80096be:	683b      	ldr	r3, [r7, #0]
 80096c0:	689a      	ldr	r2, [r3, #8]
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80096c6:	693b      	ldr	r3, [r7, #16]
 80096c8:	015a      	lsls	r2, r3, #5
 80096ca:	697b      	ldr	r3, [r7, #20]
 80096cc:	4413      	add	r3, r2
 80096ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096d2:	691b      	ldr	r3, [r3, #16]
 80096d4:	693a      	ldr	r2, [r7, #16]
 80096d6:	0151      	lsls	r1, r2, #5
 80096d8:	697a      	ldr	r2, [r7, #20]
 80096da:	440a      	add	r2, r1
 80096dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80096e0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80096e4:	6113      	str	r3, [r2, #16]
 80096e6:	e01b      	b.n	8009720 <USB_EPStartXfer+0x144>
      }
      else
      {
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 80096e8:	693b      	ldr	r3, [r7, #16]
 80096ea:	015a      	lsls	r2, r3, #5
 80096ec:	697b      	ldr	r3, [r7, #20]
 80096ee:	4413      	add	r3, r2
 80096f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096f4:	691a      	ldr	r2, [r3, #16]
                                       (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	6919      	ldr	r1, [r3, #16]
 80096fa:	683b      	ldr	r3, [r7, #0]
 80096fc:	689b      	ldr	r3, [r3, #8]
 80096fe:	440b      	add	r3, r1
 8009700:	1e59      	subs	r1, r3, #1
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	fbb1 f3f3 	udiv	r3, r1, r3
 800970a:	04d9      	lsls	r1, r3, #19
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800970c:	4b8d      	ldr	r3, [pc, #564]	@ (8009944 <USB_EPStartXfer+0x368>)
 800970e:	400b      	ands	r3, r1
 8009710:	6939      	ldr	r1, [r7, #16]
 8009712:	0148      	lsls	r0, r1, #5
 8009714:	6979      	ldr	r1, [r7, #20]
 8009716:	4401      	add	r1, r0
 8009718:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800971c:	4313      	orrs	r3, r2
 800971e:	610b      	str	r3, [r1, #16]
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009720:	693b      	ldr	r3, [r7, #16]
 8009722:	015a      	lsls	r2, r3, #5
 8009724:	697b      	ldr	r3, [r7, #20]
 8009726:	4413      	add	r3, r2
 8009728:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800972c:	691a      	ldr	r2, [r3, #16]
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	691b      	ldr	r3, [r3, #16]
 8009732:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009736:	6939      	ldr	r1, [r7, #16]
 8009738:	0148      	lsls	r0, r1, #5
 800973a:	6979      	ldr	r1, [r7, #20]
 800973c:	4401      	add	r1, r0
 800973e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009742:	4313      	orrs	r3, r2
 8009744:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	791b      	ldrb	r3, [r3, #4]
 800974a:	2b01      	cmp	r3, #1
 800974c:	d11f      	bne.n	800978e <USB_EPStartXfer+0x1b2>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800974e:	693b      	ldr	r3, [r7, #16]
 8009750:	015a      	lsls	r2, r3, #5
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	4413      	add	r3, r2
 8009756:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800975a:	691b      	ldr	r3, [r3, #16]
 800975c:	693a      	ldr	r2, [r7, #16]
 800975e:	0151      	lsls	r1, r2, #5
 8009760:	697a      	ldr	r2, [r7, #20]
 8009762:	440a      	add	r2, r1
 8009764:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009768:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800976c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800976e:	693b      	ldr	r3, [r7, #16]
 8009770:	015a      	lsls	r2, r3, #5
 8009772:	697b      	ldr	r3, [r7, #20]
 8009774:	4413      	add	r3, r2
 8009776:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800977a:	691b      	ldr	r3, [r3, #16]
 800977c:	693a      	ldr	r2, [r7, #16]
 800977e:	0151      	lsls	r1, r2, #5
 8009780:	697a      	ldr	r2, [r7, #20]
 8009782:	440a      	add	r2, r1
 8009784:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009788:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800978c:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800978e:	693b      	ldr	r3, [r7, #16]
 8009790:	015a      	lsls	r2, r3, #5
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	4413      	add	r3, r2
 8009796:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800979a:	681b      	ldr	r3, [r3, #0]
 800979c:	693a      	ldr	r2, [r7, #16]
 800979e:	0151      	lsls	r1, r2, #5
 80097a0:	697a      	ldr	r2, [r7, #20]
 80097a2:	440a      	add	r2, r1
 80097a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097a8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80097ac:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	791b      	ldrb	r3, [r3, #4]
 80097b2:	2b01      	cmp	r3, #1
 80097b4:	d015      	beq.n	80097e2 <USB_EPStartXfer+0x206>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	691b      	ldr	r3, [r3, #16]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	f000 8139 	beq.w	8009a32 <USB_EPStartXfer+0x456>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80097c0:	697b      	ldr	r3, [r7, #20]
 80097c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	781b      	ldrb	r3, [r3, #0]
 80097cc:	f003 030f 	and.w	r3, r3, #15
 80097d0:	2101      	movs	r1, #1
 80097d2:	fa01 f303 	lsl.w	r3, r1, r3
 80097d6:	6979      	ldr	r1, [r7, #20]
 80097d8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80097dc:	4313      	orrs	r3, r2
 80097de:	634b      	str	r3, [r1, #52]	@ 0x34
 80097e0:	e127      	b.n	8009a32 <USB_EPStartXfer+0x456>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80097e2:	697b      	ldr	r3, [r7, #20]
 80097e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097e8:	689b      	ldr	r3, [r3, #8]
 80097ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d110      	bne.n	8009814 <USB_EPStartXfer+0x238>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80097f2:	693b      	ldr	r3, [r7, #16]
 80097f4:	015a      	lsls	r2, r3, #5
 80097f6:	697b      	ldr	r3, [r7, #20]
 80097f8:	4413      	add	r3, r2
 80097fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	693a      	ldr	r2, [r7, #16]
 8009802:	0151      	lsls	r1, r2, #5
 8009804:	697a      	ldr	r2, [r7, #20]
 8009806:	440a      	add	r2, r1
 8009808:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800980c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009810:	6013      	str	r3, [r2, #0]
 8009812:	e00f      	b.n	8009834 <USB_EPStartXfer+0x258>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009814:	693b      	ldr	r3, [r7, #16]
 8009816:	015a      	lsls	r2, r3, #5
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	4413      	add	r3, r2
 800981c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	693a      	ldr	r2, [r7, #16]
 8009824:	0151      	lsls	r1, r2, #5
 8009826:	697a      	ldr	r2, [r7, #20]
 8009828:	440a      	add	r2, r1
 800982a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800982e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009832:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8009834:	683b      	ldr	r3, [r7, #0]
 8009836:	68d9      	ldr	r1, [r3, #12]
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	781a      	ldrb	r2, [r3, #0]
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	691b      	ldr	r3, [r3, #16]
 8009840:	b29b      	uxth	r3, r3
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f000 f9a6 	bl	8009b94 <USB_WritePacket>
 8009848:	e0f3      	b.n	8009a32 <USB_EPStartXfer+0x456>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800984a:	693b      	ldr	r3, [r7, #16]
 800984c:	015a      	lsls	r2, r3, #5
 800984e:	697b      	ldr	r3, [r7, #20]
 8009850:	4413      	add	r3, r2
 8009852:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009856:	691b      	ldr	r3, [r3, #16]
 8009858:	693a      	ldr	r2, [r7, #16]
 800985a:	0151      	lsls	r1, r2, #5
 800985c:	697a      	ldr	r2, [r7, #20]
 800985e:	440a      	add	r2, r1
 8009860:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009864:	0cdb      	lsrs	r3, r3, #19
 8009866:	04db      	lsls	r3, r3, #19
 8009868:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800986a:	693b      	ldr	r3, [r7, #16]
 800986c:	015a      	lsls	r2, r3, #5
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	4413      	add	r3, r2
 8009872:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009876:	691b      	ldr	r3, [r3, #16]
 8009878:	693a      	ldr	r2, [r7, #16]
 800987a:	0151      	lsls	r1, r2, #5
 800987c:	697a      	ldr	r2, [r7, #20]
 800987e:	440a      	add	r2, r1
 8009880:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009884:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009888:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800988c:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800988e:	693b      	ldr	r3, [r7, #16]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d12f      	bne.n	80098f4 <USB_EPStartXfer+0x318>
    {
      if (ep->xfer_len > 0U)
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	691b      	ldr	r3, [r3, #16]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d003      	beq.n	80098a4 <USB_EPStartXfer+0x2c8>
      {
        ep->xfer_len = ep->maxpacket;
 800989c:	683b      	ldr	r3, [r7, #0]
 800989e:	689a      	ldr	r2, [r3, #8]
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	689a      	ldr	r2, [r3, #8]
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80098ac:	693b      	ldr	r3, [r7, #16]
 80098ae:	015a      	lsls	r2, r3, #5
 80098b0:	697b      	ldr	r3, [r7, #20]
 80098b2:	4413      	add	r3, r2
 80098b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098b8:	691a      	ldr	r2, [r3, #16]
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	6a1b      	ldr	r3, [r3, #32]
 80098be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80098c2:	6939      	ldr	r1, [r7, #16]
 80098c4:	0148      	lsls	r0, r1, #5
 80098c6:	6979      	ldr	r1, [r7, #20]
 80098c8:	4401      	add	r1, r0
 80098ca:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80098ce:	4313      	orrs	r3, r2
 80098d0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80098d2:	693b      	ldr	r3, [r7, #16]
 80098d4:	015a      	lsls	r2, r3, #5
 80098d6:	697b      	ldr	r3, [r7, #20]
 80098d8:	4413      	add	r3, r2
 80098da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098de:	691b      	ldr	r3, [r3, #16]
 80098e0:	693a      	ldr	r2, [r7, #16]
 80098e2:	0151      	lsls	r1, r2, #5
 80098e4:	697a      	ldr	r2, [r7, #20]
 80098e6:	440a      	add	r2, r1
 80098e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80098ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80098f0:	6113      	str	r3, [r2, #16]
 80098f2:	e061      	b.n	80099b8 <USB_EPStartXfer+0x3dc>
    }
    else
    {
      if (ep->xfer_len == 0U)
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	691b      	ldr	r3, [r3, #16]
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d125      	bne.n	8009948 <USB_EPStartXfer+0x36c>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80098fc:	693b      	ldr	r3, [r7, #16]
 80098fe:	015a      	lsls	r2, r3, #5
 8009900:	697b      	ldr	r3, [r7, #20]
 8009902:	4413      	add	r3, r2
 8009904:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009908:	691a      	ldr	r2, [r3, #16]
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009912:	6939      	ldr	r1, [r7, #16]
 8009914:	0148      	lsls	r0, r1, #5
 8009916:	6979      	ldr	r1, [r7, #20]
 8009918:	4401      	add	r1, r0
 800991a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800991e:	4313      	orrs	r3, r2
 8009920:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009922:	693b      	ldr	r3, [r7, #16]
 8009924:	015a      	lsls	r2, r3, #5
 8009926:	697b      	ldr	r3, [r7, #20]
 8009928:	4413      	add	r3, r2
 800992a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800992e:	691b      	ldr	r3, [r3, #16]
 8009930:	693a      	ldr	r2, [r7, #16]
 8009932:	0151      	lsls	r1, r2, #5
 8009934:	697a      	ldr	r2, [r7, #20]
 8009936:	440a      	add	r2, r1
 8009938:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800993c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009940:	6113      	str	r3, [r2, #16]
 8009942:	e039      	b.n	80099b8 <USB_EPStartXfer+0x3dc>
 8009944:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	691a      	ldr	r2, [r3, #16]
 800994c:	683b      	ldr	r3, [r7, #0]
 800994e:	689b      	ldr	r3, [r3, #8]
 8009950:	4413      	add	r3, r2
 8009952:	1e5a      	subs	r2, r3, #1
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	689b      	ldr	r3, [r3, #8]
 8009958:	fbb2 f3f3 	udiv	r3, r2, r3
 800995c:	81fb      	strh	r3, [r7, #14]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800995e:	683b      	ldr	r3, [r7, #0]
 8009960:	689b      	ldr	r3, [r3, #8]
 8009962:	89fa      	ldrh	r2, [r7, #14]
 8009964:	fb03 f202 	mul.w	r2, r3, r2
 8009968:	683b      	ldr	r3, [r7, #0]
 800996a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800996c:	693b      	ldr	r3, [r7, #16]
 800996e:	015a      	lsls	r2, r3, #5
 8009970:	697b      	ldr	r3, [r7, #20]
 8009972:	4413      	add	r3, r2
 8009974:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009978:	691a      	ldr	r2, [r3, #16]
 800997a:	89fb      	ldrh	r3, [r7, #14]
 800997c:	04d9      	lsls	r1, r3, #19
 800997e:	4b2f      	ldr	r3, [pc, #188]	@ (8009a3c <USB_EPStartXfer+0x460>)
 8009980:	400b      	ands	r3, r1
 8009982:	6939      	ldr	r1, [r7, #16]
 8009984:	0148      	lsls	r0, r1, #5
 8009986:	6979      	ldr	r1, [r7, #20]
 8009988:	4401      	add	r1, r0
 800998a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800998e:	4313      	orrs	r3, r2
 8009990:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009992:	693b      	ldr	r3, [r7, #16]
 8009994:	015a      	lsls	r2, r3, #5
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	4413      	add	r3, r2
 800999a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800999e:	691a      	ldr	r2, [r3, #16]
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	6a1b      	ldr	r3, [r3, #32]
 80099a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80099a8:	6939      	ldr	r1, [r7, #16]
 80099aa:	0148      	lsls	r0, r1, #5
 80099ac:	6979      	ldr	r1, [r7, #20]
 80099ae:	4401      	add	r1, r0
 80099b0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80099b4:	4313      	orrs	r3, r2
 80099b6:	610b      	str	r3, [r1, #16]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	791b      	ldrb	r3, [r3, #4]
 80099bc:	2b01      	cmp	r3, #1
 80099be:	d128      	bne.n	8009a12 <USB_EPStartXfer+0x436>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80099c0:	697b      	ldr	r3, [r7, #20]
 80099c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80099c6:	689b      	ldr	r3, [r3, #8]
 80099c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d110      	bne.n	80099f2 <USB_EPStartXfer+0x416>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80099d0:	693b      	ldr	r3, [r7, #16]
 80099d2:	015a      	lsls	r2, r3, #5
 80099d4:	697b      	ldr	r3, [r7, #20]
 80099d6:	4413      	add	r3, r2
 80099d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	693a      	ldr	r2, [r7, #16]
 80099e0:	0151      	lsls	r1, r2, #5
 80099e2:	697a      	ldr	r2, [r7, #20]
 80099e4:	440a      	add	r2, r1
 80099e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80099ea:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80099ee:	6013      	str	r3, [r2, #0]
 80099f0:	e00f      	b.n	8009a12 <USB_EPStartXfer+0x436>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80099f2:	693b      	ldr	r3, [r7, #16]
 80099f4:	015a      	lsls	r2, r3, #5
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	4413      	add	r3, r2
 80099fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	693a      	ldr	r2, [r7, #16]
 8009a02:	0151      	lsls	r1, r2, #5
 8009a04:	697a      	ldr	r2, [r7, #20]
 8009a06:	440a      	add	r2, r1
 8009a08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009a10:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009a12:	693b      	ldr	r3, [r7, #16]
 8009a14:	015a      	lsls	r2, r3, #5
 8009a16:	697b      	ldr	r3, [r7, #20]
 8009a18:	4413      	add	r3, r2
 8009a1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	693a      	ldr	r2, [r7, #16]
 8009a22:	0151      	lsls	r1, r2, #5
 8009a24:	697a      	ldr	r2, [r7, #20]
 8009a26:	440a      	add	r2, r1
 8009a28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009a2c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009a30:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009a32:	2300      	movs	r3, #0
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3718      	adds	r7, #24
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}
 8009a3c:	1ff80000 	.word	0x1ff80000

08009a40 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009a40:	b480      	push	{r7}
 8009a42:	b087      	sub	sp, #28
 8009a44:	af00      	add	r7, sp, #0
 8009a46:	6078      	str	r0, [r7, #4]
 8009a48:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009a4e:	2300      	movs	r3, #0
 8009a50:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009a56:	683b      	ldr	r3, [r7, #0]
 8009a58:	785b      	ldrb	r3, [r3, #1]
 8009a5a:	2b01      	cmp	r3, #1
 8009a5c:	d14a      	bne.n	8009af4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009a5e:	683b      	ldr	r3, [r7, #0]
 8009a60:	781b      	ldrb	r3, [r3, #0]
 8009a62:	015a      	lsls	r2, r3, #5
 8009a64:	693b      	ldr	r3, [r7, #16]
 8009a66:	4413      	add	r3, r2
 8009a68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a72:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a76:	f040 8086 	bne.w	8009b86 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	015a      	lsls	r2, r3, #5
 8009a80:	693b      	ldr	r3, [r7, #16]
 8009a82:	4413      	add	r3, r2
 8009a84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	683a      	ldr	r2, [r7, #0]
 8009a8c:	7812      	ldrb	r2, [r2, #0]
 8009a8e:	0151      	lsls	r1, r2, #5
 8009a90:	693a      	ldr	r2, [r7, #16]
 8009a92:	440a      	add	r2, r1
 8009a94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a98:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009a9c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009a9e:	683b      	ldr	r3, [r7, #0]
 8009aa0:	781b      	ldrb	r3, [r3, #0]
 8009aa2:	015a      	lsls	r2, r3, #5
 8009aa4:	693b      	ldr	r3, [r7, #16]
 8009aa6:	4413      	add	r3, r2
 8009aa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	683a      	ldr	r2, [r7, #0]
 8009ab0:	7812      	ldrb	r2, [r2, #0]
 8009ab2:	0151      	lsls	r1, r2, #5
 8009ab4:	693a      	ldr	r2, [r7, #16]
 8009ab6:	440a      	add	r2, r1
 8009ab8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009abc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009ac0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	3301      	adds	r3, #1
 8009ac6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009ac8:	68fb      	ldr	r3, [r7, #12]
 8009aca:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009ace:	4293      	cmp	r3, r2
 8009ad0:	d902      	bls.n	8009ad8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009ad2:	2301      	movs	r3, #1
 8009ad4:	75fb      	strb	r3, [r7, #23]
          break;
 8009ad6:	e056      	b.n	8009b86 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009ad8:	683b      	ldr	r3, [r7, #0]
 8009ada:	781b      	ldrb	r3, [r3, #0]
 8009adc:	015a      	lsls	r2, r3, #5
 8009ade:	693b      	ldr	r3, [r7, #16]
 8009ae0:	4413      	add	r3, r2
 8009ae2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009aec:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009af0:	d0e7      	beq.n	8009ac2 <USB_EPStopXfer+0x82>
 8009af2:	e048      	b.n	8009b86 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009af4:	683b      	ldr	r3, [r7, #0]
 8009af6:	781b      	ldrb	r3, [r3, #0]
 8009af8:	015a      	lsls	r2, r3, #5
 8009afa:	693b      	ldr	r3, [r7, #16]
 8009afc:	4413      	add	r3, r2
 8009afe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009b08:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009b0c:	d13b      	bne.n	8009b86 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	781b      	ldrb	r3, [r3, #0]
 8009b12:	015a      	lsls	r2, r3, #5
 8009b14:	693b      	ldr	r3, [r7, #16]
 8009b16:	4413      	add	r3, r2
 8009b18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	683a      	ldr	r2, [r7, #0]
 8009b20:	7812      	ldrb	r2, [r2, #0]
 8009b22:	0151      	lsls	r1, r2, #5
 8009b24:	693a      	ldr	r2, [r7, #16]
 8009b26:	440a      	add	r2, r1
 8009b28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b2c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009b30:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	781b      	ldrb	r3, [r3, #0]
 8009b36:	015a      	lsls	r2, r3, #5
 8009b38:	693b      	ldr	r3, [r7, #16]
 8009b3a:	4413      	add	r3, r2
 8009b3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	683a      	ldr	r2, [r7, #0]
 8009b44:	7812      	ldrb	r2, [r2, #0]
 8009b46:	0151      	lsls	r1, r2, #5
 8009b48:	693a      	ldr	r2, [r7, #16]
 8009b4a:	440a      	add	r2, r1
 8009b4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009b50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009b54:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	3301      	adds	r3, #1
 8009b5a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009b62:	4293      	cmp	r3, r2
 8009b64:	d902      	bls.n	8009b6c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009b66:	2301      	movs	r3, #1
 8009b68:	75fb      	strb	r3, [r7, #23]
          break;
 8009b6a:	e00c      	b.n	8009b86 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	781b      	ldrb	r3, [r3, #0]
 8009b70:	015a      	lsls	r2, r3, #5
 8009b72:	693b      	ldr	r3, [r7, #16]
 8009b74:	4413      	add	r3, r2
 8009b76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009b80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009b84:	d0e7      	beq.n	8009b56 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009b86:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b88:	4618      	mov	r0, r3
 8009b8a:	371c      	adds	r7, #28
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr

08009b94 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8009b94:	b480      	push	{r7}
 8009b96:	b089      	sub	sp, #36	@ 0x24
 8009b98:	af00      	add	r7, sp, #0
 8009b9a:	60f8      	str	r0, [r7, #12]
 8009b9c:	60b9      	str	r1, [r7, #8]
 8009b9e:	4611      	mov	r1, r2
 8009ba0:	461a      	mov	r2, r3
 8009ba2:	460b      	mov	r3, r1
 8009ba4:	71fb      	strb	r3, [r7, #7]
 8009ba6:	4613      	mov	r3, r2
 8009ba8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009bae:	68bb      	ldr	r3, [r7, #8]
 8009bb0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8009bb2:	88bb      	ldrh	r3, [r7, #4]
 8009bb4:	3303      	adds	r3, #3
 8009bb6:	089b      	lsrs	r3, r3, #2
 8009bb8:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8009bba:	2300      	movs	r3, #0
 8009bbc:	61bb      	str	r3, [r7, #24]
 8009bbe:	e018      	b.n	8009bf2 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009bc0:	79fb      	ldrb	r3, [r7, #7]
 8009bc2:	031a      	lsls	r2, r3, #12
 8009bc4:	697b      	ldr	r3, [r7, #20]
 8009bc6:	4413      	add	r3, r2
 8009bc8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009bcc:	461a      	mov	r2, r3
 8009bce:	69fb      	ldr	r3, [r7, #28]
 8009bd0:	681b      	ldr	r3, [r3, #0]
 8009bd2:	6013      	str	r3, [r2, #0]
    pSrc++;
 8009bd4:	69fb      	ldr	r3, [r7, #28]
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8009bda:	69fb      	ldr	r3, [r7, #28]
 8009bdc:	3301      	adds	r3, #1
 8009bde:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8009be0:	69fb      	ldr	r3, [r7, #28]
 8009be2:	3301      	adds	r3, #1
 8009be4:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8009be6:	69fb      	ldr	r3, [r7, #28]
 8009be8:	3301      	adds	r3, #1
 8009bea:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009bec:	69bb      	ldr	r3, [r7, #24]
 8009bee:	3301      	adds	r3, #1
 8009bf0:	61bb      	str	r3, [r7, #24]
 8009bf2:	69ba      	ldr	r2, [r7, #24]
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	429a      	cmp	r2, r3
 8009bf8:	d3e2      	bcc.n	8009bc0 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8009bfa:	2300      	movs	r3, #0
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3724      	adds	r7, #36	@ 0x24
 8009c00:	46bd      	mov	sp, r7
 8009c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c06:	4770      	bx	lr

08009c08 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009c08:	b480      	push	{r7}
 8009c0a:	b08b      	sub	sp, #44	@ 0x2c
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	60f8      	str	r0, [r7, #12]
 8009c10:	60b9      	str	r1, [r7, #8]
 8009c12:	4613      	mov	r3, r2
 8009c14:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8009c1e:	88fb      	ldrh	r3, [r7, #6]
 8009c20:	089b      	lsrs	r3, r3, #2
 8009c22:	b29b      	uxth	r3, r3
 8009c24:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009c26:	88fb      	ldrh	r3, [r7, #6]
 8009c28:	f003 0303 	and.w	r3, r3, #3
 8009c2c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009c2e:	2300      	movs	r3, #0
 8009c30:	623b      	str	r3, [r7, #32]
 8009c32:	e014      	b.n	8009c5e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009c34:	69bb      	ldr	r3, [r7, #24]
 8009c36:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c3a:	681a      	ldr	r2, [r3, #0]
 8009c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c3e:	601a      	str	r2, [r3, #0]
    pDest++;
 8009c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c42:	3301      	adds	r3, #1
 8009c44:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c48:	3301      	adds	r3, #1
 8009c4a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c4e:	3301      	adds	r3, #1
 8009c50:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8009c52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c54:	3301      	adds	r3, #1
 8009c56:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8009c58:	6a3b      	ldr	r3, [r7, #32]
 8009c5a:	3301      	adds	r3, #1
 8009c5c:	623b      	str	r3, [r7, #32]
 8009c5e:	6a3a      	ldr	r2, [r7, #32]
 8009c60:	697b      	ldr	r3, [r7, #20]
 8009c62:	429a      	cmp	r2, r3
 8009c64:	d3e6      	bcc.n	8009c34 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8009c66:	8bfb      	ldrh	r3, [r7, #30]
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d01e      	beq.n	8009caa <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009c70:	69bb      	ldr	r3, [r7, #24]
 8009c72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009c76:	461a      	mov	r2, r3
 8009c78:	f107 0310 	add.w	r3, r7, #16
 8009c7c:	6812      	ldr	r2, [r2, #0]
 8009c7e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009c80:	693a      	ldr	r2, [r7, #16]
 8009c82:	6a3b      	ldr	r3, [r7, #32]
 8009c84:	b2db      	uxtb	r3, r3
 8009c86:	00db      	lsls	r3, r3, #3
 8009c88:	fa22 f303 	lsr.w	r3, r2, r3
 8009c8c:	b2da      	uxtb	r2, r3
 8009c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c90:	701a      	strb	r2, [r3, #0]
      i++;
 8009c92:	6a3b      	ldr	r3, [r7, #32]
 8009c94:	3301      	adds	r3, #1
 8009c96:	623b      	str	r3, [r7, #32]
      pDest++;
 8009c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c9a:	3301      	adds	r3, #1
 8009c9c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009c9e:	8bfb      	ldrh	r3, [r7, #30]
 8009ca0:	3b01      	subs	r3, #1
 8009ca2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009ca4:	8bfb      	ldrh	r3, [r7, #30]
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d1ea      	bne.n	8009c80 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8009caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009cac:	4618      	mov	r0, r3
 8009cae:	372c      	adds	r7, #44	@ 0x2c
 8009cb0:	46bd      	mov	sp, r7
 8009cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb6:	4770      	bx	lr

08009cb8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009cb8:	b480      	push	{r7}
 8009cba:	b085      	sub	sp, #20
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
 8009cc0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009cc6:	683b      	ldr	r3, [r7, #0]
 8009cc8:	781b      	ldrb	r3, [r3, #0]
 8009cca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009ccc:	683b      	ldr	r3, [r7, #0]
 8009cce:	785b      	ldrb	r3, [r3, #1]
 8009cd0:	2b01      	cmp	r3, #1
 8009cd2:	d12c      	bne.n	8009d2e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009cd4:	68bb      	ldr	r3, [r7, #8]
 8009cd6:	015a      	lsls	r2, r3, #5
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	4413      	add	r3, r2
 8009cdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	db12      	blt.n	8009d0c <USB_EPSetStall+0x54>
 8009ce6:	68bb      	ldr	r3, [r7, #8]
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d00f      	beq.n	8009d0c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	015a      	lsls	r2, r3, #5
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	4413      	add	r3, r2
 8009cf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	68ba      	ldr	r2, [r7, #8]
 8009cfc:	0151      	lsls	r1, r2, #5
 8009cfe:	68fa      	ldr	r2, [r7, #12]
 8009d00:	440a      	add	r2, r1
 8009d02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d06:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009d0a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	015a      	lsls	r2, r3, #5
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	4413      	add	r3, r2
 8009d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	68ba      	ldr	r2, [r7, #8]
 8009d1c:	0151      	lsls	r1, r2, #5
 8009d1e:	68fa      	ldr	r2, [r7, #12]
 8009d20:	440a      	add	r2, r1
 8009d22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009d26:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009d2a:	6013      	str	r3, [r2, #0]
 8009d2c:	e02b      	b.n	8009d86 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009d2e:	68bb      	ldr	r3, [r7, #8]
 8009d30:	015a      	lsls	r2, r3, #5
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	4413      	add	r3, r2
 8009d36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	db12      	blt.n	8009d66 <USB_EPSetStall+0xae>
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d00f      	beq.n	8009d66 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8009d46:	68bb      	ldr	r3, [r7, #8]
 8009d48:	015a      	lsls	r2, r3, #5
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	4413      	add	r3, r2
 8009d4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	68ba      	ldr	r2, [r7, #8]
 8009d56:	0151      	lsls	r1, r2, #5
 8009d58:	68fa      	ldr	r2, [r7, #12]
 8009d5a:	440a      	add	r2, r1
 8009d5c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d60:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8009d64:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	015a      	lsls	r2, r3, #5
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	4413      	add	r3, r2
 8009d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	68ba      	ldr	r2, [r7, #8]
 8009d76:	0151      	lsls	r1, r2, #5
 8009d78:	68fa      	ldr	r2, [r7, #12]
 8009d7a:	440a      	add	r2, r1
 8009d7c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d80:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009d84:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009d86:	2300      	movs	r3, #0
}
 8009d88:	4618      	mov	r0, r3
 8009d8a:	3714      	adds	r7, #20
 8009d8c:	46bd      	mov	sp, r7
 8009d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d92:	4770      	bx	lr

08009d94 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009d94:	b480      	push	{r7}
 8009d96:	b085      	sub	sp, #20
 8009d98:	af00      	add	r7, sp, #0
 8009d9a:	6078      	str	r0, [r7, #4]
 8009d9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	781b      	ldrb	r3, [r3, #0]
 8009da6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	785b      	ldrb	r3, [r3, #1]
 8009dac:	2b01      	cmp	r3, #1
 8009dae:	d128      	bne.n	8009e02 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009db0:	68bb      	ldr	r3, [r7, #8]
 8009db2:	015a      	lsls	r2, r3, #5
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	4413      	add	r3, r2
 8009db8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	68ba      	ldr	r2, [r7, #8]
 8009dc0:	0151      	lsls	r1, r2, #5
 8009dc2:	68fa      	ldr	r2, [r7, #12]
 8009dc4:	440a      	add	r2, r1
 8009dc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009dca:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009dce:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	791b      	ldrb	r3, [r3, #4]
 8009dd4:	2b03      	cmp	r3, #3
 8009dd6:	d003      	beq.n	8009de0 <USB_EPClearStall+0x4c>
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	791b      	ldrb	r3, [r3, #4]
 8009ddc:	2b02      	cmp	r3, #2
 8009dde:	d138      	bne.n	8009e52 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009de0:	68bb      	ldr	r3, [r7, #8]
 8009de2:	015a      	lsls	r2, r3, #5
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	4413      	add	r3, r2
 8009de8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	68ba      	ldr	r2, [r7, #8]
 8009df0:	0151      	lsls	r1, r2, #5
 8009df2:	68fa      	ldr	r2, [r7, #12]
 8009df4:	440a      	add	r2, r1
 8009df6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009dfa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009dfe:	6013      	str	r3, [r2, #0]
 8009e00:	e027      	b.n	8009e52 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009e02:	68bb      	ldr	r3, [r7, #8]
 8009e04:	015a      	lsls	r2, r3, #5
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	4413      	add	r3, r2
 8009e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	68ba      	ldr	r2, [r7, #8]
 8009e12:	0151      	lsls	r1, r2, #5
 8009e14:	68fa      	ldr	r2, [r7, #12]
 8009e16:	440a      	add	r2, r1
 8009e18:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e1c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009e20:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009e22:	683b      	ldr	r3, [r7, #0]
 8009e24:	791b      	ldrb	r3, [r3, #4]
 8009e26:	2b03      	cmp	r3, #3
 8009e28:	d003      	beq.n	8009e32 <USB_EPClearStall+0x9e>
 8009e2a:	683b      	ldr	r3, [r7, #0]
 8009e2c:	791b      	ldrb	r3, [r3, #4]
 8009e2e:	2b02      	cmp	r3, #2
 8009e30:	d10f      	bne.n	8009e52 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009e32:	68bb      	ldr	r3, [r7, #8]
 8009e34:	015a      	lsls	r2, r3, #5
 8009e36:	68fb      	ldr	r3, [r7, #12]
 8009e38:	4413      	add	r3, r2
 8009e3a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e3e:	681b      	ldr	r3, [r3, #0]
 8009e40:	68ba      	ldr	r2, [r7, #8]
 8009e42:	0151      	lsls	r1, r2, #5
 8009e44:	68fa      	ldr	r2, [r7, #12]
 8009e46:	440a      	add	r2, r1
 8009e48:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009e4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009e50:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009e52:	2300      	movs	r3, #0
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3714      	adds	r7, #20
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5e:	4770      	bx	lr

08009e60 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009e60:	b480      	push	{r7}
 8009e62:	b085      	sub	sp, #20
 8009e64:	af00      	add	r7, sp, #0
 8009e66:	6078      	str	r0, [r7, #4]
 8009e68:	460b      	mov	r3, r1
 8009e6a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	68fa      	ldr	r2, [r7, #12]
 8009e7a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009e7e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009e82:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009e8a:	681a      	ldr	r2, [r3, #0]
 8009e8c:	78fb      	ldrb	r3, [r7, #3]
 8009e8e:	011b      	lsls	r3, r3, #4
 8009e90:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009e94:	68f9      	ldr	r1, [r7, #12]
 8009e96:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009e9a:	4313      	orrs	r3, r2
 8009e9c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009e9e:	2300      	movs	r3, #0
}
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	3714      	adds	r7, #20
 8009ea4:	46bd      	mov	sp, r7
 8009ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eaa:	4770      	bx	lr

08009eac <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009eac:	b480      	push	{r7}
 8009eae:	b085      	sub	sp, #20
 8009eb0:	af00      	add	r7, sp, #0
 8009eb2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	68fa      	ldr	r2, [r7, #12]
 8009ec2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009ec6:	f023 0303 	bic.w	r3, r3, #3
 8009eca:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ed2:	685b      	ldr	r3, [r3, #4]
 8009ed4:	68fa      	ldr	r2, [r7, #12]
 8009ed6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009eda:	f023 0302 	bic.w	r3, r3, #2
 8009ede:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009ee0:	2300      	movs	r3, #0
}
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	3714      	adds	r7, #20
 8009ee6:	46bd      	mov	sp, r7
 8009ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eec:	4770      	bx	lr

08009eee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009eee:	b480      	push	{r7}
 8009ef0:	b085      	sub	sp, #20
 8009ef2:	af00      	add	r7, sp, #0
 8009ef4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	68fa      	ldr	r2, [r7, #12]
 8009f04:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009f08:	f023 0303 	bic.w	r3, r3, #3
 8009f0c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f14:	685b      	ldr	r3, [r3, #4]
 8009f16:	68fa      	ldr	r2, [r7, #12]
 8009f18:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009f1c:	f043 0302 	orr.w	r3, r3, #2
 8009f20:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009f22:	2300      	movs	r3, #0
}
 8009f24:	4618      	mov	r0, r3
 8009f26:	3714      	adds	r7, #20
 8009f28:	46bd      	mov	sp, r7
 8009f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2e:	4770      	bx	lr

08009f30 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8009f30:	b480      	push	{r7}
 8009f32:	b085      	sub	sp, #20
 8009f34:	af00      	add	r7, sp, #0
 8009f36:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	695b      	ldr	r3, [r3, #20]
 8009f3c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	699b      	ldr	r3, [r3, #24]
 8009f42:	68fa      	ldr	r2, [r7, #12]
 8009f44:	4013      	ands	r3, r2
 8009f46:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009f48:	68fb      	ldr	r3, [r7, #12]
}
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	3714      	adds	r7, #20
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f54:	4770      	bx	lr

08009f56 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009f56:	b480      	push	{r7}
 8009f58:	b085      	sub	sp, #20
 8009f5a:	af00      	add	r7, sp, #0
 8009f5c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f68:	699b      	ldr	r3, [r3, #24]
 8009f6a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f72:	69db      	ldr	r3, [r3, #28]
 8009f74:	68ba      	ldr	r2, [r7, #8]
 8009f76:	4013      	ands	r3, r2
 8009f78:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8009f7a:	68bb      	ldr	r3, [r7, #8]
 8009f7c:	0c1b      	lsrs	r3, r3, #16
}
 8009f7e:	4618      	mov	r0, r3
 8009f80:	3714      	adds	r7, #20
 8009f82:	46bd      	mov	sp, r7
 8009f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f88:	4770      	bx	lr

08009f8a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8009f8a:	b480      	push	{r7}
 8009f8c:	b085      	sub	sp, #20
 8009f8e:	af00      	add	r7, sp, #0
 8009f90:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009f9c:	699b      	ldr	r3, [r3, #24]
 8009f9e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fa6:	69db      	ldr	r3, [r3, #28]
 8009fa8:	68ba      	ldr	r2, [r7, #8]
 8009faa:	4013      	ands	r3, r2
 8009fac:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	b29b      	uxth	r3, r3
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3714      	adds	r7, #20
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbc:	4770      	bx	lr

08009fbe <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009fbe:	b480      	push	{r7}
 8009fc0:	b085      	sub	sp, #20
 8009fc2:	af00      	add	r7, sp, #0
 8009fc4:	6078      	str	r0, [r7, #4]
 8009fc6:	460b      	mov	r3, r1
 8009fc8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009fce:	78fb      	ldrb	r3, [r7, #3]
 8009fd0:	015a      	lsls	r2, r3, #5
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	4413      	add	r3, r2
 8009fd6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fda:	689b      	ldr	r3, [r3, #8]
 8009fdc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fe4:	695b      	ldr	r3, [r3, #20]
 8009fe6:	68ba      	ldr	r2, [r7, #8]
 8009fe8:	4013      	ands	r3, r2
 8009fea:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009fec:	68bb      	ldr	r3, [r7, #8]
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3714      	adds	r7, #20
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff8:	4770      	bx	lr

08009ffa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009ffa:	b480      	push	{r7}
 8009ffc:	b087      	sub	sp, #28
 8009ffe:	af00      	add	r7, sp, #0
 800a000:	6078      	str	r0, [r7, #4]
 800a002:	460b      	mov	r3, r1
 800a004:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a00a:	697b      	ldr	r3, [r7, #20]
 800a00c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a010:	691b      	ldr	r3, [r3, #16]
 800a012:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a014:	697b      	ldr	r3, [r7, #20]
 800a016:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a01a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a01c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a01e:	78fb      	ldrb	r3, [r7, #3]
 800a020:	f003 030f 	and.w	r3, r3, #15
 800a024:	68fa      	ldr	r2, [r7, #12]
 800a026:	fa22 f303 	lsr.w	r3, r2, r3
 800a02a:	01db      	lsls	r3, r3, #7
 800a02c:	b2db      	uxtb	r3, r3
 800a02e:	693a      	ldr	r2, [r7, #16]
 800a030:	4313      	orrs	r3, r2
 800a032:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a034:	78fb      	ldrb	r3, [r7, #3]
 800a036:	015a      	lsls	r2, r3, #5
 800a038:	697b      	ldr	r3, [r7, #20]
 800a03a:	4413      	add	r3, r2
 800a03c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a040:	689b      	ldr	r3, [r3, #8]
 800a042:	693a      	ldr	r2, [r7, #16]
 800a044:	4013      	ands	r3, r2
 800a046:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a048:	68bb      	ldr	r3, [r7, #8]
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	371c      	adds	r7, #28
 800a04e:	46bd      	mov	sp, r7
 800a050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a054:	4770      	bx	lr

0800a056 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a056:	b480      	push	{r7}
 800a058:	b083      	sub	sp, #12
 800a05a:	af00      	add	r7, sp, #0
 800a05c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	695b      	ldr	r3, [r3, #20]
 800a062:	f003 0301 	and.w	r3, r3, #1
}
 800a066:	4618      	mov	r0, r3
 800a068:	370c      	adds	r7, #12
 800a06a:	46bd      	mov	sp, r7
 800a06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a070:	4770      	bx	lr

0800a072 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800a072:	b480      	push	{r7}
 800a074:	b085      	sub	sp, #20
 800a076:	af00      	add	r7, sp, #0
 800a078:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a07e:	68fb      	ldr	r3, [r7, #12]
 800a080:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	68fa      	ldr	r2, [r7, #12]
 800a088:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a08c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a090:	f023 0307 	bic.w	r3, r3, #7
 800a094:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	68fa      	ldr	r2, [r7, #12]
 800a0a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a0a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a0a8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a0aa:	2300      	movs	r3, #0
}
 800a0ac:	4618      	mov	r0, r3
 800a0ae:	3714      	adds	r7, #20
 800a0b0:	46bd      	mov	sp, r7
 800a0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0b6:	4770      	bx	lr

0800a0b8 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800a0b8:	b480      	push	{r7}
 800a0ba:	b085      	sub	sp, #20
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	333c      	adds	r3, #60	@ 0x3c
 800a0ca:	3304      	adds	r3, #4
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	4a1c      	ldr	r2, [pc, #112]	@ (800a144 <USB_EP0_OutStart+0x8c>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d90a      	bls.n	800a0ee <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a0d8:	68fb      	ldr	r3, [r7, #12]
 800a0da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0de:	681b      	ldr	r3, [r3, #0]
 800a0e0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a0e4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a0e8:	d101      	bne.n	800a0ee <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	e024      	b.n	800a138 <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a0f4:	461a      	mov	r2, r3
 800a0f6:	2300      	movs	r3, #0
 800a0f8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a100:	691b      	ldr	r3, [r3, #16]
 800a102:	68fa      	ldr	r2, [r7, #12]
 800a104:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a108:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a10c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a10e:	68fb      	ldr	r3, [r7, #12]
 800a110:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a114:	691b      	ldr	r3, [r3, #16]
 800a116:	68fa      	ldr	r2, [r7, #12]
 800a118:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a11c:	f043 0318 	orr.w	r3, r3, #24
 800a120:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a128:	691b      	ldr	r3, [r3, #16]
 800a12a:	68fa      	ldr	r2, [r7, #12]
 800a12c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a130:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a134:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800a136:	2300      	movs	r3, #0
}
 800a138:	4618      	mov	r0, r3
 800a13a:	3714      	adds	r7, #20
 800a13c:	46bd      	mov	sp, r7
 800a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a142:	4770      	bx	lr
 800a144:	4f54300a 	.word	0x4f54300a

0800a148 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a148:	b480      	push	{r7}
 800a14a:	b085      	sub	sp, #20
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a150:	2300      	movs	r3, #0
 800a152:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	3301      	adds	r3, #1
 800a158:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a15a:	68fb      	ldr	r3, [r7, #12]
 800a15c:	4a13      	ldr	r2, [pc, #76]	@ (800a1ac <USB_CoreReset+0x64>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d901      	bls.n	800a166 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a162:	2303      	movs	r3, #3
 800a164:	e01b      	b.n	800a19e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	691b      	ldr	r3, [r3, #16]
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	daf2      	bge.n	800a154 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a16e:	2300      	movs	r3, #0
 800a170:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	691b      	ldr	r3, [r3, #16]
 800a176:	f043 0201 	orr.w	r2, r3, #1
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	3301      	adds	r3, #1
 800a182:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	4a09      	ldr	r2, [pc, #36]	@ (800a1ac <USB_CoreReset+0x64>)
 800a188:	4293      	cmp	r3, r2
 800a18a:	d901      	bls.n	800a190 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a18c:	2303      	movs	r3, #3
 800a18e:	e006      	b.n	800a19e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	691b      	ldr	r3, [r3, #16]
 800a194:	f003 0301 	and.w	r3, r3, #1
 800a198:	2b01      	cmp	r3, #1
 800a19a:	d0f0      	beq.n	800a17e <USB_CoreReset+0x36>

  return HAL_OK;
 800a19c:	2300      	movs	r3, #0
}
 800a19e:	4618      	mov	r0, r3
 800a1a0:	3714      	adds	r7, #20
 800a1a2:	46bd      	mov	sp, r7
 800a1a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1a8:	4770      	bx	lr
 800a1aa:	bf00      	nop
 800a1ac:	00030d40 	.word	0x00030d40

0800a1b0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b084      	sub	sp, #16
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
 800a1b8:	460b      	mov	r3, r1
 800a1ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a1bc:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800a1c0:	f002 fe2c 	bl	800ce1c <USBD_static_malloc>
 800a1c4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d109      	bne.n	800a1e0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	32b0      	adds	r2, #176	@ 0xb0
 800a1d6:	2100      	movs	r1, #0
 800a1d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800a1dc:	2302      	movs	r3, #2
 800a1de:	e0d4      	b.n	800a38a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800a1e0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800a1e4:	2100      	movs	r1, #0
 800a1e6:	68f8      	ldr	r0, [r7, #12]
 800a1e8:	f002 fe36 	bl	800ce58 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	32b0      	adds	r2, #176	@ 0xb0
 800a1f6:	68f9      	ldr	r1, [r7, #12]
 800a1f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	32b0      	adds	r2, #176	@ 0xb0
 800a206:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	7c1b      	ldrb	r3, [r3, #16]
 800a214:	2b00      	cmp	r3, #0
 800a216:	d138      	bne.n	800a28a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a218:	4b5e      	ldr	r3, [pc, #376]	@ (800a394 <USBD_CDC_Init+0x1e4>)
 800a21a:	7819      	ldrb	r1, [r3, #0]
 800a21c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a220:	2202      	movs	r2, #2
 800a222:	6878      	ldr	r0, [r7, #4]
 800a224:	f002 fbe6 	bl	800c9f4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a228:	4b5a      	ldr	r3, [pc, #360]	@ (800a394 <USBD_CDC_Init+0x1e4>)
 800a22a:	781b      	ldrb	r3, [r3, #0]
 800a22c:	f003 020f 	and.w	r2, r3, #15
 800a230:	6879      	ldr	r1, [r7, #4]
 800a232:	4613      	mov	r3, r2
 800a234:	009b      	lsls	r3, r3, #2
 800a236:	4413      	add	r3, r2
 800a238:	009b      	lsls	r3, r3, #2
 800a23a:	440b      	add	r3, r1
 800a23c:	3324      	adds	r3, #36	@ 0x24
 800a23e:	2201      	movs	r2, #1
 800a240:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a242:	4b55      	ldr	r3, [pc, #340]	@ (800a398 <USBD_CDC_Init+0x1e8>)
 800a244:	7819      	ldrb	r1, [r3, #0]
 800a246:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a24a:	2202      	movs	r2, #2
 800a24c:	6878      	ldr	r0, [r7, #4]
 800a24e:	f002 fbd1 	bl	800c9f4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a252:	4b51      	ldr	r3, [pc, #324]	@ (800a398 <USBD_CDC_Init+0x1e8>)
 800a254:	781b      	ldrb	r3, [r3, #0]
 800a256:	f003 020f 	and.w	r2, r3, #15
 800a25a:	6879      	ldr	r1, [r7, #4]
 800a25c:	4613      	mov	r3, r2
 800a25e:	009b      	lsls	r3, r3, #2
 800a260:	4413      	add	r3, r2
 800a262:	009b      	lsls	r3, r3, #2
 800a264:	440b      	add	r3, r1
 800a266:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a26a:	2201      	movs	r2, #1
 800a26c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800a26e:	4b4b      	ldr	r3, [pc, #300]	@ (800a39c <USBD_CDC_Init+0x1ec>)
 800a270:	781b      	ldrb	r3, [r3, #0]
 800a272:	f003 020f 	and.w	r2, r3, #15
 800a276:	6879      	ldr	r1, [r7, #4]
 800a278:	4613      	mov	r3, r2
 800a27a:	009b      	lsls	r3, r3, #2
 800a27c:	4413      	add	r3, r2
 800a27e:	009b      	lsls	r3, r3, #2
 800a280:	440b      	add	r3, r1
 800a282:	3326      	adds	r3, #38	@ 0x26
 800a284:	2210      	movs	r2, #16
 800a286:	801a      	strh	r2, [r3, #0]
 800a288:	e035      	b.n	800a2f6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800a28a:	4b42      	ldr	r3, [pc, #264]	@ (800a394 <USBD_CDC_Init+0x1e4>)
 800a28c:	7819      	ldrb	r1, [r3, #0]
 800a28e:	2340      	movs	r3, #64	@ 0x40
 800a290:	2202      	movs	r2, #2
 800a292:	6878      	ldr	r0, [r7, #4]
 800a294:	f002 fbae 	bl	800c9f4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800a298:	4b3e      	ldr	r3, [pc, #248]	@ (800a394 <USBD_CDC_Init+0x1e4>)
 800a29a:	781b      	ldrb	r3, [r3, #0]
 800a29c:	f003 020f 	and.w	r2, r3, #15
 800a2a0:	6879      	ldr	r1, [r7, #4]
 800a2a2:	4613      	mov	r3, r2
 800a2a4:	009b      	lsls	r3, r3, #2
 800a2a6:	4413      	add	r3, r2
 800a2a8:	009b      	lsls	r3, r3, #2
 800a2aa:	440b      	add	r3, r1
 800a2ac:	3324      	adds	r3, #36	@ 0x24
 800a2ae:	2201      	movs	r2, #1
 800a2b0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800a2b2:	4b39      	ldr	r3, [pc, #228]	@ (800a398 <USBD_CDC_Init+0x1e8>)
 800a2b4:	7819      	ldrb	r1, [r3, #0]
 800a2b6:	2340      	movs	r3, #64	@ 0x40
 800a2b8:	2202      	movs	r2, #2
 800a2ba:	6878      	ldr	r0, [r7, #4]
 800a2bc:	f002 fb9a 	bl	800c9f4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800a2c0:	4b35      	ldr	r3, [pc, #212]	@ (800a398 <USBD_CDC_Init+0x1e8>)
 800a2c2:	781b      	ldrb	r3, [r3, #0]
 800a2c4:	f003 020f 	and.w	r2, r3, #15
 800a2c8:	6879      	ldr	r1, [r7, #4]
 800a2ca:	4613      	mov	r3, r2
 800a2cc:	009b      	lsls	r3, r3, #2
 800a2ce:	4413      	add	r3, r2
 800a2d0:	009b      	lsls	r3, r3, #2
 800a2d2:	440b      	add	r3, r1
 800a2d4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a2d8:	2201      	movs	r2, #1
 800a2da:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a2dc:	4b2f      	ldr	r3, [pc, #188]	@ (800a39c <USBD_CDC_Init+0x1ec>)
 800a2de:	781b      	ldrb	r3, [r3, #0]
 800a2e0:	f003 020f 	and.w	r2, r3, #15
 800a2e4:	6879      	ldr	r1, [r7, #4]
 800a2e6:	4613      	mov	r3, r2
 800a2e8:	009b      	lsls	r3, r3, #2
 800a2ea:	4413      	add	r3, r2
 800a2ec:	009b      	lsls	r3, r3, #2
 800a2ee:	440b      	add	r3, r1
 800a2f0:	3326      	adds	r3, #38	@ 0x26
 800a2f2:	2210      	movs	r2, #16
 800a2f4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a2f6:	4b29      	ldr	r3, [pc, #164]	@ (800a39c <USBD_CDC_Init+0x1ec>)
 800a2f8:	7819      	ldrb	r1, [r3, #0]
 800a2fa:	2308      	movs	r3, #8
 800a2fc:	2203      	movs	r2, #3
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f002 fb78 	bl	800c9f4 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800a304:	4b25      	ldr	r3, [pc, #148]	@ (800a39c <USBD_CDC_Init+0x1ec>)
 800a306:	781b      	ldrb	r3, [r3, #0]
 800a308:	f003 020f 	and.w	r2, r3, #15
 800a30c:	6879      	ldr	r1, [r7, #4]
 800a30e:	4613      	mov	r3, r2
 800a310:	009b      	lsls	r3, r3, #2
 800a312:	4413      	add	r3, r2
 800a314:	009b      	lsls	r3, r3, #2
 800a316:	440b      	add	r3, r1
 800a318:	3324      	adds	r3, #36	@ 0x24
 800a31a:	2201      	movs	r2, #1
 800a31c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	2200      	movs	r2, #0
 800a322:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a32c:	687a      	ldr	r2, [r7, #4]
 800a32e:	33b0      	adds	r3, #176	@ 0xb0
 800a330:	009b      	lsls	r3, r3, #2
 800a332:	4413      	add	r3, r2
 800a334:	685b      	ldr	r3, [r3, #4]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	2200      	movs	r2, #0
 800a33e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	2200      	movs	r2, #0
 800a346:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800a350:	2b00      	cmp	r3, #0
 800a352:	d101      	bne.n	800a358 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800a354:	2302      	movs	r3, #2
 800a356:	e018      	b.n	800a38a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	7c1b      	ldrb	r3, [r3, #16]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d10a      	bne.n	800a376 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a360:	4b0d      	ldr	r3, [pc, #52]	@ (800a398 <USBD_CDC_Init+0x1e8>)
 800a362:	7819      	ldrb	r1, [r3, #0]
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a36a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a36e:	6878      	ldr	r0, [r7, #4]
 800a370:	f002 fcba 	bl	800cce8 <USBD_LL_PrepareReceive>
 800a374:	e008      	b.n	800a388 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a376:	4b08      	ldr	r3, [pc, #32]	@ (800a398 <USBD_CDC_Init+0x1e8>)
 800a378:	7819      	ldrb	r1, [r3, #0]
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a380:	2340      	movs	r3, #64	@ 0x40
 800a382:	6878      	ldr	r0, [r7, #4]
 800a384:	f002 fcb0 	bl	800cce8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a388:	2300      	movs	r3, #0
}
 800a38a:	4618      	mov	r0, r3
 800a38c:	3710      	adds	r7, #16
 800a38e:	46bd      	mov	sp, r7
 800a390:	bd80      	pop	{r7, pc}
 800a392:	bf00      	nop
 800a394:	20000093 	.word	0x20000093
 800a398:	20000094 	.word	0x20000094
 800a39c:	20000095 	.word	0x20000095

0800a3a0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a3a0:	b580      	push	{r7, lr}
 800a3a2:	b082      	sub	sp, #8
 800a3a4:	af00      	add	r7, sp, #0
 800a3a6:	6078      	str	r0, [r7, #4]
 800a3a8:	460b      	mov	r3, r1
 800a3aa:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800a3ac:	4b3a      	ldr	r3, [pc, #232]	@ (800a498 <USBD_CDC_DeInit+0xf8>)
 800a3ae:	781b      	ldrb	r3, [r3, #0]
 800a3b0:	4619      	mov	r1, r3
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f002 fb5c 	bl	800ca70 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800a3b8:	4b37      	ldr	r3, [pc, #220]	@ (800a498 <USBD_CDC_DeInit+0xf8>)
 800a3ba:	781b      	ldrb	r3, [r3, #0]
 800a3bc:	f003 020f 	and.w	r2, r3, #15
 800a3c0:	6879      	ldr	r1, [r7, #4]
 800a3c2:	4613      	mov	r3, r2
 800a3c4:	009b      	lsls	r3, r3, #2
 800a3c6:	4413      	add	r3, r2
 800a3c8:	009b      	lsls	r3, r3, #2
 800a3ca:	440b      	add	r3, r1
 800a3cc:	3324      	adds	r3, #36	@ 0x24
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800a3d2:	4b32      	ldr	r3, [pc, #200]	@ (800a49c <USBD_CDC_DeInit+0xfc>)
 800a3d4:	781b      	ldrb	r3, [r3, #0]
 800a3d6:	4619      	mov	r1, r3
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f002 fb49 	bl	800ca70 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800a3de:	4b2f      	ldr	r3, [pc, #188]	@ (800a49c <USBD_CDC_DeInit+0xfc>)
 800a3e0:	781b      	ldrb	r3, [r3, #0]
 800a3e2:	f003 020f 	and.w	r2, r3, #15
 800a3e6:	6879      	ldr	r1, [r7, #4]
 800a3e8:	4613      	mov	r3, r2
 800a3ea:	009b      	lsls	r3, r3, #2
 800a3ec:	4413      	add	r3, r2
 800a3ee:	009b      	lsls	r3, r3, #2
 800a3f0:	440b      	add	r3, r1
 800a3f2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800a3fa:	4b29      	ldr	r3, [pc, #164]	@ (800a4a0 <USBD_CDC_DeInit+0x100>)
 800a3fc:	781b      	ldrb	r3, [r3, #0]
 800a3fe:	4619      	mov	r1, r3
 800a400:	6878      	ldr	r0, [r7, #4]
 800a402:	f002 fb35 	bl	800ca70 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800a406:	4b26      	ldr	r3, [pc, #152]	@ (800a4a0 <USBD_CDC_DeInit+0x100>)
 800a408:	781b      	ldrb	r3, [r3, #0]
 800a40a:	f003 020f 	and.w	r2, r3, #15
 800a40e:	6879      	ldr	r1, [r7, #4]
 800a410:	4613      	mov	r3, r2
 800a412:	009b      	lsls	r3, r3, #2
 800a414:	4413      	add	r3, r2
 800a416:	009b      	lsls	r3, r3, #2
 800a418:	440b      	add	r3, r1
 800a41a:	3324      	adds	r3, #36	@ 0x24
 800a41c:	2200      	movs	r2, #0
 800a41e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800a420:	4b1f      	ldr	r3, [pc, #124]	@ (800a4a0 <USBD_CDC_DeInit+0x100>)
 800a422:	781b      	ldrb	r3, [r3, #0]
 800a424:	f003 020f 	and.w	r2, r3, #15
 800a428:	6879      	ldr	r1, [r7, #4]
 800a42a:	4613      	mov	r3, r2
 800a42c:	009b      	lsls	r3, r3, #2
 800a42e:	4413      	add	r3, r2
 800a430:	009b      	lsls	r3, r3, #2
 800a432:	440b      	add	r3, r1
 800a434:	3326      	adds	r3, #38	@ 0x26
 800a436:	2200      	movs	r2, #0
 800a438:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	32b0      	adds	r2, #176	@ 0xb0
 800a444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d01f      	beq.n	800a48c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a452:	687a      	ldr	r2, [r7, #4]
 800a454:	33b0      	adds	r3, #176	@ 0xb0
 800a456:	009b      	lsls	r3, r3, #2
 800a458:	4413      	add	r3, r2
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	685b      	ldr	r3, [r3, #4]
 800a45e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	32b0      	adds	r2, #176	@ 0xb0
 800a46a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a46e:	4618      	mov	r0, r3
 800a470:	f002 fce2 	bl	800ce38 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	32b0      	adds	r2, #176	@ 0xb0
 800a47e:	2100      	movs	r1, #0
 800a480:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2200      	movs	r2, #0
 800a488:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800a48c:	2300      	movs	r3, #0
}
 800a48e:	4618      	mov	r0, r3
 800a490:	3708      	adds	r7, #8
 800a492:	46bd      	mov	sp, r7
 800a494:	bd80      	pop	{r7, pc}
 800a496:	bf00      	nop
 800a498:	20000093 	.word	0x20000093
 800a49c:	20000094 	.word	0x20000094
 800a4a0:	20000095 	.word	0x20000095

0800a4a4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b086      	sub	sp, #24
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	6078      	str	r0, [r7, #4]
 800a4ac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	32b0      	adds	r2, #176	@ 0xb0
 800a4b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4bc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800a4be:	2300      	movs	r3, #0
 800a4c0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800a4c2:	2300      	movs	r3, #0
 800a4c4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800a4c6:	2300      	movs	r3, #0
 800a4c8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800a4ca:	693b      	ldr	r3, [r7, #16]
 800a4cc:	2b00      	cmp	r3, #0
 800a4ce:	d101      	bne.n	800a4d4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800a4d0:	2303      	movs	r3, #3
 800a4d2:	e0bf      	b.n	800a654 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a4d4:	683b      	ldr	r3, [r7, #0]
 800a4d6:	781b      	ldrb	r3, [r3, #0]
 800a4d8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d050      	beq.n	800a582 <USBD_CDC_Setup+0xde>
 800a4e0:	2b20      	cmp	r3, #32
 800a4e2:	f040 80af 	bne.w	800a644 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800a4e6:	683b      	ldr	r3, [r7, #0]
 800a4e8:	88db      	ldrh	r3, [r3, #6]
 800a4ea:	2b00      	cmp	r3, #0
 800a4ec:	d03a      	beq.n	800a564 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800a4ee:	683b      	ldr	r3, [r7, #0]
 800a4f0:	781b      	ldrb	r3, [r3, #0]
 800a4f2:	b25b      	sxtb	r3, r3
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	da1b      	bge.n	800a530 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a4fe:	687a      	ldr	r2, [r7, #4]
 800a500:	33b0      	adds	r3, #176	@ 0xb0
 800a502:	009b      	lsls	r3, r3, #2
 800a504:	4413      	add	r3, r2
 800a506:	685b      	ldr	r3, [r3, #4]
 800a508:	689b      	ldr	r3, [r3, #8]
 800a50a:	683a      	ldr	r2, [r7, #0]
 800a50c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800a50e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a510:	683a      	ldr	r2, [r7, #0]
 800a512:	88d2      	ldrh	r2, [r2, #6]
 800a514:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a516:	683b      	ldr	r3, [r7, #0]
 800a518:	88db      	ldrh	r3, [r3, #6]
 800a51a:	2b07      	cmp	r3, #7
 800a51c:	bf28      	it	cs
 800a51e:	2307      	movcs	r3, #7
 800a520:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	89fa      	ldrh	r2, [r7, #14]
 800a526:	4619      	mov	r1, r3
 800a528:	6878      	ldr	r0, [r7, #4]
 800a52a:	f001 fdb1 	bl	800c090 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800a52e:	e090      	b.n	800a652 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800a530:	683b      	ldr	r3, [r7, #0]
 800a532:	785a      	ldrb	r2, [r3, #1]
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	88db      	ldrh	r3, [r3, #6]
 800a53e:	2b3f      	cmp	r3, #63	@ 0x3f
 800a540:	d803      	bhi.n	800a54a <USBD_CDC_Setup+0xa6>
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	88db      	ldrh	r3, [r3, #6]
 800a546:	b2da      	uxtb	r2, r3
 800a548:	e000      	b.n	800a54c <USBD_CDC_Setup+0xa8>
 800a54a:	2240      	movs	r2, #64	@ 0x40
 800a54c:	693b      	ldr	r3, [r7, #16]
 800a54e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800a552:	6939      	ldr	r1, [r7, #16]
 800a554:	693b      	ldr	r3, [r7, #16]
 800a556:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800a55a:	461a      	mov	r2, r3
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f001 fdc3 	bl	800c0e8 <USBD_CtlPrepareRx>
      break;
 800a562:	e076      	b.n	800a652 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a56a:	687a      	ldr	r2, [r7, #4]
 800a56c:	33b0      	adds	r3, #176	@ 0xb0
 800a56e:	009b      	lsls	r3, r3, #2
 800a570:	4413      	add	r3, r2
 800a572:	685b      	ldr	r3, [r3, #4]
 800a574:	689b      	ldr	r3, [r3, #8]
 800a576:	683a      	ldr	r2, [r7, #0]
 800a578:	7850      	ldrb	r0, [r2, #1]
 800a57a:	2200      	movs	r2, #0
 800a57c:	6839      	ldr	r1, [r7, #0]
 800a57e:	4798      	blx	r3
      break;
 800a580:	e067      	b.n	800a652 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	785b      	ldrb	r3, [r3, #1]
 800a586:	2b0b      	cmp	r3, #11
 800a588:	d851      	bhi.n	800a62e <USBD_CDC_Setup+0x18a>
 800a58a:	a201      	add	r2, pc, #4	@ (adr r2, 800a590 <USBD_CDC_Setup+0xec>)
 800a58c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a590:	0800a5c1 	.word	0x0800a5c1
 800a594:	0800a63d 	.word	0x0800a63d
 800a598:	0800a62f 	.word	0x0800a62f
 800a59c:	0800a62f 	.word	0x0800a62f
 800a5a0:	0800a62f 	.word	0x0800a62f
 800a5a4:	0800a62f 	.word	0x0800a62f
 800a5a8:	0800a62f 	.word	0x0800a62f
 800a5ac:	0800a62f 	.word	0x0800a62f
 800a5b0:	0800a62f 	.word	0x0800a62f
 800a5b4:	0800a62f 	.word	0x0800a62f
 800a5b8:	0800a5eb 	.word	0x0800a5eb
 800a5bc:	0800a615 	.word	0x0800a615
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5c6:	b2db      	uxtb	r3, r3
 800a5c8:	2b03      	cmp	r3, #3
 800a5ca:	d107      	bne.n	800a5dc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a5cc:	f107 030a 	add.w	r3, r7, #10
 800a5d0:	2202      	movs	r2, #2
 800a5d2:	4619      	mov	r1, r3
 800a5d4:	6878      	ldr	r0, [r7, #4]
 800a5d6:	f001 fd5b 	bl	800c090 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a5da:	e032      	b.n	800a642 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a5dc:	6839      	ldr	r1, [r7, #0]
 800a5de:	6878      	ldr	r0, [r7, #4]
 800a5e0:	f001 fce5 	bl	800bfae <USBD_CtlError>
            ret = USBD_FAIL;
 800a5e4:	2303      	movs	r3, #3
 800a5e6:	75fb      	strb	r3, [r7, #23]
          break;
 800a5e8:	e02b      	b.n	800a642 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a5f0:	b2db      	uxtb	r3, r3
 800a5f2:	2b03      	cmp	r3, #3
 800a5f4:	d107      	bne.n	800a606 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a5f6:	f107 030d 	add.w	r3, r7, #13
 800a5fa:	2201      	movs	r2, #1
 800a5fc:	4619      	mov	r1, r3
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f001 fd46 	bl	800c090 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800a604:	e01d      	b.n	800a642 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800a606:	6839      	ldr	r1, [r7, #0]
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f001 fcd0 	bl	800bfae <USBD_CtlError>
            ret = USBD_FAIL;
 800a60e:	2303      	movs	r3, #3
 800a610:	75fb      	strb	r3, [r7, #23]
          break;
 800a612:	e016      	b.n	800a642 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a61a:	b2db      	uxtb	r3, r3
 800a61c:	2b03      	cmp	r3, #3
 800a61e:	d00f      	beq.n	800a640 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800a620:	6839      	ldr	r1, [r7, #0]
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f001 fcc3 	bl	800bfae <USBD_CtlError>
            ret = USBD_FAIL;
 800a628:	2303      	movs	r3, #3
 800a62a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800a62c:	e008      	b.n	800a640 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800a62e:	6839      	ldr	r1, [r7, #0]
 800a630:	6878      	ldr	r0, [r7, #4]
 800a632:	f001 fcbc 	bl	800bfae <USBD_CtlError>
          ret = USBD_FAIL;
 800a636:	2303      	movs	r3, #3
 800a638:	75fb      	strb	r3, [r7, #23]
          break;
 800a63a:	e002      	b.n	800a642 <USBD_CDC_Setup+0x19e>
          break;
 800a63c:	bf00      	nop
 800a63e:	e008      	b.n	800a652 <USBD_CDC_Setup+0x1ae>
          break;
 800a640:	bf00      	nop
      }
      break;
 800a642:	e006      	b.n	800a652 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800a644:	6839      	ldr	r1, [r7, #0]
 800a646:	6878      	ldr	r0, [r7, #4]
 800a648:	f001 fcb1 	bl	800bfae <USBD_CtlError>
      ret = USBD_FAIL;
 800a64c:	2303      	movs	r3, #3
 800a64e:	75fb      	strb	r3, [r7, #23]
      break;
 800a650:	bf00      	nop
  }

  return (uint8_t)ret;
 800a652:	7dfb      	ldrb	r3, [r7, #23]
}
 800a654:	4618      	mov	r0, r3
 800a656:	3718      	adds	r7, #24
 800a658:	46bd      	mov	sp, r7
 800a65a:	bd80      	pop	{r7, pc}

0800a65c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b084      	sub	sp, #16
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
 800a664:	460b      	mov	r3, r1
 800a666:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a66e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	32b0      	adds	r2, #176	@ 0xb0
 800a67a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d101      	bne.n	800a686 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800a682:	2303      	movs	r3, #3
 800a684:	e065      	b.n	800a752 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	32b0      	adds	r2, #176	@ 0xb0
 800a690:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a694:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a696:	78fb      	ldrb	r3, [r7, #3]
 800a698:	f003 020f 	and.w	r2, r3, #15
 800a69c:	6879      	ldr	r1, [r7, #4]
 800a69e:	4613      	mov	r3, r2
 800a6a0:	009b      	lsls	r3, r3, #2
 800a6a2:	4413      	add	r3, r2
 800a6a4:	009b      	lsls	r3, r3, #2
 800a6a6:	440b      	add	r3, r1
 800a6a8:	3318      	adds	r3, #24
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d02f      	beq.n	800a710 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800a6b0:	78fb      	ldrb	r3, [r7, #3]
 800a6b2:	f003 020f 	and.w	r2, r3, #15
 800a6b6:	6879      	ldr	r1, [r7, #4]
 800a6b8:	4613      	mov	r3, r2
 800a6ba:	009b      	lsls	r3, r3, #2
 800a6bc:	4413      	add	r3, r2
 800a6be:	009b      	lsls	r3, r3, #2
 800a6c0:	440b      	add	r3, r1
 800a6c2:	3318      	adds	r3, #24
 800a6c4:	681a      	ldr	r2, [r3, #0]
 800a6c6:	78fb      	ldrb	r3, [r7, #3]
 800a6c8:	f003 010f 	and.w	r1, r3, #15
 800a6cc:	68f8      	ldr	r0, [r7, #12]
 800a6ce:	460b      	mov	r3, r1
 800a6d0:	00db      	lsls	r3, r3, #3
 800a6d2:	440b      	add	r3, r1
 800a6d4:	009b      	lsls	r3, r3, #2
 800a6d6:	4403      	add	r3, r0
 800a6d8:	3344      	adds	r3, #68	@ 0x44
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	fbb2 f1f3 	udiv	r1, r2, r3
 800a6e0:	fb01 f303 	mul.w	r3, r1, r3
 800a6e4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d112      	bne.n	800a710 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800a6ea:	78fb      	ldrb	r3, [r7, #3]
 800a6ec:	f003 020f 	and.w	r2, r3, #15
 800a6f0:	6879      	ldr	r1, [r7, #4]
 800a6f2:	4613      	mov	r3, r2
 800a6f4:	009b      	lsls	r3, r3, #2
 800a6f6:	4413      	add	r3, r2
 800a6f8:	009b      	lsls	r3, r3, #2
 800a6fa:	440b      	add	r3, r1
 800a6fc:	3318      	adds	r3, #24
 800a6fe:	2200      	movs	r2, #0
 800a700:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a702:	78f9      	ldrb	r1, [r7, #3]
 800a704:	2300      	movs	r3, #0
 800a706:	2200      	movs	r2, #0
 800a708:	6878      	ldr	r0, [r7, #4]
 800a70a:	f002 fab5 	bl	800cc78 <USBD_LL_Transmit>
 800a70e:	e01f      	b.n	800a750 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800a710:	68bb      	ldr	r3, [r7, #8]
 800a712:	2200      	movs	r2, #0
 800a714:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a71e:	687a      	ldr	r2, [r7, #4]
 800a720:	33b0      	adds	r3, #176	@ 0xb0
 800a722:	009b      	lsls	r3, r3, #2
 800a724:	4413      	add	r3, r2
 800a726:	685b      	ldr	r3, [r3, #4]
 800a728:	691b      	ldr	r3, [r3, #16]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d010      	beq.n	800a750 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a734:	687a      	ldr	r2, [r7, #4]
 800a736:	33b0      	adds	r3, #176	@ 0xb0
 800a738:	009b      	lsls	r3, r3, #2
 800a73a:	4413      	add	r3, r2
 800a73c:	685b      	ldr	r3, [r3, #4]
 800a73e:	691b      	ldr	r3, [r3, #16]
 800a740:	68ba      	ldr	r2, [r7, #8]
 800a742:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800a746:	68ba      	ldr	r2, [r7, #8]
 800a748:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800a74c:	78fa      	ldrb	r2, [r7, #3]
 800a74e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800a750:	2300      	movs	r3, #0
}
 800a752:	4618      	mov	r0, r3
 800a754:	3710      	adds	r7, #16
 800a756:	46bd      	mov	sp, r7
 800a758:	bd80      	pop	{r7, pc}

0800a75a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800a75a:	b580      	push	{r7, lr}
 800a75c:	b084      	sub	sp, #16
 800a75e:	af00      	add	r7, sp, #0
 800a760:	6078      	str	r0, [r7, #4]
 800a762:	460b      	mov	r3, r1
 800a764:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	32b0      	adds	r2, #176	@ 0xb0
 800a770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a774:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	32b0      	adds	r2, #176	@ 0xb0
 800a780:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a784:	2b00      	cmp	r3, #0
 800a786:	d101      	bne.n	800a78c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800a788:	2303      	movs	r3, #3
 800a78a:	e01a      	b.n	800a7c2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800a78c:	78fb      	ldrb	r3, [r7, #3]
 800a78e:	4619      	mov	r1, r3
 800a790:	6878      	ldr	r0, [r7, #4]
 800a792:	f002 fae1 	bl	800cd58 <USBD_LL_GetRxDataSize>
 800a796:	4602      	mov	r2, r0
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a7a4:	687a      	ldr	r2, [r7, #4]
 800a7a6:	33b0      	adds	r3, #176	@ 0xb0
 800a7a8:	009b      	lsls	r3, r3, #2
 800a7aa:	4413      	add	r3, r2
 800a7ac:	685b      	ldr	r3, [r3, #4]
 800a7ae:	68db      	ldr	r3, [r3, #12]
 800a7b0:	68fa      	ldr	r2, [r7, #12]
 800a7b2:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800a7b6:	68fa      	ldr	r2, [r7, #12]
 800a7b8:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800a7bc:	4611      	mov	r1, r2
 800a7be:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a7c0:	2300      	movs	r3, #0
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3710      	adds	r7, #16
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}

0800a7ca <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a7ca:	b580      	push	{r7, lr}
 800a7cc:	b084      	sub	sp, #16
 800a7ce:	af00      	add	r7, sp, #0
 800a7d0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	32b0      	adds	r2, #176	@ 0xb0
 800a7dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7e0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d101      	bne.n	800a7ec <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800a7e8:	2303      	movs	r3, #3
 800a7ea:	e024      	b.n	800a836 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a7f2:	687a      	ldr	r2, [r7, #4]
 800a7f4:	33b0      	adds	r3, #176	@ 0xb0
 800a7f6:	009b      	lsls	r3, r3, #2
 800a7f8:	4413      	add	r3, r2
 800a7fa:	685b      	ldr	r3, [r3, #4]
 800a7fc:	2b00      	cmp	r3, #0
 800a7fe:	d019      	beq.n	800a834 <USBD_CDC_EP0_RxReady+0x6a>
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800a806:	2bff      	cmp	r3, #255	@ 0xff
 800a808:	d014      	beq.n	800a834 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a810:	687a      	ldr	r2, [r7, #4]
 800a812:	33b0      	adds	r3, #176	@ 0xb0
 800a814:	009b      	lsls	r3, r3, #2
 800a816:	4413      	add	r3, r2
 800a818:	685b      	ldr	r3, [r3, #4]
 800a81a:	689b      	ldr	r3, [r3, #8]
 800a81c:	68fa      	ldr	r2, [r7, #12]
 800a81e:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800a822:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a824:	68fa      	ldr	r2, [r7, #12]
 800a826:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a82a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	22ff      	movs	r2, #255	@ 0xff
 800a830:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800a834:	2300      	movs	r3, #0
}
 800a836:	4618      	mov	r0, r3
 800a838:	3710      	adds	r7, #16
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}
	...

0800a840 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a840:	b580      	push	{r7, lr}
 800a842:	b086      	sub	sp, #24
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a848:	2182      	movs	r1, #130	@ 0x82
 800a84a:	4818      	ldr	r0, [pc, #96]	@ (800a8ac <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a84c:	f000 fd4f 	bl	800b2ee <USBD_GetEpDesc>
 800a850:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a852:	2101      	movs	r1, #1
 800a854:	4815      	ldr	r0, [pc, #84]	@ (800a8ac <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a856:	f000 fd4a 	bl	800b2ee <USBD_GetEpDesc>
 800a85a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a85c:	2181      	movs	r1, #129	@ 0x81
 800a85e:	4813      	ldr	r0, [pc, #76]	@ (800a8ac <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a860:	f000 fd45 	bl	800b2ee <USBD_GetEpDesc>
 800a864:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a866:	697b      	ldr	r3, [r7, #20]
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d002      	beq.n	800a872 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a86c:	697b      	ldr	r3, [r7, #20]
 800a86e:	2210      	movs	r2, #16
 800a870:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a872:	693b      	ldr	r3, [r7, #16]
 800a874:	2b00      	cmp	r3, #0
 800a876:	d006      	beq.n	800a886 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a878:	693b      	ldr	r3, [r7, #16]
 800a87a:	2200      	movs	r2, #0
 800a87c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a880:	711a      	strb	r2, [r3, #4]
 800a882:	2200      	movs	r2, #0
 800a884:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d006      	beq.n	800a89a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	2200      	movs	r2, #0
 800a890:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a894:	711a      	strb	r2, [r3, #4]
 800a896:	2200      	movs	r2, #0
 800a898:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2243      	movs	r2, #67	@ 0x43
 800a89e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a8a0:	4b02      	ldr	r3, [pc, #8]	@ (800a8ac <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	3718      	adds	r7, #24
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	bd80      	pop	{r7, pc}
 800a8aa:	bf00      	nop
 800a8ac:	20000050 	.word	0x20000050

0800a8b0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a8b0:	b580      	push	{r7, lr}
 800a8b2:	b086      	sub	sp, #24
 800a8b4:	af00      	add	r7, sp, #0
 800a8b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a8b8:	2182      	movs	r1, #130	@ 0x82
 800a8ba:	4818      	ldr	r0, [pc, #96]	@ (800a91c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a8bc:	f000 fd17 	bl	800b2ee <USBD_GetEpDesc>
 800a8c0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a8c2:	2101      	movs	r1, #1
 800a8c4:	4815      	ldr	r0, [pc, #84]	@ (800a91c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a8c6:	f000 fd12 	bl	800b2ee <USBD_GetEpDesc>
 800a8ca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a8cc:	2181      	movs	r1, #129	@ 0x81
 800a8ce:	4813      	ldr	r0, [pc, #76]	@ (800a91c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a8d0:	f000 fd0d 	bl	800b2ee <USBD_GetEpDesc>
 800a8d4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a8d6:	697b      	ldr	r3, [r7, #20]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d002      	beq.n	800a8e2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a8dc:	697b      	ldr	r3, [r7, #20]
 800a8de:	2210      	movs	r2, #16
 800a8e0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a8e2:	693b      	ldr	r3, [r7, #16]
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d006      	beq.n	800a8f6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a8e8:	693b      	ldr	r3, [r7, #16]
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	711a      	strb	r2, [r3, #4]
 800a8ee:	2200      	movs	r2, #0
 800a8f0:	f042 0202 	orr.w	r2, r2, #2
 800a8f4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d006      	beq.n	800a90a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	2200      	movs	r2, #0
 800a900:	711a      	strb	r2, [r3, #4]
 800a902:	2200      	movs	r2, #0
 800a904:	f042 0202 	orr.w	r2, r2, #2
 800a908:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2243      	movs	r2, #67	@ 0x43
 800a90e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a910:	4b02      	ldr	r3, [pc, #8]	@ (800a91c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a912:	4618      	mov	r0, r3
 800a914:	3718      	adds	r7, #24
 800a916:	46bd      	mov	sp, r7
 800a918:	bd80      	pop	{r7, pc}
 800a91a:	bf00      	nop
 800a91c:	20000050 	.word	0x20000050

0800a920 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b086      	sub	sp, #24
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a928:	2182      	movs	r1, #130	@ 0x82
 800a92a:	4818      	ldr	r0, [pc, #96]	@ (800a98c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a92c:	f000 fcdf 	bl	800b2ee <USBD_GetEpDesc>
 800a930:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a932:	2101      	movs	r1, #1
 800a934:	4815      	ldr	r0, [pc, #84]	@ (800a98c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a936:	f000 fcda 	bl	800b2ee <USBD_GetEpDesc>
 800a93a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a93c:	2181      	movs	r1, #129	@ 0x81
 800a93e:	4813      	ldr	r0, [pc, #76]	@ (800a98c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a940:	f000 fcd5 	bl	800b2ee <USBD_GetEpDesc>
 800a944:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a946:	697b      	ldr	r3, [r7, #20]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d002      	beq.n	800a952 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a94c:	697b      	ldr	r3, [r7, #20]
 800a94e:	2210      	movs	r2, #16
 800a950:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a952:	693b      	ldr	r3, [r7, #16]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d006      	beq.n	800a966 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a958:	693b      	ldr	r3, [r7, #16]
 800a95a:	2200      	movs	r2, #0
 800a95c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a960:	711a      	strb	r2, [r3, #4]
 800a962:	2200      	movs	r2, #0
 800a964:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d006      	beq.n	800a97a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	2200      	movs	r2, #0
 800a970:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a974:	711a      	strb	r2, [r3, #4]
 800a976:	2200      	movs	r2, #0
 800a978:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	2243      	movs	r2, #67	@ 0x43
 800a97e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a980:	4b02      	ldr	r3, [pc, #8]	@ (800a98c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a982:	4618      	mov	r0, r3
 800a984:	3718      	adds	r7, #24
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}
 800a98a:	bf00      	nop
 800a98c:	20000050 	.word	0x20000050

0800a990 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a990:	b480      	push	{r7}
 800a992:	b083      	sub	sp, #12
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	220a      	movs	r2, #10
 800a99c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a99e:	4b03      	ldr	r3, [pc, #12]	@ (800a9ac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	370c      	adds	r7, #12
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9aa:	4770      	bx	lr
 800a9ac:	2000000c 	.word	0x2000000c

0800a9b0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a9b0:	b480      	push	{r7}
 800a9b2:	b083      	sub	sp, #12
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	6078      	str	r0, [r7, #4]
 800a9b8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	d101      	bne.n	800a9c4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a9c0:	2303      	movs	r3, #3
 800a9c2:	e009      	b.n	800a9d8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a9ca:	687a      	ldr	r2, [r7, #4]
 800a9cc:	33b0      	adds	r3, #176	@ 0xb0
 800a9ce:	009b      	lsls	r3, r3, #2
 800a9d0:	4413      	add	r3, r2
 800a9d2:	683a      	ldr	r2, [r7, #0]
 800a9d4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a9d6:	2300      	movs	r3, #0
}
 800a9d8:	4618      	mov	r0, r3
 800a9da:	370c      	adds	r7, #12
 800a9dc:	46bd      	mov	sp, r7
 800a9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e2:	4770      	bx	lr

0800a9e4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a9e4:	b480      	push	{r7}
 800a9e6:	b087      	sub	sp, #28
 800a9e8:	af00      	add	r7, sp, #0
 800a9ea:	60f8      	str	r0, [r7, #12]
 800a9ec:	60b9      	str	r1, [r7, #8]
 800a9ee:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	32b0      	adds	r2, #176	@ 0xb0
 800a9fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9fe:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800aa00:	697b      	ldr	r3, [r7, #20]
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d101      	bne.n	800aa0a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800aa06:	2303      	movs	r3, #3
 800aa08:	e008      	b.n	800aa1c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800aa0a:	697b      	ldr	r3, [r7, #20]
 800aa0c:	68ba      	ldr	r2, [r7, #8]
 800aa0e:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800aa12:	697b      	ldr	r3, [r7, #20]
 800aa14:	687a      	ldr	r2, [r7, #4]
 800aa16:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800aa1a:	2300      	movs	r3, #0
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	371c      	adds	r7, #28
 800aa20:	46bd      	mov	sp, r7
 800aa22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa26:	4770      	bx	lr

0800aa28 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800aa28:	b480      	push	{r7}
 800aa2a:	b085      	sub	sp, #20
 800aa2c:	af00      	add	r7, sp, #0
 800aa2e:	6078      	str	r0, [r7, #4]
 800aa30:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa32:	687b      	ldr	r3, [r7, #4]
 800aa34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	32b0      	adds	r2, #176	@ 0xb0
 800aa3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa40:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d101      	bne.n	800aa4c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800aa48:	2303      	movs	r3, #3
 800aa4a:	e004      	b.n	800aa56 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	683a      	ldr	r2, [r7, #0]
 800aa50:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800aa54:	2300      	movs	r3, #0
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	3714      	adds	r7, #20
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa60:	4770      	bx	lr
	...

0800aa64 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b084      	sub	sp, #16
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	32b0      	adds	r2, #176	@ 0xb0
 800aa76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aa7a:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800aa7c:	2301      	movs	r3, #1
 800aa7e:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800aa80:	68bb      	ldr	r3, [r7, #8]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d101      	bne.n	800aa8a <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800aa86:	2303      	movs	r3, #3
 800aa88:	e025      	b.n	800aad6 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d11f      	bne.n	800aad4 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	2201      	movs	r2, #1
 800aa98:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800aa9c:	4b10      	ldr	r3, [pc, #64]	@ (800aae0 <USBD_CDC_TransmitPacket+0x7c>)
 800aa9e:	781b      	ldrb	r3, [r3, #0]
 800aaa0:	f003 020f 	and.w	r2, r3, #15
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800aaaa:	6878      	ldr	r0, [r7, #4]
 800aaac:	4613      	mov	r3, r2
 800aaae:	009b      	lsls	r3, r3, #2
 800aab0:	4413      	add	r3, r2
 800aab2:	009b      	lsls	r3, r3, #2
 800aab4:	4403      	add	r3, r0
 800aab6:	3318      	adds	r3, #24
 800aab8:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800aaba:	4b09      	ldr	r3, [pc, #36]	@ (800aae0 <USBD_CDC_TransmitPacket+0x7c>)
 800aabc:	7819      	ldrb	r1, [r3, #0]
 800aabe:	68bb      	ldr	r3, [r7, #8]
 800aac0:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800aac4:	68bb      	ldr	r3, [r7, #8]
 800aac6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f002 f8d4 	bl	800cc78 <USBD_LL_Transmit>

    ret = USBD_OK;
 800aad0:	2300      	movs	r3, #0
 800aad2:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800aad4:	7bfb      	ldrb	r3, [r7, #15]
}
 800aad6:	4618      	mov	r0, r3
 800aad8:	3710      	adds	r7, #16
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}
 800aade:	bf00      	nop
 800aae0:	20000093 	.word	0x20000093

0800aae4 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800aae4:	b580      	push	{r7, lr}
 800aae6:	b084      	sub	sp, #16
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	32b0      	adds	r2, #176	@ 0xb0
 800aaf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aafa:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	32b0      	adds	r2, #176	@ 0xb0
 800ab06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d101      	bne.n	800ab12 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800ab0e:	2303      	movs	r3, #3
 800ab10:	e018      	b.n	800ab44 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	7c1b      	ldrb	r3, [r3, #16]
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d10a      	bne.n	800ab30 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ab1a:	4b0c      	ldr	r3, [pc, #48]	@ (800ab4c <USBD_CDC_ReceivePacket+0x68>)
 800ab1c:	7819      	ldrb	r1, [r3, #0]
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ab24:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ab28:	6878      	ldr	r0, [r7, #4]
 800ab2a:	f002 f8dd 	bl	800cce8 <USBD_LL_PrepareReceive>
 800ab2e:	e008      	b.n	800ab42 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ab30:	4b06      	ldr	r3, [pc, #24]	@ (800ab4c <USBD_CDC_ReceivePacket+0x68>)
 800ab32:	7819      	ldrb	r1, [r3, #0]
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ab3a:	2340      	movs	r3, #64	@ 0x40
 800ab3c:	6878      	ldr	r0, [r7, #4]
 800ab3e:	f002 f8d3 	bl	800cce8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ab42:	2300      	movs	r3, #0
}
 800ab44:	4618      	mov	r0, r3
 800ab46:	3710      	adds	r7, #16
 800ab48:	46bd      	mov	sp, r7
 800ab4a:	bd80      	pop	{r7, pc}
 800ab4c:	20000094 	.word	0x20000094

0800ab50 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ab50:	b580      	push	{r7, lr}
 800ab52:	b086      	sub	sp, #24
 800ab54:	af00      	add	r7, sp, #0
 800ab56:	60f8      	str	r0, [r7, #12]
 800ab58:	60b9      	str	r1, [r7, #8]
 800ab5a:	4613      	mov	r3, r2
 800ab5c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d101      	bne.n	800ab68 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800ab64:	2303      	movs	r3, #3
 800ab66:	e01f      	b.n	800aba8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	2200      	movs	r2, #0
 800ab74:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	2200      	movs	r2, #0
 800ab7c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ab80:	68bb      	ldr	r3, [r7, #8]
 800ab82:	2b00      	cmp	r3, #0
 800ab84:	d003      	beq.n	800ab8e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	68ba      	ldr	r2, [r7, #8]
 800ab8a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	2201      	movs	r2, #1
 800ab92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	79fa      	ldrb	r2, [r7, #7]
 800ab9a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ab9c:	68f8      	ldr	r0, [r7, #12]
 800ab9e:	f001 feab 	bl	800c8f8 <USBD_LL_Init>
 800aba2:	4603      	mov	r3, r0
 800aba4:	75fb      	strb	r3, [r7, #23]

  return ret;
 800aba6:	7dfb      	ldrb	r3, [r7, #23]
}
 800aba8:	4618      	mov	r0, r3
 800abaa:	3718      	adds	r7, #24
 800abac:	46bd      	mov	sp, r7
 800abae:	bd80      	pop	{r7, pc}

0800abb0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b084      	sub	sp, #16
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
 800abb8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800abba:	2300      	movs	r3, #0
 800abbc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800abbe:	683b      	ldr	r3, [r7, #0]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d101      	bne.n	800abc8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800abc4:	2303      	movs	r3, #3
 800abc6:	e025      	b.n	800ac14 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	683a      	ldr	r2, [r7, #0]
 800abcc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	32ae      	adds	r2, #174	@ 0xae
 800abda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abde:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d00f      	beq.n	800ac04 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	32ae      	adds	r2, #174	@ 0xae
 800abee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abf4:	f107 020e 	add.w	r2, r7, #14
 800abf8:	4610      	mov	r0, r2
 800abfa:	4798      	blx	r3
 800abfc:	4602      	mov	r2, r0
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800ac0a:	1c5a      	adds	r2, r3, #1
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800ac12:	2300      	movs	r3, #0
}
 800ac14:	4618      	mov	r0, r3
 800ac16:	3710      	adds	r7, #16
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	bd80      	pop	{r7, pc}

0800ac1c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ac1c:	b580      	push	{r7, lr}
 800ac1e:	b082      	sub	sp, #8
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f001 feb3 	bl	800c990 <USBD_LL_Start>
 800ac2a:	4603      	mov	r3, r0
}
 800ac2c:	4618      	mov	r0, r3
 800ac2e:	3708      	adds	r7, #8
 800ac30:	46bd      	mov	sp, r7
 800ac32:	bd80      	pop	{r7, pc}

0800ac34 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800ac34:	b480      	push	{r7}
 800ac36:	b083      	sub	sp, #12
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ac3c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800ac3e:	4618      	mov	r0, r3
 800ac40:	370c      	adds	r7, #12
 800ac42:	46bd      	mov	sp, r7
 800ac44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac48:	4770      	bx	lr

0800ac4a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ac4a:	b580      	push	{r7, lr}
 800ac4c:	b084      	sub	sp, #16
 800ac4e:	af00      	add	r7, sp, #0
 800ac50:	6078      	str	r0, [r7, #4]
 800ac52:	460b      	mov	r3, r1
 800ac54:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac56:	2300      	movs	r3, #0
 800ac58:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d009      	beq.n	800ac78 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	78fa      	ldrb	r2, [r7, #3]
 800ac6e:	4611      	mov	r1, r2
 800ac70:	6878      	ldr	r0, [r7, #4]
 800ac72:	4798      	blx	r3
 800ac74:	4603      	mov	r3, r0
 800ac76:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ac78:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	3710      	adds	r7, #16
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	bd80      	pop	{r7, pc}

0800ac82 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ac82:	b580      	push	{r7, lr}
 800ac84:	b084      	sub	sp, #16
 800ac86:	af00      	add	r7, sp, #0
 800ac88:	6078      	str	r0, [r7, #4]
 800ac8a:	460b      	mov	r3, r1
 800ac8c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ac98:	685b      	ldr	r3, [r3, #4]
 800ac9a:	78fa      	ldrb	r2, [r7, #3]
 800ac9c:	4611      	mov	r1, r2
 800ac9e:	6878      	ldr	r0, [r7, #4]
 800aca0:	4798      	blx	r3
 800aca2:	4603      	mov	r3, r0
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d001      	beq.n	800acac <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800aca8:	2303      	movs	r3, #3
 800acaa:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800acac:	7bfb      	ldrb	r3, [r7, #15]
}
 800acae:	4618      	mov	r0, r3
 800acb0:	3710      	adds	r7, #16
 800acb2:	46bd      	mov	sp, r7
 800acb4:	bd80      	pop	{r7, pc}

0800acb6 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800acb6:	b580      	push	{r7, lr}
 800acb8:	b084      	sub	sp, #16
 800acba:	af00      	add	r7, sp, #0
 800acbc:	6078      	str	r0, [r7, #4]
 800acbe:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800acc6:	6839      	ldr	r1, [r7, #0]
 800acc8:	4618      	mov	r0, r3
 800acca:	f001 f936 	bl	800bf3a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800acce:	687b      	ldr	r3, [r7, #4]
 800acd0:	2201      	movs	r2, #1
 800acd2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800acdc:	461a      	mov	r2, r3
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800acea:	f003 031f 	and.w	r3, r3, #31
 800acee:	2b02      	cmp	r3, #2
 800acf0:	d01a      	beq.n	800ad28 <USBD_LL_SetupStage+0x72>
 800acf2:	2b02      	cmp	r3, #2
 800acf4:	d822      	bhi.n	800ad3c <USBD_LL_SetupStage+0x86>
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d002      	beq.n	800ad00 <USBD_LL_SetupStage+0x4a>
 800acfa:	2b01      	cmp	r3, #1
 800acfc:	d00a      	beq.n	800ad14 <USBD_LL_SetupStage+0x5e>
 800acfe:	e01d      	b.n	800ad3c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ad06:	4619      	mov	r1, r3
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f000 fb63 	bl	800b3d4 <USBD_StdDevReq>
 800ad0e:	4603      	mov	r3, r0
 800ad10:	73fb      	strb	r3, [r7, #15]
      break;
 800ad12:	e020      	b.n	800ad56 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ad1a:	4619      	mov	r1, r3
 800ad1c:	6878      	ldr	r0, [r7, #4]
 800ad1e:	f000 fbcb 	bl	800b4b8 <USBD_StdItfReq>
 800ad22:	4603      	mov	r3, r0
 800ad24:	73fb      	strb	r3, [r7, #15]
      break;
 800ad26:	e016      	b.n	800ad56 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ad2e:	4619      	mov	r1, r3
 800ad30:	6878      	ldr	r0, [r7, #4]
 800ad32:	f000 fc2d 	bl	800b590 <USBD_StdEPReq>
 800ad36:	4603      	mov	r3, r0
 800ad38:	73fb      	strb	r3, [r7, #15]
      break;
 800ad3a:	e00c      	b.n	800ad56 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ad42:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ad46:	b2db      	uxtb	r3, r3
 800ad48:	4619      	mov	r1, r3
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f001 fec6 	bl	800cadc <USBD_LL_StallEP>
 800ad50:	4603      	mov	r3, r0
 800ad52:	73fb      	strb	r3, [r7, #15]
      break;
 800ad54:	bf00      	nop
  }

  return ret;
 800ad56:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad58:	4618      	mov	r0, r3
 800ad5a:	3710      	adds	r7, #16
 800ad5c:	46bd      	mov	sp, r7
 800ad5e:	bd80      	pop	{r7, pc}

0800ad60 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b086      	sub	sp, #24
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	60f8      	str	r0, [r7, #12]
 800ad68:	460b      	mov	r3, r1
 800ad6a:	607a      	str	r2, [r7, #4]
 800ad6c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800ad6e:	2300      	movs	r3, #0
 800ad70:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800ad72:	7afb      	ldrb	r3, [r7, #11]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d16e      	bne.n	800ae56 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800ad7e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800ad86:	2b03      	cmp	r3, #3
 800ad88:	f040 8098 	bne.w	800aebc <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800ad8c:	693b      	ldr	r3, [r7, #16]
 800ad8e:	689a      	ldr	r2, [r3, #8]
 800ad90:	693b      	ldr	r3, [r7, #16]
 800ad92:	68db      	ldr	r3, [r3, #12]
 800ad94:	429a      	cmp	r2, r3
 800ad96:	d913      	bls.n	800adc0 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800ad98:	693b      	ldr	r3, [r7, #16]
 800ad9a:	689a      	ldr	r2, [r3, #8]
 800ad9c:	693b      	ldr	r3, [r7, #16]
 800ad9e:	68db      	ldr	r3, [r3, #12]
 800ada0:	1ad2      	subs	r2, r2, r3
 800ada2:	693b      	ldr	r3, [r7, #16]
 800ada4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ada6:	693b      	ldr	r3, [r7, #16]
 800ada8:	68da      	ldr	r2, [r3, #12]
 800adaa:	693b      	ldr	r3, [r7, #16]
 800adac:	689b      	ldr	r3, [r3, #8]
 800adae:	4293      	cmp	r3, r2
 800adb0:	bf28      	it	cs
 800adb2:	4613      	movcs	r3, r2
 800adb4:	461a      	mov	r2, r3
 800adb6:	6879      	ldr	r1, [r7, #4]
 800adb8:	68f8      	ldr	r0, [r7, #12]
 800adba:	f001 f9b2 	bl	800c122 <USBD_CtlContinueRx>
 800adbe:	e07d      	b.n	800aebc <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800adc6:	f003 031f 	and.w	r3, r3, #31
 800adca:	2b02      	cmp	r3, #2
 800adcc:	d014      	beq.n	800adf8 <USBD_LL_DataOutStage+0x98>
 800adce:	2b02      	cmp	r3, #2
 800add0:	d81d      	bhi.n	800ae0e <USBD_LL_DataOutStage+0xae>
 800add2:	2b00      	cmp	r3, #0
 800add4:	d002      	beq.n	800addc <USBD_LL_DataOutStage+0x7c>
 800add6:	2b01      	cmp	r3, #1
 800add8:	d003      	beq.n	800ade2 <USBD_LL_DataOutStage+0x82>
 800adda:	e018      	b.n	800ae0e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800addc:	2300      	movs	r3, #0
 800adde:	75bb      	strb	r3, [r7, #22]
            break;
 800ade0:	e018      	b.n	800ae14 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800ade8:	b2db      	uxtb	r3, r3
 800adea:	4619      	mov	r1, r3
 800adec:	68f8      	ldr	r0, [r7, #12]
 800adee:	f000 fa64 	bl	800b2ba <USBD_CoreFindIF>
 800adf2:	4603      	mov	r3, r0
 800adf4:	75bb      	strb	r3, [r7, #22]
            break;
 800adf6:	e00d      	b.n	800ae14 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800adfe:	b2db      	uxtb	r3, r3
 800ae00:	4619      	mov	r1, r3
 800ae02:	68f8      	ldr	r0, [r7, #12]
 800ae04:	f000 fa66 	bl	800b2d4 <USBD_CoreFindEP>
 800ae08:	4603      	mov	r3, r0
 800ae0a:	75bb      	strb	r3, [r7, #22]
            break;
 800ae0c:	e002      	b.n	800ae14 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800ae0e:	2300      	movs	r3, #0
 800ae10:	75bb      	strb	r3, [r7, #22]
            break;
 800ae12:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800ae14:	7dbb      	ldrb	r3, [r7, #22]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d119      	bne.n	800ae4e <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae1a:	68fb      	ldr	r3, [r7, #12]
 800ae1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae20:	b2db      	uxtb	r3, r3
 800ae22:	2b03      	cmp	r3, #3
 800ae24:	d113      	bne.n	800ae4e <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800ae26:	7dba      	ldrb	r2, [r7, #22]
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	32ae      	adds	r2, #174	@ 0xae
 800ae2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae30:	691b      	ldr	r3, [r3, #16]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d00b      	beq.n	800ae4e <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800ae36:	7dba      	ldrb	r2, [r7, #22]
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800ae3e:	7dba      	ldrb	r2, [r7, #22]
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	32ae      	adds	r2, #174	@ 0xae
 800ae44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae48:	691b      	ldr	r3, [r3, #16]
 800ae4a:	68f8      	ldr	r0, [r7, #12]
 800ae4c:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800ae4e:	68f8      	ldr	r0, [r7, #12]
 800ae50:	f001 f978 	bl	800c144 <USBD_CtlSendStatus>
 800ae54:	e032      	b.n	800aebc <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ae56:	7afb      	ldrb	r3, [r7, #11]
 800ae58:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ae5c:	b2db      	uxtb	r3, r3
 800ae5e:	4619      	mov	r1, r3
 800ae60:	68f8      	ldr	r0, [r7, #12]
 800ae62:	f000 fa37 	bl	800b2d4 <USBD_CoreFindEP>
 800ae66:	4603      	mov	r3, r0
 800ae68:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ae6a:	7dbb      	ldrb	r3, [r7, #22]
 800ae6c:	2bff      	cmp	r3, #255	@ 0xff
 800ae6e:	d025      	beq.n	800aebc <USBD_LL_DataOutStage+0x15c>
 800ae70:	7dbb      	ldrb	r3, [r7, #22]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d122      	bne.n	800aebc <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae7c:	b2db      	uxtb	r3, r3
 800ae7e:	2b03      	cmp	r3, #3
 800ae80:	d117      	bne.n	800aeb2 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ae82:	7dba      	ldrb	r2, [r7, #22]
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	32ae      	adds	r2, #174	@ 0xae
 800ae88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ae8c:	699b      	ldr	r3, [r3, #24]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d00f      	beq.n	800aeb2 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800ae92:	7dba      	ldrb	r2, [r7, #22]
 800ae94:	68fb      	ldr	r3, [r7, #12]
 800ae96:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ae9a:	7dba      	ldrb	r2, [r7, #22]
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	32ae      	adds	r2, #174	@ 0xae
 800aea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aea4:	699b      	ldr	r3, [r3, #24]
 800aea6:	7afa      	ldrb	r2, [r7, #11]
 800aea8:	4611      	mov	r1, r2
 800aeaa:	68f8      	ldr	r0, [r7, #12]
 800aeac:	4798      	blx	r3
 800aeae:	4603      	mov	r3, r0
 800aeb0:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800aeb2:	7dfb      	ldrb	r3, [r7, #23]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d001      	beq.n	800aebc <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800aeb8:	7dfb      	ldrb	r3, [r7, #23]
 800aeba:	e000      	b.n	800aebe <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800aebc:	2300      	movs	r3, #0
}
 800aebe:	4618      	mov	r0, r3
 800aec0:	3718      	adds	r7, #24
 800aec2:	46bd      	mov	sp, r7
 800aec4:	bd80      	pop	{r7, pc}

0800aec6 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800aec6:	b580      	push	{r7, lr}
 800aec8:	b086      	sub	sp, #24
 800aeca:	af00      	add	r7, sp, #0
 800aecc:	60f8      	str	r0, [r7, #12]
 800aece:	460b      	mov	r3, r1
 800aed0:	607a      	str	r2, [r7, #4]
 800aed2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800aed4:	7afb      	ldrb	r3, [r7, #11]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d16f      	bne.n	800afba <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	3314      	adds	r3, #20
 800aede:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800aee6:	2b02      	cmp	r3, #2
 800aee8:	d15a      	bne.n	800afa0 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800aeea:	693b      	ldr	r3, [r7, #16]
 800aeec:	689a      	ldr	r2, [r3, #8]
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	68db      	ldr	r3, [r3, #12]
 800aef2:	429a      	cmp	r2, r3
 800aef4:	d914      	bls.n	800af20 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800aef6:	693b      	ldr	r3, [r7, #16]
 800aef8:	689a      	ldr	r2, [r3, #8]
 800aefa:	693b      	ldr	r3, [r7, #16]
 800aefc:	68db      	ldr	r3, [r3, #12]
 800aefe:	1ad2      	subs	r2, r2, r3
 800af00:	693b      	ldr	r3, [r7, #16]
 800af02:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800af04:	693b      	ldr	r3, [r7, #16]
 800af06:	689b      	ldr	r3, [r3, #8]
 800af08:	461a      	mov	r2, r3
 800af0a:	6879      	ldr	r1, [r7, #4]
 800af0c:	68f8      	ldr	r0, [r7, #12]
 800af0e:	f001 f8da 	bl	800c0c6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800af12:	2300      	movs	r3, #0
 800af14:	2200      	movs	r2, #0
 800af16:	2100      	movs	r1, #0
 800af18:	68f8      	ldr	r0, [r7, #12]
 800af1a:	f001 fee5 	bl	800cce8 <USBD_LL_PrepareReceive>
 800af1e:	e03f      	b.n	800afa0 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800af20:	693b      	ldr	r3, [r7, #16]
 800af22:	68da      	ldr	r2, [r3, #12]
 800af24:	693b      	ldr	r3, [r7, #16]
 800af26:	689b      	ldr	r3, [r3, #8]
 800af28:	429a      	cmp	r2, r3
 800af2a:	d11c      	bne.n	800af66 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800af2c:	693b      	ldr	r3, [r7, #16]
 800af2e:	685a      	ldr	r2, [r3, #4]
 800af30:	693b      	ldr	r3, [r7, #16]
 800af32:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800af34:	429a      	cmp	r2, r3
 800af36:	d316      	bcc.n	800af66 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800af38:	693b      	ldr	r3, [r7, #16]
 800af3a:	685a      	ldr	r2, [r3, #4]
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800af42:	429a      	cmp	r2, r3
 800af44:	d20f      	bcs.n	800af66 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800af46:	2200      	movs	r2, #0
 800af48:	2100      	movs	r1, #0
 800af4a:	68f8      	ldr	r0, [r7, #12]
 800af4c:	f001 f8bb 	bl	800c0c6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	2200      	movs	r2, #0
 800af54:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800af58:	2300      	movs	r3, #0
 800af5a:	2200      	movs	r2, #0
 800af5c:	2100      	movs	r1, #0
 800af5e:	68f8      	ldr	r0, [r7, #12]
 800af60:	f001 fec2 	bl	800cce8 <USBD_LL_PrepareReceive>
 800af64:	e01c      	b.n	800afa0 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af6c:	b2db      	uxtb	r3, r3
 800af6e:	2b03      	cmp	r3, #3
 800af70:	d10f      	bne.n	800af92 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af78:	68db      	ldr	r3, [r3, #12]
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d009      	beq.n	800af92 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	2200      	movs	r2, #0
 800af82:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800af8c:	68db      	ldr	r3, [r3, #12]
 800af8e:	68f8      	ldr	r0, [r7, #12]
 800af90:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800af92:	2180      	movs	r1, #128	@ 0x80
 800af94:	68f8      	ldr	r0, [r7, #12]
 800af96:	f001 fda1 	bl	800cadc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800af9a:	68f8      	ldr	r0, [r7, #12]
 800af9c:	f001 f8e5 	bl	800c16a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d03a      	beq.n	800b020 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800afaa:	68f8      	ldr	r0, [r7, #12]
 800afac:	f7ff fe42 	bl	800ac34 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	2200      	movs	r2, #0
 800afb4:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800afb8:	e032      	b.n	800b020 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800afba:	7afb      	ldrb	r3, [r7, #11]
 800afbc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800afc0:	b2db      	uxtb	r3, r3
 800afc2:	4619      	mov	r1, r3
 800afc4:	68f8      	ldr	r0, [r7, #12]
 800afc6:	f000 f985 	bl	800b2d4 <USBD_CoreFindEP>
 800afca:	4603      	mov	r3, r0
 800afcc:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800afce:	7dfb      	ldrb	r3, [r7, #23]
 800afd0:	2bff      	cmp	r3, #255	@ 0xff
 800afd2:	d025      	beq.n	800b020 <USBD_LL_DataInStage+0x15a>
 800afd4:	7dfb      	ldrb	r3, [r7, #23]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d122      	bne.n	800b020 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800afe0:	b2db      	uxtb	r3, r3
 800afe2:	2b03      	cmp	r3, #3
 800afe4:	d11c      	bne.n	800b020 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800afe6:	7dfa      	ldrb	r2, [r7, #23]
 800afe8:	68fb      	ldr	r3, [r7, #12]
 800afea:	32ae      	adds	r2, #174	@ 0xae
 800afec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aff0:	695b      	ldr	r3, [r3, #20]
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d014      	beq.n	800b020 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800aff6:	7dfa      	ldrb	r2, [r7, #23]
 800aff8:	68fb      	ldr	r3, [r7, #12]
 800affa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800affe:	7dfa      	ldrb	r2, [r7, #23]
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	32ae      	adds	r2, #174	@ 0xae
 800b004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b008:	695b      	ldr	r3, [r3, #20]
 800b00a:	7afa      	ldrb	r2, [r7, #11]
 800b00c:	4611      	mov	r1, r2
 800b00e:	68f8      	ldr	r0, [r7, #12]
 800b010:	4798      	blx	r3
 800b012:	4603      	mov	r3, r0
 800b014:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b016:	7dbb      	ldrb	r3, [r7, #22]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d001      	beq.n	800b020 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800b01c:	7dbb      	ldrb	r3, [r7, #22]
 800b01e:	e000      	b.n	800b022 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800b020:	2300      	movs	r3, #0
}
 800b022:	4618      	mov	r0, r3
 800b024:	3718      	adds	r7, #24
 800b026:	46bd      	mov	sp, r7
 800b028:	bd80      	pop	{r7, pc}

0800b02a <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b02a:	b580      	push	{r7, lr}
 800b02c:	b084      	sub	sp, #16
 800b02e:	af00      	add	r7, sp, #0
 800b030:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b032:	2300      	movs	r3, #0
 800b034:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	2201      	movs	r2, #1
 800b03a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	2200      	movs	r2, #0
 800b042:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	2200      	movs	r2, #0
 800b04a:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2200      	movs	r2, #0
 800b050:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	2200      	movs	r2, #0
 800b058:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b062:	2b00      	cmp	r3, #0
 800b064:	d014      	beq.n	800b090 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	2b00      	cmp	r3, #0
 800b070:	d00e      	beq.n	800b090 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b078:	685b      	ldr	r3, [r3, #4]
 800b07a:	687a      	ldr	r2, [r7, #4]
 800b07c:	6852      	ldr	r2, [r2, #4]
 800b07e:	b2d2      	uxtb	r2, r2
 800b080:	4611      	mov	r1, r2
 800b082:	6878      	ldr	r0, [r7, #4]
 800b084:	4798      	blx	r3
 800b086:	4603      	mov	r3, r0
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d001      	beq.n	800b090 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b08c:	2303      	movs	r3, #3
 800b08e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b090:	2340      	movs	r3, #64	@ 0x40
 800b092:	2200      	movs	r2, #0
 800b094:	2100      	movs	r1, #0
 800b096:	6878      	ldr	r0, [r7, #4]
 800b098:	f001 fcac 	bl	800c9f4 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	2201      	movs	r2, #1
 800b0a0:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	2240      	movs	r2, #64	@ 0x40
 800b0a8:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b0ac:	2340      	movs	r3, #64	@ 0x40
 800b0ae:	2200      	movs	r2, #0
 800b0b0:	2180      	movs	r1, #128	@ 0x80
 800b0b2:	6878      	ldr	r0, [r7, #4]
 800b0b4:	f001 fc9e 	bl	800c9f4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	2201      	movs	r2, #1
 800b0bc:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	2240      	movs	r2, #64	@ 0x40
 800b0c2:	621a      	str	r2, [r3, #32]

  return ret;
 800b0c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0c6:	4618      	mov	r0, r3
 800b0c8:	3710      	adds	r7, #16
 800b0ca:	46bd      	mov	sp, r7
 800b0cc:	bd80      	pop	{r7, pc}

0800b0ce <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b0ce:	b480      	push	{r7}
 800b0d0:	b083      	sub	sp, #12
 800b0d2:	af00      	add	r7, sp, #0
 800b0d4:	6078      	str	r0, [r7, #4]
 800b0d6:	460b      	mov	r3, r1
 800b0d8:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	78fa      	ldrb	r2, [r7, #3]
 800b0de:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b0e0:	2300      	movs	r3, #0
}
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	370c      	adds	r7, #12
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ec:	4770      	bx	lr

0800b0ee <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b0ee:	b480      	push	{r7}
 800b0f0:	b083      	sub	sp, #12
 800b0f2:	af00      	add	r7, sp, #0
 800b0f4:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b0fc:	b2db      	uxtb	r3, r3
 800b0fe:	2b04      	cmp	r3, #4
 800b100:	d006      	beq.n	800b110 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b108:	b2da      	uxtb	r2, r3
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	2204      	movs	r2, #4
 800b114:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b118:	2300      	movs	r3, #0
}
 800b11a:	4618      	mov	r0, r3
 800b11c:	370c      	adds	r7, #12
 800b11e:	46bd      	mov	sp, r7
 800b120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b124:	4770      	bx	lr

0800b126 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b126:	b480      	push	{r7}
 800b128:	b083      	sub	sp, #12
 800b12a:	af00      	add	r7, sp, #0
 800b12c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b134:	b2db      	uxtb	r3, r3
 800b136:	2b04      	cmp	r3, #4
 800b138:	d106      	bne.n	800b148 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b140:	b2da      	uxtb	r2, r3
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800b148:	2300      	movs	r3, #0
}
 800b14a:	4618      	mov	r0, r3
 800b14c:	370c      	adds	r7, #12
 800b14e:	46bd      	mov	sp, r7
 800b150:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b154:	4770      	bx	lr

0800b156 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800b156:	b580      	push	{r7, lr}
 800b158:	b082      	sub	sp, #8
 800b15a:	af00      	add	r7, sp, #0
 800b15c:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b164:	b2db      	uxtb	r3, r3
 800b166:	2b03      	cmp	r3, #3
 800b168:	d110      	bne.n	800b18c <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b170:	2b00      	cmp	r3, #0
 800b172:	d00b      	beq.n	800b18c <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b17a:	69db      	ldr	r3, [r3, #28]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d005      	beq.n	800b18c <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b186:	69db      	ldr	r3, [r3, #28]
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800b18c:	2300      	movs	r3, #0
}
 800b18e:	4618      	mov	r0, r3
 800b190:	3708      	adds	r7, #8
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}

0800b196 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800b196:	b580      	push	{r7, lr}
 800b198:	b082      	sub	sp, #8
 800b19a:	af00      	add	r7, sp, #0
 800b19c:	6078      	str	r0, [r7, #4]
 800b19e:	460b      	mov	r3, r1
 800b1a0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	32ae      	adds	r2, #174	@ 0xae
 800b1ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d101      	bne.n	800b1b8 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800b1b4:	2303      	movs	r3, #3
 800b1b6:	e01c      	b.n	800b1f2 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b1be:	b2db      	uxtb	r3, r3
 800b1c0:	2b03      	cmp	r3, #3
 800b1c2:	d115      	bne.n	800b1f0 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	32ae      	adds	r2, #174	@ 0xae
 800b1ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1d2:	6a1b      	ldr	r3, [r3, #32]
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d00b      	beq.n	800b1f0 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	32ae      	adds	r2, #174	@ 0xae
 800b1e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1e6:	6a1b      	ldr	r3, [r3, #32]
 800b1e8:	78fa      	ldrb	r2, [r7, #3]
 800b1ea:	4611      	mov	r1, r2
 800b1ec:	6878      	ldr	r0, [r7, #4]
 800b1ee:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b1f0:	2300      	movs	r3, #0
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3708      	adds	r7, #8
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}

0800b1fa <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800b1fa:	b580      	push	{r7, lr}
 800b1fc:	b082      	sub	sp, #8
 800b1fe:	af00      	add	r7, sp, #0
 800b200:	6078      	str	r0, [r7, #4]
 800b202:	460b      	mov	r3, r1
 800b204:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	32ae      	adds	r2, #174	@ 0xae
 800b210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d101      	bne.n	800b21c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800b218:	2303      	movs	r3, #3
 800b21a:	e01c      	b.n	800b256 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b222:	b2db      	uxtb	r3, r3
 800b224:	2b03      	cmp	r3, #3
 800b226:	d115      	bne.n	800b254 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	32ae      	adds	r2, #174	@ 0xae
 800b232:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b236:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d00b      	beq.n	800b254 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	32ae      	adds	r2, #174	@ 0xae
 800b246:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b24a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b24c:	78fa      	ldrb	r2, [r7, #3]
 800b24e:	4611      	mov	r1, r2
 800b250:	6878      	ldr	r0, [r7, #4]
 800b252:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800b254:	2300      	movs	r3, #0
}
 800b256:	4618      	mov	r0, r3
 800b258:	3708      	adds	r7, #8
 800b25a:	46bd      	mov	sp, r7
 800b25c:	bd80      	pop	{r7, pc}

0800b25e <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800b25e:	b480      	push	{r7}
 800b260:	b083      	sub	sp, #12
 800b262:	af00      	add	r7, sp, #0
 800b264:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b266:	2300      	movs	r3, #0
}
 800b268:	4618      	mov	r0, r3
 800b26a:	370c      	adds	r7, #12
 800b26c:	46bd      	mov	sp, r7
 800b26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b272:	4770      	bx	lr

0800b274 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	b084      	sub	sp, #16
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800b27c:	2300      	movs	r3, #0
 800b27e:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	2201      	movs	r2, #1
 800b284:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d00e      	beq.n	800b2b0 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b298:	685b      	ldr	r3, [r3, #4]
 800b29a:	687a      	ldr	r2, [r7, #4]
 800b29c:	6852      	ldr	r2, [r2, #4]
 800b29e:	b2d2      	uxtb	r2, r2
 800b2a0:	4611      	mov	r1, r2
 800b2a2:	6878      	ldr	r0, [r7, #4]
 800b2a4:	4798      	blx	r3
 800b2a6:	4603      	mov	r3, r0
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d001      	beq.n	800b2b0 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800b2ac:	2303      	movs	r3, #3
 800b2ae:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b2b0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2b2:	4618      	mov	r0, r3
 800b2b4:	3710      	adds	r7, #16
 800b2b6:	46bd      	mov	sp, r7
 800b2b8:	bd80      	pop	{r7, pc}

0800b2ba <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b2ba:	b480      	push	{r7}
 800b2bc:	b083      	sub	sp, #12
 800b2be:	af00      	add	r7, sp, #0
 800b2c0:	6078      	str	r0, [r7, #4]
 800b2c2:	460b      	mov	r3, r1
 800b2c4:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b2c6:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b2c8:	4618      	mov	r0, r3
 800b2ca:	370c      	adds	r7, #12
 800b2cc:	46bd      	mov	sp, r7
 800b2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d2:	4770      	bx	lr

0800b2d4 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800b2d4:	b480      	push	{r7}
 800b2d6:	b083      	sub	sp, #12
 800b2d8:	af00      	add	r7, sp, #0
 800b2da:	6078      	str	r0, [r7, #4]
 800b2dc:	460b      	mov	r3, r1
 800b2de:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800b2e0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800b2e2:	4618      	mov	r0, r3
 800b2e4:	370c      	adds	r7, #12
 800b2e6:	46bd      	mov	sp, r7
 800b2e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ec:	4770      	bx	lr

0800b2ee <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800b2ee:	b580      	push	{r7, lr}
 800b2f0:	b086      	sub	sp, #24
 800b2f2:	af00      	add	r7, sp, #0
 800b2f4:	6078      	str	r0, [r7, #4]
 800b2f6:	460b      	mov	r3, r1
 800b2f8:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800b302:	2300      	movs	r3, #0
 800b304:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	885b      	ldrh	r3, [r3, #2]
 800b30a:	b29b      	uxth	r3, r3
 800b30c:	68fa      	ldr	r2, [r7, #12]
 800b30e:	7812      	ldrb	r2, [r2, #0]
 800b310:	4293      	cmp	r3, r2
 800b312:	d91f      	bls.n	800b354 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	781b      	ldrb	r3, [r3, #0]
 800b318:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800b31a:	e013      	b.n	800b344 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800b31c:	f107 030a 	add.w	r3, r7, #10
 800b320:	4619      	mov	r1, r3
 800b322:	6978      	ldr	r0, [r7, #20]
 800b324:	f000 f81b 	bl	800b35e <USBD_GetNextDesc>
 800b328:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b32a:	697b      	ldr	r3, [r7, #20]
 800b32c:	785b      	ldrb	r3, [r3, #1]
 800b32e:	2b05      	cmp	r3, #5
 800b330:	d108      	bne.n	800b344 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800b332:	697b      	ldr	r3, [r7, #20]
 800b334:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800b336:	693b      	ldr	r3, [r7, #16]
 800b338:	789b      	ldrb	r3, [r3, #2]
 800b33a:	78fa      	ldrb	r2, [r7, #3]
 800b33c:	429a      	cmp	r2, r3
 800b33e:	d008      	beq.n	800b352 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800b340:	2300      	movs	r3, #0
 800b342:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	885b      	ldrh	r3, [r3, #2]
 800b348:	b29a      	uxth	r2, r3
 800b34a:	897b      	ldrh	r3, [r7, #10]
 800b34c:	429a      	cmp	r2, r3
 800b34e:	d8e5      	bhi.n	800b31c <USBD_GetEpDesc+0x2e>
 800b350:	e000      	b.n	800b354 <USBD_GetEpDesc+0x66>
          break;
 800b352:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800b354:	693b      	ldr	r3, [r7, #16]
}
 800b356:	4618      	mov	r0, r3
 800b358:	3718      	adds	r7, #24
 800b35a:	46bd      	mov	sp, r7
 800b35c:	bd80      	pop	{r7, pc}

0800b35e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b35e:	b480      	push	{r7}
 800b360:	b085      	sub	sp, #20
 800b362:	af00      	add	r7, sp, #0
 800b364:	6078      	str	r0, [r7, #4]
 800b366:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800b36c:	683b      	ldr	r3, [r7, #0]
 800b36e:	881b      	ldrh	r3, [r3, #0]
 800b370:	68fa      	ldr	r2, [r7, #12]
 800b372:	7812      	ldrb	r2, [r2, #0]
 800b374:	4413      	add	r3, r2
 800b376:	b29a      	uxth	r2, r3
 800b378:	683b      	ldr	r3, [r7, #0]
 800b37a:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	781b      	ldrb	r3, [r3, #0]
 800b380:	461a      	mov	r2, r3
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	4413      	add	r3, r2
 800b386:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b388:	68fb      	ldr	r3, [r7, #12]
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3714      	adds	r7, #20
 800b38e:	46bd      	mov	sp, r7
 800b390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b394:	4770      	bx	lr

0800b396 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800b396:	b480      	push	{r7}
 800b398:	b087      	sub	sp, #28
 800b39a:	af00      	add	r7, sp, #0
 800b39c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800b3a2:	697b      	ldr	r3, [r7, #20]
 800b3a4:	781b      	ldrb	r3, [r3, #0]
 800b3a6:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800b3a8:	697b      	ldr	r3, [r7, #20]
 800b3aa:	3301      	adds	r3, #1
 800b3ac:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800b3ae:	697b      	ldr	r3, [r7, #20]
 800b3b0:	781b      	ldrb	r3, [r3, #0]
 800b3b2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800b3b4:	8a3b      	ldrh	r3, [r7, #16]
 800b3b6:	021b      	lsls	r3, r3, #8
 800b3b8:	b21a      	sxth	r2, r3
 800b3ba:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800b3be:	4313      	orrs	r3, r2
 800b3c0:	b21b      	sxth	r3, r3
 800b3c2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800b3c4:	89fb      	ldrh	r3, [r7, #14]
}
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	371c      	adds	r7, #28
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d0:	4770      	bx	lr
	...

0800b3d4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3d4:	b580      	push	{r7, lr}
 800b3d6:	b084      	sub	sp, #16
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
 800b3dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b3de:	2300      	movs	r3, #0
 800b3e0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	781b      	ldrb	r3, [r3, #0]
 800b3e6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b3ea:	2b40      	cmp	r3, #64	@ 0x40
 800b3ec:	d005      	beq.n	800b3fa <USBD_StdDevReq+0x26>
 800b3ee:	2b40      	cmp	r3, #64	@ 0x40
 800b3f0:	d857      	bhi.n	800b4a2 <USBD_StdDevReq+0xce>
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d00f      	beq.n	800b416 <USBD_StdDevReq+0x42>
 800b3f6:	2b20      	cmp	r3, #32
 800b3f8:	d153      	bne.n	800b4a2 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	32ae      	adds	r2, #174	@ 0xae
 800b404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b408:	689b      	ldr	r3, [r3, #8]
 800b40a:	6839      	ldr	r1, [r7, #0]
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	4798      	blx	r3
 800b410:	4603      	mov	r3, r0
 800b412:	73fb      	strb	r3, [r7, #15]
      break;
 800b414:	e04a      	b.n	800b4ac <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	785b      	ldrb	r3, [r3, #1]
 800b41a:	2b09      	cmp	r3, #9
 800b41c:	d83b      	bhi.n	800b496 <USBD_StdDevReq+0xc2>
 800b41e:	a201      	add	r2, pc, #4	@ (adr r2, 800b424 <USBD_StdDevReq+0x50>)
 800b420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b424:	0800b479 	.word	0x0800b479
 800b428:	0800b48d 	.word	0x0800b48d
 800b42c:	0800b497 	.word	0x0800b497
 800b430:	0800b483 	.word	0x0800b483
 800b434:	0800b497 	.word	0x0800b497
 800b438:	0800b457 	.word	0x0800b457
 800b43c:	0800b44d 	.word	0x0800b44d
 800b440:	0800b497 	.word	0x0800b497
 800b444:	0800b46f 	.word	0x0800b46f
 800b448:	0800b461 	.word	0x0800b461
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800b44c:	6839      	ldr	r1, [r7, #0]
 800b44e:	6878      	ldr	r0, [r7, #4]
 800b450:	f000 fa3c 	bl	800b8cc <USBD_GetDescriptor>
          break;
 800b454:	e024      	b.n	800b4a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800b456:	6839      	ldr	r1, [r7, #0]
 800b458:	6878      	ldr	r0, [r7, #4]
 800b45a:	f000 fbcb 	bl	800bbf4 <USBD_SetAddress>
          break;
 800b45e:	e01f      	b.n	800b4a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800b460:	6839      	ldr	r1, [r7, #0]
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f000 fc0a 	bl	800bc7c <USBD_SetConfig>
 800b468:	4603      	mov	r3, r0
 800b46a:	73fb      	strb	r3, [r7, #15]
          break;
 800b46c:	e018      	b.n	800b4a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800b46e:	6839      	ldr	r1, [r7, #0]
 800b470:	6878      	ldr	r0, [r7, #4]
 800b472:	f000 fcad 	bl	800bdd0 <USBD_GetConfig>
          break;
 800b476:	e013      	b.n	800b4a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800b478:	6839      	ldr	r1, [r7, #0]
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f000 fcde 	bl	800be3c <USBD_GetStatus>
          break;
 800b480:	e00e      	b.n	800b4a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800b482:	6839      	ldr	r1, [r7, #0]
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f000 fd0d 	bl	800bea4 <USBD_SetFeature>
          break;
 800b48a:	e009      	b.n	800b4a0 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800b48c:	6839      	ldr	r1, [r7, #0]
 800b48e:	6878      	ldr	r0, [r7, #4]
 800b490:	f000 fd31 	bl	800bef6 <USBD_ClrFeature>
          break;
 800b494:	e004      	b.n	800b4a0 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800b496:	6839      	ldr	r1, [r7, #0]
 800b498:	6878      	ldr	r0, [r7, #4]
 800b49a:	f000 fd88 	bl	800bfae <USBD_CtlError>
          break;
 800b49e:	bf00      	nop
      }
      break;
 800b4a0:	e004      	b.n	800b4ac <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800b4a2:	6839      	ldr	r1, [r7, #0]
 800b4a4:	6878      	ldr	r0, [r7, #4]
 800b4a6:	f000 fd82 	bl	800bfae <USBD_CtlError>
      break;
 800b4aa:	bf00      	nop
  }

  return ret;
 800b4ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4ae:	4618      	mov	r0, r3
 800b4b0:	3710      	adds	r7, #16
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}
 800b4b6:	bf00      	nop

0800b4b8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b084      	sub	sp, #16
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
 800b4c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b4c2:	2300      	movs	r3, #0
 800b4c4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b4c6:	683b      	ldr	r3, [r7, #0]
 800b4c8:	781b      	ldrb	r3, [r3, #0]
 800b4ca:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b4ce:	2b40      	cmp	r3, #64	@ 0x40
 800b4d0:	d005      	beq.n	800b4de <USBD_StdItfReq+0x26>
 800b4d2:	2b40      	cmp	r3, #64	@ 0x40
 800b4d4:	d852      	bhi.n	800b57c <USBD_StdItfReq+0xc4>
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d001      	beq.n	800b4de <USBD_StdItfReq+0x26>
 800b4da:	2b20      	cmp	r3, #32
 800b4dc:	d14e      	bne.n	800b57c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4e4:	b2db      	uxtb	r3, r3
 800b4e6:	3b01      	subs	r3, #1
 800b4e8:	2b02      	cmp	r3, #2
 800b4ea:	d840      	bhi.n	800b56e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	889b      	ldrh	r3, [r3, #4]
 800b4f0:	b2db      	uxtb	r3, r3
 800b4f2:	2b01      	cmp	r3, #1
 800b4f4:	d836      	bhi.n	800b564 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	889b      	ldrh	r3, [r3, #4]
 800b4fa:	b2db      	uxtb	r3, r3
 800b4fc:	4619      	mov	r1, r3
 800b4fe:	6878      	ldr	r0, [r7, #4]
 800b500:	f7ff fedb 	bl	800b2ba <USBD_CoreFindIF>
 800b504:	4603      	mov	r3, r0
 800b506:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b508:	7bbb      	ldrb	r3, [r7, #14]
 800b50a:	2bff      	cmp	r3, #255	@ 0xff
 800b50c:	d01d      	beq.n	800b54a <USBD_StdItfReq+0x92>
 800b50e:	7bbb      	ldrb	r3, [r7, #14]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d11a      	bne.n	800b54a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800b514:	7bba      	ldrb	r2, [r7, #14]
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	32ae      	adds	r2, #174	@ 0xae
 800b51a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b51e:	689b      	ldr	r3, [r3, #8]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d00f      	beq.n	800b544 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800b524:	7bba      	ldrb	r2, [r7, #14]
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b52c:	7bba      	ldrb	r2, [r7, #14]
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	32ae      	adds	r2, #174	@ 0xae
 800b532:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b536:	689b      	ldr	r3, [r3, #8]
 800b538:	6839      	ldr	r1, [r7, #0]
 800b53a:	6878      	ldr	r0, [r7, #4]
 800b53c:	4798      	blx	r3
 800b53e:	4603      	mov	r3, r0
 800b540:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b542:	e004      	b.n	800b54e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800b544:	2303      	movs	r3, #3
 800b546:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800b548:	e001      	b.n	800b54e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800b54a:	2303      	movs	r3, #3
 800b54c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800b54e:	683b      	ldr	r3, [r7, #0]
 800b550:	88db      	ldrh	r3, [r3, #6]
 800b552:	2b00      	cmp	r3, #0
 800b554:	d110      	bne.n	800b578 <USBD_StdItfReq+0xc0>
 800b556:	7bfb      	ldrb	r3, [r7, #15]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d10d      	bne.n	800b578 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800b55c:	6878      	ldr	r0, [r7, #4]
 800b55e:	f000 fdf1 	bl	800c144 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800b562:	e009      	b.n	800b578 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800b564:	6839      	ldr	r1, [r7, #0]
 800b566:	6878      	ldr	r0, [r7, #4]
 800b568:	f000 fd21 	bl	800bfae <USBD_CtlError>
          break;
 800b56c:	e004      	b.n	800b578 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800b56e:	6839      	ldr	r1, [r7, #0]
 800b570:	6878      	ldr	r0, [r7, #4]
 800b572:	f000 fd1c 	bl	800bfae <USBD_CtlError>
          break;
 800b576:	e000      	b.n	800b57a <USBD_StdItfReq+0xc2>
          break;
 800b578:	bf00      	nop
      }
      break;
 800b57a:	e004      	b.n	800b586 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800b57c:	6839      	ldr	r1, [r7, #0]
 800b57e:	6878      	ldr	r0, [r7, #4]
 800b580:	f000 fd15 	bl	800bfae <USBD_CtlError>
      break;
 800b584:	bf00      	nop
  }

  return ret;
 800b586:	7bfb      	ldrb	r3, [r7, #15]
}
 800b588:	4618      	mov	r0, r3
 800b58a:	3710      	adds	r7, #16
 800b58c:	46bd      	mov	sp, r7
 800b58e:	bd80      	pop	{r7, pc}

0800b590 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b084      	sub	sp, #16
 800b594:	af00      	add	r7, sp, #0
 800b596:	6078      	str	r0, [r7, #4]
 800b598:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800b59a:	2300      	movs	r3, #0
 800b59c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800b59e:	683b      	ldr	r3, [r7, #0]
 800b5a0:	889b      	ldrh	r3, [r3, #4]
 800b5a2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b5a4:	683b      	ldr	r3, [r7, #0]
 800b5a6:	781b      	ldrb	r3, [r3, #0]
 800b5a8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b5ac:	2b40      	cmp	r3, #64	@ 0x40
 800b5ae:	d007      	beq.n	800b5c0 <USBD_StdEPReq+0x30>
 800b5b0:	2b40      	cmp	r3, #64	@ 0x40
 800b5b2:	f200 817f 	bhi.w	800b8b4 <USBD_StdEPReq+0x324>
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d02a      	beq.n	800b610 <USBD_StdEPReq+0x80>
 800b5ba:	2b20      	cmp	r3, #32
 800b5bc:	f040 817a 	bne.w	800b8b4 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800b5c0:	7bbb      	ldrb	r3, [r7, #14]
 800b5c2:	4619      	mov	r1, r3
 800b5c4:	6878      	ldr	r0, [r7, #4]
 800b5c6:	f7ff fe85 	bl	800b2d4 <USBD_CoreFindEP>
 800b5ca:	4603      	mov	r3, r0
 800b5cc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b5ce:	7b7b      	ldrb	r3, [r7, #13]
 800b5d0:	2bff      	cmp	r3, #255	@ 0xff
 800b5d2:	f000 8174 	beq.w	800b8be <USBD_StdEPReq+0x32e>
 800b5d6:	7b7b      	ldrb	r3, [r7, #13]
 800b5d8:	2b00      	cmp	r3, #0
 800b5da:	f040 8170 	bne.w	800b8be <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800b5de:	7b7a      	ldrb	r2, [r7, #13]
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800b5e6:	7b7a      	ldrb	r2, [r7, #13]
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	32ae      	adds	r2, #174	@ 0xae
 800b5ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b5f0:	689b      	ldr	r3, [r3, #8]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	f000 8163 	beq.w	800b8be <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800b5f8:	7b7a      	ldrb	r2, [r7, #13]
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	32ae      	adds	r2, #174	@ 0xae
 800b5fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b602:	689b      	ldr	r3, [r3, #8]
 800b604:	6839      	ldr	r1, [r7, #0]
 800b606:	6878      	ldr	r0, [r7, #4]
 800b608:	4798      	blx	r3
 800b60a:	4603      	mov	r3, r0
 800b60c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b60e:	e156      	b.n	800b8be <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b610:	683b      	ldr	r3, [r7, #0]
 800b612:	785b      	ldrb	r3, [r3, #1]
 800b614:	2b03      	cmp	r3, #3
 800b616:	d008      	beq.n	800b62a <USBD_StdEPReq+0x9a>
 800b618:	2b03      	cmp	r3, #3
 800b61a:	f300 8145 	bgt.w	800b8a8 <USBD_StdEPReq+0x318>
 800b61e:	2b00      	cmp	r3, #0
 800b620:	f000 809b 	beq.w	800b75a <USBD_StdEPReq+0x1ca>
 800b624:	2b01      	cmp	r3, #1
 800b626:	d03c      	beq.n	800b6a2 <USBD_StdEPReq+0x112>
 800b628:	e13e      	b.n	800b8a8 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b630:	b2db      	uxtb	r3, r3
 800b632:	2b02      	cmp	r3, #2
 800b634:	d002      	beq.n	800b63c <USBD_StdEPReq+0xac>
 800b636:	2b03      	cmp	r3, #3
 800b638:	d016      	beq.n	800b668 <USBD_StdEPReq+0xd8>
 800b63a:	e02c      	b.n	800b696 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b63c:	7bbb      	ldrb	r3, [r7, #14]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d00d      	beq.n	800b65e <USBD_StdEPReq+0xce>
 800b642:	7bbb      	ldrb	r3, [r7, #14]
 800b644:	2b80      	cmp	r3, #128	@ 0x80
 800b646:	d00a      	beq.n	800b65e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b648:	7bbb      	ldrb	r3, [r7, #14]
 800b64a:	4619      	mov	r1, r3
 800b64c:	6878      	ldr	r0, [r7, #4]
 800b64e:	f001 fa45 	bl	800cadc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b652:	2180      	movs	r1, #128	@ 0x80
 800b654:	6878      	ldr	r0, [r7, #4]
 800b656:	f001 fa41 	bl	800cadc <USBD_LL_StallEP>
 800b65a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b65c:	e020      	b.n	800b6a0 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800b65e:	6839      	ldr	r1, [r7, #0]
 800b660:	6878      	ldr	r0, [r7, #4]
 800b662:	f000 fca4 	bl	800bfae <USBD_CtlError>
              break;
 800b666:	e01b      	b.n	800b6a0 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	885b      	ldrh	r3, [r3, #2]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d10e      	bne.n	800b68e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800b670:	7bbb      	ldrb	r3, [r7, #14]
 800b672:	2b00      	cmp	r3, #0
 800b674:	d00b      	beq.n	800b68e <USBD_StdEPReq+0xfe>
 800b676:	7bbb      	ldrb	r3, [r7, #14]
 800b678:	2b80      	cmp	r3, #128	@ 0x80
 800b67a:	d008      	beq.n	800b68e <USBD_StdEPReq+0xfe>
 800b67c:	683b      	ldr	r3, [r7, #0]
 800b67e:	88db      	ldrh	r3, [r3, #6]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d104      	bne.n	800b68e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800b684:	7bbb      	ldrb	r3, [r7, #14]
 800b686:	4619      	mov	r1, r3
 800b688:	6878      	ldr	r0, [r7, #4]
 800b68a:	f001 fa27 	bl	800cadc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800b68e:	6878      	ldr	r0, [r7, #4]
 800b690:	f000 fd58 	bl	800c144 <USBD_CtlSendStatus>

              break;
 800b694:	e004      	b.n	800b6a0 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800b696:	6839      	ldr	r1, [r7, #0]
 800b698:	6878      	ldr	r0, [r7, #4]
 800b69a:	f000 fc88 	bl	800bfae <USBD_CtlError>
              break;
 800b69e:	bf00      	nop
          }
          break;
 800b6a0:	e107      	b.n	800b8b2 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6a8:	b2db      	uxtb	r3, r3
 800b6aa:	2b02      	cmp	r3, #2
 800b6ac:	d002      	beq.n	800b6b4 <USBD_StdEPReq+0x124>
 800b6ae:	2b03      	cmp	r3, #3
 800b6b0:	d016      	beq.n	800b6e0 <USBD_StdEPReq+0x150>
 800b6b2:	e04b      	b.n	800b74c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b6b4:	7bbb      	ldrb	r3, [r7, #14]
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d00d      	beq.n	800b6d6 <USBD_StdEPReq+0x146>
 800b6ba:	7bbb      	ldrb	r3, [r7, #14]
 800b6bc:	2b80      	cmp	r3, #128	@ 0x80
 800b6be:	d00a      	beq.n	800b6d6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800b6c0:	7bbb      	ldrb	r3, [r7, #14]
 800b6c2:	4619      	mov	r1, r3
 800b6c4:	6878      	ldr	r0, [r7, #4]
 800b6c6:	f001 fa09 	bl	800cadc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800b6ca:	2180      	movs	r1, #128	@ 0x80
 800b6cc:	6878      	ldr	r0, [r7, #4]
 800b6ce:	f001 fa05 	bl	800cadc <USBD_LL_StallEP>
 800b6d2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800b6d4:	e040      	b.n	800b758 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800b6d6:	6839      	ldr	r1, [r7, #0]
 800b6d8:	6878      	ldr	r0, [r7, #4]
 800b6da:	f000 fc68 	bl	800bfae <USBD_CtlError>
              break;
 800b6de:	e03b      	b.n	800b758 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800b6e0:	683b      	ldr	r3, [r7, #0]
 800b6e2:	885b      	ldrh	r3, [r3, #2]
 800b6e4:	2b00      	cmp	r3, #0
 800b6e6:	d136      	bne.n	800b756 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800b6e8:	7bbb      	ldrb	r3, [r7, #14]
 800b6ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b6ee:	2b00      	cmp	r3, #0
 800b6f0:	d004      	beq.n	800b6fc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800b6f2:	7bbb      	ldrb	r3, [r7, #14]
 800b6f4:	4619      	mov	r1, r3
 800b6f6:	6878      	ldr	r0, [r7, #4]
 800b6f8:	f001 fa26 	bl	800cb48 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800b6fc:	6878      	ldr	r0, [r7, #4]
 800b6fe:	f000 fd21 	bl	800c144 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800b702:	7bbb      	ldrb	r3, [r7, #14]
 800b704:	4619      	mov	r1, r3
 800b706:	6878      	ldr	r0, [r7, #4]
 800b708:	f7ff fde4 	bl	800b2d4 <USBD_CoreFindEP>
 800b70c:	4603      	mov	r3, r0
 800b70e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b710:	7b7b      	ldrb	r3, [r7, #13]
 800b712:	2bff      	cmp	r3, #255	@ 0xff
 800b714:	d01f      	beq.n	800b756 <USBD_StdEPReq+0x1c6>
 800b716:	7b7b      	ldrb	r3, [r7, #13]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d11c      	bne.n	800b756 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800b71c:	7b7a      	ldrb	r2, [r7, #13]
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800b724:	7b7a      	ldrb	r2, [r7, #13]
 800b726:	687b      	ldr	r3, [r7, #4]
 800b728:	32ae      	adds	r2, #174	@ 0xae
 800b72a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b72e:	689b      	ldr	r3, [r3, #8]
 800b730:	2b00      	cmp	r3, #0
 800b732:	d010      	beq.n	800b756 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800b734:	7b7a      	ldrb	r2, [r7, #13]
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	32ae      	adds	r2, #174	@ 0xae
 800b73a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b73e:	689b      	ldr	r3, [r3, #8]
 800b740:	6839      	ldr	r1, [r7, #0]
 800b742:	6878      	ldr	r0, [r7, #4]
 800b744:	4798      	blx	r3
 800b746:	4603      	mov	r3, r0
 800b748:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800b74a:	e004      	b.n	800b756 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800b74c:	6839      	ldr	r1, [r7, #0]
 800b74e:	6878      	ldr	r0, [r7, #4]
 800b750:	f000 fc2d 	bl	800bfae <USBD_CtlError>
              break;
 800b754:	e000      	b.n	800b758 <USBD_StdEPReq+0x1c8>
              break;
 800b756:	bf00      	nop
          }
          break;
 800b758:	e0ab      	b.n	800b8b2 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b760:	b2db      	uxtb	r3, r3
 800b762:	2b02      	cmp	r3, #2
 800b764:	d002      	beq.n	800b76c <USBD_StdEPReq+0x1dc>
 800b766:	2b03      	cmp	r3, #3
 800b768:	d032      	beq.n	800b7d0 <USBD_StdEPReq+0x240>
 800b76a:	e097      	b.n	800b89c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800b76c:	7bbb      	ldrb	r3, [r7, #14]
 800b76e:	2b00      	cmp	r3, #0
 800b770:	d007      	beq.n	800b782 <USBD_StdEPReq+0x1f2>
 800b772:	7bbb      	ldrb	r3, [r7, #14]
 800b774:	2b80      	cmp	r3, #128	@ 0x80
 800b776:	d004      	beq.n	800b782 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800b778:	6839      	ldr	r1, [r7, #0]
 800b77a:	6878      	ldr	r0, [r7, #4]
 800b77c:	f000 fc17 	bl	800bfae <USBD_CtlError>
                break;
 800b780:	e091      	b.n	800b8a6 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b782:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b786:	2b00      	cmp	r3, #0
 800b788:	da0b      	bge.n	800b7a2 <USBD_StdEPReq+0x212>
 800b78a:	7bbb      	ldrb	r3, [r7, #14]
 800b78c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b790:	4613      	mov	r3, r2
 800b792:	009b      	lsls	r3, r3, #2
 800b794:	4413      	add	r3, r2
 800b796:	009b      	lsls	r3, r3, #2
 800b798:	3310      	adds	r3, #16
 800b79a:	687a      	ldr	r2, [r7, #4]
 800b79c:	4413      	add	r3, r2
 800b79e:	3304      	adds	r3, #4
 800b7a0:	e00b      	b.n	800b7ba <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b7a2:	7bbb      	ldrb	r3, [r7, #14]
 800b7a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b7a8:	4613      	mov	r3, r2
 800b7aa:	009b      	lsls	r3, r3, #2
 800b7ac:	4413      	add	r3, r2
 800b7ae:	009b      	lsls	r3, r3, #2
 800b7b0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b7b4:	687a      	ldr	r2, [r7, #4]
 800b7b6:	4413      	add	r3, r2
 800b7b8:	3304      	adds	r3, #4
 800b7ba:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800b7bc:	68bb      	ldr	r3, [r7, #8]
 800b7be:	2200      	movs	r2, #0
 800b7c0:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b7c2:	68bb      	ldr	r3, [r7, #8]
 800b7c4:	2202      	movs	r2, #2
 800b7c6:	4619      	mov	r1, r3
 800b7c8:	6878      	ldr	r0, [r7, #4]
 800b7ca:	f000 fc61 	bl	800c090 <USBD_CtlSendData>
              break;
 800b7ce:	e06a      	b.n	800b8a6 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800b7d0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b7d4:	2b00      	cmp	r3, #0
 800b7d6:	da11      	bge.n	800b7fc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800b7d8:	7bbb      	ldrb	r3, [r7, #14]
 800b7da:	f003 020f 	and.w	r2, r3, #15
 800b7de:	6879      	ldr	r1, [r7, #4]
 800b7e0:	4613      	mov	r3, r2
 800b7e2:	009b      	lsls	r3, r3, #2
 800b7e4:	4413      	add	r3, r2
 800b7e6:	009b      	lsls	r3, r3, #2
 800b7e8:	440b      	add	r3, r1
 800b7ea:	3324      	adds	r3, #36	@ 0x24
 800b7ec:	881b      	ldrh	r3, [r3, #0]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d117      	bne.n	800b822 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b7f2:	6839      	ldr	r1, [r7, #0]
 800b7f4:	6878      	ldr	r0, [r7, #4]
 800b7f6:	f000 fbda 	bl	800bfae <USBD_CtlError>
                  break;
 800b7fa:	e054      	b.n	800b8a6 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800b7fc:	7bbb      	ldrb	r3, [r7, #14]
 800b7fe:	f003 020f 	and.w	r2, r3, #15
 800b802:	6879      	ldr	r1, [r7, #4]
 800b804:	4613      	mov	r3, r2
 800b806:	009b      	lsls	r3, r3, #2
 800b808:	4413      	add	r3, r2
 800b80a:	009b      	lsls	r3, r3, #2
 800b80c:	440b      	add	r3, r1
 800b80e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800b812:	881b      	ldrh	r3, [r3, #0]
 800b814:	2b00      	cmp	r3, #0
 800b816:	d104      	bne.n	800b822 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800b818:	6839      	ldr	r1, [r7, #0]
 800b81a:	6878      	ldr	r0, [r7, #4]
 800b81c:	f000 fbc7 	bl	800bfae <USBD_CtlError>
                  break;
 800b820:	e041      	b.n	800b8a6 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b822:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800b826:	2b00      	cmp	r3, #0
 800b828:	da0b      	bge.n	800b842 <USBD_StdEPReq+0x2b2>
 800b82a:	7bbb      	ldrb	r3, [r7, #14]
 800b82c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800b830:	4613      	mov	r3, r2
 800b832:	009b      	lsls	r3, r3, #2
 800b834:	4413      	add	r3, r2
 800b836:	009b      	lsls	r3, r3, #2
 800b838:	3310      	adds	r3, #16
 800b83a:	687a      	ldr	r2, [r7, #4]
 800b83c:	4413      	add	r3, r2
 800b83e:	3304      	adds	r3, #4
 800b840:	e00b      	b.n	800b85a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800b842:	7bbb      	ldrb	r3, [r7, #14]
 800b844:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800b848:	4613      	mov	r3, r2
 800b84a:	009b      	lsls	r3, r3, #2
 800b84c:	4413      	add	r3, r2
 800b84e:	009b      	lsls	r3, r3, #2
 800b850:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800b854:	687a      	ldr	r2, [r7, #4]
 800b856:	4413      	add	r3, r2
 800b858:	3304      	adds	r3, #4
 800b85a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800b85c:	7bbb      	ldrb	r3, [r7, #14]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d002      	beq.n	800b868 <USBD_StdEPReq+0x2d8>
 800b862:	7bbb      	ldrb	r3, [r7, #14]
 800b864:	2b80      	cmp	r3, #128	@ 0x80
 800b866:	d103      	bne.n	800b870 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800b868:	68bb      	ldr	r3, [r7, #8]
 800b86a:	2200      	movs	r2, #0
 800b86c:	601a      	str	r2, [r3, #0]
 800b86e:	e00e      	b.n	800b88e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800b870:	7bbb      	ldrb	r3, [r7, #14]
 800b872:	4619      	mov	r1, r3
 800b874:	6878      	ldr	r0, [r7, #4]
 800b876:	f001 f99d 	bl	800cbb4 <USBD_LL_IsStallEP>
 800b87a:	4603      	mov	r3, r0
 800b87c:	2b00      	cmp	r3, #0
 800b87e:	d003      	beq.n	800b888 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	2201      	movs	r2, #1
 800b884:	601a      	str	r2, [r3, #0]
 800b886:	e002      	b.n	800b88e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800b888:	68bb      	ldr	r3, [r7, #8]
 800b88a:	2200      	movs	r2, #0
 800b88c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b88e:	68bb      	ldr	r3, [r7, #8]
 800b890:	2202      	movs	r2, #2
 800b892:	4619      	mov	r1, r3
 800b894:	6878      	ldr	r0, [r7, #4]
 800b896:	f000 fbfb 	bl	800c090 <USBD_CtlSendData>
              break;
 800b89a:	e004      	b.n	800b8a6 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800b89c:	6839      	ldr	r1, [r7, #0]
 800b89e:	6878      	ldr	r0, [r7, #4]
 800b8a0:	f000 fb85 	bl	800bfae <USBD_CtlError>
              break;
 800b8a4:	bf00      	nop
          }
          break;
 800b8a6:	e004      	b.n	800b8b2 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800b8a8:	6839      	ldr	r1, [r7, #0]
 800b8aa:	6878      	ldr	r0, [r7, #4]
 800b8ac:	f000 fb7f 	bl	800bfae <USBD_CtlError>
          break;
 800b8b0:	bf00      	nop
      }
      break;
 800b8b2:	e005      	b.n	800b8c0 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800b8b4:	6839      	ldr	r1, [r7, #0]
 800b8b6:	6878      	ldr	r0, [r7, #4]
 800b8b8:	f000 fb79 	bl	800bfae <USBD_CtlError>
      break;
 800b8bc:	e000      	b.n	800b8c0 <USBD_StdEPReq+0x330>
      break;
 800b8be:	bf00      	nop
  }

  return ret;
 800b8c0:	7bfb      	ldrb	r3, [r7, #15]
}
 800b8c2:	4618      	mov	r0, r3
 800b8c4:	3710      	adds	r7, #16
 800b8c6:	46bd      	mov	sp, r7
 800b8c8:	bd80      	pop	{r7, pc}
	...

0800b8cc <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b8cc:	b580      	push	{r7, lr}
 800b8ce:	b084      	sub	sp, #16
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
 800b8d4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b8d6:	2300      	movs	r3, #0
 800b8d8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b8da:	2300      	movs	r3, #0
 800b8dc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b8de:	2300      	movs	r3, #0
 800b8e0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	885b      	ldrh	r3, [r3, #2]
 800b8e6:	0a1b      	lsrs	r3, r3, #8
 800b8e8:	b29b      	uxth	r3, r3
 800b8ea:	3b01      	subs	r3, #1
 800b8ec:	2b0e      	cmp	r3, #14
 800b8ee:	f200 8152 	bhi.w	800bb96 <USBD_GetDescriptor+0x2ca>
 800b8f2:	a201      	add	r2, pc, #4	@ (adr r2, 800b8f8 <USBD_GetDescriptor+0x2c>)
 800b8f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8f8:	0800b969 	.word	0x0800b969
 800b8fc:	0800b981 	.word	0x0800b981
 800b900:	0800b9c1 	.word	0x0800b9c1
 800b904:	0800bb97 	.word	0x0800bb97
 800b908:	0800bb97 	.word	0x0800bb97
 800b90c:	0800bb37 	.word	0x0800bb37
 800b910:	0800bb63 	.word	0x0800bb63
 800b914:	0800bb97 	.word	0x0800bb97
 800b918:	0800bb97 	.word	0x0800bb97
 800b91c:	0800bb97 	.word	0x0800bb97
 800b920:	0800bb97 	.word	0x0800bb97
 800b924:	0800bb97 	.word	0x0800bb97
 800b928:	0800bb97 	.word	0x0800bb97
 800b92c:	0800bb97 	.word	0x0800bb97
 800b930:	0800b935 	.word	0x0800b935
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800b934:	687b      	ldr	r3, [r7, #4]
 800b936:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b93a:	69db      	ldr	r3, [r3, #28]
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d00b      	beq.n	800b958 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b946:	69db      	ldr	r3, [r3, #28]
 800b948:	687a      	ldr	r2, [r7, #4]
 800b94a:	7c12      	ldrb	r2, [r2, #16]
 800b94c:	f107 0108 	add.w	r1, r7, #8
 800b950:	4610      	mov	r0, r2
 800b952:	4798      	blx	r3
 800b954:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b956:	e126      	b.n	800bba6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800b958:	6839      	ldr	r1, [r7, #0]
 800b95a:	6878      	ldr	r0, [r7, #4]
 800b95c:	f000 fb27 	bl	800bfae <USBD_CtlError>
        err++;
 800b960:	7afb      	ldrb	r3, [r7, #11]
 800b962:	3301      	adds	r3, #1
 800b964:	72fb      	strb	r3, [r7, #11]
      break;
 800b966:	e11e      	b.n	800bba6 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	687a      	ldr	r2, [r7, #4]
 800b972:	7c12      	ldrb	r2, [r2, #16]
 800b974:	f107 0108 	add.w	r1, r7, #8
 800b978:	4610      	mov	r0, r2
 800b97a:	4798      	blx	r3
 800b97c:	60f8      	str	r0, [r7, #12]
      break;
 800b97e:	e112      	b.n	800bba6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	7c1b      	ldrb	r3, [r3, #16]
 800b984:	2b00      	cmp	r3, #0
 800b986:	d10d      	bne.n	800b9a4 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b988:	687b      	ldr	r3, [r7, #4]
 800b98a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b98e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b990:	f107 0208 	add.w	r2, r7, #8
 800b994:	4610      	mov	r0, r2
 800b996:	4798      	blx	r3
 800b998:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	3301      	adds	r3, #1
 800b99e:	2202      	movs	r2, #2
 800b9a0:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b9a2:	e100      	b.n	800bba6 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b9aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9ac:	f107 0208 	add.w	r2, r7, #8
 800b9b0:	4610      	mov	r0, r2
 800b9b2:	4798      	blx	r3
 800b9b4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	3301      	adds	r3, #1
 800b9ba:	2202      	movs	r2, #2
 800b9bc:	701a      	strb	r2, [r3, #0]
      break;
 800b9be:	e0f2      	b.n	800bba6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	885b      	ldrh	r3, [r3, #2]
 800b9c4:	b2db      	uxtb	r3, r3
 800b9c6:	2b05      	cmp	r3, #5
 800b9c8:	f200 80ac 	bhi.w	800bb24 <USBD_GetDescriptor+0x258>
 800b9cc:	a201      	add	r2, pc, #4	@ (adr r2, 800b9d4 <USBD_GetDescriptor+0x108>)
 800b9ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b9d2:	bf00      	nop
 800b9d4:	0800b9ed 	.word	0x0800b9ed
 800b9d8:	0800ba21 	.word	0x0800ba21
 800b9dc:	0800ba55 	.word	0x0800ba55
 800b9e0:	0800ba89 	.word	0x0800ba89
 800b9e4:	0800babd 	.word	0x0800babd
 800b9e8:	0800baf1 	.word	0x0800baf1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9f2:	685b      	ldr	r3, [r3, #4]
 800b9f4:	2b00      	cmp	r3, #0
 800b9f6:	d00b      	beq.n	800ba10 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b9fe:	685b      	ldr	r3, [r3, #4]
 800ba00:	687a      	ldr	r2, [r7, #4]
 800ba02:	7c12      	ldrb	r2, [r2, #16]
 800ba04:	f107 0108 	add.w	r1, r7, #8
 800ba08:	4610      	mov	r0, r2
 800ba0a:	4798      	blx	r3
 800ba0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba0e:	e091      	b.n	800bb34 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ba10:	6839      	ldr	r1, [r7, #0]
 800ba12:	6878      	ldr	r0, [r7, #4]
 800ba14:	f000 facb 	bl	800bfae <USBD_CtlError>
            err++;
 800ba18:	7afb      	ldrb	r3, [r7, #11]
 800ba1a:	3301      	adds	r3, #1
 800ba1c:	72fb      	strb	r3, [r7, #11]
          break;
 800ba1e:	e089      	b.n	800bb34 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba26:	689b      	ldr	r3, [r3, #8]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d00b      	beq.n	800ba44 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba32:	689b      	ldr	r3, [r3, #8]
 800ba34:	687a      	ldr	r2, [r7, #4]
 800ba36:	7c12      	ldrb	r2, [r2, #16]
 800ba38:	f107 0108 	add.w	r1, r7, #8
 800ba3c:	4610      	mov	r0, r2
 800ba3e:	4798      	blx	r3
 800ba40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba42:	e077      	b.n	800bb34 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ba44:	6839      	ldr	r1, [r7, #0]
 800ba46:	6878      	ldr	r0, [r7, #4]
 800ba48:	f000 fab1 	bl	800bfae <USBD_CtlError>
            err++;
 800ba4c:	7afb      	ldrb	r3, [r7, #11]
 800ba4e:	3301      	adds	r3, #1
 800ba50:	72fb      	strb	r3, [r7, #11]
          break;
 800ba52:	e06f      	b.n	800bb34 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba5a:	68db      	ldr	r3, [r3, #12]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d00b      	beq.n	800ba78 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba66:	68db      	ldr	r3, [r3, #12]
 800ba68:	687a      	ldr	r2, [r7, #4]
 800ba6a:	7c12      	ldrb	r2, [r2, #16]
 800ba6c:	f107 0108 	add.w	r1, r7, #8
 800ba70:	4610      	mov	r0, r2
 800ba72:	4798      	blx	r3
 800ba74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ba76:	e05d      	b.n	800bb34 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ba78:	6839      	ldr	r1, [r7, #0]
 800ba7a:	6878      	ldr	r0, [r7, #4]
 800ba7c:	f000 fa97 	bl	800bfae <USBD_CtlError>
            err++;
 800ba80:	7afb      	ldrb	r3, [r7, #11]
 800ba82:	3301      	adds	r3, #1
 800ba84:	72fb      	strb	r3, [r7, #11]
          break;
 800ba86:	e055      	b.n	800bb34 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba8e:	691b      	ldr	r3, [r3, #16]
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d00b      	beq.n	800baac <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ba9a:	691b      	ldr	r3, [r3, #16]
 800ba9c:	687a      	ldr	r2, [r7, #4]
 800ba9e:	7c12      	ldrb	r2, [r2, #16]
 800baa0:	f107 0108 	add.w	r1, r7, #8
 800baa4:	4610      	mov	r0, r2
 800baa6:	4798      	blx	r3
 800baa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800baaa:	e043      	b.n	800bb34 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800baac:	6839      	ldr	r1, [r7, #0]
 800baae:	6878      	ldr	r0, [r7, #4]
 800bab0:	f000 fa7d 	bl	800bfae <USBD_CtlError>
            err++;
 800bab4:	7afb      	ldrb	r3, [r7, #11]
 800bab6:	3301      	adds	r3, #1
 800bab8:	72fb      	strb	r3, [r7, #11]
          break;
 800baba:	e03b      	b.n	800bb34 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bac2:	695b      	ldr	r3, [r3, #20]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d00b      	beq.n	800bae0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bace:	695b      	ldr	r3, [r3, #20]
 800bad0:	687a      	ldr	r2, [r7, #4]
 800bad2:	7c12      	ldrb	r2, [r2, #16]
 800bad4:	f107 0108 	add.w	r1, r7, #8
 800bad8:	4610      	mov	r0, r2
 800bada:	4798      	blx	r3
 800badc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bade:	e029      	b.n	800bb34 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800bae0:	6839      	ldr	r1, [r7, #0]
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f000 fa63 	bl	800bfae <USBD_CtlError>
            err++;
 800bae8:	7afb      	ldrb	r3, [r7, #11]
 800baea:	3301      	adds	r3, #1
 800baec:	72fb      	strb	r3, [r7, #11]
          break;
 800baee:	e021      	b.n	800bb34 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800baf6:	699b      	ldr	r3, [r3, #24]
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d00b      	beq.n	800bb14 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800bb02:	699b      	ldr	r3, [r3, #24]
 800bb04:	687a      	ldr	r2, [r7, #4]
 800bb06:	7c12      	ldrb	r2, [r2, #16]
 800bb08:	f107 0108 	add.w	r1, r7, #8
 800bb0c:	4610      	mov	r0, r2
 800bb0e:	4798      	blx	r3
 800bb10:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800bb12:	e00f      	b.n	800bb34 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800bb14:	6839      	ldr	r1, [r7, #0]
 800bb16:	6878      	ldr	r0, [r7, #4]
 800bb18:	f000 fa49 	bl	800bfae <USBD_CtlError>
            err++;
 800bb1c:	7afb      	ldrb	r3, [r7, #11]
 800bb1e:	3301      	adds	r3, #1
 800bb20:	72fb      	strb	r3, [r7, #11]
          break;
 800bb22:	e007      	b.n	800bb34 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800bb24:	6839      	ldr	r1, [r7, #0]
 800bb26:	6878      	ldr	r0, [r7, #4]
 800bb28:	f000 fa41 	bl	800bfae <USBD_CtlError>
          err++;
 800bb2c:	7afb      	ldrb	r3, [r7, #11]
 800bb2e:	3301      	adds	r3, #1
 800bb30:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800bb32:	bf00      	nop
      }
      break;
 800bb34:	e037      	b.n	800bba6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	7c1b      	ldrb	r3, [r3, #16]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d109      	bne.n	800bb52 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bb46:	f107 0208 	add.w	r2, r7, #8
 800bb4a:	4610      	mov	r0, r2
 800bb4c:	4798      	blx	r3
 800bb4e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bb50:	e029      	b.n	800bba6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800bb52:	6839      	ldr	r1, [r7, #0]
 800bb54:	6878      	ldr	r0, [r7, #4]
 800bb56:	f000 fa2a 	bl	800bfae <USBD_CtlError>
        err++;
 800bb5a:	7afb      	ldrb	r3, [r7, #11]
 800bb5c:	3301      	adds	r3, #1
 800bb5e:	72fb      	strb	r3, [r7, #11]
      break;
 800bb60:	e021      	b.n	800bba6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	7c1b      	ldrb	r3, [r3, #16]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d10d      	bne.n	800bb86 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb72:	f107 0208 	add.w	r2, r7, #8
 800bb76:	4610      	mov	r0, r2
 800bb78:	4798      	blx	r3
 800bb7a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	3301      	adds	r3, #1
 800bb80:	2207      	movs	r2, #7
 800bb82:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800bb84:	e00f      	b.n	800bba6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800bb86:	6839      	ldr	r1, [r7, #0]
 800bb88:	6878      	ldr	r0, [r7, #4]
 800bb8a:	f000 fa10 	bl	800bfae <USBD_CtlError>
        err++;
 800bb8e:	7afb      	ldrb	r3, [r7, #11]
 800bb90:	3301      	adds	r3, #1
 800bb92:	72fb      	strb	r3, [r7, #11]
      break;
 800bb94:	e007      	b.n	800bba6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800bb96:	6839      	ldr	r1, [r7, #0]
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f000 fa08 	bl	800bfae <USBD_CtlError>
      err++;
 800bb9e:	7afb      	ldrb	r3, [r7, #11]
 800bba0:	3301      	adds	r3, #1
 800bba2:	72fb      	strb	r3, [r7, #11]
      break;
 800bba4:	bf00      	nop
  }

  if (err != 0U)
 800bba6:	7afb      	ldrb	r3, [r7, #11]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d11e      	bne.n	800bbea <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800bbac:	683b      	ldr	r3, [r7, #0]
 800bbae:	88db      	ldrh	r3, [r3, #6]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d016      	beq.n	800bbe2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800bbb4:	893b      	ldrh	r3, [r7, #8]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d00e      	beq.n	800bbd8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800bbba:	683b      	ldr	r3, [r7, #0]
 800bbbc:	88da      	ldrh	r2, [r3, #6]
 800bbbe:	893b      	ldrh	r3, [r7, #8]
 800bbc0:	4293      	cmp	r3, r2
 800bbc2:	bf28      	it	cs
 800bbc4:	4613      	movcs	r3, r2
 800bbc6:	b29b      	uxth	r3, r3
 800bbc8:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800bbca:	893b      	ldrh	r3, [r7, #8]
 800bbcc:	461a      	mov	r2, r3
 800bbce:	68f9      	ldr	r1, [r7, #12]
 800bbd0:	6878      	ldr	r0, [r7, #4]
 800bbd2:	f000 fa5d 	bl	800c090 <USBD_CtlSendData>
 800bbd6:	e009      	b.n	800bbec <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800bbd8:	6839      	ldr	r1, [r7, #0]
 800bbda:	6878      	ldr	r0, [r7, #4]
 800bbdc:	f000 f9e7 	bl	800bfae <USBD_CtlError>
 800bbe0:	e004      	b.n	800bbec <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800bbe2:	6878      	ldr	r0, [r7, #4]
 800bbe4:	f000 faae 	bl	800c144 <USBD_CtlSendStatus>
 800bbe8:	e000      	b.n	800bbec <USBD_GetDescriptor+0x320>
    return;
 800bbea:	bf00      	nop
  }
}
 800bbec:	3710      	adds	r7, #16
 800bbee:	46bd      	mov	sp, r7
 800bbf0:	bd80      	pop	{r7, pc}
 800bbf2:	bf00      	nop

0800bbf4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b084      	sub	sp, #16
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	6078      	str	r0, [r7, #4]
 800bbfc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	889b      	ldrh	r3, [r3, #4]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d131      	bne.n	800bc6a <USBD_SetAddress+0x76>
 800bc06:	683b      	ldr	r3, [r7, #0]
 800bc08:	88db      	ldrh	r3, [r3, #6]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d12d      	bne.n	800bc6a <USBD_SetAddress+0x76>
 800bc0e:	683b      	ldr	r3, [r7, #0]
 800bc10:	885b      	ldrh	r3, [r3, #2]
 800bc12:	2b7f      	cmp	r3, #127	@ 0x7f
 800bc14:	d829      	bhi.n	800bc6a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	885b      	ldrh	r3, [r3, #2]
 800bc1a:	b2db      	uxtb	r3, r3
 800bc1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bc20:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc28:	b2db      	uxtb	r3, r3
 800bc2a:	2b03      	cmp	r3, #3
 800bc2c:	d104      	bne.n	800bc38 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800bc2e:	6839      	ldr	r1, [r7, #0]
 800bc30:	6878      	ldr	r0, [r7, #4]
 800bc32:	f000 f9bc 	bl	800bfae <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc36:	e01d      	b.n	800bc74 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	7bfa      	ldrb	r2, [r7, #15]
 800bc3c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800bc40:	7bfb      	ldrb	r3, [r7, #15]
 800bc42:	4619      	mov	r1, r3
 800bc44:	6878      	ldr	r0, [r7, #4]
 800bc46:	f000 ffe1 	bl	800cc0c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	f000 fa7a 	bl	800c144 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800bc50:	7bfb      	ldrb	r3, [r7, #15]
 800bc52:	2b00      	cmp	r3, #0
 800bc54:	d004      	beq.n	800bc60 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	2202      	movs	r2, #2
 800bc5a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc5e:	e009      	b.n	800bc74 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	2201      	movs	r2, #1
 800bc64:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc68:	e004      	b.n	800bc74 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800bc6a:	6839      	ldr	r1, [r7, #0]
 800bc6c:	6878      	ldr	r0, [r7, #4]
 800bc6e:	f000 f99e 	bl	800bfae <USBD_CtlError>
  }
}
 800bc72:	bf00      	nop
 800bc74:	bf00      	nop
 800bc76:	3710      	adds	r7, #16
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	bd80      	pop	{r7, pc}

0800bc7c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b084      	sub	sp, #16
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
 800bc84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc86:	2300      	movs	r3, #0
 800bc88:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800bc8a:	683b      	ldr	r3, [r7, #0]
 800bc8c:	885b      	ldrh	r3, [r3, #2]
 800bc8e:	b2da      	uxtb	r2, r3
 800bc90:	4b4e      	ldr	r3, [pc, #312]	@ (800bdcc <USBD_SetConfig+0x150>)
 800bc92:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800bc94:	4b4d      	ldr	r3, [pc, #308]	@ (800bdcc <USBD_SetConfig+0x150>)
 800bc96:	781b      	ldrb	r3, [r3, #0]
 800bc98:	2b01      	cmp	r3, #1
 800bc9a:	d905      	bls.n	800bca8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800bc9c:	6839      	ldr	r1, [r7, #0]
 800bc9e:	6878      	ldr	r0, [r7, #4]
 800bca0:	f000 f985 	bl	800bfae <USBD_CtlError>
    return USBD_FAIL;
 800bca4:	2303      	movs	r3, #3
 800bca6:	e08c      	b.n	800bdc2 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bcae:	b2db      	uxtb	r3, r3
 800bcb0:	2b02      	cmp	r3, #2
 800bcb2:	d002      	beq.n	800bcba <USBD_SetConfig+0x3e>
 800bcb4:	2b03      	cmp	r3, #3
 800bcb6:	d029      	beq.n	800bd0c <USBD_SetConfig+0x90>
 800bcb8:	e075      	b.n	800bda6 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800bcba:	4b44      	ldr	r3, [pc, #272]	@ (800bdcc <USBD_SetConfig+0x150>)
 800bcbc:	781b      	ldrb	r3, [r3, #0]
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d020      	beq.n	800bd04 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800bcc2:	4b42      	ldr	r3, [pc, #264]	@ (800bdcc <USBD_SetConfig+0x150>)
 800bcc4:	781b      	ldrb	r3, [r3, #0]
 800bcc6:	461a      	mov	r2, r3
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bccc:	4b3f      	ldr	r3, [pc, #252]	@ (800bdcc <USBD_SetConfig+0x150>)
 800bcce:	781b      	ldrb	r3, [r3, #0]
 800bcd0:	4619      	mov	r1, r3
 800bcd2:	6878      	ldr	r0, [r7, #4]
 800bcd4:	f7fe ffb9 	bl	800ac4a <USBD_SetClassConfig>
 800bcd8:	4603      	mov	r3, r0
 800bcda:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800bcdc:	7bfb      	ldrb	r3, [r7, #15]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d008      	beq.n	800bcf4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800bce2:	6839      	ldr	r1, [r7, #0]
 800bce4:	6878      	ldr	r0, [r7, #4]
 800bce6:	f000 f962 	bl	800bfae <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	2202      	movs	r2, #2
 800bcee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bcf2:	e065      	b.n	800bdc0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bcf4:	6878      	ldr	r0, [r7, #4]
 800bcf6:	f000 fa25 	bl	800c144 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	2203      	movs	r2, #3
 800bcfe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bd02:	e05d      	b.n	800bdc0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bd04:	6878      	ldr	r0, [r7, #4]
 800bd06:	f000 fa1d 	bl	800c144 <USBD_CtlSendStatus>
      break;
 800bd0a:	e059      	b.n	800bdc0 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800bd0c:	4b2f      	ldr	r3, [pc, #188]	@ (800bdcc <USBD_SetConfig+0x150>)
 800bd0e:	781b      	ldrb	r3, [r3, #0]
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d112      	bne.n	800bd3a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	2202      	movs	r2, #2
 800bd18:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800bd1c:	4b2b      	ldr	r3, [pc, #172]	@ (800bdcc <USBD_SetConfig+0x150>)
 800bd1e:	781b      	ldrb	r3, [r3, #0]
 800bd20:	461a      	mov	r2, r3
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bd26:	4b29      	ldr	r3, [pc, #164]	@ (800bdcc <USBD_SetConfig+0x150>)
 800bd28:	781b      	ldrb	r3, [r3, #0]
 800bd2a:	4619      	mov	r1, r3
 800bd2c:	6878      	ldr	r0, [r7, #4]
 800bd2e:	f7fe ffa8 	bl	800ac82 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800bd32:	6878      	ldr	r0, [r7, #4]
 800bd34:	f000 fa06 	bl	800c144 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800bd38:	e042      	b.n	800bdc0 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800bd3a:	4b24      	ldr	r3, [pc, #144]	@ (800bdcc <USBD_SetConfig+0x150>)
 800bd3c:	781b      	ldrb	r3, [r3, #0]
 800bd3e:	461a      	mov	r2, r3
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	685b      	ldr	r3, [r3, #4]
 800bd44:	429a      	cmp	r2, r3
 800bd46:	d02a      	beq.n	800bd9e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bd48:	687b      	ldr	r3, [r7, #4]
 800bd4a:	685b      	ldr	r3, [r3, #4]
 800bd4c:	b2db      	uxtb	r3, r3
 800bd4e:	4619      	mov	r1, r3
 800bd50:	6878      	ldr	r0, [r7, #4]
 800bd52:	f7fe ff96 	bl	800ac82 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800bd56:	4b1d      	ldr	r3, [pc, #116]	@ (800bdcc <USBD_SetConfig+0x150>)
 800bd58:	781b      	ldrb	r3, [r3, #0]
 800bd5a:	461a      	mov	r2, r3
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800bd60:	4b1a      	ldr	r3, [pc, #104]	@ (800bdcc <USBD_SetConfig+0x150>)
 800bd62:	781b      	ldrb	r3, [r3, #0]
 800bd64:	4619      	mov	r1, r3
 800bd66:	6878      	ldr	r0, [r7, #4]
 800bd68:	f7fe ff6f 	bl	800ac4a <USBD_SetClassConfig>
 800bd6c:	4603      	mov	r3, r0
 800bd6e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800bd70:	7bfb      	ldrb	r3, [r7, #15]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d00f      	beq.n	800bd96 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800bd76:	6839      	ldr	r1, [r7, #0]
 800bd78:	6878      	ldr	r0, [r7, #4]
 800bd7a:	f000 f918 	bl	800bfae <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	685b      	ldr	r3, [r3, #4]
 800bd82:	b2db      	uxtb	r3, r3
 800bd84:	4619      	mov	r1, r3
 800bd86:	6878      	ldr	r0, [r7, #4]
 800bd88:	f7fe ff7b 	bl	800ac82 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	2202      	movs	r2, #2
 800bd90:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800bd94:	e014      	b.n	800bdc0 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f000 f9d4 	bl	800c144 <USBD_CtlSendStatus>
      break;
 800bd9c:	e010      	b.n	800bdc0 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800bd9e:	6878      	ldr	r0, [r7, #4]
 800bda0:	f000 f9d0 	bl	800c144 <USBD_CtlSendStatus>
      break;
 800bda4:	e00c      	b.n	800bdc0 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800bda6:	6839      	ldr	r1, [r7, #0]
 800bda8:	6878      	ldr	r0, [r7, #4]
 800bdaa:	f000 f900 	bl	800bfae <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800bdae:	4b07      	ldr	r3, [pc, #28]	@ (800bdcc <USBD_SetConfig+0x150>)
 800bdb0:	781b      	ldrb	r3, [r3, #0]
 800bdb2:	4619      	mov	r1, r3
 800bdb4:	6878      	ldr	r0, [r7, #4]
 800bdb6:	f7fe ff64 	bl	800ac82 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800bdba:	2303      	movs	r3, #3
 800bdbc:	73fb      	strb	r3, [r7, #15]
      break;
 800bdbe:	bf00      	nop
  }

  return ret;
 800bdc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	3710      	adds	r7, #16
 800bdc6:	46bd      	mov	sp, r7
 800bdc8:	bd80      	pop	{r7, pc}
 800bdca:	bf00      	nop
 800bdcc:	2000a62c 	.word	0x2000a62c

0800bdd0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bdd0:	b580      	push	{r7, lr}
 800bdd2:	b082      	sub	sp, #8
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	6078      	str	r0, [r7, #4]
 800bdd8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800bdda:	683b      	ldr	r3, [r7, #0]
 800bddc:	88db      	ldrh	r3, [r3, #6]
 800bdde:	2b01      	cmp	r3, #1
 800bde0:	d004      	beq.n	800bdec <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800bde2:	6839      	ldr	r1, [r7, #0]
 800bde4:	6878      	ldr	r0, [r7, #4]
 800bde6:	f000 f8e2 	bl	800bfae <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800bdea:	e023      	b.n	800be34 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bdf2:	b2db      	uxtb	r3, r3
 800bdf4:	2b02      	cmp	r3, #2
 800bdf6:	dc02      	bgt.n	800bdfe <USBD_GetConfig+0x2e>
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	dc03      	bgt.n	800be04 <USBD_GetConfig+0x34>
 800bdfc:	e015      	b.n	800be2a <USBD_GetConfig+0x5a>
 800bdfe:	2b03      	cmp	r3, #3
 800be00:	d00b      	beq.n	800be1a <USBD_GetConfig+0x4a>
 800be02:	e012      	b.n	800be2a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	2200      	movs	r2, #0
 800be08:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	3308      	adds	r3, #8
 800be0e:	2201      	movs	r2, #1
 800be10:	4619      	mov	r1, r3
 800be12:	6878      	ldr	r0, [r7, #4]
 800be14:	f000 f93c 	bl	800c090 <USBD_CtlSendData>
        break;
 800be18:	e00c      	b.n	800be34 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	3304      	adds	r3, #4
 800be1e:	2201      	movs	r2, #1
 800be20:	4619      	mov	r1, r3
 800be22:	6878      	ldr	r0, [r7, #4]
 800be24:	f000 f934 	bl	800c090 <USBD_CtlSendData>
        break;
 800be28:	e004      	b.n	800be34 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800be2a:	6839      	ldr	r1, [r7, #0]
 800be2c:	6878      	ldr	r0, [r7, #4]
 800be2e:	f000 f8be 	bl	800bfae <USBD_CtlError>
        break;
 800be32:	bf00      	nop
}
 800be34:	bf00      	nop
 800be36:	3708      	adds	r7, #8
 800be38:	46bd      	mov	sp, r7
 800be3a:	bd80      	pop	{r7, pc}

0800be3c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be3c:	b580      	push	{r7, lr}
 800be3e:	b082      	sub	sp, #8
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
 800be44:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800be4c:	b2db      	uxtb	r3, r3
 800be4e:	3b01      	subs	r3, #1
 800be50:	2b02      	cmp	r3, #2
 800be52:	d81e      	bhi.n	800be92 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800be54:	683b      	ldr	r3, [r7, #0]
 800be56:	88db      	ldrh	r3, [r3, #6]
 800be58:	2b02      	cmp	r3, #2
 800be5a:	d004      	beq.n	800be66 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800be5c:	6839      	ldr	r1, [r7, #0]
 800be5e:	6878      	ldr	r0, [r7, #4]
 800be60:	f000 f8a5 	bl	800bfae <USBD_CtlError>
        break;
 800be64:	e01a      	b.n	800be9c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	2201      	movs	r2, #1
 800be6a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800be72:	2b00      	cmp	r3, #0
 800be74:	d005      	beq.n	800be82 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	68db      	ldr	r3, [r3, #12]
 800be7a:	f043 0202 	orr.w	r2, r3, #2
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	330c      	adds	r3, #12
 800be86:	2202      	movs	r2, #2
 800be88:	4619      	mov	r1, r3
 800be8a:	6878      	ldr	r0, [r7, #4]
 800be8c:	f000 f900 	bl	800c090 <USBD_CtlSendData>
      break;
 800be90:	e004      	b.n	800be9c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800be92:	6839      	ldr	r1, [r7, #0]
 800be94:	6878      	ldr	r0, [r7, #4]
 800be96:	f000 f88a 	bl	800bfae <USBD_CtlError>
      break;
 800be9a:	bf00      	nop
  }
}
 800be9c:	bf00      	nop
 800be9e:	3708      	adds	r7, #8
 800bea0:	46bd      	mov	sp, r7
 800bea2:	bd80      	pop	{r7, pc}

0800bea4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b082      	sub	sp, #8
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
 800beac:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800beae:	683b      	ldr	r3, [r7, #0]
 800beb0:	885b      	ldrh	r3, [r3, #2]
 800beb2:	2b01      	cmp	r3, #1
 800beb4:	d107      	bne.n	800bec6 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	2201      	movs	r2, #1
 800beba:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800bebe:	6878      	ldr	r0, [r7, #4]
 800bec0:	f000 f940 	bl	800c144 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800bec4:	e013      	b.n	800beee <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800bec6:	683b      	ldr	r3, [r7, #0]
 800bec8:	885b      	ldrh	r3, [r3, #2]
 800beca:	2b02      	cmp	r3, #2
 800becc:	d10b      	bne.n	800bee6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800bece:	683b      	ldr	r3, [r7, #0]
 800bed0:	889b      	ldrh	r3, [r3, #4]
 800bed2:	0a1b      	lsrs	r3, r3, #8
 800bed4:	b29b      	uxth	r3, r3
 800bed6:	b2da      	uxtb	r2, r3
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800bede:	6878      	ldr	r0, [r7, #4]
 800bee0:	f000 f930 	bl	800c144 <USBD_CtlSendStatus>
}
 800bee4:	e003      	b.n	800beee <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800bee6:	6839      	ldr	r1, [r7, #0]
 800bee8:	6878      	ldr	r0, [r7, #4]
 800beea:	f000 f860 	bl	800bfae <USBD_CtlError>
}
 800beee:	bf00      	nop
 800bef0:	3708      	adds	r7, #8
 800bef2:	46bd      	mov	sp, r7
 800bef4:	bd80      	pop	{r7, pc}

0800bef6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bef6:	b580      	push	{r7, lr}
 800bef8:	b082      	sub	sp, #8
 800befa:	af00      	add	r7, sp, #0
 800befc:	6078      	str	r0, [r7, #4]
 800befe:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf06:	b2db      	uxtb	r3, r3
 800bf08:	3b01      	subs	r3, #1
 800bf0a:	2b02      	cmp	r3, #2
 800bf0c:	d80b      	bhi.n	800bf26 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800bf0e:	683b      	ldr	r3, [r7, #0]
 800bf10:	885b      	ldrh	r3, [r3, #2]
 800bf12:	2b01      	cmp	r3, #1
 800bf14:	d10c      	bne.n	800bf30 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	2200      	movs	r2, #0
 800bf1a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800bf1e:	6878      	ldr	r0, [r7, #4]
 800bf20:	f000 f910 	bl	800c144 <USBD_CtlSendStatus>
      }
      break;
 800bf24:	e004      	b.n	800bf30 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800bf26:	6839      	ldr	r1, [r7, #0]
 800bf28:	6878      	ldr	r0, [r7, #4]
 800bf2a:	f000 f840 	bl	800bfae <USBD_CtlError>
      break;
 800bf2e:	e000      	b.n	800bf32 <USBD_ClrFeature+0x3c>
      break;
 800bf30:	bf00      	nop
  }
}
 800bf32:	bf00      	nop
 800bf34:	3708      	adds	r7, #8
 800bf36:	46bd      	mov	sp, r7
 800bf38:	bd80      	pop	{r7, pc}

0800bf3a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800bf3a:	b580      	push	{r7, lr}
 800bf3c:	b084      	sub	sp, #16
 800bf3e:	af00      	add	r7, sp, #0
 800bf40:	6078      	str	r0, [r7, #4]
 800bf42:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800bf44:	683b      	ldr	r3, [r7, #0]
 800bf46:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	781a      	ldrb	r2, [r3, #0]
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800bf50:	68fb      	ldr	r3, [r7, #12]
 800bf52:	3301      	adds	r3, #1
 800bf54:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	781a      	ldrb	r2, [r3, #0]
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	3301      	adds	r3, #1
 800bf62:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800bf64:	68f8      	ldr	r0, [r7, #12]
 800bf66:	f7ff fa16 	bl	800b396 <SWAPBYTE>
 800bf6a:	4603      	mov	r3, r0
 800bf6c:	461a      	mov	r2, r3
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	3301      	adds	r3, #1
 800bf76:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	3301      	adds	r3, #1
 800bf7c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800bf7e:	68f8      	ldr	r0, [r7, #12]
 800bf80:	f7ff fa09 	bl	800b396 <SWAPBYTE>
 800bf84:	4603      	mov	r3, r0
 800bf86:	461a      	mov	r2, r3
 800bf88:	687b      	ldr	r3, [r7, #4]
 800bf8a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	3301      	adds	r3, #1
 800bf90:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	3301      	adds	r3, #1
 800bf96:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800bf98:	68f8      	ldr	r0, [r7, #12]
 800bf9a:	f7ff f9fc 	bl	800b396 <SWAPBYTE>
 800bf9e:	4603      	mov	r3, r0
 800bfa0:	461a      	mov	r2, r3
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	80da      	strh	r2, [r3, #6]
}
 800bfa6:	bf00      	nop
 800bfa8:	3710      	adds	r7, #16
 800bfaa:	46bd      	mov	sp, r7
 800bfac:	bd80      	pop	{r7, pc}

0800bfae <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bfae:	b580      	push	{r7, lr}
 800bfb0:	b082      	sub	sp, #8
 800bfb2:	af00      	add	r7, sp, #0
 800bfb4:	6078      	str	r0, [r7, #4]
 800bfb6:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800bfb8:	2180      	movs	r1, #128	@ 0x80
 800bfba:	6878      	ldr	r0, [r7, #4]
 800bfbc:	f000 fd8e 	bl	800cadc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800bfc0:	2100      	movs	r1, #0
 800bfc2:	6878      	ldr	r0, [r7, #4]
 800bfc4:	f000 fd8a 	bl	800cadc <USBD_LL_StallEP>
}
 800bfc8:	bf00      	nop
 800bfca:	3708      	adds	r7, #8
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	bd80      	pop	{r7, pc}

0800bfd0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800bfd0:	b580      	push	{r7, lr}
 800bfd2:	b086      	sub	sp, #24
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	60f8      	str	r0, [r7, #12]
 800bfd8:	60b9      	str	r1, [r7, #8]
 800bfda:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800bfdc:	2300      	movs	r3, #0
 800bfde:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	d036      	beq.n	800c054 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800bfea:	6938      	ldr	r0, [r7, #16]
 800bfec:	f000 f836 	bl	800c05c <USBD_GetLen>
 800bff0:	4603      	mov	r3, r0
 800bff2:	3301      	adds	r3, #1
 800bff4:	b29b      	uxth	r3, r3
 800bff6:	005b      	lsls	r3, r3, #1
 800bff8:	b29a      	uxth	r2, r3
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800bffe:	7dfb      	ldrb	r3, [r7, #23]
 800c000:	68ba      	ldr	r2, [r7, #8]
 800c002:	4413      	add	r3, r2
 800c004:	687a      	ldr	r2, [r7, #4]
 800c006:	7812      	ldrb	r2, [r2, #0]
 800c008:	701a      	strb	r2, [r3, #0]
  idx++;
 800c00a:	7dfb      	ldrb	r3, [r7, #23]
 800c00c:	3301      	adds	r3, #1
 800c00e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c010:	7dfb      	ldrb	r3, [r7, #23]
 800c012:	68ba      	ldr	r2, [r7, #8]
 800c014:	4413      	add	r3, r2
 800c016:	2203      	movs	r2, #3
 800c018:	701a      	strb	r2, [r3, #0]
  idx++;
 800c01a:	7dfb      	ldrb	r3, [r7, #23]
 800c01c:	3301      	adds	r3, #1
 800c01e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c020:	e013      	b.n	800c04a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800c022:	7dfb      	ldrb	r3, [r7, #23]
 800c024:	68ba      	ldr	r2, [r7, #8]
 800c026:	4413      	add	r3, r2
 800c028:	693a      	ldr	r2, [r7, #16]
 800c02a:	7812      	ldrb	r2, [r2, #0]
 800c02c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c02e:	693b      	ldr	r3, [r7, #16]
 800c030:	3301      	adds	r3, #1
 800c032:	613b      	str	r3, [r7, #16]
    idx++;
 800c034:	7dfb      	ldrb	r3, [r7, #23]
 800c036:	3301      	adds	r3, #1
 800c038:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c03a:	7dfb      	ldrb	r3, [r7, #23]
 800c03c:	68ba      	ldr	r2, [r7, #8]
 800c03e:	4413      	add	r3, r2
 800c040:	2200      	movs	r2, #0
 800c042:	701a      	strb	r2, [r3, #0]
    idx++;
 800c044:	7dfb      	ldrb	r3, [r7, #23]
 800c046:	3301      	adds	r3, #1
 800c048:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c04a:	693b      	ldr	r3, [r7, #16]
 800c04c:	781b      	ldrb	r3, [r3, #0]
 800c04e:	2b00      	cmp	r3, #0
 800c050:	d1e7      	bne.n	800c022 <USBD_GetString+0x52>
 800c052:	e000      	b.n	800c056 <USBD_GetString+0x86>
    return;
 800c054:	bf00      	nop
  }
}
 800c056:	3718      	adds	r7, #24
 800c058:	46bd      	mov	sp, r7
 800c05a:	bd80      	pop	{r7, pc}

0800c05c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c05c:	b480      	push	{r7}
 800c05e:	b085      	sub	sp, #20
 800c060:	af00      	add	r7, sp, #0
 800c062:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c064:	2300      	movs	r3, #0
 800c066:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c06c:	e005      	b.n	800c07a <USBD_GetLen+0x1e>
  {
    len++;
 800c06e:	7bfb      	ldrb	r3, [r7, #15]
 800c070:	3301      	adds	r3, #1
 800c072:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c074:	68bb      	ldr	r3, [r7, #8]
 800c076:	3301      	adds	r3, #1
 800c078:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c07a:	68bb      	ldr	r3, [r7, #8]
 800c07c:	781b      	ldrb	r3, [r3, #0]
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d1f5      	bne.n	800c06e <USBD_GetLen+0x12>
  }

  return len;
 800c082:	7bfb      	ldrb	r3, [r7, #15]
}
 800c084:	4618      	mov	r0, r3
 800c086:	3714      	adds	r7, #20
 800c088:	46bd      	mov	sp, r7
 800c08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08e:	4770      	bx	lr

0800c090 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c090:	b580      	push	{r7, lr}
 800c092:	b084      	sub	sp, #16
 800c094:	af00      	add	r7, sp, #0
 800c096:	60f8      	str	r0, [r7, #12]
 800c098:	60b9      	str	r1, [r7, #8]
 800c09a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	2202      	movs	r2, #2
 800c0a0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	687a      	ldr	r2, [r7, #4]
 800c0a8:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	687a      	ldr	r2, [r7, #4]
 800c0ae:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	68ba      	ldr	r2, [r7, #8]
 800c0b4:	2100      	movs	r1, #0
 800c0b6:	68f8      	ldr	r0, [r7, #12]
 800c0b8:	f000 fdde 	bl	800cc78 <USBD_LL_Transmit>

  return USBD_OK;
 800c0bc:	2300      	movs	r3, #0
}
 800c0be:	4618      	mov	r0, r3
 800c0c0:	3710      	adds	r7, #16
 800c0c2:	46bd      	mov	sp, r7
 800c0c4:	bd80      	pop	{r7, pc}

0800c0c6 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c0c6:	b580      	push	{r7, lr}
 800c0c8:	b084      	sub	sp, #16
 800c0ca:	af00      	add	r7, sp, #0
 800c0cc:	60f8      	str	r0, [r7, #12]
 800c0ce:	60b9      	str	r1, [r7, #8]
 800c0d0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	68ba      	ldr	r2, [r7, #8]
 800c0d6:	2100      	movs	r1, #0
 800c0d8:	68f8      	ldr	r0, [r7, #12]
 800c0da:	f000 fdcd 	bl	800cc78 <USBD_LL_Transmit>

  return USBD_OK;
 800c0de:	2300      	movs	r3, #0
}
 800c0e0:	4618      	mov	r0, r3
 800c0e2:	3710      	adds	r7, #16
 800c0e4:	46bd      	mov	sp, r7
 800c0e6:	bd80      	pop	{r7, pc}

0800c0e8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c0e8:	b580      	push	{r7, lr}
 800c0ea:	b084      	sub	sp, #16
 800c0ec:	af00      	add	r7, sp, #0
 800c0ee:	60f8      	str	r0, [r7, #12]
 800c0f0:	60b9      	str	r1, [r7, #8]
 800c0f2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	2203      	movs	r2, #3
 800c0f8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c0fc:	68fb      	ldr	r3, [r7, #12]
 800c0fe:	687a      	ldr	r2, [r7, #4]
 800c100:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	687a      	ldr	r2, [r7, #4]
 800c108:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c10c:	687b      	ldr	r3, [r7, #4]
 800c10e:	68ba      	ldr	r2, [r7, #8]
 800c110:	2100      	movs	r1, #0
 800c112:	68f8      	ldr	r0, [r7, #12]
 800c114:	f000 fde8 	bl	800cce8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c118:	2300      	movs	r3, #0
}
 800c11a:	4618      	mov	r0, r3
 800c11c:	3710      	adds	r7, #16
 800c11e:	46bd      	mov	sp, r7
 800c120:	bd80      	pop	{r7, pc}

0800c122 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c122:	b580      	push	{r7, lr}
 800c124:	b084      	sub	sp, #16
 800c126:	af00      	add	r7, sp, #0
 800c128:	60f8      	str	r0, [r7, #12]
 800c12a:	60b9      	str	r1, [r7, #8]
 800c12c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	68ba      	ldr	r2, [r7, #8]
 800c132:	2100      	movs	r1, #0
 800c134:	68f8      	ldr	r0, [r7, #12]
 800c136:	f000 fdd7 	bl	800cce8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c13a:	2300      	movs	r3, #0
}
 800c13c:	4618      	mov	r0, r3
 800c13e:	3710      	adds	r7, #16
 800c140:	46bd      	mov	sp, r7
 800c142:	bd80      	pop	{r7, pc}

0800c144 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b082      	sub	sp, #8
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	2204      	movs	r2, #4
 800c150:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c154:	2300      	movs	r3, #0
 800c156:	2200      	movs	r2, #0
 800c158:	2100      	movs	r1, #0
 800c15a:	6878      	ldr	r0, [r7, #4]
 800c15c:	f000 fd8c 	bl	800cc78 <USBD_LL_Transmit>

  return USBD_OK;
 800c160:	2300      	movs	r3, #0
}
 800c162:	4618      	mov	r0, r3
 800c164:	3708      	adds	r7, #8
 800c166:	46bd      	mov	sp, r7
 800c168:	bd80      	pop	{r7, pc}

0800c16a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c16a:	b580      	push	{r7, lr}
 800c16c:	b082      	sub	sp, #8
 800c16e:	af00      	add	r7, sp, #0
 800c170:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800c172:	687b      	ldr	r3, [r7, #4]
 800c174:	2205      	movs	r2, #5
 800c176:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c17a:	2300      	movs	r3, #0
 800c17c:	2200      	movs	r2, #0
 800c17e:	2100      	movs	r1, #0
 800c180:	6878      	ldr	r0, [r7, #4]
 800c182:	f000 fdb1 	bl	800cce8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c186:	2300      	movs	r3, #0
}
 800c188:	4618      	mov	r0, r3
 800c18a:	3708      	adds	r7, #8
 800c18c:	46bd      	mov	sp, r7
 800c18e:	bd80      	pop	{r7, pc}

0800c190 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c190:	b580      	push	{r7, lr}
 800c192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c194:	2200      	movs	r2, #0
 800c196:	4912      	ldr	r1, [pc, #72]	@ (800c1e0 <MX_USB_DEVICE_Init+0x50>)
 800c198:	4812      	ldr	r0, [pc, #72]	@ (800c1e4 <MX_USB_DEVICE_Init+0x54>)
 800c19a:	f7fe fcd9 	bl	800ab50 <USBD_Init>
 800c19e:	4603      	mov	r3, r0
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	d001      	beq.n	800c1a8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c1a4:	f7f4 fec1 	bl	8000f2a <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c1a8:	490f      	ldr	r1, [pc, #60]	@ (800c1e8 <MX_USB_DEVICE_Init+0x58>)
 800c1aa:	480e      	ldr	r0, [pc, #56]	@ (800c1e4 <MX_USB_DEVICE_Init+0x54>)
 800c1ac:	f7fe fd00 	bl	800abb0 <USBD_RegisterClass>
 800c1b0:	4603      	mov	r3, r0
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d001      	beq.n	800c1ba <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c1b6:	f7f4 feb8 	bl	8000f2a <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c1ba:	490c      	ldr	r1, [pc, #48]	@ (800c1ec <MX_USB_DEVICE_Init+0x5c>)
 800c1bc:	4809      	ldr	r0, [pc, #36]	@ (800c1e4 <MX_USB_DEVICE_Init+0x54>)
 800c1be:	f7fe fbf7 	bl	800a9b0 <USBD_CDC_RegisterInterface>
 800c1c2:	4603      	mov	r3, r0
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d001      	beq.n	800c1cc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c1c8:	f7f4 feaf 	bl	8000f2a <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c1cc:	4805      	ldr	r0, [pc, #20]	@ (800c1e4 <MX_USB_DEVICE_Init+0x54>)
 800c1ce:	f7fe fd25 	bl	800ac1c <USBD_Start>
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d001      	beq.n	800c1dc <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c1d8:	f7f4 fea7 	bl	8000f2a <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c1dc:	bf00      	nop
 800c1de:	bd80      	pop	{r7, pc}
 800c1e0:	200000ac 	.word	0x200000ac
 800c1e4:	2000a630 	.word	0x2000a630
 800c1e8:	20000018 	.word	0x20000018
 800c1ec:	20000098 	.word	0x20000098

0800c1f0 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c1f0:	b580      	push	{r7, lr}
 800c1f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	4905      	ldr	r1, [pc, #20]	@ (800c20c <CDC_Init_FS+0x1c>)
 800c1f8:	4805      	ldr	r0, [pc, #20]	@ (800c210 <CDC_Init_FS+0x20>)
 800c1fa:	f7fe fbf3 	bl	800a9e4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c1fe:	4905      	ldr	r1, [pc, #20]	@ (800c214 <CDC_Init_FS+0x24>)
 800c200:	4803      	ldr	r0, [pc, #12]	@ (800c210 <CDC_Init_FS+0x20>)
 800c202:	f7fe fc11 	bl	800aa28 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c206:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c208:	4618      	mov	r0, r3
 800c20a:	bd80      	pop	{r7, pc}
 800c20c:	2000b10c 	.word	0x2000b10c
 800c210:	2000a630 	.word	0x2000a630
 800c214:	2000a90c 	.word	0x2000a90c

0800c218 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c218:	b480      	push	{r7}
 800c21a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c21c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c21e:	4618      	mov	r0, r3
 800c220:	46bd      	mov	sp, r7
 800c222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c226:	4770      	bx	lr

0800c228 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c228:	b480      	push	{r7}
 800c22a:	b083      	sub	sp, #12
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	4603      	mov	r3, r0
 800c230:	6039      	str	r1, [r7, #0]
 800c232:	71fb      	strb	r3, [r7, #7]
 800c234:	4613      	mov	r3, r2
 800c236:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c238:	79fb      	ldrb	r3, [r7, #7]
 800c23a:	2b23      	cmp	r3, #35	@ 0x23
 800c23c:	d84a      	bhi.n	800c2d4 <CDC_Control_FS+0xac>
 800c23e:	a201      	add	r2, pc, #4	@ (adr r2, 800c244 <CDC_Control_FS+0x1c>)
 800c240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c244:	0800c2d5 	.word	0x0800c2d5
 800c248:	0800c2d5 	.word	0x0800c2d5
 800c24c:	0800c2d5 	.word	0x0800c2d5
 800c250:	0800c2d5 	.word	0x0800c2d5
 800c254:	0800c2d5 	.word	0x0800c2d5
 800c258:	0800c2d5 	.word	0x0800c2d5
 800c25c:	0800c2d5 	.word	0x0800c2d5
 800c260:	0800c2d5 	.word	0x0800c2d5
 800c264:	0800c2d5 	.word	0x0800c2d5
 800c268:	0800c2d5 	.word	0x0800c2d5
 800c26c:	0800c2d5 	.word	0x0800c2d5
 800c270:	0800c2d5 	.word	0x0800c2d5
 800c274:	0800c2d5 	.word	0x0800c2d5
 800c278:	0800c2d5 	.word	0x0800c2d5
 800c27c:	0800c2d5 	.word	0x0800c2d5
 800c280:	0800c2d5 	.word	0x0800c2d5
 800c284:	0800c2d5 	.word	0x0800c2d5
 800c288:	0800c2d5 	.word	0x0800c2d5
 800c28c:	0800c2d5 	.word	0x0800c2d5
 800c290:	0800c2d5 	.word	0x0800c2d5
 800c294:	0800c2d5 	.word	0x0800c2d5
 800c298:	0800c2d5 	.word	0x0800c2d5
 800c29c:	0800c2d5 	.word	0x0800c2d5
 800c2a0:	0800c2d5 	.word	0x0800c2d5
 800c2a4:	0800c2d5 	.word	0x0800c2d5
 800c2a8:	0800c2d5 	.word	0x0800c2d5
 800c2ac:	0800c2d5 	.word	0x0800c2d5
 800c2b0:	0800c2d5 	.word	0x0800c2d5
 800c2b4:	0800c2d5 	.word	0x0800c2d5
 800c2b8:	0800c2d5 	.word	0x0800c2d5
 800c2bc:	0800c2d5 	.word	0x0800c2d5
 800c2c0:	0800c2d5 	.word	0x0800c2d5
 800c2c4:	0800c2d5 	.word	0x0800c2d5
 800c2c8:	0800c2d5 	.word	0x0800c2d5
 800c2cc:	0800c2d5 	.word	0x0800c2d5
 800c2d0:	0800c2d5 	.word	0x0800c2d5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800c2d4:	bf00      	nop
  }

  return (USBD_OK);
 800c2d6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800c2d8:	4618      	mov	r0, r3
 800c2da:	370c      	adds	r7, #12
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2e2:	4770      	bx	lr

0800c2e4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800c2e4:	b580      	push	{r7, lr}
 800c2e6:	b082      	sub	sp, #8
 800c2e8:	af00      	add	r7, sp, #0
 800c2ea:	6078      	str	r0, [r7, #4]
 800c2ec:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800c2ee:	6879      	ldr	r1, [r7, #4]
 800c2f0:	4808      	ldr	r0, [pc, #32]	@ (800c314 <CDC_Receive_FS+0x30>)
 800c2f2:	f7fe fb99 	bl	800aa28 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800c2f6:	4807      	ldr	r0, [pc, #28]	@ (800c314 <CDC_Receive_FS+0x30>)
 800c2f8:	f7fe fbf4 	bl	800aae4 <USBD_CDC_ReceivePacket>

  //CDC_myReceive_FS(Buf, Len); //funkce v main.c
  USB_My_Receive(Buf, *Len);
 800c2fc:	683b      	ldr	r3, [r7, #0]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	4619      	mov	r1, r3
 800c302:	6878      	ldr	r0, [r7, #4]
 800c304:	f7f4 fbde 	bl	8000ac4 <USB_My_Receive>

  return (USBD_OK);
 800c308:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800c30a:	4618      	mov	r0, r3
 800c30c:	3708      	adds	r7, #8
 800c30e:	46bd      	mov	sp, r7
 800c310:	bd80      	pop	{r7, pc}
 800c312:	bf00      	nop
 800c314:	2000a630 	.word	0x2000a630

0800c318 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b084      	sub	sp, #16
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
 800c320:	460b      	mov	r3, r1
 800c322:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800c324:	2300      	movs	r3, #0
 800c326:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800c328:	4b0d      	ldr	r3, [pc, #52]	@ (800c360 <CDC_Transmit_FS+0x48>)
 800c32a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c32e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800c330:	68bb      	ldr	r3, [r7, #8]
 800c332:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800c336:	2b00      	cmp	r3, #0
 800c338:	d001      	beq.n	800c33e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800c33a:	2301      	movs	r3, #1
 800c33c:	e00b      	b.n	800c356 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800c33e:	887b      	ldrh	r3, [r7, #2]
 800c340:	461a      	mov	r2, r3
 800c342:	6879      	ldr	r1, [r7, #4]
 800c344:	4806      	ldr	r0, [pc, #24]	@ (800c360 <CDC_Transmit_FS+0x48>)
 800c346:	f7fe fb4d 	bl	800a9e4 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800c34a:	4805      	ldr	r0, [pc, #20]	@ (800c360 <CDC_Transmit_FS+0x48>)
 800c34c:	f7fe fb8a 	bl	800aa64 <USBD_CDC_TransmitPacket>
 800c350:	4603      	mov	r3, r0
 800c352:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800c354:	7bfb      	ldrb	r3, [r7, #15]
}
 800c356:	4618      	mov	r0, r3
 800c358:	3710      	adds	r7, #16
 800c35a:	46bd      	mov	sp, r7
 800c35c:	bd80      	pop	{r7, pc}
 800c35e:	bf00      	nop
 800c360:	2000a630 	.word	0x2000a630

0800c364 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800c364:	b480      	push	{r7}
 800c366:	b087      	sub	sp, #28
 800c368:	af00      	add	r7, sp, #0
 800c36a:	60f8      	str	r0, [r7, #12]
 800c36c:	60b9      	str	r1, [r7, #8]
 800c36e:	4613      	mov	r3, r2
 800c370:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800c372:	2300      	movs	r3, #0
 800c374:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800c376:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800c37a:	4618      	mov	r0, r3
 800c37c:	371c      	adds	r7, #28
 800c37e:	46bd      	mov	sp, r7
 800c380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c384:	4770      	bx	lr
	...

0800c388 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c388:	b480      	push	{r7}
 800c38a:	b083      	sub	sp, #12
 800c38c:	af00      	add	r7, sp, #0
 800c38e:	4603      	mov	r3, r0
 800c390:	6039      	str	r1, [r7, #0]
 800c392:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	2212      	movs	r2, #18
 800c398:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800c39a:	4b03      	ldr	r3, [pc, #12]	@ (800c3a8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800c39c:	4618      	mov	r0, r3
 800c39e:	370c      	adds	r7, #12
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a6:	4770      	bx	lr
 800c3a8:	200000cc 	.word	0x200000cc

0800c3ac <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3ac:	b480      	push	{r7}
 800c3ae:	b083      	sub	sp, #12
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	4603      	mov	r3, r0
 800c3b4:	6039      	str	r1, [r7, #0]
 800c3b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c3b8:	683b      	ldr	r3, [r7, #0]
 800c3ba:	2204      	movs	r2, #4
 800c3bc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800c3be:	4b03      	ldr	r3, [pc, #12]	@ (800c3cc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800c3c0:	4618      	mov	r0, r3
 800c3c2:	370c      	adds	r7, #12
 800c3c4:	46bd      	mov	sp, r7
 800c3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3ca:	4770      	bx	lr
 800c3cc:	200000ec 	.word	0x200000ec

0800c3d0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c3d0:	b580      	push	{r7, lr}
 800c3d2:	b082      	sub	sp, #8
 800c3d4:	af00      	add	r7, sp, #0
 800c3d6:	4603      	mov	r3, r0
 800c3d8:	6039      	str	r1, [r7, #0]
 800c3da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c3dc:	79fb      	ldrb	r3, [r7, #7]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d105      	bne.n	800c3ee <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c3e2:	683a      	ldr	r2, [r7, #0]
 800c3e4:	4907      	ldr	r1, [pc, #28]	@ (800c404 <USBD_FS_ProductStrDescriptor+0x34>)
 800c3e6:	4808      	ldr	r0, [pc, #32]	@ (800c408 <USBD_FS_ProductStrDescriptor+0x38>)
 800c3e8:	f7ff fdf2 	bl	800bfd0 <USBD_GetString>
 800c3ec:	e004      	b.n	800c3f8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c3ee:	683a      	ldr	r2, [r7, #0]
 800c3f0:	4904      	ldr	r1, [pc, #16]	@ (800c404 <USBD_FS_ProductStrDescriptor+0x34>)
 800c3f2:	4805      	ldr	r0, [pc, #20]	@ (800c408 <USBD_FS_ProductStrDescriptor+0x38>)
 800c3f4:	f7ff fdec 	bl	800bfd0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c3f8:	4b02      	ldr	r3, [pc, #8]	@ (800c404 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	3708      	adds	r7, #8
 800c3fe:	46bd      	mov	sp, r7
 800c400:	bd80      	pop	{r7, pc}
 800c402:	bf00      	nop
 800c404:	2000b90c 	.word	0x2000b90c
 800c408:	0800cef4 	.word	0x0800cef4

0800c40c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b082      	sub	sp, #8
 800c410:	af00      	add	r7, sp, #0
 800c412:	4603      	mov	r3, r0
 800c414:	6039      	str	r1, [r7, #0]
 800c416:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c418:	683a      	ldr	r2, [r7, #0]
 800c41a:	4904      	ldr	r1, [pc, #16]	@ (800c42c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800c41c:	4804      	ldr	r0, [pc, #16]	@ (800c430 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800c41e:	f7ff fdd7 	bl	800bfd0 <USBD_GetString>
  return USBD_StrDesc;
 800c422:	4b02      	ldr	r3, [pc, #8]	@ (800c42c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800c424:	4618      	mov	r0, r3
 800c426:	3708      	adds	r7, #8
 800c428:	46bd      	mov	sp, r7
 800c42a:	bd80      	pop	{r7, pc}
 800c42c:	2000b90c 	.word	0x2000b90c
 800c430:	0800cf0c 	.word	0x0800cf0c

0800c434 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c434:	b580      	push	{r7, lr}
 800c436:	b082      	sub	sp, #8
 800c438:	af00      	add	r7, sp, #0
 800c43a:	4603      	mov	r3, r0
 800c43c:	6039      	str	r1, [r7, #0]
 800c43e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800c440:	683b      	ldr	r3, [r7, #0]
 800c442:	221a      	movs	r2, #26
 800c444:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800c446:	f000 f855 	bl	800c4f4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800c44a:	4b02      	ldr	r3, [pc, #8]	@ (800c454 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800c44c:	4618      	mov	r0, r3
 800c44e:	3708      	adds	r7, #8
 800c450:	46bd      	mov	sp, r7
 800c452:	bd80      	pop	{r7, pc}
 800c454:	200000f0 	.word	0x200000f0

0800c458 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c458:	b580      	push	{r7, lr}
 800c45a:	b082      	sub	sp, #8
 800c45c:	af00      	add	r7, sp, #0
 800c45e:	4603      	mov	r3, r0
 800c460:	6039      	str	r1, [r7, #0]
 800c462:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800c464:	79fb      	ldrb	r3, [r7, #7]
 800c466:	2b00      	cmp	r3, #0
 800c468:	d105      	bne.n	800c476 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c46a:	683a      	ldr	r2, [r7, #0]
 800c46c:	4907      	ldr	r1, [pc, #28]	@ (800c48c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c46e:	4808      	ldr	r0, [pc, #32]	@ (800c490 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c470:	f7ff fdae 	bl	800bfd0 <USBD_GetString>
 800c474:	e004      	b.n	800c480 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c476:	683a      	ldr	r2, [r7, #0]
 800c478:	4904      	ldr	r1, [pc, #16]	@ (800c48c <USBD_FS_ConfigStrDescriptor+0x34>)
 800c47a:	4805      	ldr	r0, [pc, #20]	@ (800c490 <USBD_FS_ConfigStrDescriptor+0x38>)
 800c47c:	f7ff fda8 	bl	800bfd0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c480:	4b02      	ldr	r3, [pc, #8]	@ (800c48c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800c482:	4618      	mov	r0, r3
 800c484:	3708      	adds	r7, #8
 800c486:	46bd      	mov	sp, r7
 800c488:	bd80      	pop	{r7, pc}
 800c48a:	bf00      	nop
 800c48c:	2000b90c 	.word	0x2000b90c
 800c490:	0800cf20 	.word	0x0800cf20

0800c494 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b082      	sub	sp, #8
 800c498:	af00      	add	r7, sp, #0
 800c49a:	4603      	mov	r3, r0
 800c49c:	6039      	str	r1, [r7, #0]
 800c49e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800c4a0:	79fb      	ldrb	r3, [r7, #7]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d105      	bne.n	800c4b2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c4a6:	683a      	ldr	r2, [r7, #0]
 800c4a8:	4907      	ldr	r1, [pc, #28]	@ (800c4c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c4aa:	4808      	ldr	r0, [pc, #32]	@ (800c4cc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c4ac:	f7ff fd90 	bl	800bfd0 <USBD_GetString>
 800c4b0:	e004      	b.n	800c4bc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c4b2:	683a      	ldr	r2, [r7, #0]
 800c4b4:	4904      	ldr	r1, [pc, #16]	@ (800c4c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800c4b6:	4805      	ldr	r0, [pc, #20]	@ (800c4cc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800c4b8:	f7ff fd8a 	bl	800bfd0 <USBD_GetString>
  }
  return USBD_StrDesc;
 800c4bc:	4b02      	ldr	r3, [pc, #8]	@ (800c4c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800c4be:	4618      	mov	r0, r3
 800c4c0:	3708      	adds	r7, #8
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	bd80      	pop	{r7, pc}
 800c4c6:	bf00      	nop
 800c4c8:	2000b90c 	.word	0x2000b90c
 800c4cc:	0800cf2c 	.word	0x0800cf2c

0800c4d0 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800c4d0:	b480      	push	{r7}
 800c4d2:	b083      	sub	sp, #12
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	6039      	str	r1, [r7, #0]
 800c4da:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800c4dc:	683b      	ldr	r3, [r7, #0]
 800c4de:	220c      	movs	r2, #12
 800c4e0:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800c4e2:	4b03      	ldr	r3, [pc, #12]	@ (800c4f0 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800c4e4:	4618      	mov	r0, r3
 800c4e6:	370c      	adds	r7, #12
 800c4e8:	46bd      	mov	sp, r7
 800c4ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ee:	4770      	bx	lr
 800c4f0:	200000e0 	.word	0x200000e0

0800c4f4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b084      	sub	sp, #16
 800c4f8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c4fa:	4b0f      	ldr	r3, [pc, #60]	@ (800c538 <Get_SerialNum+0x44>)
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c500:	4b0e      	ldr	r3, [pc, #56]	@ (800c53c <Get_SerialNum+0x48>)
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c506:	4b0e      	ldr	r3, [pc, #56]	@ (800c540 <Get_SerialNum+0x4c>)
 800c508:	681b      	ldr	r3, [r3, #0]
 800c50a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800c50c:	68fa      	ldr	r2, [r7, #12]
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	4413      	add	r3, r2
 800c512:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	2b00      	cmp	r3, #0
 800c518:	d009      	beq.n	800c52e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c51a:	2208      	movs	r2, #8
 800c51c:	4909      	ldr	r1, [pc, #36]	@ (800c544 <Get_SerialNum+0x50>)
 800c51e:	68f8      	ldr	r0, [r7, #12]
 800c520:	f000 f814 	bl	800c54c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c524:	2204      	movs	r2, #4
 800c526:	4908      	ldr	r1, [pc, #32]	@ (800c548 <Get_SerialNum+0x54>)
 800c528:	68b8      	ldr	r0, [r7, #8]
 800c52a:	f000 f80f 	bl	800c54c <IntToUnicode>
  }
}
 800c52e:	bf00      	nop
 800c530:	3710      	adds	r7, #16
 800c532:	46bd      	mov	sp, r7
 800c534:	bd80      	pop	{r7, pc}
 800c536:	bf00      	nop
 800c538:	1fff7590 	.word	0x1fff7590
 800c53c:	1fff7594 	.word	0x1fff7594
 800c540:	1fff7598 	.word	0x1fff7598
 800c544:	200000f2 	.word	0x200000f2
 800c548:	20000102 	.word	0x20000102

0800c54c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800c54c:	b480      	push	{r7}
 800c54e:	b087      	sub	sp, #28
 800c550:	af00      	add	r7, sp, #0
 800c552:	60f8      	str	r0, [r7, #12]
 800c554:	60b9      	str	r1, [r7, #8]
 800c556:	4613      	mov	r3, r2
 800c558:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800c55a:	2300      	movs	r3, #0
 800c55c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800c55e:	2300      	movs	r3, #0
 800c560:	75fb      	strb	r3, [r7, #23]
 800c562:	e027      	b.n	800c5b4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	0f1b      	lsrs	r3, r3, #28
 800c568:	2b09      	cmp	r3, #9
 800c56a:	d80b      	bhi.n	800c584 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	0f1b      	lsrs	r3, r3, #28
 800c570:	b2da      	uxtb	r2, r3
 800c572:	7dfb      	ldrb	r3, [r7, #23]
 800c574:	005b      	lsls	r3, r3, #1
 800c576:	4619      	mov	r1, r3
 800c578:	68bb      	ldr	r3, [r7, #8]
 800c57a:	440b      	add	r3, r1
 800c57c:	3230      	adds	r2, #48	@ 0x30
 800c57e:	b2d2      	uxtb	r2, r2
 800c580:	701a      	strb	r2, [r3, #0]
 800c582:	e00a      	b.n	800c59a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c584:	68fb      	ldr	r3, [r7, #12]
 800c586:	0f1b      	lsrs	r3, r3, #28
 800c588:	b2da      	uxtb	r2, r3
 800c58a:	7dfb      	ldrb	r3, [r7, #23]
 800c58c:	005b      	lsls	r3, r3, #1
 800c58e:	4619      	mov	r1, r3
 800c590:	68bb      	ldr	r3, [r7, #8]
 800c592:	440b      	add	r3, r1
 800c594:	3237      	adds	r2, #55	@ 0x37
 800c596:	b2d2      	uxtb	r2, r2
 800c598:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	011b      	lsls	r3, r3, #4
 800c59e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800c5a0:	7dfb      	ldrb	r3, [r7, #23]
 800c5a2:	005b      	lsls	r3, r3, #1
 800c5a4:	3301      	adds	r3, #1
 800c5a6:	68ba      	ldr	r2, [r7, #8]
 800c5a8:	4413      	add	r3, r2
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800c5ae:	7dfb      	ldrb	r3, [r7, #23]
 800c5b0:	3301      	adds	r3, #1
 800c5b2:	75fb      	strb	r3, [r7, #23]
 800c5b4:	7dfa      	ldrb	r2, [r7, #23]
 800c5b6:	79fb      	ldrb	r3, [r7, #7]
 800c5b8:	429a      	cmp	r2, r3
 800c5ba:	d3d3      	bcc.n	800c564 <IntToUnicode+0x18>
  }
}
 800c5bc:	bf00      	nop
 800c5be:	bf00      	nop
 800c5c0:	371c      	adds	r7, #28
 800c5c2:	46bd      	mov	sp, r7
 800c5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c8:	4770      	bx	lr
	...

0800c5cc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800c5cc:	b580      	push	{r7, lr}
 800c5ce:	b0b0      	sub	sp, #192	@ 0xc0
 800c5d0:	af00      	add	r7, sp, #0
 800c5d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c5d4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800c5d8:	2200      	movs	r2, #0
 800c5da:	601a      	str	r2, [r3, #0]
 800c5dc:	605a      	str	r2, [r3, #4]
 800c5de:	609a      	str	r2, [r3, #8]
 800c5e0:	60da      	str	r2, [r3, #12]
 800c5e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800c5e4:	f107 0318 	add.w	r3, r7, #24
 800c5e8:	2294      	movs	r2, #148	@ 0x94
 800c5ea:	2100      	movs	r1, #0
 800c5ec:	4618      	mov	r0, r3
 800c5ee:	f000 fc33 	bl	800ce58 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800c5fa:	d174      	bne.n	800c6e6 <HAL_PCD_MspInit+0x11a>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800c5fc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c600:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800c602:	2300      	movs	r3, #0
 800c604:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800c608:	f107 0318 	add.w	r3, r7, #24
 800c60c:	4618      	mov	r0, r3
 800c60e:	f7f9 fc8b 	bl	8005f28 <HAL_RCCEx_PeriphCLKConfig>
 800c612:	4603      	mov	r3, r0
 800c614:	2b00      	cmp	r3, #0
 800c616:	d001      	beq.n	800c61c <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800c618:	f7f4 fc87 	bl	8000f2a <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c61c:	4b34      	ldr	r3, [pc, #208]	@ (800c6f0 <HAL_PCD_MspInit+0x124>)
 800c61e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c620:	4a33      	ldr	r2, [pc, #204]	@ (800c6f0 <HAL_PCD_MspInit+0x124>)
 800c622:	f043 0301 	orr.w	r3, r3, #1
 800c626:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c628:	4b31      	ldr	r3, [pc, #196]	@ (800c6f0 <HAL_PCD_MspInit+0x124>)
 800c62a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c62c:	f003 0301 	and.w	r3, r3, #1
 800c630:	617b      	str	r3, [r7, #20]
 800c632:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800c634:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800c638:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c63c:	2302      	movs	r3, #2
 800c63e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c642:	2300      	movs	r3, #0
 800c644:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c648:	2303      	movs	r3, #3
 800c64a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c64e:	230a      	movs	r3, #10
 800c650:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c654:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800c658:	4619      	mov	r1, r3
 800c65a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800c65e:	f7f7 f923 	bl	80038a8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800c662:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c666:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800c66a:	2300      	movs	r3, #0
 800c66c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c670:	2300      	movs	r3, #0
 800c672:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800c676:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800c67a:	4619      	mov	r1, r3
 800c67c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800c680:	f7f7 f912 	bl	80038a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c684:	4b1a      	ldr	r3, [pc, #104]	@ (800c6f0 <HAL_PCD_MspInit+0x124>)
 800c686:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c688:	4a19      	ldr	r2, [pc, #100]	@ (800c6f0 <HAL_PCD_MspInit+0x124>)
 800c68a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800c68e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800c690:	4b17      	ldr	r3, [pc, #92]	@ (800c6f0 <HAL_PCD_MspInit+0x124>)
 800c692:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800c694:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c698:	613b      	str	r3, [r7, #16]
 800c69a:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c69c:	4b14      	ldr	r3, [pc, #80]	@ (800c6f0 <HAL_PCD_MspInit+0x124>)
 800c69e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d114      	bne.n	800c6d2 <HAL_PCD_MspInit+0x106>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c6a8:	4b11      	ldr	r3, [pc, #68]	@ (800c6f0 <HAL_PCD_MspInit+0x124>)
 800c6aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6ac:	4a10      	ldr	r2, [pc, #64]	@ (800c6f0 <HAL_PCD_MspInit+0x124>)
 800c6ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c6b2:	6593      	str	r3, [r2, #88]	@ 0x58
 800c6b4:	4b0e      	ldr	r3, [pc, #56]	@ (800c6f0 <HAL_PCD_MspInit+0x124>)
 800c6b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c6bc:	60fb      	str	r3, [r7, #12]
 800c6be:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800c6c0:	f7f8 fd3a 	bl	8005138 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800c6c4:	4b0a      	ldr	r3, [pc, #40]	@ (800c6f0 <HAL_PCD_MspInit+0x124>)
 800c6c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c6c8:	4a09      	ldr	r2, [pc, #36]	@ (800c6f0 <HAL_PCD_MspInit+0x124>)
 800c6ca:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c6ce:	6593      	str	r3, [r2, #88]	@ 0x58
 800c6d0:	e001      	b.n	800c6d6 <HAL_PCD_MspInit+0x10a>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800c6d2:	f7f8 fd31 	bl	8005138 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c6d6:	2200      	movs	r2, #0
 800c6d8:	2100      	movs	r1, #0
 800c6da:	2043      	movs	r0, #67	@ 0x43
 800c6dc:	f7f6 fd37 	bl	800314e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c6e0:	2043      	movs	r0, #67	@ 0x43
 800c6e2:	f7f6 fd50 	bl	8003186 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c6e6:	bf00      	nop
 800c6e8:	37c0      	adds	r7, #192	@ 0xc0
 800c6ea:	46bd      	mov	sp, r7
 800c6ec:	bd80      	pop	{r7, pc}
 800c6ee:	bf00      	nop
 800c6f0:	40021000 	.word	0x40021000

0800c6f4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	b082      	sub	sp, #8
 800c6f8:	af00      	add	r7, sp, #0
 800c6fa:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	f8d3 2508 	ldr.w	r2, [r3, #1288]	@ 0x508
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	f203 43c4 	addw	r3, r3, #1220	@ 0x4c4
 800c708:	4619      	mov	r1, r3
 800c70a:	4610      	mov	r0, r2
 800c70c:	f7fe fad3 	bl	800acb6 <USBD_LL_SetupStage>
}
 800c710:	bf00      	nop
 800c712:	3708      	adds	r7, #8
 800c714:	46bd      	mov	sp, r7
 800c716:	bd80      	pop	{r7, pc}

0800c718 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c718:	b580      	push	{r7, lr}
 800c71a:	b082      	sub	sp, #8
 800c71c:	af00      	add	r7, sp, #0
 800c71e:	6078      	str	r0, [r7, #4]
 800c720:	460b      	mov	r3, r1
 800c722:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800c724:	687b      	ldr	r3, [r7, #4]
 800c726:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800c72a:	78fa      	ldrb	r2, [r7, #3]
 800c72c:	6879      	ldr	r1, [r7, #4]
 800c72e:	4613      	mov	r3, r2
 800c730:	00db      	lsls	r3, r3, #3
 800c732:	4413      	add	r3, r2
 800c734:	009b      	lsls	r3, r3, #2
 800c736:	440b      	add	r3, r1
 800c738:	f503 7322 	add.w	r3, r3, #648	@ 0x288
 800c73c:	681a      	ldr	r2, [r3, #0]
 800c73e:	78fb      	ldrb	r3, [r7, #3]
 800c740:	4619      	mov	r1, r3
 800c742:	f7fe fb0d 	bl	800ad60 <USBD_LL_DataOutStage>
}
 800c746:	bf00      	nop
 800c748:	3708      	adds	r7, #8
 800c74a:	46bd      	mov	sp, r7
 800c74c:	bd80      	pop	{r7, pc}

0800c74e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c74e:	b580      	push	{r7, lr}
 800c750:	b082      	sub	sp, #8
 800c752:	af00      	add	r7, sp, #0
 800c754:	6078      	str	r0, [r7, #4]
 800c756:	460b      	mov	r3, r1
 800c758:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	f8d3 0508 	ldr.w	r0, [r3, #1288]	@ 0x508
 800c760:	78fa      	ldrb	r2, [r7, #3]
 800c762:	6879      	ldr	r1, [r7, #4]
 800c764:	4613      	mov	r3, r2
 800c766:	00db      	lsls	r3, r3, #3
 800c768:	4413      	add	r3, r2
 800c76a:	009b      	lsls	r3, r3, #2
 800c76c:	440b      	add	r3, r1
 800c76e:	3348      	adds	r3, #72	@ 0x48
 800c770:	681a      	ldr	r2, [r3, #0]
 800c772:	78fb      	ldrb	r3, [r7, #3]
 800c774:	4619      	mov	r1, r3
 800c776:	f7fe fba6 	bl	800aec6 <USBD_LL_DataInStage>
}
 800c77a:	bf00      	nop
 800c77c:	3708      	adds	r7, #8
 800c77e:	46bd      	mov	sp, r7
 800c780:	bd80      	pop	{r7, pc}

0800c782 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c782:	b580      	push	{r7, lr}
 800c784:	b082      	sub	sp, #8
 800c786:	af00      	add	r7, sp, #0
 800c788:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c790:	4618      	mov	r0, r3
 800c792:	f7fe fce0 	bl	800b156 <USBD_LL_SOF>
}
 800c796:	bf00      	nop
 800c798:	3708      	adds	r7, #8
 800c79a:	46bd      	mov	sp, r7
 800c79c:	bd80      	pop	{r7, pc}

0800c79e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c79e:	b580      	push	{r7, lr}
 800c7a0:	b084      	sub	sp, #16
 800c7a2:	af00      	add	r7, sp, #0
 800c7a4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800c7a6:	2301      	movs	r3, #1
 800c7a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	691b      	ldr	r3, [r3, #16]
 800c7ae:	2b02      	cmp	r3, #2
 800c7b0:	d001      	beq.n	800c7b6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800c7b2:	f7f4 fbba 	bl	8000f2a <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c7bc:	7bfa      	ldrb	r2, [r7, #15]
 800c7be:	4611      	mov	r1, r2
 800c7c0:	4618      	mov	r0, r3
 800c7c2:	f7fe fc84 	bl	800b0ce <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f7fe fc2c 	bl	800b02a <USBD_LL_Reset>
}
 800c7d2:	bf00      	nop
 800c7d4:	3710      	adds	r7, #16
 800c7d6:	46bd      	mov	sp, r7
 800c7d8:	bd80      	pop	{r7, pc}
	...

0800c7dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b082      	sub	sp, #8
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	687a      	ldr	r2, [r7, #4]
 800c7f0:	6812      	ldr	r2, [r2, #0]
 800c7f2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c7f6:	f043 0301 	orr.w	r3, r3, #1
 800c7fa:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800c7fc:	687b      	ldr	r3, [r7, #4]
 800c7fe:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c802:	4618      	mov	r0, r3
 800c804:	f7fe fc73 	bl	800b0ee <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800c808:	687b      	ldr	r3, [r7, #4]
 800c80a:	6a1b      	ldr	r3, [r3, #32]
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d005      	beq.n	800c81c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c810:	4b04      	ldr	r3, [pc, #16]	@ (800c824 <HAL_PCD_SuspendCallback+0x48>)
 800c812:	691b      	ldr	r3, [r3, #16]
 800c814:	4a03      	ldr	r2, [pc, #12]	@ (800c824 <HAL_PCD_SuspendCallback+0x48>)
 800c816:	f043 0306 	orr.w	r3, r3, #6
 800c81a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800c81c:	bf00      	nop
 800c81e:	3708      	adds	r7, #8
 800c820:	46bd      	mov	sp, r7
 800c822:	bd80      	pop	{r7, pc}
 800c824:	e000ed00 	.word	0xe000ed00

0800c828 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b082      	sub	sp, #8
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	687a      	ldr	r2, [r7, #4]
 800c83c:	6812      	ldr	r2, [r2, #0]
 800c83e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800c842:	f023 0301 	bic.w	r3, r3, #1
 800c846:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800c848:	687b      	ldr	r3, [r7, #4]
 800c84a:	6a1b      	ldr	r3, [r3, #32]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d007      	beq.n	800c860 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c850:	4b08      	ldr	r3, [pc, #32]	@ (800c874 <HAL_PCD_ResumeCallback+0x4c>)
 800c852:	691b      	ldr	r3, [r3, #16]
 800c854:	4a07      	ldr	r2, [pc, #28]	@ (800c874 <HAL_PCD_ResumeCallback+0x4c>)
 800c856:	f023 0306 	bic.w	r3, r3, #6
 800c85a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800c85c:	f000 faf6 	bl	800ce4c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800c860:	687b      	ldr	r3, [r7, #4]
 800c862:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c866:	4618      	mov	r0, r3
 800c868:	f7fe fc5d 	bl	800b126 <USBD_LL_Resume>
}
 800c86c:	bf00      	nop
 800c86e:	3708      	adds	r7, #8
 800c870:	46bd      	mov	sp, r7
 800c872:	bd80      	pop	{r7, pc}
 800c874:	e000ed00 	.word	0xe000ed00

0800c878 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c878:	b580      	push	{r7, lr}
 800c87a:	b082      	sub	sp, #8
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
 800c880:	460b      	mov	r3, r1
 800c882:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c88a:	78fa      	ldrb	r2, [r7, #3]
 800c88c:	4611      	mov	r1, r2
 800c88e:	4618      	mov	r0, r3
 800c890:	f7fe fcb3 	bl	800b1fa <USBD_LL_IsoOUTIncomplete>
}
 800c894:	bf00      	nop
 800c896:	3708      	adds	r7, #8
 800c898:	46bd      	mov	sp, r7
 800c89a:	bd80      	pop	{r7, pc}

0800c89c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c89c:	b580      	push	{r7, lr}
 800c89e:	b082      	sub	sp, #8
 800c8a0:	af00      	add	r7, sp, #0
 800c8a2:	6078      	str	r0, [r7, #4]
 800c8a4:	460b      	mov	r3, r1
 800c8a6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c8ae:	78fa      	ldrb	r2, [r7, #3]
 800c8b0:	4611      	mov	r1, r2
 800c8b2:	4618      	mov	r0, r3
 800c8b4:	f7fe fc6f 	bl	800b196 <USBD_LL_IsoINIncomplete>
}
 800c8b8:	bf00      	nop
 800c8ba:	3708      	adds	r7, #8
 800c8bc:	46bd      	mov	sp, r7
 800c8be:	bd80      	pop	{r7, pc}

0800c8c0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c8c0:	b580      	push	{r7, lr}
 800c8c2:	b082      	sub	sp, #8
 800c8c4:	af00      	add	r7, sp, #0
 800c8c6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c8ce:	4618      	mov	r0, r3
 800c8d0:	f7fe fcc5 	bl	800b25e <USBD_LL_DevConnected>
}
 800c8d4:	bf00      	nop
 800c8d6:	3708      	adds	r7, #8
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	bd80      	pop	{r7, pc}

0800c8dc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b082      	sub	sp, #8
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800c8ea:	4618      	mov	r0, r3
 800c8ec:	f7fe fcc2 	bl	800b274 <USBD_LL_DevDisconnected>
}
 800c8f0:	bf00      	nop
 800c8f2:	3708      	adds	r7, #8
 800c8f4:	46bd      	mov	sp, r7
 800c8f6:	bd80      	pop	{r7, pc}

0800c8f8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800c8f8:	b580      	push	{r7, lr}
 800c8fa:	b082      	sub	sp, #8
 800c8fc:	af00      	add	r7, sp, #0
 800c8fe:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	781b      	ldrb	r3, [r3, #0]
 800c904:	2b00      	cmp	r3, #0
 800c906:	d13c      	bne.n	800c982 <USBD_LL_Init+0x8a>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800c908:	4a20      	ldr	r2, [pc, #128]	@ (800c98c <USBD_LL_Init+0x94>)
 800c90a:	687b      	ldr	r3, [r7, #4]
 800c90c:	f8c2 3508 	str.w	r3, [r2, #1288]	@ 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	4a1e      	ldr	r2, [pc, #120]	@ (800c98c <USBD_LL_Init+0x94>)
 800c914:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c918:	4b1c      	ldr	r3, [pc, #112]	@ (800c98c <USBD_LL_Init+0x94>)
 800c91a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800c91e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800c920:	4b1a      	ldr	r3, [pc, #104]	@ (800c98c <USBD_LL_Init+0x94>)
 800c922:	2206      	movs	r2, #6
 800c924:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800c926:	4b19      	ldr	r3, [pc, #100]	@ (800c98c <USBD_LL_Init+0x94>)
 800c928:	2202      	movs	r2, #2
 800c92a:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800c92c:	4b17      	ldr	r3, [pc, #92]	@ (800c98c <USBD_LL_Init+0x94>)
 800c92e:	2202      	movs	r2, #2
 800c930:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800c932:	4b16      	ldr	r3, [pc, #88]	@ (800c98c <USBD_LL_Init+0x94>)
 800c934:	2201      	movs	r2, #1
 800c936:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800c938:	4b14      	ldr	r3, [pc, #80]	@ (800c98c <USBD_LL_Init+0x94>)
 800c93a:	2200      	movs	r2, #0
 800c93c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800c93e:	4b13      	ldr	r3, [pc, #76]	@ (800c98c <USBD_LL_Init+0x94>)
 800c940:	2200      	movs	r2, #0
 800c942:	625a      	str	r2, [r3, #36]	@ 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800c944:	4b11      	ldr	r3, [pc, #68]	@ (800c98c <USBD_LL_Init+0x94>)
 800c946:	2201      	movs	r2, #1
 800c948:	629a      	str	r2, [r3, #40]	@ 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800c94a:	4b10      	ldr	r3, [pc, #64]	@ (800c98c <USBD_LL_Init+0x94>)
 800c94c:	2200      	movs	r2, #0
 800c94e:	631a      	str	r2, [r3, #48]	@ 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800c950:	4b0e      	ldr	r3, [pc, #56]	@ (800c98c <USBD_LL_Init+0x94>)
 800c952:	2201      	movs	r2, #1
 800c954:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800c956:	480d      	ldr	r0, [pc, #52]	@ (800c98c <USBD_LL_Init+0x94>)
 800c958:	f7f7 f982 	bl	8003c60 <HAL_PCD_Init>
 800c95c:	4603      	mov	r3, r0
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d001      	beq.n	800c966 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800c962:	f7f4 fae2 	bl	8000f2a <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800c966:	2180      	movs	r1, #128	@ 0x80
 800c968:	4808      	ldr	r0, [pc, #32]	@ (800c98c <USBD_LL_Init+0x94>)
 800c96a:	f7f8 faec 	bl	8004f46 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800c96e:	2240      	movs	r2, #64	@ 0x40
 800c970:	2100      	movs	r1, #0
 800c972:	4806      	ldr	r0, [pc, #24]	@ (800c98c <USBD_LL_Init+0x94>)
 800c974:	f7f8 faa0 	bl	8004eb8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800c978:	2280      	movs	r2, #128	@ 0x80
 800c97a:	2101      	movs	r1, #1
 800c97c:	4803      	ldr	r0, [pc, #12]	@ (800c98c <USBD_LL_Init+0x94>)
 800c97e:	f7f8 fa9b 	bl	8004eb8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800c982:	2300      	movs	r3, #0
}
 800c984:	4618      	mov	r0, r3
 800c986:	3708      	adds	r7, #8
 800c988:	46bd      	mov	sp, r7
 800c98a:	bd80      	pop	{r7, pc}
 800c98c:	2000bb0c 	.word	0x2000bb0c

0800c990 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800c990:	b580      	push	{r7, lr}
 800c992:	b084      	sub	sp, #16
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c998:	2300      	movs	r3, #0
 800c99a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c99c:	2300      	movs	r3, #0
 800c99e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c9a6:	4618      	mov	r0, r3
 800c9a8:	f7f7 fa7e 	bl	8003ea8 <HAL_PCD_Start>
 800c9ac:	4603      	mov	r3, r0
 800c9ae:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800c9b0:	7bbb      	ldrb	r3, [r7, #14]
 800c9b2:	2b03      	cmp	r3, #3
 800c9b4:	d816      	bhi.n	800c9e4 <USBD_LL_Start+0x54>
 800c9b6:	a201      	add	r2, pc, #4	@ (adr r2, 800c9bc <USBD_LL_Start+0x2c>)
 800c9b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9bc:	0800c9cd 	.word	0x0800c9cd
 800c9c0:	0800c9d3 	.word	0x0800c9d3
 800c9c4:	0800c9d9 	.word	0x0800c9d9
 800c9c8:	0800c9df 	.word	0x0800c9df
    case HAL_OK :
      usb_status = USBD_OK;
 800c9cc:	2300      	movs	r3, #0
 800c9ce:	73fb      	strb	r3, [r7, #15]
    break;
 800c9d0:	e00b      	b.n	800c9ea <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c9d2:	2303      	movs	r3, #3
 800c9d4:	73fb      	strb	r3, [r7, #15]
    break;
 800c9d6:	e008      	b.n	800c9ea <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c9d8:	2301      	movs	r3, #1
 800c9da:	73fb      	strb	r3, [r7, #15]
    break;
 800c9dc:	e005      	b.n	800c9ea <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c9de:	2303      	movs	r3, #3
 800c9e0:	73fb      	strb	r3, [r7, #15]
    break;
 800c9e2:	e002      	b.n	800c9ea <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800c9e4:	2303      	movs	r3, #3
 800c9e6:	73fb      	strb	r3, [r7, #15]
    break;
 800c9e8:	bf00      	nop
  }
  return usb_status;
 800c9ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800c9ec:	4618      	mov	r0, r3
 800c9ee:	3710      	adds	r7, #16
 800c9f0:	46bd      	mov	sp, r7
 800c9f2:	bd80      	pop	{r7, pc}

0800c9f4 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c9f4:	b580      	push	{r7, lr}
 800c9f6:	b084      	sub	sp, #16
 800c9f8:	af00      	add	r7, sp, #0
 800c9fa:	6078      	str	r0, [r7, #4]
 800c9fc:	4608      	mov	r0, r1
 800c9fe:	4611      	mov	r1, r2
 800ca00:	461a      	mov	r2, r3
 800ca02:	4603      	mov	r3, r0
 800ca04:	70fb      	strb	r3, [r7, #3]
 800ca06:	460b      	mov	r3, r1
 800ca08:	70bb      	strb	r3, [r7, #2]
 800ca0a:	4613      	mov	r3, r2
 800ca0c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca0e:	2300      	movs	r3, #0
 800ca10:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca12:	2300      	movs	r3, #0
 800ca14:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ca1c:	78bb      	ldrb	r3, [r7, #2]
 800ca1e:	883a      	ldrh	r2, [r7, #0]
 800ca20:	78f9      	ldrb	r1, [r7, #3]
 800ca22:	f7f7 ff28 	bl	8004876 <HAL_PCD_EP_Open>
 800ca26:	4603      	mov	r3, r0
 800ca28:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ca2a:	7bbb      	ldrb	r3, [r7, #14]
 800ca2c:	2b03      	cmp	r3, #3
 800ca2e:	d817      	bhi.n	800ca60 <USBD_LL_OpenEP+0x6c>
 800ca30:	a201      	add	r2, pc, #4	@ (adr r2, 800ca38 <USBD_LL_OpenEP+0x44>)
 800ca32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca36:	bf00      	nop
 800ca38:	0800ca49 	.word	0x0800ca49
 800ca3c:	0800ca4f 	.word	0x0800ca4f
 800ca40:	0800ca55 	.word	0x0800ca55
 800ca44:	0800ca5b 	.word	0x0800ca5b
    case HAL_OK :
      usb_status = USBD_OK;
 800ca48:	2300      	movs	r3, #0
 800ca4a:	73fb      	strb	r3, [r7, #15]
    break;
 800ca4c:	e00b      	b.n	800ca66 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ca4e:	2303      	movs	r3, #3
 800ca50:	73fb      	strb	r3, [r7, #15]
    break;
 800ca52:	e008      	b.n	800ca66 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ca54:	2301      	movs	r3, #1
 800ca56:	73fb      	strb	r3, [r7, #15]
    break;
 800ca58:	e005      	b.n	800ca66 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ca5a:	2303      	movs	r3, #3
 800ca5c:	73fb      	strb	r3, [r7, #15]
    break;
 800ca5e:	e002      	b.n	800ca66 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800ca60:	2303      	movs	r3, #3
 800ca62:	73fb      	strb	r3, [r7, #15]
    break;
 800ca64:	bf00      	nop
  }
  return usb_status;
 800ca66:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca68:	4618      	mov	r0, r3
 800ca6a:	3710      	adds	r7, #16
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	bd80      	pop	{r7, pc}

0800ca70 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b084      	sub	sp, #16
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
 800ca78:	460b      	mov	r3, r1
 800ca7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ca7c:	2300      	movs	r3, #0
 800ca7e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ca80:	2300      	movs	r3, #0
 800ca82:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ca8a:	78fa      	ldrb	r2, [r7, #3]
 800ca8c:	4611      	mov	r1, r2
 800ca8e:	4618      	mov	r0, r3
 800ca90:	f7f7 ff59 	bl	8004946 <HAL_PCD_EP_Close>
 800ca94:	4603      	mov	r3, r0
 800ca96:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800ca98:	7bbb      	ldrb	r3, [r7, #14]
 800ca9a:	2b03      	cmp	r3, #3
 800ca9c:	d816      	bhi.n	800cacc <USBD_LL_CloseEP+0x5c>
 800ca9e:	a201      	add	r2, pc, #4	@ (adr r2, 800caa4 <USBD_LL_CloseEP+0x34>)
 800caa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caa4:	0800cab5 	.word	0x0800cab5
 800caa8:	0800cabb 	.word	0x0800cabb
 800caac:	0800cac1 	.word	0x0800cac1
 800cab0:	0800cac7 	.word	0x0800cac7
    case HAL_OK :
      usb_status = USBD_OK;
 800cab4:	2300      	movs	r3, #0
 800cab6:	73fb      	strb	r3, [r7, #15]
    break;
 800cab8:	e00b      	b.n	800cad2 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800caba:	2303      	movs	r3, #3
 800cabc:	73fb      	strb	r3, [r7, #15]
    break;
 800cabe:	e008      	b.n	800cad2 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cac0:	2301      	movs	r3, #1
 800cac2:	73fb      	strb	r3, [r7, #15]
    break;
 800cac4:	e005      	b.n	800cad2 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cac6:	2303      	movs	r3, #3
 800cac8:	73fb      	strb	r3, [r7, #15]
    break;
 800caca:	e002      	b.n	800cad2 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800cacc:	2303      	movs	r3, #3
 800cace:	73fb      	strb	r3, [r7, #15]
    break;
 800cad0:	bf00      	nop
  }
  return usb_status;
 800cad2:	7bfb      	ldrb	r3, [r7, #15]
}
 800cad4:	4618      	mov	r0, r3
 800cad6:	3710      	adds	r7, #16
 800cad8:	46bd      	mov	sp, r7
 800cada:	bd80      	pop	{r7, pc}

0800cadc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cadc:	b580      	push	{r7, lr}
 800cade:	b084      	sub	sp, #16
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]
 800cae4:	460b      	mov	r3, r1
 800cae6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cae8:	2300      	movs	r3, #0
 800caea:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800caec:	2300      	movs	r3, #0
 800caee:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800caf0:	687b      	ldr	r3, [r7, #4]
 800caf2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800caf6:	78fa      	ldrb	r2, [r7, #3]
 800caf8:	4611      	mov	r1, r2
 800cafa:	4618      	mov	r0, r3
 800cafc:	f7f7 ffe8 	bl	8004ad0 <HAL_PCD_EP_SetStall>
 800cb00:	4603      	mov	r3, r0
 800cb02:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800cb04:	7bbb      	ldrb	r3, [r7, #14]
 800cb06:	2b03      	cmp	r3, #3
 800cb08:	d816      	bhi.n	800cb38 <USBD_LL_StallEP+0x5c>
 800cb0a:	a201      	add	r2, pc, #4	@ (adr r2, 800cb10 <USBD_LL_StallEP+0x34>)
 800cb0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb10:	0800cb21 	.word	0x0800cb21
 800cb14:	0800cb27 	.word	0x0800cb27
 800cb18:	0800cb2d 	.word	0x0800cb2d
 800cb1c:	0800cb33 	.word	0x0800cb33
    case HAL_OK :
      usb_status = USBD_OK;
 800cb20:	2300      	movs	r3, #0
 800cb22:	73fb      	strb	r3, [r7, #15]
    break;
 800cb24:	e00b      	b.n	800cb3e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cb26:	2303      	movs	r3, #3
 800cb28:	73fb      	strb	r3, [r7, #15]
    break;
 800cb2a:	e008      	b.n	800cb3e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cb2c:	2301      	movs	r3, #1
 800cb2e:	73fb      	strb	r3, [r7, #15]
    break;
 800cb30:	e005      	b.n	800cb3e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cb32:	2303      	movs	r3, #3
 800cb34:	73fb      	strb	r3, [r7, #15]
    break;
 800cb36:	e002      	b.n	800cb3e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800cb38:	2303      	movs	r3, #3
 800cb3a:	73fb      	strb	r3, [r7, #15]
    break;
 800cb3c:	bf00      	nop
  }
  return usb_status;
 800cb3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb40:	4618      	mov	r0, r3
 800cb42:	3710      	adds	r7, #16
 800cb44:	46bd      	mov	sp, r7
 800cb46:	bd80      	pop	{r7, pc}

0800cb48 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cb48:	b580      	push	{r7, lr}
 800cb4a:	b084      	sub	sp, #16
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	6078      	str	r0, [r7, #4]
 800cb50:	460b      	mov	r3, r1
 800cb52:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cb54:	2300      	movs	r3, #0
 800cb56:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cb58:	2300      	movs	r3, #0
 800cb5a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800cb5c:	687b      	ldr	r3, [r7, #4]
 800cb5e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cb62:	78fa      	ldrb	r2, [r7, #3]
 800cb64:	4611      	mov	r1, r2
 800cb66:	4618      	mov	r0, r3
 800cb68:	f7f8 f814 	bl	8004b94 <HAL_PCD_EP_ClrStall>
 800cb6c:	4603      	mov	r3, r0
 800cb6e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800cb70:	7bbb      	ldrb	r3, [r7, #14]
 800cb72:	2b03      	cmp	r3, #3
 800cb74:	d816      	bhi.n	800cba4 <USBD_LL_ClearStallEP+0x5c>
 800cb76:	a201      	add	r2, pc, #4	@ (adr r2, 800cb7c <USBD_LL_ClearStallEP+0x34>)
 800cb78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb7c:	0800cb8d 	.word	0x0800cb8d
 800cb80:	0800cb93 	.word	0x0800cb93
 800cb84:	0800cb99 	.word	0x0800cb99
 800cb88:	0800cb9f 	.word	0x0800cb9f
    case HAL_OK :
      usb_status = USBD_OK;
 800cb8c:	2300      	movs	r3, #0
 800cb8e:	73fb      	strb	r3, [r7, #15]
    break;
 800cb90:	e00b      	b.n	800cbaa <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cb92:	2303      	movs	r3, #3
 800cb94:	73fb      	strb	r3, [r7, #15]
    break;
 800cb96:	e008      	b.n	800cbaa <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cb98:	2301      	movs	r3, #1
 800cb9a:	73fb      	strb	r3, [r7, #15]
    break;
 800cb9c:	e005      	b.n	800cbaa <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cb9e:	2303      	movs	r3, #3
 800cba0:	73fb      	strb	r3, [r7, #15]
    break;
 800cba2:	e002      	b.n	800cbaa <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800cba4:	2303      	movs	r3, #3
 800cba6:	73fb      	strb	r3, [r7, #15]
    break;
 800cba8:	bf00      	nop
  }
  return usb_status;
 800cbaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbac:	4618      	mov	r0, r3
 800cbae:	3710      	adds	r7, #16
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	bd80      	pop	{r7, pc}

0800cbb4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cbb4:	b480      	push	{r7}
 800cbb6:	b085      	sub	sp, #20
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	6078      	str	r0, [r7, #4]
 800cbbc:	460b      	mov	r3, r1
 800cbbe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cbc6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800cbc8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800cbcc:	2b00      	cmp	r3, #0
 800cbce:	da0b      	bge.n	800cbe8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800cbd0:	78fb      	ldrb	r3, [r7, #3]
 800cbd2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cbd6:	68f9      	ldr	r1, [r7, #12]
 800cbd8:	4613      	mov	r3, r2
 800cbda:	00db      	lsls	r3, r3, #3
 800cbdc:	4413      	add	r3, r2
 800cbde:	009b      	lsls	r3, r3, #2
 800cbe0:	440b      	add	r3, r1
 800cbe2:	333e      	adds	r3, #62	@ 0x3e
 800cbe4:	781b      	ldrb	r3, [r3, #0]
 800cbe6:	e00b      	b.n	800cc00 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800cbe8:	78fb      	ldrb	r3, [r7, #3]
 800cbea:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800cbee:	68f9      	ldr	r1, [r7, #12]
 800cbf0:	4613      	mov	r3, r2
 800cbf2:	00db      	lsls	r3, r3, #3
 800cbf4:	4413      	add	r3, r2
 800cbf6:	009b      	lsls	r3, r3, #2
 800cbf8:	440b      	add	r3, r1
 800cbfa:	f203 237e 	addw	r3, r3, #638	@ 0x27e
 800cbfe:	781b      	ldrb	r3, [r3, #0]
  }
}
 800cc00:	4618      	mov	r0, r3
 800cc02:	3714      	adds	r7, #20
 800cc04:	46bd      	mov	sp, r7
 800cc06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc0a:	4770      	bx	lr

0800cc0c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800cc0c:	b580      	push	{r7, lr}
 800cc0e:	b084      	sub	sp, #16
 800cc10:	af00      	add	r7, sp, #0
 800cc12:	6078      	str	r0, [r7, #4]
 800cc14:	460b      	mov	r3, r1
 800cc16:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc18:	2300      	movs	r3, #0
 800cc1a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cc26:	78fa      	ldrb	r2, [r7, #3]
 800cc28:	4611      	mov	r1, r2
 800cc2a:	4618      	mov	r0, r3
 800cc2c:	f7f7 fdfe 	bl	800482c <HAL_PCD_SetAddress>
 800cc30:	4603      	mov	r3, r0
 800cc32:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800cc34:	7bbb      	ldrb	r3, [r7, #14]
 800cc36:	2b03      	cmp	r3, #3
 800cc38:	d816      	bhi.n	800cc68 <USBD_LL_SetUSBAddress+0x5c>
 800cc3a:	a201      	add	r2, pc, #4	@ (adr r2, 800cc40 <USBD_LL_SetUSBAddress+0x34>)
 800cc3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc40:	0800cc51 	.word	0x0800cc51
 800cc44:	0800cc57 	.word	0x0800cc57
 800cc48:	0800cc5d 	.word	0x0800cc5d
 800cc4c:	0800cc63 	.word	0x0800cc63
    case HAL_OK :
      usb_status = USBD_OK;
 800cc50:	2300      	movs	r3, #0
 800cc52:	73fb      	strb	r3, [r7, #15]
    break;
 800cc54:	e00b      	b.n	800cc6e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cc56:	2303      	movs	r3, #3
 800cc58:	73fb      	strb	r3, [r7, #15]
    break;
 800cc5a:	e008      	b.n	800cc6e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cc5c:	2301      	movs	r3, #1
 800cc5e:	73fb      	strb	r3, [r7, #15]
    break;
 800cc60:	e005      	b.n	800cc6e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cc62:	2303      	movs	r3, #3
 800cc64:	73fb      	strb	r3, [r7, #15]
    break;
 800cc66:	e002      	b.n	800cc6e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800cc68:	2303      	movs	r3, #3
 800cc6a:	73fb      	strb	r3, [r7, #15]
    break;
 800cc6c:	bf00      	nop
  }
  return usb_status;
 800cc6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc70:	4618      	mov	r0, r3
 800cc72:	3710      	adds	r7, #16
 800cc74:	46bd      	mov	sp, r7
 800cc76:	bd80      	pop	{r7, pc}

0800cc78 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b086      	sub	sp, #24
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	60f8      	str	r0, [r7, #12]
 800cc80:	607a      	str	r2, [r7, #4]
 800cc82:	603b      	str	r3, [r7, #0]
 800cc84:	460b      	mov	r3, r1
 800cc86:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800cc88:	2300      	movs	r3, #0
 800cc8a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800cc8c:	2300      	movs	r3, #0
 800cc8e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cc96:	7af9      	ldrb	r1, [r7, #11]
 800cc98:	683b      	ldr	r3, [r7, #0]
 800cc9a:	687a      	ldr	r2, [r7, #4]
 800cc9c:	f7f7 fee7 	bl	8004a6e <HAL_PCD_EP_Transmit>
 800cca0:	4603      	mov	r3, r0
 800cca2:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800cca4:	7dbb      	ldrb	r3, [r7, #22]
 800cca6:	2b03      	cmp	r3, #3
 800cca8:	d816      	bhi.n	800ccd8 <USBD_LL_Transmit+0x60>
 800ccaa:	a201      	add	r2, pc, #4	@ (adr r2, 800ccb0 <USBD_LL_Transmit+0x38>)
 800ccac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccb0:	0800ccc1 	.word	0x0800ccc1
 800ccb4:	0800ccc7 	.word	0x0800ccc7
 800ccb8:	0800cccd 	.word	0x0800cccd
 800ccbc:	0800ccd3 	.word	0x0800ccd3
    case HAL_OK :
      usb_status = USBD_OK;
 800ccc0:	2300      	movs	r3, #0
 800ccc2:	75fb      	strb	r3, [r7, #23]
    break;
 800ccc4:	e00b      	b.n	800ccde <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ccc6:	2303      	movs	r3, #3
 800ccc8:	75fb      	strb	r3, [r7, #23]
    break;
 800ccca:	e008      	b.n	800ccde <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cccc:	2301      	movs	r3, #1
 800ccce:	75fb      	strb	r3, [r7, #23]
    break;
 800ccd0:	e005      	b.n	800ccde <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ccd2:	2303      	movs	r3, #3
 800ccd4:	75fb      	strb	r3, [r7, #23]
    break;
 800ccd6:	e002      	b.n	800ccde <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800ccd8:	2303      	movs	r3, #3
 800ccda:	75fb      	strb	r3, [r7, #23]
    break;
 800ccdc:	bf00      	nop
  }
  return usb_status;
 800ccde:	7dfb      	ldrb	r3, [r7, #23]
}
 800cce0:	4618      	mov	r0, r3
 800cce2:	3718      	adds	r7, #24
 800cce4:	46bd      	mov	sp, r7
 800cce6:	bd80      	pop	{r7, pc}

0800cce8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b086      	sub	sp, #24
 800ccec:	af00      	add	r7, sp, #0
 800ccee:	60f8      	str	r0, [r7, #12]
 800ccf0:	607a      	str	r2, [r7, #4]
 800ccf2:	603b      	str	r3, [r7, #0]
 800ccf4:	460b      	mov	r3, r1
 800ccf6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ccf8:	2300      	movs	r3, #0
 800ccfa:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800cd00:	68fb      	ldr	r3, [r7, #12]
 800cd02:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800cd06:	7af9      	ldrb	r1, [r7, #11]
 800cd08:	683b      	ldr	r3, [r7, #0]
 800cd0a:	687a      	ldr	r2, [r7, #4]
 800cd0c:	f7f7 fe65 	bl	80049da <HAL_PCD_EP_Receive>
 800cd10:	4603      	mov	r3, r0
 800cd12:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800cd14:	7dbb      	ldrb	r3, [r7, #22]
 800cd16:	2b03      	cmp	r3, #3
 800cd18:	d816      	bhi.n	800cd48 <USBD_LL_PrepareReceive+0x60>
 800cd1a:	a201      	add	r2, pc, #4	@ (adr r2, 800cd20 <USBD_LL_PrepareReceive+0x38>)
 800cd1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd20:	0800cd31 	.word	0x0800cd31
 800cd24:	0800cd37 	.word	0x0800cd37
 800cd28:	0800cd3d 	.word	0x0800cd3d
 800cd2c:	0800cd43 	.word	0x0800cd43
    case HAL_OK :
      usb_status = USBD_OK;
 800cd30:	2300      	movs	r3, #0
 800cd32:	75fb      	strb	r3, [r7, #23]
    break;
 800cd34:	e00b      	b.n	800cd4e <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800cd36:	2303      	movs	r3, #3
 800cd38:	75fb      	strb	r3, [r7, #23]
    break;
 800cd3a:	e008      	b.n	800cd4e <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800cd3c:	2301      	movs	r3, #1
 800cd3e:	75fb      	strb	r3, [r7, #23]
    break;
 800cd40:	e005      	b.n	800cd4e <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800cd42:	2303      	movs	r3, #3
 800cd44:	75fb      	strb	r3, [r7, #23]
    break;
 800cd46:	e002      	b.n	800cd4e <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800cd48:	2303      	movs	r3, #3
 800cd4a:	75fb      	strb	r3, [r7, #23]
    break;
 800cd4c:	bf00      	nop
  }
  return usb_status;
 800cd4e:	7dfb      	ldrb	r3, [r7, #23]
}
 800cd50:	4618      	mov	r0, r3
 800cd52:	3718      	adds	r7, #24
 800cd54:	46bd      	mov	sp, r7
 800cd56:	bd80      	pop	{r7, pc}

0800cd58 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800cd58:	b580      	push	{r7, lr}
 800cd5a:	b082      	sub	sp, #8
 800cd5c:	af00      	add	r7, sp, #0
 800cd5e:	6078      	str	r0, [r7, #4]
 800cd60:	460b      	mov	r3, r1
 800cd62:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800cd6a:	78fa      	ldrb	r2, [r7, #3]
 800cd6c:	4611      	mov	r1, r2
 800cd6e:	4618      	mov	r0, r3
 800cd70:	f7f7 fe65 	bl	8004a3e <HAL_PCD_EP_GetRxCount>
 800cd74:	4603      	mov	r3, r0
}
 800cd76:	4618      	mov	r0, r3
 800cd78:	3708      	adds	r7, #8
 800cd7a:	46bd      	mov	sp, r7
 800cd7c:	bd80      	pop	{r7, pc}
	...

0800cd80 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800cd80:	b580      	push	{r7, lr}
 800cd82:	b082      	sub	sp, #8
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
 800cd88:	460b      	mov	r3, r1
 800cd8a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800cd8c:	78fb      	ldrb	r3, [r7, #3]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d002      	beq.n	800cd98 <HAL_PCDEx_LPM_Callback+0x18>
 800cd92:	2b01      	cmp	r3, #1
 800cd94:	d01f      	beq.n	800cdd6 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800cd96:	e03b      	b.n	800ce10 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	6a1b      	ldr	r3, [r3, #32]
 800cd9c:	2b00      	cmp	r3, #0
 800cd9e:	d007      	beq.n	800cdb0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800cda0:	f000 f854 	bl	800ce4c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cda4:	4b1c      	ldr	r3, [pc, #112]	@ (800ce18 <HAL_PCDEx_LPM_Callback+0x98>)
 800cda6:	691b      	ldr	r3, [r3, #16]
 800cda8:	4a1b      	ldr	r2, [pc, #108]	@ (800ce18 <HAL_PCDEx_LPM_Callback+0x98>)
 800cdaa:	f023 0306 	bic.w	r3, r3, #6
 800cdae:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cdb8:	681b      	ldr	r3, [r3, #0]
 800cdba:	687a      	ldr	r2, [r7, #4]
 800cdbc:	6812      	ldr	r2, [r2, #0]
 800cdbe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cdc2:	f023 0301 	bic.w	r3, r3, #1
 800cdc6:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800cdce:	4618      	mov	r0, r3
 800cdd0:	f7fe f9a9 	bl	800b126 <USBD_LL_Resume>
    break;
 800cdd4:	e01c      	b.n	800ce10 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	687a      	ldr	r2, [r7, #4]
 800cde2:	6812      	ldr	r2, [r2, #0]
 800cde4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cde8:	f043 0301 	orr.w	r3, r3, #1
 800cdec:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	@ 0x508
 800cdf4:	4618      	mov	r0, r3
 800cdf6:	f7fe f97a 	bl	800b0ee <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	6a1b      	ldr	r3, [r3, #32]
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d005      	beq.n	800ce0e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ce02:	4b05      	ldr	r3, [pc, #20]	@ (800ce18 <HAL_PCDEx_LPM_Callback+0x98>)
 800ce04:	691b      	ldr	r3, [r3, #16]
 800ce06:	4a04      	ldr	r2, [pc, #16]	@ (800ce18 <HAL_PCDEx_LPM_Callback+0x98>)
 800ce08:	f043 0306 	orr.w	r3, r3, #6
 800ce0c:	6113      	str	r3, [r2, #16]
    break;
 800ce0e:	bf00      	nop
}
 800ce10:	bf00      	nop
 800ce12:	3708      	adds	r7, #8
 800ce14:	46bd      	mov	sp, r7
 800ce16:	bd80      	pop	{r7, pc}
 800ce18:	e000ed00 	.word	0xe000ed00

0800ce1c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ce1c:	b480      	push	{r7}
 800ce1e:	b083      	sub	sp, #12
 800ce20:	af00      	add	r7, sp, #0
 800ce22:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ce24:	4b03      	ldr	r3, [pc, #12]	@ (800ce34 <USBD_static_malloc+0x18>)
}
 800ce26:	4618      	mov	r0, r3
 800ce28:	370c      	adds	r7, #12
 800ce2a:	46bd      	mov	sp, r7
 800ce2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce30:	4770      	bx	lr
 800ce32:	bf00      	nop
 800ce34:	2000c018 	.word	0x2000c018

0800ce38 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b083      	sub	sp, #12
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]

}
 800ce40:	bf00      	nop
 800ce42:	370c      	adds	r7, #12
 800ce44:	46bd      	mov	sp, r7
 800ce46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4a:	4770      	bx	lr

0800ce4c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800ce4c:	b580      	push	{r7, lr}
 800ce4e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800ce50:	f7f4 f818 	bl	8000e84 <SystemClock_Config>
}
 800ce54:	bf00      	nop
 800ce56:	bd80      	pop	{r7, pc}

0800ce58 <memset>:
 800ce58:	4402      	add	r2, r0
 800ce5a:	4603      	mov	r3, r0
 800ce5c:	4293      	cmp	r3, r2
 800ce5e:	d100      	bne.n	800ce62 <memset+0xa>
 800ce60:	4770      	bx	lr
 800ce62:	f803 1b01 	strb.w	r1, [r3], #1
 800ce66:	e7f9      	b.n	800ce5c <memset+0x4>

0800ce68 <__libc_init_array>:
 800ce68:	b570      	push	{r4, r5, r6, lr}
 800ce6a:	4d0d      	ldr	r5, [pc, #52]	@ (800cea0 <__libc_init_array+0x38>)
 800ce6c:	4c0d      	ldr	r4, [pc, #52]	@ (800cea4 <__libc_init_array+0x3c>)
 800ce6e:	1b64      	subs	r4, r4, r5
 800ce70:	10a4      	asrs	r4, r4, #2
 800ce72:	2600      	movs	r6, #0
 800ce74:	42a6      	cmp	r6, r4
 800ce76:	d109      	bne.n	800ce8c <__libc_init_array+0x24>
 800ce78:	4d0b      	ldr	r5, [pc, #44]	@ (800cea8 <__libc_init_array+0x40>)
 800ce7a:	4c0c      	ldr	r4, [pc, #48]	@ (800ceac <__libc_init_array+0x44>)
 800ce7c:	f000 f826 	bl	800cecc <_init>
 800ce80:	1b64      	subs	r4, r4, r5
 800ce82:	10a4      	asrs	r4, r4, #2
 800ce84:	2600      	movs	r6, #0
 800ce86:	42a6      	cmp	r6, r4
 800ce88:	d105      	bne.n	800ce96 <__libc_init_array+0x2e>
 800ce8a:	bd70      	pop	{r4, r5, r6, pc}
 800ce8c:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce90:	4798      	blx	r3
 800ce92:	3601      	adds	r6, #1
 800ce94:	e7ee      	b.n	800ce74 <__libc_init_array+0xc>
 800ce96:	f855 3b04 	ldr.w	r3, [r5], #4
 800ce9a:	4798      	blx	r3
 800ce9c:	3601      	adds	r6, #1
 800ce9e:	e7f2      	b.n	800ce86 <__libc_init_array+0x1e>
 800cea0:	0800cfb4 	.word	0x0800cfb4
 800cea4:	0800cfb4 	.word	0x0800cfb4
 800cea8:	0800cfb4 	.word	0x0800cfb4
 800ceac:	0800cfb8 	.word	0x0800cfb8

0800ceb0 <memcpy>:
 800ceb0:	440a      	add	r2, r1
 800ceb2:	4291      	cmp	r1, r2
 800ceb4:	f100 33ff 	add.w	r3, r0, #4294967295
 800ceb8:	d100      	bne.n	800cebc <memcpy+0xc>
 800ceba:	4770      	bx	lr
 800cebc:	b510      	push	{r4, lr}
 800cebe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cec2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cec6:	4291      	cmp	r1, r2
 800cec8:	d1f9      	bne.n	800cebe <memcpy+0xe>
 800ceca:	bd10      	pop	{r4, pc}

0800cecc <_init>:
 800cecc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cece:	bf00      	nop
 800ced0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ced2:	bc08      	pop	{r3}
 800ced4:	469e      	mov	lr, r3
 800ced6:	4770      	bx	lr

0800ced8 <_fini>:
 800ced8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ceda:	bf00      	nop
 800cedc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cede:	bc08      	pop	{r3}
 800cee0:	469e      	mov	lr, r3
 800cee2:	4770      	bx	lr
