#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Feb 14 01:55:48 2019
# Process ID: 24704
# Current directory: C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/lab2_4_ThreeBitAdder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23672 C:\Users\Mert Akin\Documents\GITHUB\lab2-7segDisplayofAdders\lab2_4_ThreeBitAdder\lab2_4_ThreeBitAdder.xpr
# Log file: C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/lab2_4_ThreeBitAdder/vivado.log
# Journal file: C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/lab2_4_ThreeBitAdder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/lab2_4_ThreeBitAdder/lab2_4_ThreeBitAdder.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/lab2_4_ThreeBitAdder'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/lab2_4_ThreeBitAdder/lab2_4_ThreeBitAdder.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 702.000 ; gain = 83.125
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:\Users\Mert Akin\Documents\GITHUB\lab2-7segDisplayofAdders\lab2_4_ThreeBitAdder\lab2_4_ThreeBitAdder.srcs\sources_1\bd\design_1\design_1.bd> 
create_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 755.180 ; gain = 8.047
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_shift_ram:12.0 c_shift_ram_0
endgroup
delete_bd_objs [get_bd_cells c_shift_ram_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/c_addsub_0/CLK

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
open_bd_design {C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/lab2_4_ThreeBitAdder/lab2_4_ThreeBitAdder.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_switch:1.1 axis_switch_0
endgroup
delete_bd_objs [get_bd_cells axis_switch_0] [get_bd_cells c_addsub_0]
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A6EEBBA
set_property PROGRAM.FILE {C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/lab2_4_ThreeBitAdder/lab2_4_ThreeBitAdder.runs/impl_1/hexTo7seg.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/lab2_4_ThreeBitAdder/lab2_4_ThreeBitAdder.runs/impl_1/hexTo7seg.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/lab2_4_ThreeBitAdder/lab2_4_ThreeBitAdder.srcs/constrs_1/imports/lab2_4_ThreeBitAdder/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Mert Akin/Documents/GITHUB/lab2-7segDisplayofAdders/lab2_4_ThreeBitAdder/lab2_4_ThreeBitAdder.srcs/constrs_1/imports/lab2_4_ThreeBitAdder/Nexys4DDR_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2065.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2189.332 ; gain = 406.262
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2814.156 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2814.156 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2814.156 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
save_bd_design
Wrote  : <C:\Users\Mert Akin\Documents\GITHUB\lab2-7segDisplayofAdders\lab2_4_ThreeBitAdder\lab2_4_ThreeBitAdder.srcs\sources_1\bd\design_1\design_1.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb 14 02:13:03 2019...
