package ptx

const ROTATEVEC = `
//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Wed Aug  1 02:51:19 2012 (1343782279)
// Cuda compilation tools, release 5.0, V0.2.1221
//

.version 3.1
.target sm_30
.address_size 64

	.file	1 "/tmp/tmpxft_000037fb_00000000-9_rotatevec.cpp3.i"
	.file	2 "/home/arne/src/nimble-cube/gpu/ptx/rotatevec.cu"
	.file	3 "/usr/local/cuda-unknown_2931/nvvm/ci_include.h"
	.file	4 "/usr/local/cuda/bin/../include/device_functions.h"

.visible .entry llgtorque(
	.param .u64 llgtorque_param_0,
	.param .u64 llgtorque_param_1,
	.param .u64 llgtorque_param_2,
	.param .u64 llgtorque_param_3,
	.param .u64 llgtorque_param_4,
	.param .u64 llgtorque_param_5,
	.param .u32 llgtorque_param_6
)
{
	.reg .pred 	%p<3>;
	.reg .s32 	%r<18>;
	.reg .f32 	%f<18>;
	.reg .s64 	%rd<20>;


	ld.param.u64 	%rd7, [llgtorque_param_0];
	ld.param.u64 	%rd8, [llgtorque_param_1];
	ld.param.u64 	%rd9, [llgtorque_param_2];
	ld.param.u64 	%rd10, [llgtorque_param_3];
	ld.param.u64 	%rd11, [llgtorque_param_4];
	ld.param.u64 	%rd12, [llgtorque_param_5];
	ld.param.u32 	%r2, [llgtorque_param_6];
	cvta.to.global.u64 	%rd1, %rd12;
	cvta.to.global.u64 	%rd2, %rd9;
	cvta.to.global.u64 	%rd3, %rd11;
	cvta.to.global.u64 	%rd4, %rd8;
	cvta.to.global.u64 	%rd5, %rd10;
	cvta.to.global.u64 	%rd6, %rd7;
	.loc 2 7 1
	mov.u32 	%r3, %nctaid.x;
	mov.u32 	%r4, %ctaid.y;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	.loc 2 8 1
	setp.ge.s32 	%p1, %r1, %r2;
	@%p1 bra 	BB0_2;

	.loc 2 10 1
	mul.wide.s32 	%rd13, %r1, 4;
	add.s64 	%rd14, %rd6, %rd13;
	add.s64 	%rd15, %rd5, %rd13;
	ld.global.f32 	%f1, [%rd15];
	ld.global.f32 	%f2, [%rd14];
	add.ftz.f32 	%f3, %f2, %f1;
	.loc 2 11 1
	add.s64 	%rd16, %rd4, %rd13;
	add.s64 	%rd17, %rd3, %rd13;
	ld.global.f32 	%f4, [%rd17];
	ld.global.f32 	%f5, [%rd16];
	add.ftz.f32 	%f6, %f5, %f4;
	.loc 2 12 1
	add.s64 	%rd18, %rd2, %rd13;
	add.s64 	%rd19, %rd1, %rd13;
	ld.global.f32 	%f7, [%rd19];
	ld.global.f32 	%f8, [%rd18];
	add.ftz.f32 	%f9, %f8, %f7;
	.loc 2 14 1
	mul.ftz.f32 	%f10, %f6, %f6;
	fma.rn.ftz.f32 	%f11, %f3, %f3, %f10;
	fma.rn.ftz.f32 	%f12, %f9, %f9, %f11;
	.loc 3 996 5
	sqrt.approx.ftz.f32 	%f13, %f12;
	.loc 2 15 1
	setp.eq.ftz.f32 	%p2, %f13, 0f00000000;
	selp.f32 	%f14, 0f3F800000, %f13, %p2;
	.loc 3 749 5
	div.approx.ftz.f32 	%f15, %f3, %f14;
	.loc 2 17 1
	st.global.f32 	[%rd14], %f15;
	.loc 3 749 5
	div.approx.ftz.f32 	%f16, %f6, %f14;
	.loc 2 18 1
	st.global.f32 	[%rd16], %f16;
	.loc 3 749 5
	div.approx.ftz.f32 	%f17, %f9, %f14;
	.loc 2 19 1
	st.global.f32 	[%rd18], %f17;

BB0_2:
	.loc 2 21 2
	ret;
}


`
