0.6
2018.1
Apr  4 2018
19:30:32
F:/FPGA/Basys3/project/06_counter_4bit/prj/counter_4bit.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
F:/FPGA/Basys3/project/06_counter_4bit/prj/counter_4bit.srcs/sim_1/new/counter_4bit_tb.v,1526990441,verilog,,,,counter_4bit_tb,,,,,,,,
F:/FPGA/Basys3/project/06_counter_4bit/prj/counter_4bit.srcs/sources_1/new/counter_4bit.v,1526989656,verilog,,F:/FPGA/Basys3/project/06_counter_4bit/prj/counter_4bit.srcs/sim_1/new/counter_4bit_tb.v,,counter_4bit,,,,,,,,
