{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576064749691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576064749705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 08:45:49 2019 " "Processing started: Wed Dec 11 08:45:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576064749705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064749705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064749705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576064750652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576064750652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../verilog/top.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/top.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576064775611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../verilog/register_file.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/register_file.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576064775620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/mips.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/mips.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips " "Found entity 1: mips" {  } { { "../verilog/mips.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/mips.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576064775627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "../verilog/imem.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/imem.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576064775637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "../verilog/dmem.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/dmem.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576064775648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576064775671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../verilog/controller.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/controller.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576064775690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/aludec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/aludec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aludec " "Found entity 1: aludec" {  } { { "../verilog/aludec.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/aludec.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576064775710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ziel_/desktop/disciplinas/cicuitos digitais ii/arquivos praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576064775731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576064775880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips mips:mips " "Elaborating entity \"mips\" for hierarchy \"mips:mips\"" {  } { { "../verilog/top.sv" "mips" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/top.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576064775890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller mips:mips\|controller:c " "Elaborating entity \"controller\" for hierarchy \"mips:mips\|controller:c\"" {  } { { "../verilog/mips.sv" "c" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/mips.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576064775899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec mips:mips\|controller:c\|aludec:alu_decoder " "Elaborating entity \"aludec\" for hierarchy \"mips:mips\|controller:c\|aludec:alu_decoder\"" {  } { { "../verilog/controller.sv" "alu_decoder" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/controller.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576064775909 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aludec.sv(32) " "Verilog HDL Case Statement warning at aludec.sv(32): incomplete case statement has no default case item" {  } { { "../verilog/aludec.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/aludec.sv" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1576064775912 "|top|mips:mips|controller:c|aludec:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aludec.sv(30) " "Verilog HDL Case Statement warning at aludec.sv(30): incomplete case statement has no default case item" {  } { { "../verilog/aludec.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/aludec.sv" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1576064775912 "|top|mips:mips|controller:c|aludec:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluop aludec.sv(30) " "Verilog HDL Always Construct warning at aludec.sv(30): inferring latch(es) for variable \"aluop\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/aludec.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/aludec.sv" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576064775912 "|top|mips:mips|controller:c|aludec:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[0\] aludec.sv(30) " "Inferred latch for \"aluop\[0\]\" at aludec.sv(30)" {  } { { "../verilog/aludec.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/aludec.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775913 "|top|mips:mips|controller:c|aludec:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[1\] aludec.sv(30) " "Inferred latch for \"aluop\[1\]\" at aludec.sv(30)" {  } { { "../verilog/aludec.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/aludec.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775913 "|top|mips:mips|controller:c|aludec:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[2\] aludec.sv(30) " "Inferred latch for \"aluop\[2\]\" at aludec.sv(30)" {  } { { "../verilog/aludec.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/aludec.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775913 "|top|mips:mips|controller:c|aludec:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluop\[3\] aludec.sv(30) " "Inferred latch for \"aluop\[3\]\" at aludec.sv(30)" {  } { { "../verilog/aludec.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/aludec.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775913 "|top|mips:mips|controller:c|aludec:alu_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath mips:mips\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"mips:mips\|datapath:dp\"" {  } { { "../verilog/mips.sv" "dp" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/mips.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576064775927 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "datapath.sv(50) " "Verilog HDL Case Statement warning at datapath.sv(50): incomplete case statement has no default case item" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 50 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1576064775934 "|top|mips:mips|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_writeaddr datapath.sv(50) " "Verilog HDL Always Construct warning at datapath.sv(50): inferring latch(es) for variable \"reg_writeaddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576064775935 "|top|mips:mips|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "datapath.sv(58) " "Verilog HDL Case Statement warning at datapath.sv(58): incomplete case statement has no default case item" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1576064775935 "|top|mips:mips|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_writedata datapath.sv(58) " "Verilog HDL Always Construct warning at datapath.sv(58): inferring latch(es) for variable \"reg_writedata\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576064775935 "|top|mips:mips|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "datapath.sv(66) " "Verilog HDL Case Statement warning at datapath.sv(66): incomplete case statement has no default case item" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1576064775935 "|top|mips:mips|datapath:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluA datapath.sv(66) " "Verilog HDL Always Construct warning at datapath.sv(66): inferring latch(es) for variable \"aluA\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576064775935 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[0\] datapath.sv(66) " "Inferred latch for \"aluA\[0\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775935 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[1\] datapath.sv(66) " "Inferred latch for \"aluA\[1\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775935 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[2\] datapath.sv(66) " "Inferred latch for \"aluA\[2\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775935 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[3\] datapath.sv(66) " "Inferred latch for \"aluA\[3\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775936 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[4\] datapath.sv(66) " "Inferred latch for \"aluA\[4\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775936 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[5\] datapath.sv(66) " "Inferred latch for \"aluA\[5\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775936 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[6\] datapath.sv(66) " "Inferred latch for \"aluA\[6\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775936 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[7\] datapath.sv(66) " "Inferred latch for \"aluA\[7\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775936 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[8\] datapath.sv(66) " "Inferred latch for \"aluA\[8\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775936 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[9\] datapath.sv(66) " "Inferred latch for \"aluA\[9\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775936 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[10\] datapath.sv(66) " "Inferred latch for \"aluA\[10\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775936 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[11\] datapath.sv(66) " "Inferred latch for \"aluA\[11\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775936 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[12\] datapath.sv(66) " "Inferred latch for \"aluA\[12\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775937 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[13\] datapath.sv(66) " "Inferred latch for \"aluA\[13\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775937 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[14\] datapath.sv(66) " "Inferred latch for \"aluA\[14\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775937 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[15\] datapath.sv(66) " "Inferred latch for \"aluA\[15\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775937 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[16\] datapath.sv(66) " "Inferred latch for \"aluA\[16\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775937 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[17\] datapath.sv(66) " "Inferred latch for \"aluA\[17\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775937 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[18\] datapath.sv(66) " "Inferred latch for \"aluA\[18\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775937 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[19\] datapath.sv(66) " "Inferred latch for \"aluA\[19\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775937 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[20\] datapath.sv(66) " "Inferred latch for \"aluA\[20\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775937 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[21\] datapath.sv(66) " "Inferred latch for \"aluA\[21\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775937 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[22\] datapath.sv(66) " "Inferred latch for \"aluA\[22\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775938 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[23\] datapath.sv(66) " "Inferred latch for \"aluA\[23\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775938 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[24\] datapath.sv(66) " "Inferred latch for \"aluA\[24\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775938 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[25\] datapath.sv(66) " "Inferred latch for \"aluA\[25\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775938 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[26\] datapath.sv(66) " "Inferred latch for \"aluA\[26\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775938 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[27\] datapath.sv(66) " "Inferred latch for \"aluA\[27\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775938 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[28\] datapath.sv(66) " "Inferred latch for \"aluA\[28\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775938 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[29\] datapath.sv(66) " "Inferred latch for \"aluA\[29\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775938 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[30\] datapath.sv(66) " "Inferred latch for \"aluA\[30\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775938 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluA\[31\] datapath.sv(66) " "Inferred latch for \"aluA\[31\]\" at datapath.sv(66)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 66 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775939 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[0\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[0\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775939 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[1\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[1\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775939 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[2\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[2\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775939 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[3\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[3\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775939 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[4\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[4\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775939 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[5\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[5\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775939 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[6\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[6\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775939 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[7\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[7\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775939 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[8\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[8\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775940 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[9\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[9\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775940 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[10\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[10\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775940 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[11\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[11\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775940 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[12\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[12\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775940 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[13\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[13\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775940 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[14\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[14\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775940 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[15\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[15\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775940 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[16\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[16\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775940 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[17\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[17\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775940 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[18\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[18\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775941 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[19\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[19\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775941 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[20\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[20\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775941 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[21\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[21\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775941 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[22\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[22\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775941 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[23\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[23\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775941 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[24\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[24\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775941 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[25\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[25\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775941 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[26\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[26\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775941 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[27\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[27\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775941 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[28\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[28\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775942 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[29\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[29\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775942 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[30\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[30\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775942 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writedata\[31\] datapath.sv(58) " "Inferred latch for \"reg_writedata\[31\]\" at datapath.sv(58)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775942 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writeaddr\[0\] datapath.sv(50) " "Inferred latch for \"reg_writeaddr\[0\]\" at datapath.sv(50)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775942 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writeaddr\[1\] datapath.sv(50) " "Inferred latch for \"reg_writeaddr\[1\]\" at datapath.sv(50)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775942 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writeaddr\[2\] datapath.sv(50) " "Inferred latch for \"reg_writeaddr\[2\]\" at datapath.sv(50)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775942 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writeaddr\[3\] datapath.sv(50) " "Inferred latch for \"reg_writeaddr\[3\]\" at datapath.sv(50)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775942 "|top|mips:mips|datapath:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_writeaddr\[4\] datapath.sv(50) " "Inferred latch for \"reg_writeaddr\[4\]\" at datapath.sv(50)" {  } { { "../verilog/datapath.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775942 "|top|mips:mips|datapath:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file mips:mips\|datapath:dp\|register_file:register " "Elaborating entity \"register_file\" for hierarchy \"mips:mips\|datapath:dp\|register_file:register\"" {  } { { "../verilog/datapath.sv" "register" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576064775948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu mips:mips\|datapath:dp\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"mips:mips\|datapath:dp\|alu:ALU\"" {  } { { "../verilog/datapath.sv" "ALU" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/datapath.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576064775958 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(35) " "Verilog HDL Case Statement warning at alu.sv(35): incomplete case statement has no default case item" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1576064775961 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out alu.sv(35) " "Verilog HDL Always Construct warning at alu.sv(35): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1576064775962 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] alu.sv(35) " "Inferred latch for \"out\[0\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775964 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] alu.sv(35) " "Inferred latch for \"out\[1\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775965 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] alu.sv(35) " "Inferred latch for \"out\[2\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775965 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] alu.sv(35) " "Inferred latch for \"out\[3\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775965 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] alu.sv(35) " "Inferred latch for \"out\[4\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775965 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] alu.sv(35) " "Inferred latch for \"out\[5\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775965 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] alu.sv(35) " "Inferred latch for \"out\[6\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775966 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] alu.sv(35) " "Inferred latch for \"out\[7\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775966 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] alu.sv(35) " "Inferred latch for \"out\[8\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775966 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] alu.sv(35) " "Inferred latch for \"out\[9\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775966 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] alu.sv(35) " "Inferred latch for \"out\[10\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775966 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] alu.sv(35) " "Inferred latch for \"out\[11\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775967 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] alu.sv(35) " "Inferred latch for \"out\[12\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775967 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] alu.sv(35) " "Inferred latch for \"out\[13\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775973 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] alu.sv(35) " "Inferred latch for \"out\[14\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775973 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] alu.sv(35) " "Inferred latch for \"out\[15\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775978 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] alu.sv(35) " "Inferred latch for \"out\[16\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775978 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] alu.sv(35) " "Inferred latch for \"out\[17\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775978 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] alu.sv(35) " "Inferred latch for \"out\[18\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775979 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] alu.sv(35) " "Inferred latch for \"out\[19\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775979 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] alu.sv(35) " "Inferred latch for \"out\[20\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775979 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] alu.sv(35) " "Inferred latch for \"out\[21\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775980 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] alu.sv(35) " "Inferred latch for \"out\[22\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775980 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] alu.sv(35) " "Inferred latch for \"out\[23\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775980 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] alu.sv(35) " "Inferred latch for \"out\[24\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775981 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] alu.sv(35) " "Inferred latch for \"out\[25\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775981 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] alu.sv(35) " "Inferred latch for \"out\[26\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775982 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] alu.sv(35) " "Inferred latch for \"out\[27\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775982 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] alu.sv(35) " "Inferred latch for \"out\[28\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775982 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] alu.sv(35) " "Inferred latch for \"out\[29\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775983 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] alu.sv(35) " "Inferred latch for \"out\[30\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775983 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] alu.sv(35) " "Inferred latch for \"out\[31\]\" at alu.sv(35)" {  } { { "../verilog/alu.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/alu.sv" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064775983 "|top|mips:mips|datapath:dp|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "../verilog/top.sv" "imem" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/top.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576064776057 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "59 0 63 imem.sv(31) " "Verilog HDL warning at imem.sv(31): number of words (59) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../verilog/imem.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/imem.sv" 31 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1576064776065 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 imem.sv(30) " "Net \"mem.data_a\" at imem.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "../verilog/imem.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/imem.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576064776084 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 imem.sv(30) " "Net \"mem.waddr_a\" at imem.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "../verilog/imem.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/imem.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576064776084 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 imem.sv(30) " "Net \"mem.we_a\" at imem.sv(30) has no driver or initial value, using a default initial value '0'" {  } { { "../verilog/imem.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/imem.sv" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576064776084 "|top|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:dmem\"" {  } { { "../verilog/top.sv" "dmem" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/top.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576064776178 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 63 dmem.sv(33) " "Verilog HDL warning at dmem.sv(33): number of words (2) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "../verilog/dmem.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/dmem.sv" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1576064776189 "|top|dmem:dmem"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576064778501 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576064778501 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../verilog/top.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/top.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576064778980 "|top|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../verilog/top.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/top.sv" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576064778980 "|top|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "../verilog/top.sv" "" { Text "C:/Users/ziel_/Desktop/Disciplinas/Cicuitos Digitais II/Arquivos Praticas/circuitos-digitais-ii/proj-mips-single-cycle/verilog/top.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576064778980 "|top|enable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576064778980 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576064778982 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576064778982 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576064778982 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4752 " "Peak virtual memory: 4752 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576064779098 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 08:46:19 2019 " "Processing ended: Wed Dec 11 08:46:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576064779098 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576064779098 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576064779098 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576064779098 ""}
