Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : telemetry
Version: P-2019.03
Date   : Wed Oct 30 10:52:55 2019
****************************************

Operating Conditions: tt0p85v25c   Library: saed32rvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: cnt_reg[1] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cnt_reg[19]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  telemetry          16000                 saed32rvt_tt0p85v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cnt_reg[1]/CLK (DFFARX1_RVT)             0.00       0.00 r
  cnt_reg[1]/Q (DFFARX1_RVT)               0.16       0.16 r
  add_41/U1_1_1/C1 (HADDX1_RVT)            0.08       0.24 r
  add_41/U1_1_2/C1 (HADDX1_RVT)            0.07       0.32 r
  add_41/U1_1_3/C1 (HADDX1_RVT)            0.07       0.39 r
  add_41/U1_1_4/C1 (HADDX1_RVT)            0.07       0.47 r
  add_41/U1_1_5/C1 (HADDX1_RVT)            0.07       0.54 r
  add_41/U1_1_6/C1 (HADDX1_RVT)            0.07       0.62 r
  add_41/U1_1_7/C1 (HADDX1_RVT)            0.07       0.69 r
  add_41/U1_1_8/C1 (HADDX1_RVT)            0.07       0.77 r
  add_41/U1_1_9/C1 (HADDX1_RVT)            0.07       0.84 r
  add_41/U1_1_10/C1 (HADDX1_RVT)           0.07       0.91 r
  add_41/U1_1_11/C1 (HADDX1_RVT)           0.07       0.99 r
  add_41/U1_1_12/C1 (HADDX1_RVT)           0.07       1.06 r
  add_41/U1_1_13/C1 (HADDX1_RVT)           0.07       1.14 r
  add_41/U1_1_14/C1 (HADDX1_RVT)           0.07       1.21 r
  add_41/U1_1_15/C1 (HADDX1_RVT)           0.07       1.29 r
  add_41/U1_1_16/C1 (HADDX1_RVT)           0.07       1.36 r
  add_41/U1_1_17/C1 (HADDX1_RVT)           0.07       1.44 r
  add_41/U1_1_18/C1 (HADDX1_RVT)           0.07       1.51 r
  U538/Y (XNOR2X1_RVT)                     0.12       1.63 r
  cnt_reg[19]/D (DFFARX1_RVT)              0.01       1.64 r
  data arrival time                                   1.64

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.00       2.00
  cnt_reg[19]/CLK (DFFARX1_RVT)            0.00       2.00 r
  library setup time                      -0.06       1.94
  data required time                                  1.94
  -----------------------------------------------------------
  data required time                                  1.94
  data arrival time                                  -1.64
  -----------------------------------------------------------
  slack (MET)                                         0.30


1
