// Seed: 222349200
module module_0 (
    input wand id_0,
    input wire id_1
);
  logic id_3;
  assign module_1.id_15 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    input supply0 id_2,
    input wand id_3,
    input wire id_4,
    output logic id_5,
    input supply0 id_6,
    input wand id_7,
    input wor id_8,
    input tri0 id_9,
    output wand id_10,
    output wire id_11,
    output uwire id_12,
    input uwire id_13,
    input supply0 id_14,
    output tri1 id_15
);
  wire id_17;
  assign id_11 = id_7;
  assign id_10 = id_8;
  module_0 modCall_1 (
      id_6,
      id_8
  );
  assign id_5 = id_3 < id_6;
  always id_5 <= id_3 - id_17;
endmodule
