============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 02 2025  03:00:53 am
  Module:                 BRISC_top_no_io
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-12996 ps) Setup Check with Pin U4/alu_result_reg[22]/CK->D
          Group: CLK
     Startpoint: (R) U4/U0_rs2_data_internal_reg[1]/CK
          Clock: (R) CLK
       Endpoint: (R) U4/alu_result_reg[22]/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+    8000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=    8200          200     
                                              
             Setup:-    1291                  
       Uncertainty:-     300                  
     Required Time:=    6609                  
      Launch Clock:-     200                  
         Data Path:-   19406                  
             Slack:=  -12996                  

#-----------------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                         (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------------
  U4/U0_rs2_data_internal_reg[1]/CK -       -     R     (arrival)   1466     -     0     0     200    (-,-) 
  U4/U0_rs2_data_internal_reg[1]/Q  -       CK->Q F     DFFX1          1  34.7   564  2611    2811    (-,-) 
  U4/fopt447070/Y                   -       A->Y  F     BUFX3          3 163.9   194  1136    3948    (-,-) 
  U4/g15/Y                          -       A->Y  F     BUFX4          2 109.0   117   697    4645    (-,-) 
  U4/g446498/Y                      -       A->Y  R     NAND2X2        1  76.7   189   382    5026    (-,-) 
  U4/g445891/Y                      -       A->Y  F     INVX3          2  89.1    97   244    5271    (-,-) 
  U4/g445890/Y                      -       A->Y  R     NAND2X2        1  76.7   187   369    5640    (-,-) 
  U4/g444853/Y                      -       A->Y  F     INVX3          4 238.2   204   391    6031    (-,-) 
  U4/g446368/Y                      -       A->Y  R     NAND2X2        1  76.7   199   438    6469    (-,-) 
  U4/g446367/Y                      -       A->Y  F     INVX3          5 251.9   217   408    6876    (-,-) 
  U4/g447502/Y                      -       A->Y  R     INVX3          3 222.7   277   559    7435    (-,-) 
  U4/g447507/Y                      -       A->Y  F     INVX3          8 313.6   277   499    7934    (-,-) 
  U4/g447517/Y                      -       A->Y  R     NAND2X2        1  82.2   216   497    8431    (-,-) 
  U4/g428932/Y                      -       B->Y  F     NAND2X3        1  79.6   165   340    8771    (-,-) 
  U4/g444570/Y                      -       A->Y  R     NOR2X3         1  82.2   259   607    9378    (-,-) 
  U4/g447297/Y                      -       B->Y  F     NAND2X3        2 110.5   227   402    9780    (-,-) 
  U4/g27_447296/Y                   -       B->Y  R     NOR2X2         1  55.5   273   502   10282    (-,-) 
  U4/g445794/Y                      -       A->Y  F     NAND2X2        1  74.7   227   406   10689    (-,-) 
  U4/g445793/Y                      -       A->Y  R     INVX3          2 132.0   178   445   11134    (-,-) 
  U4/g455895/Y                      -       A->Y  F     NOR2X2         1  79.6   158   337   11471    (-,-) 
  U4/g443759/Y                      -       A->Y  R     NOR2X3         1  81.7   257   602   12073    (-,-) 
  U4/g446238/Y                      -       A->Y  F     NAND2X3        3 150.7   266   468   12541    (-,-) 
  U4/g446237/Y                      -       A->Y  R     NOR2X3         1  82.2   266   650   13191    (-,-) 
  U4/g446236/Y                      -       B->Y  F     NAND2X3        3 169.5   308   505   13696    (-,-) 
  U4/g428687/Y                      -       B->Y  R     NOR2X2         2  91.1   394   693   14389    (-,-) 
  U4/g445632/Y                      -       A->Y  F     NAND2X2        1  74.7   250   418   14807    (-,-) 
  U4/fopt446123/Y                   -       A->Y  R     INVX3          2 153.4   202   490   15297    (-,-) 
  U4/fopt446125/Y                   -       A->Y  F     INVX3          2 153.7   140   319   15616    (-,-) 
  U4/fopt446126/Y                   -       A->Y  R     INVX3          2 163.9   204   432   16048    (-,-) 
  U4/g447115/Y                      -       B->Y  F     NAND2X3        3 189.4   323   515   16562    (-,-) 
  U4/g447114/Y                      -       A->Y  R     INVX1          2  90.4   354   675   17237    (-,-) 
  U4/g447113/Y                      -       A->Y  F     NAND2X2        1  32.7   151   292   17529    (-,-) 
  U4/g447111/Y                      -       C->Y  R     OAI21X1        1  56.9   514   541   18070    (-,-) 
  U4/g431249/Y                      -       B->Y  F     NAND2X2        1  36.3   180   330   18401    (-,-) 
  U4/g430562/Y                      -       C->Y  R     NAND3X1        1  57.1   336   532   18933    (-,-) 
  U4/g446393/Y                      -       B->Y  F     NOR2X2         1  32.7   110   254   19187    (-,-) 
  U4/g450538/Y                      -       C->Y  R     OAI21X1        1  33.0   346   419   19606    (-,-) 
  U4/alu_result_reg[22]/D           <<<     -     R     DFFX1          1     -     -     0   19606    (-,-) 
#-----------------------------------------------------------------------------------------------------------

