Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6f9edc5e76e14d79ac9f6122f77c3f2e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot AdderTB_behav xil_defaultlib.AdderTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_a [S:/Uni/EEE4022S/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sim_1/new/AdderTB.v:61]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port input_b [S:/Uni/EEE4022S/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sim_1/new/AdderTB.v:62]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port output_z [S:/Uni/EEE4022S/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sim_1/new/AdderTB.v:68]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "S:/Uni/EEE4022S/FPGAProjectTesting/MathematicOperations/MathematicOperations.srcs/sources_1/new/adder.v" Line 6. Module adder_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder_default
Compiling module xil_defaultlib.AdderTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot AdderTB_behav
