<module name="COMPUTE_CLUSTER_J7AHP0_C71SS1_ECC_AGGR_0_VBUSP4_CFG_AW5_CFG_DSP_ECCAGGR5" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_aggr_revision" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_aggr_revision" offset="0x0" width="32" description="">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="31 - 30" rwaccess="R"/> 
		<bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="29 - 28" rwaccess="R"/> 
		<bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x1696" description="Module ID" range="27 - 16" rwaccess="R"/> 
		<bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x5" description="RTL version" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x1" description="Minor version" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_ecc_vector" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_ecc_vector" offset="0x8" width="32" description="">
		<bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="24" rwaccess="R/W1TC"/> 
		<bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for control or status" range="10 - 0" rwaccess="R/W"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_misc_status" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_misc_status" offset="0xC" width="32" description="">
		<bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x19" description="Indicates the number of RAMS serviced by the ECC aggregator" range="10 - 0" rwaccess="R"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_reserved_svbus" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_reserved_svbus" offset="0x10" width="32" description="">
		<bitfield id="DATA" width="32" begin="31" end="0" resetval="0x0" description="Serial VBUS register data" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_sec_eoi_reg" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_sec_eoi_reg" offset="0x3C" width="32" description="">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_sec_status_reg0" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_sec_status_reg0" offset="0x40" width="32" description="">
		<bitfield id="ECCAGG_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="PMC_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for pmc_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="SE_1_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for se_1_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="SE_0_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for se_0_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_TAGRAM_DMC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for busecc_tagram_dmc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_DMC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for busecc_dmc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE3_P2_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for busecc_pipe3_p2_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE3_DP_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for busecc_pipe3_dp_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE2_P2_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for busecc_pipe2_p2_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE2_DP_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for busecc_pipe2_dp_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE1_P2_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for busecc_pipe1_p2_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE1_DP_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for busecc_pipe1_dp_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE0_P2_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for busecc_pipe0_p2_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE0_DP_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for busecc_pipe0_dp_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="UMC_FW_MDMA_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for umc_fw_mdma_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_DMSC_CBASS_DMSC_FW_CBASS_AC71_COREPAC_DMSC_CBASS_DMSC_FW_CBASS_CLK1_CLK_CLK_EDC_CTRL_CBASS_INT_CLK1_CLK_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for ac71_corepac_dmsc_cbass_dmsc_fw_cbass_ac71_corepac_dmsc_cbass_dmsc_fw_cbass_clk1_clk_clk_edc_ctrl_cbass_int_clk1_clk_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_CBASS_INT_CLK1_CLK_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_clk1_clk_clk_edc_ctrl_cbass_int_clk1_clk_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_AC71_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_scr_scr_ac71_corepac_cfg_cbass_cfg_cbass_scr_scr_edc_ctrl_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_VBUSP_ECCAGGR_CFG_BRIDGE_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_vbusp_eccaggr_cfg_p2p_bridge_vbusp_eccaggr_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_sec_enable_set_reg0" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_sec_enable_set_reg0" offset="0x80" width="32" description="">
		<bitfield id="ECCAGG_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="PMC_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for pmc_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="SE_1_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for se_1_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="SE_0_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for se_0_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_TAGRAM_DMC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for busecc_tagram_dmc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_DMC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for busecc_dmc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE3_P2_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe3_p2_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE3_DP_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe3_dp_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE2_P2_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe2_p2_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE2_DP_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe2_dp_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE1_P2_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe1_p2_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE1_DP_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe1_dp_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE0_P2_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe0_p2_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE0_DP_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe0_dp_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="UMC_FW_MDMA_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for umc_fw_mdma_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_DMSC_CBASS_DMSC_FW_CBASS_AC71_COREPAC_DMSC_CBASS_DMSC_FW_CBASS_CLK1_CLK_CLK_EDC_CTRL_CBASS_INT_CLK1_CLK_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for ac71_corepac_dmsc_cbass_dmsc_fw_cbass_ac71_corepac_dmsc_cbass_dmsc_fw_cbass_clk1_clk_clk_edc_ctrl_cbass_int_clk1_clk_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_CBASS_INT_CLK1_CLK_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_clk1_clk_clk_edc_ctrl_cbass_int_clk1_clk_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_AC71_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_scr_scr_ac71_corepac_cfg_cbass_cfg_cbass_scr_scr_edc_ctrl_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_VBUSP_ECCAGGR_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_vbusp_eccaggr_cfg_p2p_bridge_vbusp_eccaggr_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_sec_enable_clr_reg0" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_sec_enable_clr_reg0" offset="0xC0" width="32" description="">
		<bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="PMC_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for pmc_busecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="SE_1_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for se_1_busecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="SE_0_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for se_0_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_TAGRAM_DMC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for busecc_tagram_dmc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_DMC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for busecc_dmc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE3_P2_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe3_p2_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE3_DP_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe3_dp_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE2_P2_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe2_p2_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE2_DP_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe2_dp_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE1_P2_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe1_p2_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE1_DP_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe1_dp_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE0_P2_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe0_p2_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE0_DP_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe0_dp_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="UMC_FW_MDMA_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for umc_fw_mdma_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="AC71_COREPAC_DMSC_CBASS_DMSC_FW_CBASS_AC71_COREPAC_DMSC_CBASS_DMSC_FW_CBASS_CLK1_CLK_CLK_EDC_CTRL_CBASS_INT_CLK1_CLK_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for ac71_corepac_dmsc_cbass_dmsc_fw_cbass_ac71_corepac_dmsc_cbass_dmsc_fw_cbass_clk1_clk_clk_edc_ctrl_cbass_int_clk1_clk_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_CBASS_INT_CLK1_CLK_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_clk1_clk_clk_edc_ctrl_cbass_int_clk1_clk_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_AC71_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_scr_scr_ac71_corepac_cfg_cbass_cfg_cbass_scr_scr_edc_ctrl_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_VBUSP_ECCAGGR_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_vbusp_eccaggr_cfg_p2p_bridge_vbusp_eccaggr_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_ded_eoi_reg" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_ded_eoi_reg" offset="0x13C" width="32" description="">
		<bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_ded_status_reg0" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_ded_status_reg0" offset="0x140" width="32" description="">
		<bitfield id="ECCAGG_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for eccagg_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="PMC_BUSECC_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for pmc_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="SE_1_BUSECC_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for se_1_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="SE_0_BUSECC_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for se_0_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_TAGRAM_DMC_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for busecc_tagram_dmc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_DMC_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for busecc_dmc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE3_P2_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for busecc_pipe3_p2_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE3_DP_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for busecc_pipe3_dp_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE2_P2_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for busecc_pipe2_p2_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE2_DP_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for busecc_pipe2_dp_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE1_P2_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for busecc_pipe1_p2_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE1_DP_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for busecc_pipe1_dp_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE0_P2_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for busecc_pipe0_p2_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE0_DP_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for busecc_pipe0_dp_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="UMC_FW_MDMA_BUSECC_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for umc_fw_mdma_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_DMSC_CBASS_DMSC_FW_CBASS_AC71_COREPAC_DMSC_CBASS_DMSC_FW_CBASS_CLK1_CLK_CLK_EDC_CTRL_CBASS_INT_CLK1_CLK_BUSECC_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for ac71_corepac_dmsc_cbass_dmsc_fw_cbass_ac71_corepac_dmsc_cbass_dmsc_fw_cbass_clk1_clk_clk_edc_ctrl_cbass_int_clk1_clk_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_CBASS_INT_CLK1_CLK_BUSECC_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_clk1_clk_clk_edc_ctrl_cbass_int_clk1_clk_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_AC71_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_EDC_CTRL_BUSECC_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_scr_scr_ac71_corepac_cfg_cbass_cfg_cbass_scr_scr_edc_ctrl_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_VBUSP_ECCAGGR_CFG_BRIDGE_BUSECC_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_vbusp_eccaggr_cfg_p2p_bridge_vbusp_eccaggr_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_ded_enable_set_reg0" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_ded_enable_set_reg0" offset="0x180" width="32" description="">
		<bitfield id="ECCAGG_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for eccagg_pend" range="18" rwaccess="R/W1TS"/> 
		<bitfield id="PMC_BUSECC_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for pmc_busecc_pend" range="17" rwaccess="R/W1TS"/> 
		<bitfield id="SE_1_BUSECC_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for se_1_busecc_pend" range="16" rwaccess="R/W1TS"/> 
		<bitfield id="SE_0_BUSECC_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for se_0_busecc_pend" range="15" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_TAGRAM_DMC_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for busecc_tagram_dmc_pend" range="14" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_DMC_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for busecc_dmc_pend" range="13" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE3_P2_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe3_p2_pend" range="12" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE3_DP_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe3_dp_pend" range="11" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE2_P2_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe2_p2_pend" range="10" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE2_DP_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe2_dp_pend" range="9" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE1_P2_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe1_p2_pend" range="8" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE1_DP_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe1_dp_pend" range="7" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE0_P2_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe0_p2_pend" range="6" rwaccess="R/W1TS"/> 
		<bitfield id="BUSECC_PIPE0_DP_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for busecc_pipe0_dp_pend" range="5" rwaccess="R/W1TS"/> 
		<bitfield id="UMC_FW_MDMA_BUSECC_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for umc_fw_mdma_busecc_pend" range="4" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_DMSC_CBASS_DMSC_FW_CBASS_AC71_COREPAC_DMSC_CBASS_DMSC_FW_CBASS_CLK1_CLK_CLK_EDC_CTRL_CBASS_INT_CLK1_CLK_BUSECC_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for ac71_corepac_dmsc_cbass_dmsc_fw_cbass_ac71_corepac_dmsc_cbass_dmsc_fw_cbass_clk1_clk_clk_edc_ctrl_cbass_int_clk1_clk_busecc_pend" range="3" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_CBASS_INT_CLK1_CLK_BUSECC_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_clk1_clk_clk_edc_ctrl_cbass_int_clk1_clk_busecc_pend" range="2" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_AC71_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_scr_scr_ac71_corepac_cfg_cbass_cfg_cbass_scr_scr_edc_ctrl_busecc_pend" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_VBUSP_ECCAGGR_CFG_BRIDGE_BUSECC_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_vbusp_eccaggr_cfg_p2p_bridge_vbusp_eccaggr_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_ded_enable_clr_reg0" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_ded_enable_clr_reg0" offset="0x1C0" width="32" description="">
		<bitfield id="ECCAGG_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for eccagg_pend" range="18" rwaccess="R/W1TC"/> 
		<bitfield id="PMC_BUSECC_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for pmc_busecc_pend" range="17" rwaccess="R/W1TC"/> 
		<bitfield id="SE_1_BUSECC_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for se_1_busecc_pend" range="16" rwaccess="R/W1TC"/> 
		<bitfield id="SE_0_BUSECC_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for se_0_busecc_pend" range="15" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_TAGRAM_DMC_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for busecc_tagram_dmc_pend" range="14" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_DMC_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for busecc_dmc_pend" range="13" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE3_P2_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe3_p2_pend" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE3_DP_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe3_dp_pend" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE2_P2_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe2_p2_pend" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE2_DP_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe2_dp_pend" range="9" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE1_P2_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe1_p2_pend" range="8" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE1_DP_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe1_dp_pend" range="7" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE0_P2_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe0_p2_pend" range="6" rwaccess="R/W1TC"/> 
		<bitfield id="BUSECC_PIPE0_DP_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for busecc_pipe0_dp_pend" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="UMC_FW_MDMA_BUSECC_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for umc_fw_mdma_busecc_pend" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="AC71_COREPAC_DMSC_CBASS_DMSC_FW_CBASS_AC71_COREPAC_DMSC_CBASS_DMSC_FW_CBASS_CLK1_CLK_CLK_EDC_CTRL_CBASS_INT_CLK1_CLK_BUSECC_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for ac71_corepac_dmsc_cbass_dmsc_fw_cbass_ac71_corepac_dmsc_cbass_dmsc_fw_cbass_clk1_clk_clk_edc_ctrl_cbass_int_clk1_clk_busecc_pend" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_CLK1_CLK_CLK_EDC_CTRL_CBASS_INT_CLK1_CLK_BUSECC_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_clk1_clk_clk_edc_ctrl_cbass_int_clk1_clk_busecc_pend" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_AC71_COREPAC_CFG_CBASS_CFG_CBASS_SCR_SCR_EDC_CTRL_BUSECC_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_scr_scr_ac71_corepac_cfg_cbass_cfg_cbass_scr_scr_edc_ctrl_busecc_pend" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="AC71_COREPAC_CFG_CBASS_CFG_CBASS_AC71_COREPAC_CFG_CBASS_CFG_CBASS_VBUSP_ECCAGGR_CFG_P2P_BRIDGE_VBUSP_ECCAGGR_CFG_BRIDGE_BUSECC_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for ac71_corepac_cfg_cbass_cfg_cbass_ac71_corepac_cfg_cbass_cfg_cbass_vbusp_eccaggr_cfg_p2p_bridge_vbusp_eccaggr_cfg_bridge_busecc_pend" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_aggr_enable_set" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_aggr_enable_set" offset="0x200" width="32" description="">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="1" rwaccess="R/W1TS"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="0" rwaccess="R/W1TS"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_aggr_enable_clr" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_aggr_enable_clr" offset="0x204" width="32" description="">
		<bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_aggr_status_set" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_aggr_status_set" offset="0x208" width="32" description="">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="3 - 2" rwaccess="R/WI"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="1 - 0" rwaccess="R/WI"/>
	</register>
	<register id="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_aggr_status_clr" acronym="__VBUSP4_CFG_AW5__CFG_DSP_ECCAGGR5_aggr_status_clr" offset="0x20C" width="32" description="">
		<bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="3 - 2" rwaccess="R/WD"/> 
		<bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="1 - 0" rwaccess="R/WD"/>
	</register>
</module>