#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Sat Nov 18 23:36:21 2017
# Process ID: 34444
# Current directory: E:/code/CPU_single_cycle/CPU_single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34388 E:\code\CPU_single_cycle\CPU_single_cycle\CPU_single_cycle.xpr
# Log file: E:/code/CPU_single_cycle/CPU_single_cycle/vivado.log
# Journal file: E:/code/CPU_single_cycle/CPU_single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.srcs/sim_1/new/CPU_single_cycle_tb.v'.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'impl_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 754.328 ; gain = 138.762
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library work [E:/code/CPU_single_cycle/src/ALU/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/CPU_top.v" into library work [E:/code/CPU_single_cycle/src/CPU_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library work [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library work [E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library work [E:/code/CPU_single_cycle/src/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library work [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library work [E:/code/CPU_single_cycle/src/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library work [E:/code/CPU_single_cycle/src/RegFile/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/debouncing.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/debouncing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/displayReg.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/displayReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/display_top.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/display_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1_32.v" into library work [E:/code/CPU_single_cycle/src/mux2to1_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1_5.v" into library work [E:/code/CPU_single_cycle/src/mux2to1_5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library work [E:/code/CPU_single_cycle/src/mux4to1.v:1]
[Sat Nov 18 23:38:55 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/ALU/ALU32.v" into library work [E:/code/CPU_single_cycle/src/ALU/ALU32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/CPU_top.v" into library work [E:/code/CPU_single_cycle/src/CPU_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v" into library work [E:/code/CPU_single_cycle/src/Control_unit/Control_unit.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v" into library work [E:/code/CPU_single_cycle/src/Data_Memory/Data_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Extend.v" into library work [E:/code/CPU_single_cycle/src/Extend.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v" into library work [E:/code/CPU_single_cycle/src/Ins_Memory/Ins_Memory.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/PC.v" into library work [E:/code/CPU_single_cycle/src/PC.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/RegFile/RegFile.v" into library work [E:/code/CPU_single_cycle/src/RegFile/RegFile.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/clkdiv_190hz.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/debouncing.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/debouncing.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/displayReg.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/displayReg.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/DEBUG/display_top.v" into library work [E:/code/CPU_single_cycle/src/DEBUG/display_top.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1_32.v" into library work [E:/code/CPU_single_cycle/src/mux2to1_32.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux2to1_5.v" into library work [E:/code/CPU_single_cycle/src/mux2to1_5.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "E:/code/CPU_single_cycle/src/mux4to1.v" into library work [E:/code/CPU_single_cycle/src/mux4to1.v:1]
[Sat Nov 18 23:40:22 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
launch_runs impl_1
[Sat Nov 18 23:40:52 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1
[Sat Nov 18 23:48:29 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 23:48:29 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/.Xil/Vivado-34444-wyf/dcp/display_top.xdc]
Finished Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/.Xil/Vivado-34444-wyf/dcp/display_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 962.184 ; gain = 2.145
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 962.184 ; gain = 2.145
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1049.262 ; gain = 256.879
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_runs impl_1 -to_step write_bitstream
[Sat Nov 18 23:52:03 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
ERROR: [Common 17-69] Command failed:  Run'impl_1' is already running and cannot be relaunched.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.3
  **** Build date : Sep 28 2015-20:29:55
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1473.844 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737304A
set_property PROGRAM.FILE {E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/display_top.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/display_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Nov 18 23:57:01 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 23:57:01 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sat Nov 18 23:58:07 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sat Nov 18 23:58:07 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/display_top.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Nov 19 00:06:37 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sun Nov 19 00:06:37 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sun Nov 19 00:08:21 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sun Nov 19 00:08:21 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sun Nov 19 00:09:56 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sun Nov 19 00:09:56 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sun Nov 19 00:11:49 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sun Nov 19 00:11:49 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
refresh_design
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Common 17-344] 'refresh_design' was cancelled
reset_run synth_1
launch_runs impl_1
[Sun Nov 19 00:15:09 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sun Nov 19 00:15:09 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/.Xil/Vivado-34444-wyf/dcp/display_top.xdc]
Finished Parsing XDC File [E:/code/CPU_single_cycle/CPU_single_cycle/.Xil/Vivado-34444-wyf/dcp/display_top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1534.570 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1534.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs impl_1
[Sun Nov 19 00:20:14 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sun Nov 19 00:20:14 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1
[Sun Nov 19 00:23:51 2017] Launched synth_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/synth_1/runme.log
[Sun Nov 19 00:23:51 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Nov 19 00:25:15 2017] Launched impl_1...
Run output will be captured here: E:/code/CPU_single_cycle/CPU_single_cycle/CPU_single_cycle.runs/impl_1/runme.log
open_run impl_1
ERROR: [Vivado 12-106] *** Exception: java.lang.NullPointerException (See E:/code/CPU_single_cycle/CPU_single_cycle/vivado_pid34444.debug)
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
