#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jul  7 08:11:15 2025
# Process ID: 24675
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/vivado.jou
# Running On: coder-hftsoi-hls, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2408.180 ; gain = 114.992 ; free physical = 232974 ; free virtual = 419781
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24686
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2823.668 ; gain = 391.629 ; free physical = 232074 ; free virtual = 418970
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_10s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_10s_18_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_10s_8s_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8s_18_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_10s_8s_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_10s_8s_18_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_10s_10s_18ns_18_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w10_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w10_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w10_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_4_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3128.051 ; gain = 696.012 ; free physical = 231592 ; free virtual = 418581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3128.051 ; gain = 696.012 ; free physical = 231565 ; free virtual = 418577
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3147.977 ; gain = 715.938 ; free physical = 231564 ; free virtual = 418576
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 4049.520 ; gain = 1617.480 ; free physical = 226631 ; free virtual = 413723
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 10    
	   2 Input   10 Bit       Adders := 60    
	   3 Input   10 Bit       Adders := 60    
	   5 Input   10 Bit       Adders := 30    
	   3 Input    5 Bit       Adders := 360   
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 160   
+---XORs : 
	   2 Input      1 Bit         XORs := 1201  
+---Registers : 
	               12 Bit    Registers := 26    
	               10 Bit    Registers := 556   
	                4 Bit    Registers := 124   
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 80    
	                1 Bit    Registers := 1327  
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input   10 Bit        Muxes := 593   
	   4 Input   10 Bit        Muxes := 270   
	   7 Input   10 Bit        Muxes := 88    
	   6 Input   10 Bit        Muxes := 2     
	   3 Input   10 Bit        Muxes := 360   
	   3 Input    9 Bit        Muxes := 90    
	   2 Input    9 Bit        Muxes := 330   
	   3 Input    8 Bit        Muxes := 90    
	   2 Input    8 Bit        Muxes := 90    
	   2 Input    7 Bit        Muxes := 94    
	   2 Input    5 Bit        Muxes := 90    
	   2 Input    4 Bit        Muxes := 238   
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 83    
	   2 Input    1 Bit        Muxes := 700   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element tmp_8_reg_40763_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9790]
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_40753_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9779]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_40693_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9713]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_40648_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9801]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_40723_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9746]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_40743_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9768]
WARNING: [Synth 8-6014] Unused sequential element tmp_5_reg_40733_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9757]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_40773_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9800]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_40713_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9735]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_reg_40703_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9724]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_40893_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9710]
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_40883_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9709]
WARNING: [Synth 8-6014] Unused sequential element tmp_10_reg_40823_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9703]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_40778_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9802]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_40853_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9706]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_40873_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9708]
WARNING: [Synth 8-6014] Unused sequential element tmp_14_reg_40863_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9707]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_40903_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9711]
WARNING: [Synth 8-6014] Unused sequential element tmp_12_reg_40843_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9705]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_40833_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9704]
WARNING: [Synth 8-6014] Unused sequential element tmp_27_reg_41023_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9721]
WARNING: [Synth 8-6014] Unused sequential element tmp_26_reg_41013_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9720]
WARNING: [Synth 8-6014] Unused sequential element tmp_20_reg_40953_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9714]
WARNING: [Synth 8-6014] Unused sequential element tmp_19_reg_40908_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9712]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_40983_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9717]
WARNING: [Synth 8-6014] Unused sequential element tmp_25_reg_41003_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9719]
WARNING: [Synth 8-6014] Unused sequential element tmp_24_reg_40993_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9718]
WARNING: [Synth 8-6014] Unused sequential element tmp_28_reg_41033_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9722]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_reg_40973_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9716]
WARNING: [Synth 8-6014] Unused sequential element tmp_21_reg_40963_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9715]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_41153_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9732]
WARNING: [Synth 8-6014] Unused sequential element tmp_36_reg_41143_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9731]
WARNING: [Synth 8-6014] Unused sequential element tmp_30_reg_41083_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9725]
WARNING: [Synth 8-6014] Unused sequential element tmp_29_reg_41038_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9723]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_41113_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9728]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_41133_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9730]
WARNING: [Synth 8-6014] Unused sequential element tmp_34_reg_41123_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9729]
WARNING: [Synth 8-6014] Unused sequential element tmp_38_reg_41163_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9733]
WARNING: [Synth 8-6014] Unused sequential element tmp_32_reg_41103_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9727]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_41093_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9726]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_41283_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9743]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_41273_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9742]
WARNING: [Synth 8-6014] Unused sequential element tmp_40_reg_41213_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9736]
WARNING: [Synth 8-6014] Unused sequential element tmp_39_reg_41168_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9734]
WARNING: [Synth 8-6014] Unused sequential element tmp_43_reg_41243_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9739]
WARNING: [Synth 8-6014] Unused sequential element tmp_45_reg_41263_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9741]
WARNING: [Synth 8-6014] Unused sequential element tmp_44_reg_41253_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9740]
WARNING: [Synth 8-6014] Unused sequential element tmp_48_reg_41293_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9744]
WARNING: [Synth 8-6014] Unused sequential element tmp_42_reg_41233_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9738]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_reg_41223_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9737]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_41413_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9754]
WARNING: [Synth 8-6014] Unused sequential element tmp_56_reg_41403_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9753]
WARNING: [Synth 8-6014] Unused sequential element tmp_50_reg_41343_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9747]
WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_41298_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9745]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_41373_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9750]
WARNING: [Synth 8-6014] Unused sequential element tmp_55_reg_41393_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9752]
WARNING: [Synth 8-6014] Unused sequential element tmp_54_reg_41383_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9751]
WARNING: [Synth 8-6014] Unused sequential element tmp_58_reg_41423_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9755]
WARNING: [Synth 8-6014] Unused sequential element tmp_52_reg_41363_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9749]
WARNING: [Synth 8-6014] Unused sequential element tmp_51_reg_41353_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9748]
WARNING: [Synth 8-6014] Unused sequential element tmp_67_reg_41543_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9765]
WARNING: [Synth 8-6014] Unused sequential element tmp_66_reg_41533_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9764]
WARNING: [Synth 8-6014] Unused sequential element tmp_60_reg_41473_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9758]
WARNING: [Synth 8-6014] Unused sequential element tmp_59_reg_41428_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9756]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_41503_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9761]
WARNING: [Synth 8-6014] Unused sequential element tmp_65_reg_41523_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9763]
WARNING: [Synth 8-6014] Unused sequential element tmp_64_reg_41513_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9762]
WARNING: [Synth 8-6014] Unused sequential element tmp_68_reg_41553_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9766]
WARNING: [Synth 8-6014] Unused sequential element tmp_62_reg_41493_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9760]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_41483_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9759]
WARNING: [Synth 8-6014] Unused sequential element tmp_77_reg_41673_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9776]
WARNING: [Synth 8-6014] Unused sequential element tmp_76_reg_41663_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9775]
WARNING: [Synth 8-6014] Unused sequential element tmp_70_reg_41603_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9769]
WARNING: [Synth 8-6014] Unused sequential element tmp_69_reg_41558_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9767]
WARNING: [Synth 8-6014] Unused sequential element tmp_73_reg_41633_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9772]
WARNING: [Synth 8-6014] Unused sequential element tmp_75_reg_41653_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9774]
WARNING: [Synth 8-6014] Unused sequential element tmp_74_reg_41643_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9773]
WARNING: [Synth 8-6014] Unused sequential element tmp_78_reg_41683_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9777]
WARNING: [Synth 8-6014] Unused sequential element tmp_72_reg_41623_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9771]
WARNING: [Synth 8-6014] Unused sequential element tmp_71_reg_41613_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9770]
WARNING: [Synth 8-6014] Unused sequential element tmp_87_reg_41803_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9787]
WARNING: [Synth 8-6014] Unused sequential element tmp_86_reg_41793_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9786]
WARNING: [Synth 8-6014] Unused sequential element tmp_80_reg_41733_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9780]
WARNING: [Synth 8-6014] Unused sequential element tmp_79_reg_41688_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9778]
WARNING: [Synth 8-6014] Unused sequential element tmp_83_reg_41763_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9783]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_reg_41783_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9785]
WARNING: [Synth 8-6014] Unused sequential element tmp_84_reg_41773_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9784]
WARNING: [Synth 8-6014] Unused sequential element tmp_88_reg_41813_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9788]
WARNING: [Synth 8-6014] Unused sequential element tmp_82_reg_41753_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9782]
WARNING: [Synth 8-6014] Unused sequential element tmp_81_reg_41743_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9781]
WARNING: [Synth 8-6014] Unused sequential element tmp_97_reg_41933_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9798]
WARNING: [Synth 8-6014] Unused sequential element tmp_96_reg_41923_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9797]
WARNING: [Synth 8-6014] Unused sequential element tmp_90_reg_41863_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9791]
WARNING: [Synth 8-6014] Unused sequential element tmp_89_reg_41818_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9789]
WARNING: [Synth 8-6014] Unused sequential element tmp_93_reg_41893_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9794]
WARNING: [Synth 8-6014] Unused sequential element tmp_95_reg_41913_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9796]
WARNING: [Synth 8-6014] Unused sequential element tmp_94_reg_41903_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9795]
WARNING: [Synth 8-6014] Unused sequential element tmp_98_reg_41943_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9799]
WARNING: [Synth 8-6014] Unused sequential element tmp_92_reg_41883_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9793]
WARNING: [Synth 8-6014] Unused sequential element tmp_91_reg_41873_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/conv/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s.v:9792]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_7_reg_40758_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U359/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_6_reg_40748_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U358/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U352/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U351/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U351/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U351/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U351/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U351/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U351/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U351/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_3_reg_40718_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U355/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_5_reg_40738_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U357/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_4_reg_40728_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U356/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_8_reg_40768_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U360/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_2_reg_40708_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U354/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w_1_reg_40698_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U353/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_16_reg_40888_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U369/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_15_reg_40878_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U368/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U362/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U361/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U361/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U361/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U361/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U361/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U361/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U361/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_12_reg_40848_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U365/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_14_reg_40868_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U367/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_13_reg_40858_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U366/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_17_reg_40898_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U370/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_11_reg_40838_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U364/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_10_reg_40828_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U363/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_25_reg_41018_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U379/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_24_reg_41008_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U378/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U372/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U371/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U371/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U371/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U371/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U371/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U371/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U371/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_21_reg_40978_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U375/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_23_reg_40998_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U377/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_22_reg_40988_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U376/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_26_reg_41028_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U380/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_20_reg_40968_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U374/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_19_reg_40958_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U373/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_34_reg_41148_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U389/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_33_reg_41138_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U388/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U382/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U381/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U381/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U381/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U381/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U381/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U381/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U381/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_30_reg_41108_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U385/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_32_reg_41128_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U387/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_31_reg_41118_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U386/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_35_reg_41158_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U390/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_29_reg_41098_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U384/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_28_reg_41088_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U383/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_43_reg_41278_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U399/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_42_reg_41268_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U398/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U392/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U391/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U391/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U391/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U391/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U391/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U391/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U391/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_39_reg_41238_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U395/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_41_reg_41258_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U397/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_40_reg_41248_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U396/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_44_reg_41288_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U400/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_38_reg_41228_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U394/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_37_reg_41218_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U393/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_52_reg_41408_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U409/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_51_reg_41398_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U408/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U402/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U401/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U401/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U401/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U401/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U401/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U401/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U401/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_48_reg_41368_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U405/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_50_reg_41388_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U407/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_49_reg_41378_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U406/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_53_reg_41418_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U410/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_47_reg_41358_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U404/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_46_reg_41348_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U403/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_61_reg_41538_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U419/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_60_reg_41528_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U418/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U412/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U411/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U411/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U411/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U411/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U411/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U411/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U411/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_57_reg_41498_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U415/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_59_reg_41518_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U417/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_58_reg_41508_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U416/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_62_reg_41548_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U420/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_56_reg_41488_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U414/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_55_reg_41478_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U413/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_70_reg_41668_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U429/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_69_reg_41658_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U428/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U422/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U421/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U421/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U421/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U421/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U421/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U421/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U421/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_66_reg_41628_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U425/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_68_reg_41648_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U427/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_67_reg_41638_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U426/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_71_reg_41678_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U430/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_65_reg_41618_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U424/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_64_reg_41608_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U423/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_79_reg_41798_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U439/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_78_reg_41788_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U438/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U432/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U431/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U431/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U431/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U431/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U431/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U431/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U431/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_75_reg_41758_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U435/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_77_reg_41778_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U437/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_76_reg_41768_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U436/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_80_reg_41808_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U440/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_74_reg_41748_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U434/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_73_reg_41738_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U433/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_88_reg_41928_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U449/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_87_reg_41918_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U448/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A*B.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U442/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_9ns_18ns_18_1_1_U441/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x1b0).
DSP Report: register mac_muladd_10s_9ns_18ns_18_1_1_U441/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U441/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U441/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U441/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_10s_9ns_18ns_18_1_1_U441/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_10s_9ns_18ns_18_1_1_U441/hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_84_reg_41888_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U445/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_86_reg_41908_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U447/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_85_reg_41898_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U446/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_89_reg_41938_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U450/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_83_reg_41878_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U444/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_10s_10s_18ns_18_1_1_U443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w_82_reg_41868_reg is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_10s_10s_18ns_18_1_1_U443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_10s_10s_18ns_18_1_1_U443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_10s_10s_18ns_18_1_1_U443/hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:04 ; elapsed = 00:03:25 . Memory (MB): peak = 5214.664 ; gain = 2782.625 ; free physical = 214787 ; free virtual = 404166
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B2        | 10     | 10     | 18     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B         | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*(B:0x1b0) | 10     | 10     | 18     | -      | 18     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A2*B        | 10     | 10     | 18     | -      | 18     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+---------------------------------------------------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:45 ; elapsed = 00:04:06 . Memory (MB): peak = 5214.664 ; gain = 2782.625 ; free physical = 214264 ; free virtual = 404139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:05 ; elapsed = 00:04:26 . Memory (MB): peak = 5214.664 ; gain = 2782.625 ; free physical = 213998 ; free virtual = 404134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:12 ; elapsed = 00:04:34 . Memory (MB): peak = 5214.664 ; gain = 2782.625 ; free physical = 213924 ; free virtual = 404131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:13 ; elapsed = 00:04:34 . Memory (MB): peak = 5214.664 ; gain = 2782.625 ; free physical = 213718 ; free virtual = 403925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:17 ; elapsed = 00:04:39 . Memory (MB): peak = 5214.664 ; gain = 2782.625 ; free physical = 213886 ; free virtual = 404150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:19 ; elapsed = 00:04:41 . Memory (MB): peak = 5214.664 ; gain = 2782.625 ; free physical = 213872 ; free virtual = 404155
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:22 ; elapsed = 00:04:43 . Memory (MB): peak = 5214.664 ; gain = 2782.625 ; free physical = 213831 ; free virtual = 404142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:22 ; elapsed = 00:04:44 . Memory (MB): peak = 5214.664 ; gain = 2782.625 ; free physical = 213819 ; free virtual = 404138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A*B'     | 30     | 18     | 48     | -      | 18     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 18     | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | C'+A'*B     | 30     | 18     | 48     | -      | 18     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | (C'+A*B)'   | 30     | 9      | 48     | -      | 18     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
+---------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |  2949|
|3     |DSP48E2 |   100|
|4     |LUT1    |   860|
|5     |LUT2    | 10923|
|6     |LUT3    |  5523|
|7     |LUT4    | 11213|
|8     |LUT5    |  1994|
|9     |LUT6    | 21298|
|10    |MUXF7   |    15|
|11    |FDRE    |  5310|
|12    |FDSE    |   243|
|13    |IBUF    |  1004|
|14    |OBUF    |   113|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|      |Instance                                                             |Module                                                                     |Cells |
+------+---------------------------------------------------------------------+---------------------------------------------------------------------------+------+
|1     |top                                                                  |                                                                           | 61546|
|2     |  Block_entry28_proc_U0                                              |hls_dummy_Block_entry28_proc                                               |   100|
|3     |  sparse_arr_feat_conv1_out_10_U                                     |hls_dummy_fifo_w10_d2_S                                                    |   698|
|4     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_639                                       |   689|
|5     |  sparse_arr_feat_conv1_out_11_U                                     |hls_dummy_fifo_w10_d2_S_0                                                  |    50|
|6     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_638                                       |    41|
|7     |  sparse_arr_feat_conv1_out_12_U                                     |hls_dummy_fifo_w10_d2_S_1                                                  |   701|
|8     |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_637                                       |   689|
|9     |  sparse_arr_feat_conv1_out_13_U                                     |hls_dummy_fifo_w10_d2_S_2                                                  |    51|
|10    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_636                                       |    41|
|11    |  sparse_arr_feat_conv1_out_14_U                                     |hls_dummy_fifo_w10_d2_S_3                                                  |   700|
|12    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_635                                       |   689|
|13    |  sparse_arr_feat_conv1_out_15_U                                     |hls_dummy_fifo_w10_d2_S_4                                                  |    50|
|14    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_634                                       |    41|
|15    |  sparse_arr_feat_conv1_out_16_U                                     |hls_dummy_fifo_w10_d2_S_5                                                  |   699|
|16    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_633                                       |   689|
|17    |  sparse_arr_feat_conv1_out_17_U                                     |hls_dummy_fifo_w10_d2_S_6                                                  |    54|
|18    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_632                                       |    41|
|19    |  sparse_arr_feat_conv1_out_18_U                                     |hls_dummy_fifo_w10_d2_S_7                                                  |   699|
|20    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_631                                       |   689|
|21    |  sparse_arr_feat_conv1_out_19_U                                     |hls_dummy_fifo_w10_d2_S_8                                                  |    51|
|22    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_630                                       |    41|
|23    |  sparse_arr_feat_conv1_out_1_U                                      |hls_dummy_fifo_w10_d2_S_9                                                  |    51|
|24    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_629                                       |    40|
|25    |  sparse_arr_feat_conv1_out_2_U                                      |hls_dummy_fifo_w10_d2_S_10                                                 |   698|
|26    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_628                                       |   689|
|27    |  sparse_arr_feat_conv1_out_3_U                                      |hls_dummy_fifo_w10_d2_S_11                                                 |    50|
|28    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_627                                       |    41|
|29    |  sparse_arr_feat_conv1_out_4_U                                      |hls_dummy_fifo_w10_d2_S_12                                                 |   699|
|30    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_626                                       |   689|
|31    |  sparse_arr_feat_conv1_out_5_U                                      |hls_dummy_fifo_w10_d2_S_13                                                 |    53|
|32    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_625                                       |    41|
|33    |  sparse_arr_feat_conv1_out_6_U                                      |hls_dummy_fifo_w10_d2_S_14                                                 |   699|
|34    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_624                                       |   689|
|35    |  sparse_arr_feat_conv1_out_7_U                                      |hls_dummy_fifo_w10_d2_S_15                                                 |    51|
|36    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_623                                       |    41|
|37    |  sparse_arr_feat_conv1_out_8_U                                      |hls_dummy_fifo_w10_d2_S_16                                                 |   699|
|38    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_622                                       |   689|
|39    |  sparse_arr_feat_conv1_out_9_U                                      |hls_dummy_fifo_w10_d2_S_17                                                 |    52|
|40    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_621                                       |    41|
|41    |  sparse_arr_feat_conv1_out_U                                        |hls_dummy_fifo_w10_d2_S_18                                                 |   699|
|42    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_620                                       |   689|
|43    |  sparse_arr_feat_conv2_out_1_U                                      |hls_dummy_fifo_w10_d2_S_19                                                 |    49|
|44    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_619                                       |    40|
|45    |  sparse_arr_feat_conv2_out_2_U                                      |hls_dummy_fifo_w10_d2_S_20                                                 |    50|
|46    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_618                                       |    40|
|47    |  sparse_arr_feat_conv2_out_3_U                                      |hls_dummy_fifo_w10_d2_S_21                                                 |    50|
|48    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_617                                       |    40|
|49    |  sparse_arr_feat_conv2_out_4_U                                      |hls_dummy_fifo_w10_d2_S_22                                                 |    50|
|50    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_616                                       |    40|
|51    |  sparse_arr_feat_conv2_out_5_U                                      |hls_dummy_fifo_w10_d2_S_23                                                 |    51|
|52    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_615                                       |    40|
|53    |  sparse_arr_feat_conv2_out_6_U                                      |hls_dummy_fifo_w10_d2_S_24                                                 |    50|
|54    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_614                                       |    40|
|55    |  sparse_arr_feat_conv2_out_7_U                                      |hls_dummy_fifo_w10_d2_S_25                                                 |    52|
|56    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_613                                       |    40|
|57    |  sparse_arr_feat_conv2_out_8_U                                      |hls_dummy_fifo_w10_d2_S_26                                                 |    49|
|58    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_612                                       |    40|
|59    |  sparse_arr_feat_conv2_out_9_U                                      |hls_dummy_fifo_w10_d2_S_27                                                 |    49|
|60    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_611                                       |    40|
|61    |  sparse_arr_feat_conv2_out_U                                        |hls_dummy_fifo_w10_d2_S_28                                                 |    52|
|62    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_610                                       |    40|
|63    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w10_d2_S_29                                                 |  1406|
|64    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_609                                       |  1397|
|65    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w10_d2_S_30                                                 |  1350|
|66    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_608                                       |  1340|
|67    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w10_d2_S_31                                                 |  1381|
|68    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_607                                       |  1372|
|69    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w10_d2_S_32                                                 |  1349|
|70    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_606                                       |  1339|
|71    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w10_d2_S_33                                                 |  1337|
|72    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_605                                       |  1328|
|73    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w10_d2_S_34                                                 |  1352|
|74    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_604                                       |  1343|
|75    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w10_d2_S_35                                                 |  1377|
|76    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_603                                       |  1366|
|77    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w10_d2_S_36                                                 |  1389|
|78    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_602                                       |  1379|
|79    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w10_d2_S_37                                                 |  1437|
|80    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg_601                                       |  1426|
|81    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w10_d2_S_38                                                 |  1428|
|82    |    U_hls_dummy_fifo_w10_d2_S_ShiftReg                               |hls_dummy_fifo_w10_d2_S_ShiftReg                                           |  1417|
|83    |  sparse_arr_hash_reduce_out_10_c22_channel_U                        |hls_dummy_fifo_w4_d2_S                                                     |    53|
|84    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_600                                        |    44|
|85    |  sparse_arr_hash_reduce_out_10_c_U                                  |hls_dummy_fifo_w4_d2_S_39                                                  |    67|
|86    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_599                                        |    57|
|87    |  sparse_arr_hash_reduce_out_11_c23_channel_U                        |hls_dummy_fifo_w4_d2_S_40                                                  |    61|
|88    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_598                                        |    49|
|89    |  sparse_arr_hash_reduce_out_11_c_U                                  |hls_dummy_fifo_w4_d2_S_41                                                  |    66|
|90    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_597                                        |    57|
|91    |  sparse_arr_hash_reduce_out_12_c24_channel_U                        |hls_dummy_fifo_w4_d2_S_42                                                  |    55|
|92    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_596                                        |    45|
|93    |  sparse_arr_hash_reduce_out_12_c_U                                  |hls_dummy_fifo_w4_d2_S_43                                                  |    66|
|94    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_595                                        |    57|
|95    |  sparse_arr_hash_reduce_out_13_c25_channel_U                        |hls_dummy_fifo_w4_d2_S_44                                                  |    65|
|96    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_594                                        |    54|
|97    |  sparse_arr_hash_reduce_out_13_c_U                                  |hls_dummy_fifo_w4_d2_S_45                                                  |    67|
|98    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_593                                        |    57|
|99    |  sparse_arr_hash_reduce_out_14_c26_channel_U                        |hls_dummy_fifo_w4_d2_S_46                                                  |    93|
|100   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_592                                        |    82|
|101   |  sparse_arr_hash_reduce_out_14_c_U                                  |hls_dummy_fifo_w4_d2_S_47                                                  |    66|
|102   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_591                                        |    57|
|103   |  sparse_arr_hash_reduce_out_15_c27_channel_U                        |hls_dummy_fifo_w4_d2_S_48                                                  |   106|
|104   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_590                                        |    97|
|105   |  sparse_arr_hash_reduce_out_15_c_U                                  |hls_dummy_fifo_w4_d2_S_49                                                  |    67|
|106   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_589                                        |    57|
|107   |  sparse_arr_hash_reduce_out_16_c28_channel_U                        |hls_dummy_fifo_w4_d2_S_50                                                  |    96|
|108   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_588                                        |    84|
|109   |  sparse_arr_hash_reduce_out_16_c_U                                  |hls_dummy_fifo_w4_d2_S_51                                                  |    66|
|110   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_587                                        |    57|
|111   |  sparse_arr_hash_reduce_out_17_c29_channel_U                        |hls_dummy_fifo_w4_d2_S_52                                                  |   125|
|112   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_586                                        |   116|
|113   |  sparse_arr_hash_reduce_out_17_c_U                                  |hls_dummy_fifo_w4_d2_S_53                                                  |    68|
|114   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_585                                        |    57|
|115   |  sparse_arr_hash_reduce_out_18_c30_channel_U                        |hls_dummy_fifo_w4_d2_S_54                                                  |    46|
|116   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_584                                        |    35|
|117   |  sparse_arr_hash_reduce_out_18_c_U                                  |hls_dummy_fifo_w4_d2_S_55                                                  |    66|
|118   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_583                                        |    57|
|119   |  sparse_arr_hash_reduce_out_19_c31_channel_U                        |hls_dummy_fifo_w4_d2_S_56                                                  |    49|
|120   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_582                                        |    40|
|121   |  sparse_arr_hash_reduce_out_19_c_U                                  |hls_dummy_fifo_w4_d2_S_57                                                  |    89|
|122   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_581                                        |    78|
|123   |  sparse_arr_hash_reduce_out_1_c13_channel_U                         |hls_dummy_fifo_w4_d2_S_58                                                  |   116|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_580                                        |   106|
|125   |  sparse_arr_hash_reduce_out_1_c_U                                   |hls_dummy_fifo_w4_d2_S_59                                                  |    67|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_579                                        |    57|
|127   |  sparse_arr_hash_reduce_out_2_c14_channel_U                         |hls_dummy_fifo_w4_d2_S_60                                                  |    83|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_578                                        |    72|
|129   |  sparse_arr_hash_reduce_out_2_c_U                                   |hls_dummy_fifo_w4_d2_S_61                                                  |    67|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_577                                        |    57|
|131   |  sparse_arr_hash_reduce_out_3_c15_channel_U                         |hls_dummy_fifo_w4_d2_S_62                                                  |   102|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_576                                        |    92|
|133   |  sparse_arr_hash_reduce_out_3_c_U                                   |hls_dummy_fifo_w4_d2_S_63                                                  |    68|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_575                                        |    57|
|135   |  sparse_arr_hash_reduce_out_4_c16_channel_U                         |hls_dummy_fifo_w4_d2_S_64                                                  |    51|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_574                                        |    42|
|137   |  sparse_arr_hash_reduce_out_4_c_U                                   |hls_dummy_fifo_w4_d2_S_65                                                  |    66|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_573                                        |    57|
|139   |  sparse_arr_hash_reduce_out_5_c17_channel_U                         |hls_dummy_fifo_w4_d2_S_66                                                  |    32|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_572                                        |    23|
|141   |  sparse_arr_hash_reduce_out_5_c_U                                   |hls_dummy_fifo_w4_d2_S_67                                                  |    67|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_571                                        |    57|
|143   |  sparse_arr_hash_reduce_out_6_c18_channel_U                         |hls_dummy_fifo_w4_d2_S_68                                                  |    39|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_570                                        |    27|
|145   |  sparse_arr_hash_reduce_out_6_c_U                                   |hls_dummy_fifo_w4_d2_S_69                                                  |    66|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_569                                        |    57|
|147   |  sparse_arr_hash_reduce_out_7_c19_channel_U                         |hls_dummy_fifo_w4_d2_S_70                                                  |    72|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_568                                        |    63|
|149   |  sparse_arr_hash_reduce_out_7_c_U                                   |hls_dummy_fifo_w4_d2_S_71                                                  |    66|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_567                                        |    57|
|151   |  sparse_arr_hash_reduce_out_8_c20_channel_U                         |hls_dummy_fifo_w4_d2_S_72                                                  |    69|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_566                                        |    59|
|153   |  sparse_arr_hash_reduce_out_8_c_U                                   |hls_dummy_fifo_w4_d2_S_73                                                  |    66|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_565                                        |    57|
|155   |  sparse_arr_hash_reduce_out_9_c21_channel_U                         |hls_dummy_fifo_w4_d2_S_74                                                  |    93|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_564                                        |    82|
|157   |  sparse_arr_hash_reduce_out_9_c_U                                   |hls_dummy_fifo_w4_d2_S_75                                                  |    68|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_563                                        |    57|
|159   |  sparse_arr_hash_reduce_out_c12_channel_U                           |hls_dummy_fifo_w4_d2_S_76                                                  |   123|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg_562                                        |   113|
|161   |  sparse_arr_hash_reduce_out_c_U                                     |hls_dummy_fifo_w4_d2_S_77                                                  |    66|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                |hls_dummy_fifo_w4_d2_S_ShiftReg                                            |    57|
|163   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_s | 20238|
|164   |    mul_10s_10s_18_1_1_U10                                           |hls_dummy_mul_10s_10s_18_1_1_372                                           |    17|
|165   |    mul_10s_10s_18_1_1_U100                                          |hls_dummy_mul_10s_10s_18_1_1_373                                           |    71|
|166   |    mul_10s_10s_18_1_1_U101                                          |hls_dummy_mul_10s_10s_18_1_1_374                                           |    71|
|167   |    mul_10s_10s_18_1_1_U102                                          |hls_dummy_mul_10s_10s_18_1_1_375                                           |   109|
|168   |    mul_10s_10s_18_1_1_U103                                          |hls_dummy_mul_10s_10s_18_1_1_376                                           |   113|
|169   |    mul_10s_10s_18_1_1_U104                                          |hls_dummy_mul_10s_10s_18_1_1_377                                           |    71|
|170   |    mul_10s_10s_18_1_1_U105                                          |hls_dummy_mul_10s_10s_18_1_1_378                                           |    17|
|171   |    mul_10s_10s_18_1_1_U106                                          |hls_dummy_mul_10s_10s_18_1_1_379                                           |    68|
|172   |    mul_10s_10s_18_1_1_U107                                          |hls_dummy_mul_10s_10s_18_1_1_380                                           |   107|
|173   |    mul_10s_10s_18_1_1_U108                                          |hls_dummy_mul_10s_10s_18_1_1_381                                           |   107|
|174   |    mul_10s_10s_18_1_1_U109                                          |hls_dummy_mul_10s_10s_18_1_1_382                                           |    84|
|175   |    mul_10s_10s_18_1_1_U11                                           |hls_dummy_mul_10s_10s_18_1_1_383                                           |   104|
|176   |    mul_10s_10s_18_1_1_U110                                          |hls_dummy_mul_10s_10s_18_1_1_384                                           |   107|
|177   |    mul_10s_10s_18_1_1_U111                                          |hls_dummy_mul_10s_10s_18_1_1_385                                           |   107|
|178   |    mul_10s_10s_18_1_1_U112                                          |hls_dummy_mul_10s_10s_18_1_1_386                                           |    79|
|179   |    mul_10s_10s_18_1_1_U113                                          |hls_dummy_mul_10s_10s_18_1_1_387                                           |    75|
|180   |    mul_10s_10s_18_1_1_U114                                          |hls_dummy_mul_10s_10s_18_1_1_388                                           |   116|
|181   |    mul_10s_10s_18_1_1_U115                                          |hls_dummy_mul_10s_10s_18_1_1_389                                           |    76|
|182   |    mul_10s_10s_18_1_1_U116                                          |hls_dummy_mul_10s_10s_18_1_1_390                                           |    80|
|183   |    mul_10s_10s_18_1_1_U117                                          |hls_dummy_mul_10s_10s_18_1_1_391                                           |    80|
|184   |    mul_10s_10s_18_1_1_U118                                          |hls_dummy_mul_10s_10s_18_1_1_392                                           |   109|
|185   |    mul_10s_10s_18_1_1_U119                                          |hls_dummy_mul_10s_10s_18_1_1_393                                           |    71|
|186   |    mul_10s_10s_18_1_1_U12                                           |hls_dummy_mul_10s_10s_18_1_1_394                                           |   112|
|187   |    mul_10s_10s_18_1_1_U120                                          |hls_dummy_mul_10s_10s_18_1_1_395                                           |    71|
|188   |    mul_10s_10s_18_1_1_U121                                          |hls_dummy_mul_10s_10s_18_1_1_396                                           |   109|
|189   |    mul_10s_10s_18_1_1_U122                                          |hls_dummy_mul_10s_10s_18_1_1_397                                           |   113|
|190   |    mul_10s_10s_18_1_1_U123                                          |hls_dummy_mul_10s_10s_18_1_1_398                                           |    71|
|191   |    mul_10s_10s_18_1_1_U124                                          |hls_dummy_mul_10s_10s_18_1_1_399                                           |    17|
|192   |    mul_10s_10s_18_1_1_U125                                          |hls_dummy_mul_10s_10s_18_1_1_400                                           |    68|
|193   |    mul_10s_10s_18_1_1_U126                                          |hls_dummy_mul_10s_10s_18_1_1_401                                           |   107|
|194   |    mul_10s_10s_18_1_1_U127                                          |hls_dummy_mul_10s_10s_18_1_1_402                                           |   107|
|195   |    mul_10s_10s_18_1_1_U128                                          |hls_dummy_mul_10s_10s_18_1_1_403                                           |    84|
|196   |    mul_10s_10s_18_1_1_U129                                          |hls_dummy_mul_10s_10s_18_1_1_404                                           |   107|
|197   |    mul_10s_10s_18_1_1_U13                                           |hls_dummy_mul_10s_10s_18_1_1_405                                           |   111|
|198   |    mul_10s_10s_18_1_1_U130                                          |hls_dummy_mul_10s_10s_18_1_1_406                                           |   107|
|199   |    mul_10s_10s_18_1_1_U131                                          |hls_dummy_mul_10s_10s_18_1_1_407                                           |    79|
|200   |    mul_10s_10s_18_1_1_U132                                          |hls_dummy_mul_10s_10s_18_1_1_408                                           |    75|
|201   |    mul_10s_10s_18_1_1_U133                                          |hls_dummy_mul_10s_10s_18_1_1_409                                           |   116|
|202   |    mul_10s_10s_18_1_1_U134                                          |hls_dummy_mul_10s_10s_18_1_1_410                                           |    76|
|203   |    mul_10s_10s_18_1_1_U135                                          |hls_dummy_mul_10s_10s_18_1_1_411                                           |    80|
|204   |    mul_10s_10s_18_1_1_U136                                          |hls_dummy_mul_10s_10s_18_1_1_412                                           |    80|
|205   |    mul_10s_10s_18_1_1_U137                                          |hls_dummy_mul_10s_10s_18_1_1_413                                           |   109|
|206   |    mul_10s_10s_18_1_1_U138                                          |hls_dummy_mul_10s_10s_18_1_1_414                                           |    71|
|207   |    mul_10s_10s_18_1_1_U139                                          |hls_dummy_mul_10s_10s_18_1_1_415                                           |    71|
|208   |    mul_10s_10s_18_1_1_U14                                           |hls_dummy_mul_10s_10s_18_1_1_416                                           |   145|
|209   |    mul_10s_10s_18_1_1_U140                                          |hls_dummy_mul_10s_10s_18_1_1_417                                           |   109|
|210   |    mul_10s_10s_18_1_1_U141                                          |hls_dummy_mul_10s_10s_18_1_1_418                                           |   113|
|211   |    mul_10s_10s_18_1_1_U142                                          |hls_dummy_mul_10s_10s_18_1_1_419                                           |    71|
|212   |    mul_10s_10s_18_1_1_U143                                          |hls_dummy_mul_10s_10s_18_1_1_420                                           |    17|
|213   |    mul_10s_10s_18_1_1_U144                                          |hls_dummy_mul_10s_10s_18_1_1_421                                           |    68|
|214   |    mul_10s_10s_18_1_1_U145                                          |hls_dummy_mul_10s_10s_18_1_1_422                                           |   107|
|215   |    mul_10s_10s_18_1_1_U146                                          |hls_dummy_mul_10s_10s_18_1_1_423                                           |   107|
|216   |    mul_10s_10s_18_1_1_U147                                          |hls_dummy_mul_10s_10s_18_1_1_424                                           |    84|
|217   |    mul_10s_10s_18_1_1_U148                                          |hls_dummy_mul_10s_10s_18_1_1_425                                           |   107|
|218   |    mul_10s_10s_18_1_1_U149                                          |hls_dummy_mul_10s_10s_18_1_1_426                                           |   107|
|219   |    mul_10s_10s_18_1_1_U15                                           |hls_dummy_mul_10s_10s_18_1_1_427                                           |   112|
|220   |    mul_10s_10s_18_1_1_U150                                          |hls_dummy_mul_10s_10s_18_1_1_428                                           |    79|
|221   |    mul_10s_10s_18_1_1_U151                                          |hls_dummy_mul_10s_10s_18_1_1_429                                           |    75|
|222   |    mul_10s_10s_18_1_1_U152                                          |hls_dummy_mul_10s_10s_18_1_1_430                                           |   116|
|223   |    mul_10s_10s_18_1_1_U153                                          |hls_dummy_mul_10s_10s_18_1_1_431                                           |    76|
|224   |    mul_10s_10s_18_1_1_U154                                          |hls_dummy_mul_10s_10s_18_1_1_432                                           |    80|
|225   |    mul_10s_10s_18_1_1_U155                                          |hls_dummy_mul_10s_10s_18_1_1_433                                           |    80|
|226   |    mul_10s_10s_18_1_1_U156                                          |hls_dummy_mul_10s_10s_18_1_1_434                                           |   109|
|227   |    mul_10s_10s_18_1_1_U157                                          |hls_dummy_mul_10s_10s_18_1_1_435                                           |    71|
|228   |    mul_10s_10s_18_1_1_U158                                          |hls_dummy_mul_10s_10s_18_1_1_436                                           |    71|
|229   |    mul_10s_10s_18_1_1_U159                                          |hls_dummy_mul_10s_10s_18_1_1_437                                           |   109|
|230   |    mul_10s_10s_18_1_1_U16                                           |hls_dummy_mul_10s_10s_18_1_1_438                                           |   111|
|231   |    mul_10s_10s_18_1_1_U160                                          |hls_dummy_mul_10s_10s_18_1_1_439                                           |   113|
|232   |    mul_10s_10s_18_1_1_U161                                          |hls_dummy_mul_10s_10s_18_1_1_440                                           |    71|
|233   |    mul_10s_10s_18_1_1_U162                                          |hls_dummy_mul_10s_10s_18_1_1_441                                           |    17|
|234   |    mul_10s_10s_18_1_1_U163                                          |hls_dummy_mul_10s_10s_18_1_1_442                                           |    68|
|235   |    mul_10s_10s_18_1_1_U164                                          |hls_dummy_mul_10s_10s_18_1_1_443                                           |   107|
|236   |    mul_10s_10s_18_1_1_U165                                          |hls_dummy_mul_10s_10s_18_1_1_444                                           |   107|
|237   |    mul_10s_10s_18_1_1_U166                                          |hls_dummy_mul_10s_10s_18_1_1_445                                           |    84|
|238   |    mul_10s_10s_18_1_1_U167                                          |hls_dummy_mul_10s_10s_18_1_1_446                                           |   107|
|239   |    mul_10s_10s_18_1_1_U168                                          |hls_dummy_mul_10s_10s_18_1_1_447                                           |   107|
|240   |    mul_10s_10s_18_1_1_U169                                          |hls_dummy_mul_10s_10s_18_1_1_448                                           |    79|
|241   |    mul_10s_10s_18_1_1_U17                                           |hls_dummy_mul_10s_10s_18_1_1_449                                           |   138|
|242   |    mul_10s_10s_18_1_1_U170                                          |hls_dummy_mul_10s_10s_18_1_1_450                                           |    75|
|243   |    mul_10s_10s_18_1_1_U171                                          |hls_dummy_mul_10s_10s_18_1_1_451                                           |   116|
|244   |    mul_10s_10s_18_1_1_U172                                          |hls_dummy_mul_10s_10s_18_1_1_452                                           |    76|
|245   |    mul_10s_10s_18_1_1_U173                                          |hls_dummy_mul_10s_10s_18_1_1_453                                           |    80|
|246   |    mul_10s_10s_18_1_1_U174                                          |hls_dummy_mul_10s_10s_18_1_1_454                                           |    80|
|247   |    mul_10s_10s_18_1_1_U175                                          |hls_dummy_mul_10s_10s_18_1_1_455                                           |   109|
|248   |    mul_10s_10s_18_1_1_U176                                          |hls_dummy_mul_10s_10s_18_1_1_456                                           |    71|
|249   |    mul_10s_10s_18_1_1_U177                                          |hls_dummy_mul_10s_10s_18_1_1_457                                           |    71|
|250   |    mul_10s_10s_18_1_1_U178                                          |hls_dummy_mul_10s_10s_18_1_1_458                                           |   109|
|251   |    mul_10s_10s_18_1_1_U179                                          |hls_dummy_mul_10s_10s_18_1_1_459                                           |   113|
|252   |    mul_10s_10s_18_1_1_U18                                           |hls_dummy_mul_10s_10s_18_1_1_460                                           |   126|
|253   |    mul_10s_10s_18_1_1_U180                                          |hls_dummy_mul_10s_10s_18_1_1_461                                           |    71|
|254   |    mul_10s_10s_18_1_1_U181                                          |hls_dummy_mul_10s_10s_18_1_1_462                                           |    17|
|255   |    mul_10s_10s_18_1_1_U182                                          |hls_dummy_mul_10s_10s_18_1_1_463                                           |    68|
|256   |    mul_10s_10s_18_1_1_U183                                          |hls_dummy_mul_10s_10s_18_1_1_464                                           |   107|
|257   |    mul_10s_10s_18_1_1_U184                                          |hls_dummy_mul_10s_10s_18_1_1_465                                           |   107|
|258   |    mul_10s_10s_18_1_1_U185                                          |hls_dummy_mul_10s_10s_18_1_1_466                                           |    84|
|259   |    mul_10s_10s_18_1_1_U186                                          |hls_dummy_mul_10s_10s_18_1_1_467                                           |   107|
|260   |    mul_10s_10s_18_1_1_U187                                          |hls_dummy_mul_10s_10s_18_1_1_468                                           |   107|
|261   |    mul_10s_10s_18_1_1_U188                                          |hls_dummy_mul_10s_10s_18_1_1_469                                           |    79|
|262   |    mul_10s_10s_18_1_1_U189                                          |hls_dummy_mul_10s_10s_18_1_1_470                                           |    75|
|263   |    mul_10s_10s_18_1_1_U19                                           |hls_dummy_mul_10s_10s_18_1_1_471                                           |   130|
|264   |    mul_10s_10s_18_1_1_U190                                          |hls_dummy_mul_10s_10s_18_1_1_472                                           |   116|
|265   |    mul_10s_10s_18_1_1_U191                                          |hls_dummy_mul_10s_10s_18_1_1_473                                           |    76|
|266   |    mul_10s_10s_18_1_1_U192                                          |hls_dummy_mul_10s_10s_18_1_1_474                                           |    80|
|267   |    mul_10s_10s_18_1_1_U193                                          |hls_dummy_mul_10s_10s_18_1_1_475                                           |    80|
|268   |    mul_10s_10s_18_1_1_U194                                          |hls_dummy_mul_10s_10s_18_1_1_476                                           |   109|
|269   |    mul_10s_10s_18_1_1_U195                                          |hls_dummy_mul_10s_10s_18_1_1_477                                           |    71|
|270   |    mul_10s_10s_18_1_1_U196                                          |hls_dummy_mul_10s_10s_18_1_1_478                                           |    71|
|271   |    mul_10s_10s_18_1_1_U197                                          |hls_dummy_mul_10s_10s_18_1_1_479                                           |   109|
|272   |    mul_10s_10s_18_1_1_U198                                          |hls_dummy_mul_10s_10s_18_1_1_480                                           |   113|
|273   |    mul_10s_10s_18_1_1_U199                                          |hls_dummy_mul_10s_10s_18_1_1_481                                           |    71|
|274   |    mul_10s_10s_18_1_1_U20                                           |hls_dummy_mul_10s_10s_18_1_1_482                                           |    64|
|275   |    mul_10s_10s_18_1_1_U21                                           |hls_dummy_mul_10s_10s_18_1_1_483                                           |    81|
|276   |    mul_10s_10s_18_1_1_U22                                           |hls_dummy_mul_10s_10s_18_1_1_484                                           |    81|
|277   |    mul_10s_10s_18_1_1_U23                                           |hls_dummy_mul_10s_10s_18_1_1_485                                           |   106|
|278   |    mul_10s_10s_18_1_1_U24                                           |hls_dummy_mul_10s_10s_18_1_1_486                                           |    72|
|279   |    mul_10s_10s_18_1_1_U25                                           |hls_dummy_mul_10s_10s_18_1_1_487                                           |    72|
|280   |    mul_10s_10s_18_1_1_U26                                           |hls_dummy_mul_10s_10s_18_1_1_488                                           |   106|
|281   |    mul_10s_10s_18_1_1_U27                                           |hls_dummy_mul_10s_10s_18_1_1_489                                           |   110|
|282   |    mul_10s_10s_18_1_1_U28                                           |hls_dummy_mul_10s_10s_18_1_1_490                                           |    72|
|283   |    mul_10s_10s_18_1_1_U29                                           |hls_dummy_mul_10s_10s_18_1_1_491                                           |    17|
|284   |    mul_10s_10s_18_1_1_U30                                           |hls_dummy_mul_10s_10s_18_1_1_492                                           |    64|
|285   |    mul_10s_10s_18_1_1_U31                                           |hls_dummy_mul_10s_10s_18_1_1_493                                           |   107|
|286   |    mul_10s_10s_18_1_1_U32                                           |hls_dummy_mul_10s_10s_18_1_1_494                                           |   107|
|287   |    mul_10s_10s_18_1_1_U33                                           |hls_dummy_mul_10s_10s_18_1_1_495                                           |    84|
|288   |    mul_10s_10s_18_1_1_U34                                           |hls_dummy_mul_10s_10s_18_1_1_496                                           |   107|
|289   |    mul_10s_10s_18_1_1_U35                                           |hls_dummy_mul_10s_10s_18_1_1_497                                           |   107|
|290   |    mul_10s_10s_18_1_1_U36                                           |hls_dummy_mul_10s_10s_18_1_1_498                                           |    79|
|291   |    mul_10s_10s_18_1_1_U37                                           |hls_dummy_mul_10s_10s_18_1_1_499                                           |    75|
|292   |    mul_10s_10s_18_1_1_U38                                           |hls_dummy_mul_10s_10s_18_1_1_500                                           |   116|
|293   |    mul_10s_10s_18_1_1_U39                                           |hls_dummy_mul_10s_10s_18_1_1_501                                           |    64|
|294   |    mul_10s_10s_18_1_1_U40                                           |hls_dummy_mul_10s_10s_18_1_1_502                                           |    80|
|295   |    mul_10s_10s_18_1_1_U41                                           |hls_dummy_mul_10s_10s_18_1_1_503                                           |    80|
|296   |    mul_10s_10s_18_1_1_U42                                           |hls_dummy_mul_10s_10s_18_1_1_504                                           |   109|
|297   |    mul_10s_10s_18_1_1_U43                                           |hls_dummy_mul_10s_10s_18_1_1_505                                           |    71|
|298   |    mul_10s_10s_18_1_1_U44                                           |hls_dummy_mul_10s_10s_18_1_1_506                                           |    71|
|299   |    mul_10s_10s_18_1_1_U45                                           |hls_dummy_mul_10s_10s_18_1_1_507                                           |   109|
|300   |    mul_10s_10s_18_1_1_U46                                           |hls_dummy_mul_10s_10s_18_1_1_508                                           |   113|
|301   |    mul_10s_10s_18_1_1_U47                                           |hls_dummy_mul_10s_10s_18_1_1_509                                           |    71|
|302   |    mul_10s_10s_18_1_1_U48                                           |hls_dummy_mul_10s_10s_18_1_1_510                                           |    17|
|303   |    mul_10s_10s_18_1_1_U49                                           |hls_dummy_mul_10s_10s_18_1_1_511                                           |    68|
|304   |    mul_10s_10s_18_1_1_U50                                           |hls_dummy_mul_10s_10s_18_1_1_512                                           |   107|
|305   |    mul_10s_10s_18_1_1_U51                                           |hls_dummy_mul_10s_10s_18_1_1_513                                           |   107|
|306   |    mul_10s_10s_18_1_1_U52                                           |hls_dummy_mul_10s_10s_18_1_1_514                                           |    84|
|307   |    mul_10s_10s_18_1_1_U53                                           |hls_dummy_mul_10s_10s_18_1_1_515                                           |   107|
|308   |    mul_10s_10s_18_1_1_U54                                           |hls_dummy_mul_10s_10s_18_1_1_516                                           |   107|
|309   |    mul_10s_10s_18_1_1_U55                                           |hls_dummy_mul_10s_10s_18_1_1_517                                           |    79|
|310   |    mul_10s_10s_18_1_1_U56                                           |hls_dummy_mul_10s_10s_18_1_1_518                                           |    75|
|311   |    mul_10s_10s_18_1_1_U57                                           |hls_dummy_mul_10s_10s_18_1_1_519                                           |   116|
|312   |    mul_10s_10s_18_1_1_U58                                           |hls_dummy_mul_10s_10s_18_1_1_520                                           |    76|
|313   |    mul_10s_10s_18_1_1_U59                                           |hls_dummy_mul_10s_10s_18_1_1_521                                           |    80|
|314   |    mul_10s_10s_18_1_1_U60                                           |hls_dummy_mul_10s_10s_18_1_1_522                                           |    80|
|315   |    mul_10s_10s_18_1_1_U61                                           |hls_dummy_mul_10s_10s_18_1_1_523                                           |   109|
|316   |    mul_10s_10s_18_1_1_U62                                           |hls_dummy_mul_10s_10s_18_1_1_524                                           |    71|
|317   |    mul_10s_10s_18_1_1_U63                                           |hls_dummy_mul_10s_10s_18_1_1_525                                           |    71|
|318   |    mul_10s_10s_18_1_1_U64                                           |hls_dummy_mul_10s_10s_18_1_1_526                                           |   109|
|319   |    mul_10s_10s_18_1_1_U65                                           |hls_dummy_mul_10s_10s_18_1_1_527                                           |   113|
|320   |    mul_10s_10s_18_1_1_U66                                           |hls_dummy_mul_10s_10s_18_1_1_528                                           |    71|
|321   |    mul_10s_10s_18_1_1_U67                                           |hls_dummy_mul_10s_10s_18_1_1_529                                           |    17|
|322   |    mul_10s_10s_18_1_1_U68                                           |hls_dummy_mul_10s_10s_18_1_1_530                                           |    68|
|323   |    mul_10s_10s_18_1_1_U69                                           |hls_dummy_mul_10s_10s_18_1_1_531                                           |   107|
|324   |    mul_10s_10s_18_1_1_U70                                           |hls_dummy_mul_10s_10s_18_1_1_532                                           |   107|
|325   |    mul_10s_10s_18_1_1_U71                                           |hls_dummy_mul_10s_10s_18_1_1_533                                           |    84|
|326   |    mul_10s_10s_18_1_1_U72                                           |hls_dummy_mul_10s_10s_18_1_1_534                                           |   107|
|327   |    mul_10s_10s_18_1_1_U73                                           |hls_dummy_mul_10s_10s_18_1_1_535                                           |   107|
|328   |    mul_10s_10s_18_1_1_U74                                           |hls_dummy_mul_10s_10s_18_1_1_536                                           |    79|
|329   |    mul_10s_10s_18_1_1_U75                                           |hls_dummy_mul_10s_10s_18_1_1_537                                           |    75|
|330   |    mul_10s_10s_18_1_1_U76                                           |hls_dummy_mul_10s_10s_18_1_1_538                                           |   116|
|331   |    mul_10s_10s_18_1_1_U77                                           |hls_dummy_mul_10s_10s_18_1_1_539                                           |    76|
|332   |    mul_10s_10s_18_1_1_U78                                           |hls_dummy_mul_10s_10s_18_1_1_540                                           |    80|
|333   |    mul_10s_10s_18_1_1_U79                                           |hls_dummy_mul_10s_10s_18_1_1_541                                           |    80|
|334   |    mul_10s_10s_18_1_1_U80                                           |hls_dummy_mul_10s_10s_18_1_1_542                                           |   109|
|335   |    mul_10s_10s_18_1_1_U81                                           |hls_dummy_mul_10s_10s_18_1_1_543                                           |    71|
|336   |    mul_10s_10s_18_1_1_U82                                           |hls_dummy_mul_10s_10s_18_1_1_544                                           |    71|
|337   |    mul_10s_10s_18_1_1_U83                                           |hls_dummy_mul_10s_10s_18_1_1_545                                           |   109|
|338   |    mul_10s_10s_18_1_1_U84                                           |hls_dummy_mul_10s_10s_18_1_1_546                                           |   113|
|339   |    mul_10s_10s_18_1_1_U85                                           |hls_dummy_mul_10s_10s_18_1_1_547                                           |    71|
|340   |    mul_10s_10s_18_1_1_U86                                           |hls_dummy_mul_10s_10s_18_1_1_548                                           |    17|
|341   |    mul_10s_10s_18_1_1_U87                                           |hls_dummy_mul_10s_10s_18_1_1_549                                           |    68|
|342   |    mul_10s_10s_18_1_1_U88                                           |hls_dummy_mul_10s_10s_18_1_1_550                                           |   107|
|343   |    mul_10s_10s_18_1_1_U89                                           |hls_dummy_mul_10s_10s_18_1_1_551                                           |   107|
|344   |    mul_10s_10s_18_1_1_U90                                           |hls_dummy_mul_10s_10s_18_1_1_552                                           |    84|
|345   |    mul_10s_10s_18_1_1_U91                                           |hls_dummy_mul_10s_10s_18_1_1_553                                           |   107|
|346   |    mul_10s_10s_18_1_1_U92                                           |hls_dummy_mul_10s_10s_18_1_1_554                                           |   107|
|347   |    mul_10s_10s_18_1_1_U93                                           |hls_dummy_mul_10s_10s_18_1_1_555                                           |    79|
|348   |    mul_10s_10s_18_1_1_U94                                           |hls_dummy_mul_10s_10s_18_1_1_556                                           |    75|
|349   |    mul_10s_10s_18_1_1_U95                                           |hls_dummy_mul_10s_10s_18_1_1_557                                           |   116|
|350   |    mul_10s_10s_18_1_1_U96                                           |hls_dummy_mul_10s_10s_18_1_1_558                                           |    76|
|351   |    mul_10s_10s_18_1_1_U97                                           |hls_dummy_mul_10s_10s_18_1_1_559                                           |    80|
|352   |    mul_10s_10s_18_1_1_U98                                           |hls_dummy_mul_10s_10s_18_1_1_560                                           |    80|
|353   |    mul_10s_10s_18_1_1_U99                                           |hls_dummy_mul_10s_10s_18_1_1_561                                           |   109|
|354   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_U0  |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_s | 10918|
|355   |    mac_muladd_10s_10s_18ns_18_1_1_U352                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1                                   |    54|
|356   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_371                       |    54|
|357   |    mac_muladd_10s_10s_18ns_18_1_1_U353                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_78                                |    31|
|358   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_370                       |    31|
|359   |    mac_muladd_10s_10s_18ns_18_1_1_U354                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_79                                |    30|
|360   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_369                       |    30|
|361   |    mac_muladd_10s_10s_18ns_18_1_1_U355                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_80                                |    49|
|362   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_368                       |    49|
|363   |    mac_muladd_10s_10s_18ns_18_1_1_U356                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_81                                |    31|
|364   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_367                       |    31|
|365   |    mac_muladd_10s_10s_18ns_18_1_1_U357                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_82                                |    30|
|366   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_366                       |    30|
|367   |    mac_muladd_10s_10s_18ns_18_1_1_U358                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_83                                |    42|
|368   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_365                       |    42|
|369   |    mac_muladd_10s_10s_18ns_18_1_1_U359                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_84                                |    30|
|370   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_364                       |    30|
|371   |    mac_muladd_10s_10s_18ns_18_1_1_U360                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_85                                |    49|
|372   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_363                       |    49|
|373   |    mac_muladd_10s_10s_18ns_18_1_1_U362                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_86                                |    54|
|374   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_362                       |    54|
|375   |    mac_muladd_10s_10s_18ns_18_1_1_U363                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_87                                |    27|
|376   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_361                       |    27|
|377   |    mac_muladd_10s_10s_18ns_18_1_1_U364                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_88                                |    26|
|378   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_360                       |    26|
|379   |    mac_muladd_10s_10s_18ns_18_1_1_U365                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_89                                |    45|
|380   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_359                       |    45|
|381   |    mac_muladd_10s_10s_18ns_18_1_1_U366                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_90                                |    27|
|382   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_358                       |    27|
|383   |    mac_muladd_10s_10s_18ns_18_1_1_U367                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_91                                |    26|
|384   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_357                       |    26|
|385   |    mac_muladd_10s_10s_18ns_18_1_1_U368                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_92                                |    38|
|386   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_356                       |    38|
|387   |    mac_muladd_10s_10s_18ns_18_1_1_U369                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_93                                |    26|
|388   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_355                       |    26|
|389   |    mac_muladd_10s_10s_18ns_18_1_1_U370                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_94                                |    45|
|390   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_354                       |    45|
|391   |    mac_muladd_10s_10s_18ns_18_1_1_U372                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_95                                |    54|
|392   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_353                       |    54|
|393   |    mac_muladd_10s_10s_18ns_18_1_1_U373                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_96                                |    31|
|394   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_352                       |    31|
|395   |    mac_muladd_10s_10s_18ns_18_1_1_U374                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_97                                |    26|
|396   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_351                       |    26|
|397   |    mac_muladd_10s_10s_18ns_18_1_1_U375                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_98                                |    45|
|398   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_350                       |    45|
|399   |    mac_muladd_10s_10s_18ns_18_1_1_U376                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_99                                |    27|
|400   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_349                       |    27|
|401   |    mac_muladd_10s_10s_18ns_18_1_1_U377                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_100                               |    26|
|402   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_348                       |    26|
|403   |    mac_muladd_10s_10s_18ns_18_1_1_U378                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_101                               |    38|
|404   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_347                       |    38|
|405   |    mac_muladd_10s_10s_18ns_18_1_1_U379                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_102                               |    26|
|406   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_346                       |    26|
|407   |    mac_muladd_10s_10s_18ns_18_1_1_U380                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_103                               |    45|
|408   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_345                       |    45|
|409   |    mac_muladd_10s_10s_18ns_18_1_1_U382                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_104                               |    54|
|410   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_344                       |    54|
|411   |    mac_muladd_10s_10s_18ns_18_1_1_U383                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_105                               |    31|
|412   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_343                       |    31|
|413   |    mac_muladd_10s_10s_18ns_18_1_1_U384                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_106                               |    30|
|414   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_342                       |    30|
|415   |    mac_muladd_10s_10s_18ns_18_1_1_U385                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_107                               |    45|
|416   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_341                       |    45|
|417   |    mac_muladd_10s_10s_18ns_18_1_1_U386                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_108                               |    27|
|418   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_340                       |    27|
|419   |    mac_muladd_10s_10s_18ns_18_1_1_U387                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_109                               |    26|
|420   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_339                       |    26|
|421   |    mac_muladd_10s_10s_18ns_18_1_1_U388                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_110                               |    38|
|422   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_338                       |    38|
|423   |    mac_muladd_10s_10s_18ns_18_1_1_U389                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_111                               |    26|
|424   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_337                       |    26|
|425   |    mac_muladd_10s_10s_18ns_18_1_1_U390                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_112                               |    45|
|426   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_336                       |    45|
|427   |    mac_muladd_10s_10s_18ns_18_1_1_U392                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_113                               |    54|
|428   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_335                       |    54|
|429   |    mac_muladd_10s_10s_18ns_18_1_1_U393                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_114                               |    31|
|430   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_334                       |    31|
|431   |    mac_muladd_10s_10s_18ns_18_1_1_U394                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_115                               |    30|
|432   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_333                       |    30|
|433   |    mac_muladd_10s_10s_18ns_18_1_1_U395                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_116                               |    49|
|434   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_332                       |    49|
|435   |    mac_muladd_10s_10s_18ns_18_1_1_U396                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_117                               |    27|
|436   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_331                       |    27|
|437   |    mac_muladd_10s_10s_18ns_18_1_1_U397                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_118                               |    26|
|438   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_330                       |    26|
|439   |    mac_muladd_10s_10s_18ns_18_1_1_U398                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_119                               |    38|
|440   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_329                       |    38|
|441   |    mac_muladd_10s_10s_18ns_18_1_1_U399                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_120                               |    26|
|442   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_328                       |    26|
|443   |    mac_muladd_10s_10s_18ns_18_1_1_U400                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_121                               |    45|
|444   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_327                       |    45|
|445   |    mac_muladd_10s_10s_18ns_18_1_1_U402                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_122                               |    54|
|446   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_326                       |    54|
|447   |    mac_muladd_10s_10s_18ns_18_1_1_U403                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_123                               |    31|
|448   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_325                       |    31|
|449   |    mac_muladd_10s_10s_18ns_18_1_1_U404                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_124                               |    30|
|450   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_324                       |    30|
|451   |    mac_muladd_10s_10s_18ns_18_1_1_U405                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_125                               |    49|
|452   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_323                       |    49|
|453   |    mac_muladd_10s_10s_18ns_18_1_1_U406                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_126                               |    31|
|454   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_322                       |    31|
|455   |    mac_muladd_10s_10s_18ns_18_1_1_U407                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_127                               |    26|
|456   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_321                       |    26|
|457   |    mac_muladd_10s_10s_18ns_18_1_1_U408                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_128                               |    38|
|458   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_320                       |    38|
|459   |    mac_muladd_10s_10s_18ns_18_1_1_U409                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_129                               |    26|
|460   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_319                       |    26|
|461   |    mac_muladd_10s_10s_18ns_18_1_1_U410                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_130                               |    45|
|462   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_318                       |    45|
|463   |    mac_muladd_10s_10s_18ns_18_1_1_U412                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_131                               |    54|
|464   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_317                       |    54|
|465   |    mac_muladd_10s_10s_18ns_18_1_1_U413                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_132                               |    31|
|466   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_316                       |    31|
|467   |    mac_muladd_10s_10s_18ns_18_1_1_U414                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_133                               |    30|
|468   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_315                       |    30|
|469   |    mac_muladd_10s_10s_18ns_18_1_1_U415                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_134                               |    49|
|470   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_314                       |    49|
|471   |    mac_muladd_10s_10s_18ns_18_1_1_U416                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_135                               |    31|
|472   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_313                       |    31|
|473   |    mac_muladd_10s_10s_18ns_18_1_1_U417                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_136                               |    30|
|474   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_312                       |    30|
|475   |    mac_muladd_10s_10s_18ns_18_1_1_U418                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_137                               |    38|
|476   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_311                       |    38|
|477   |    mac_muladd_10s_10s_18ns_18_1_1_U419                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_138                               |    26|
|478   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_310                       |    26|
|479   |    mac_muladd_10s_10s_18ns_18_1_1_U420                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_139                               |    49|
|480   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_309                       |    49|
|481   |    mac_muladd_10s_10s_18ns_18_1_1_U422                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_140                               |    54|
|482   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_308                       |    54|
|483   |    mac_muladd_10s_10s_18ns_18_1_1_U423                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_141                               |    31|
|484   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_307                       |    31|
|485   |    mac_muladd_10s_10s_18ns_18_1_1_U424                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_142                               |    30|
|486   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_306                       |    30|
|487   |    mac_muladd_10s_10s_18ns_18_1_1_U425                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_143                               |    49|
|488   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_305                       |    49|
|489   |    mac_muladd_10s_10s_18ns_18_1_1_U426                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_144                               |    31|
|490   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_304                       |    31|
|491   |    mac_muladd_10s_10s_18ns_18_1_1_U427                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_145                               |    30|
|492   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_303                       |    30|
|493   |    mac_muladd_10s_10s_18ns_18_1_1_U428                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_146                               |    42|
|494   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_302                       |    42|
|495   |    mac_muladd_10s_10s_18ns_18_1_1_U429                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_147                               |    26|
|496   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_301                       |    26|
|497   |    mac_muladd_10s_10s_18ns_18_1_1_U430                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_148                               |    49|
|498   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_300                       |    49|
|499   |    mac_muladd_10s_10s_18ns_18_1_1_U432                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_149                               |    54|
|500   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_299                       |    54|
|501   |    mac_muladd_10s_10s_18ns_18_1_1_U433                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_150                               |    31|
|502   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_298                       |    31|
|503   |    mac_muladd_10s_10s_18ns_18_1_1_U434                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_151                               |    30|
|504   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_297                       |    30|
|505   |    mac_muladd_10s_10s_18ns_18_1_1_U435                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_152                               |    49|
|506   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_296                       |    49|
|507   |    mac_muladd_10s_10s_18ns_18_1_1_U436                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_153                               |    31|
|508   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_295                       |    31|
|509   |    mac_muladd_10s_10s_18ns_18_1_1_U437                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_154                               |    30|
|510   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_294                       |    30|
|511   |    mac_muladd_10s_10s_18ns_18_1_1_U438                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_155                               |    42|
|512   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_293                       |    42|
|513   |    mac_muladd_10s_10s_18ns_18_1_1_U439                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_156                               |    30|
|514   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_292                       |    30|
|515   |    mac_muladd_10s_10s_18ns_18_1_1_U440                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_157                               |    45|
|516   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_291                       |    45|
|517   |    mac_muladd_10s_10s_18ns_18_1_1_U442                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_158                               |    30|
|518   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_290                       |    30|
|519   |    mac_muladd_10s_10s_18ns_18_1_1_U443                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_159                               |    31|
|520   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_289                       |    31|
|521   |    mac_muladd_10s_10s_18ns_18_1_1_U444                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_160                               |    30|
|522   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_288                       |    30|
|523   |    mac_muladd_10s_10s_18ns_18_1_1_U445                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_161                               |    49|
|524   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_287                       |    49|
|525   |    mac_muladd_10s_10s_18ns_18_1_1_U446                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_162                               |    31|
|526   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_286                       |    31|
|527   |    mac_muladd_10s_10s_18ns_18_1_1_U447                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_163                               |    30|
|528   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_285                       |    30|
|529   |    mac_muladd_10s_10s_18ns_18_1_1_U448                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_164                               |    38|
|530   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_284                       |    38|
|531   |    mac_muladd_10s_10s_18ns_18_1_1_U449                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_165                               |    26|
|532   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_283                       |    26|
|533   |    mac_muladd_10s_10s_18ns_18_1_1_U450                              |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_166                               |    49|
|534   |      hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1_U             |hls_dummy_mac_muladd_10s_10s_18ns_18_1_1_DSP48_1                           |    49|
|535   |    mac_muladd_10s_9ns_18ns_18_1_1_U351                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1                                   |    30|
|536   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_282                       |    30|
|537   |    mac_muladd_10s_9ns_18ns_18_1_1_U361                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_167                               |    30|
|538   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_281                       |    30|
|539   |    mac_muladd_10s_9ns_18ns_18_1_1_U371                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_168                               |    30|
|540   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_280                       |    30|
|541   |    mac_muladd_10s_9ns_18ns_18_1_1_U381                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_169                               |    30|
|542   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_279                       |    30|
|543   |    mac_muladd_10s_9ns_18ns_18_1_1_U391                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_170                               |    30|
|544   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_278                       |    30|
|545   |    mac_muladd_10s_9ns_18ns_18_1_1_U401                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_171                               |    30|
|546   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_277                       |    30|
|547   |    mac_muladd_10s_9ns_18ns_18_1_1_U411                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_172                               |    30|
|548   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_276                       |    30|
|549   |    mac_muladd_10s_9ns_18ns_18_1_1_U421                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_173                               |    30|
|550   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_275                       |    30|
|551   |    mac_muladd_10s_9ns_18ns_18_1_1_U431                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_174                               |    30|
|552   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_274                       |    30|
|553   |    mac_muladd_10s_9ns_18ns_18_1_1_U441                              |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_175                               |    51|
|554   |      hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0_U             |hls_dummy_mac_muladd_10s_9ns_18ns_18_1_1_DSP48_0                           |    51|
|555   |    mul_10s_10s_18_1_1_U252                                          |hls_dummy_mul_10s_10s_18_1_1                                               |    70|
|556   |    mul_10s_10s_18_1_1_U253                                          |hls_dummy_mul_10s_10s_18_1_1_176                                           |    70|
|557   |    mul_10s_10s_18_1_1_U254                                          |hls_dummy_mul_10s_10s_18_1_1_177                                           |    70|
|558   |    mul_10s_10s_18_1_1_U255                                          |hls_dummy_mul_10s_10s_18_1_1_178                                           |    70|
|559   |    mul_10s_10s_18_1_1_U256                                          |hls_dummy_mul_10s_10s_18_1_1_179                                           |    70|
|560   |    mul_10s_10s_18_1_1_U257                                          |hls_dummy_mul_10s_10s_18_1_1_180                                           |    70|
|561   |    mul_10s_10s_18_1_1_U258                                          |hls_dummy_mul_10s_10s_18_1_1_181                                           |    70|
|562   |    mul_10s_10s_18_1_1_U259                                          |hls_dummy_mul_10s_10s_18_1_1_182                                           |    70|
|563   |    mul_10s_10s_18_1_1_U260                                          |hls_dummy_mul_10s_10s_18_1_1_183                                           |    70|
|564   |    mul_10s_10s_18_1_1_U262                                          |hls_dummy_mul_10s_10s_18_1_1_184                                           |    74|
|565   |    mul_10s_10s_18_1_1_U263                                          |hls_dummy_mul_10s_10s_18_1_1_185                                           |    70|
|566   |    mul_10s_10s_18_1_1_U264                                          |hls_dummy_mul_10s_10s_18_1_1_186                                           |    70|
|567   |    mul_10s_10s_18_1_1_U265                                          |hls_dummy_mul_10s_10s_18_1_1_187                                           |    70|
|568   |    mul_10s_10s_18_1_1_U266                                          |hls_dummy_mul_10s_10s_18_1_1_188                                           |    70|
|569   |    mul_10s_10s_18_1_1_U267                                          |hls_dummy_mul_10s_10s_18_1_1_189                                           |    70|
|570   |    mul_10s_10s_18_1_1_U268                                          |hls_dummy_mul_10s_10s_18_1_1_190                                           |    70|
|571   |    mul_10s_10s_18_1_1_U269                                          |hls_dummy_mul_10s_10s_18_1_1_191                                           |    70|
|572   |    mul_10s_10s_18_1_1_U270                                          |hls_dummy_mul_10s_10s_18_1_1_192                                           |    70|
|573   |    mul_10s_10s_18_1_1_U272                                          |hls_dummy_mul_10s_10s_18_1_1_193                                           |    70|
|574   |    mul_10s_10s_18_1_1_U273                                          |hls_dummy_mul_10s_10s_18_1_1_194                                           |    70|
|575   |    mul_10s_10s_18_1_1_U274                                          |hls_dummy_mul_10s_10s_18_1_1_195                                           |    70|
|576   |    mul_10s_10s_18_1_1_U275                                          |hls_dummy_mul_10s_10s_18_1_1_196                                           |    70|
|577   |    mul_10s_10s_18_1_1_U276                                          |hls_dummy_mul_10s_10s_18_1_1_197                                           |    70|
|578   |    mul_10s_10s_18_1_1_U277                                          |hls_dummy_mul_10s_10s_18_1_1_198                                           |    70|
|579   |    mul_10s_10s_18_1_1_U278                                          |hls_dummy_mul_10s_10s_18_1_1_199                                           |    70|
|580   |    mul_10s_10s_18_1_1_U279                                          |hls_dummy_mul_10s_10s_18_1_1_200                                           |    70|
|581   |    mul_10s_10s_18_1_1_U280                                          |hls_dummy_mul_10s_10s_18_1_1_201                                           |    70|
|582   |    mul_10s_10s_18_1_1_U282                                          |hls_dummy_mul_10s_10s_18_1_1_202                                           |    70|
|583   |    mul_10s_10s_18_1_1_U283                                          |hls_dummy_mul_10s_10s_18_1_1_203                                           |    70|
|584   |    mul_10s_10s_18_1_1_U284                                          |hls_dummy_mul_10s_10s_18_1_1_204                                           |    70|
|585   |    mul_10s_10s_18_1_1_U285                                          |hls_dummy_mul_10s_10s_18_1_1_205                                           |    70|
|586   |    mul_10s_10s_18_1_1_U286                                          |hls_dummy_mul_10s_10s_18_1_1_206                                           |    70|
|587   |    mul_10s_10s_18_1_1_U287                                          |hls_dummy_mul_10s_10s_18_1_1_207                                           |    70|
|588   |    mul_10s_10s_18_1_1_U288                                          |hls_dummy_mul_10s_10s_18_1_1_208                                           |    70|
|589   |    mul_10s_10s_18_1_1_U289                                          |hls_dummy_mul_10s_10s_18_1_1_209                                           |    70|
|590   |    mul_10s_10s_18_1_1_U290                                          |hls_dummy_mul_10s_10s_18_1_1_210                                           |    70|
|591   |    mul_10s_10s_18_1_1_U292                                          |hls_dummy_mul_10s_10s_18_1_1_211                                           |    70|
|592   |    mul_10s_10s_18_1_1_U293                                          |hls_dummy_mul_10s_10s_18_1_1_212                                           |    70|
|593   |    mul_10s_10s_18_1_1_U294                                          |hls_dummy_mul_10s_10s_18_1_1_213                                           |    70|
|594   |    mul_10s_10s_18_1_1_U295                                          |hls_dummy_mul_10s_10s_18_1_1_214                                           |    70|
|595   |    mul_10s_10s_18_1_1_U296                                          |hls_dummy_mul_10s_10s_18_1_1_215                                           |    70|
|596   |    mul_10s_10s_18_1_1_U297                                          |hls_dummy_mul_10s_10s_18_1_1_216                                           |    70|
|597   |    mul_10s_10s_18_1_1_U298                                          |hls_dummy_mul_10s_10s_18_1_1_217                                           |    70|
|598   |    mul_10s_10s_18_1_1_U299                                          |hls_dummy_mul_10s_10s_18_1_1_218                                           |    70|
|599   |    mul_10s_10s_18_1_1_U300                                          |hls_dummy_mul_10s_10s_18_1_1_219                                           |    70|
|600   |    mul_10s_10s_18_1_1_U302                                          |hls_dummy_mul_10s_10s_18_1_1_220                                           |    70|
|601   |    mul_10s_10s_18_1_1_U303                                          |hls_dummy_mul_10s_10s_18_1_1_221                                           |    70|
|602   |    mul_10s_10s_18_1_1_U304                                          |hls_dummy_mul_10s_10s_18_1_1_222                                           |    70|
|603   |    mul_10s_10s_18_1_1_U305                                          |hls_dummy_mul_10s_10s_18_1_1_223                                           |    70|
|604   |    mul_10s_10s_18_1_1_U306                                          |hls_dummy_mul_10s_10s_18_1_1_224                                           |    70|
|605   |    mul_10s_10s_18_1_1_U307                                          |hls_dummy_mul_10s_10s_18_1_1_225                                           |    70|
|606   |    mul_10s_10s_18_1_1_U308                                          |hls_dummy_mul_10s_10s_18_1_1_226                                           |    70|
|607   |    mul_10s_10s_18_1_1_U309                                          |hls_dummy_mul_10s_10s_18_1_1_227                                           |    70|
|608   |    mul_10s_10s_18_1_1_U310                                          |hls_dummy_mul_10s_10s_18_1_1_228                                           |    70|
|609   |    mul_10s_10s_18_1_1_U312                                          |hls_dummy_mul_10s_10s_18_1_1_229                                           |    70|
|610   |    mul_10s_10s_18_1_1_U313                                          |hls_dummy_mul_10s_10s_18_1_1_230                                           |    70|
|611   |    mul_10s_10s_18_1_1_U314                                          |hls_dummy_mul_10s_10s_18_1_1_231                                           |    70|
|612   |    mul_10s_10s_18_1_1_U315                                          |hls_dummy_mul_10s_10s_18_1_1_232                                           |    70|
|613   |    mul_10s_10s_18_1_1_U316                                          |hls_dummy_mul_10s_10s_18_1_1_233                                           |    70|
|614   |    mul_10s_10s_18_1_1_U317                                          |hls_dummy_mul_10s_10s_18_1_1_234                                           |    70|
|615   |    mul_10s_10s_18_1_1_U318                                          |hls_dummy_mul_10s_10s_18_1_1_235                                           |    70|
|616   |    mul_10s_10s_18_1_1_U319                                          |hls_dummy_mul_10s_10s_18_1_1_236                                           |    70|
|617   |    mul_10s_10s_18_1_1_U320                                          |hls_dummy_mul_10s_10s_18_1_1_237                                           |    70|
|618   |    mul_10s_10s_18_1_1_U322                                          |hls_dummy_mul_10s_10s_18_1_1_238                                           |    70|
|619   |    mul_10s_10s_18_1_1_U323                                          |hls_dummy_mul_10s_10s_18_1_1_239                                           |    70|
|620   |    mul_10s_10s_18_1_1_U324                                          |hls_dummy_mul_10s_10s_18_1_1_240                                           |    70|
|621   |    mul_10s_10s_18_1_1_U325                                          |hls_dummy_mul_10s_10s_18_1_1_241                                           |    70|
|622   |    mul_10s_10s_18_1_1_U326                                          |hls_dummy_mul_10s_10s_18_1_1_242                                           |    70|
|623   |    mul_10s_10s_18_1_1_U327                                          |hls_dummy_mul_10s_10s_18_1_1_243                                           |    70|
|624   |    mul_10s_10s_18_1_1_U328                                          |hls_dummy_mul_10s_10s_18_1_1_244                                           |    70|
|625   |    mul_10s_10s_18_1_1_U329                                          |hls_dummy_mul_10s_10s_18_1_1_245                                           |    70|
|626   |    mul_10s_10s_18_1_1_U330                                          |hls_dummy_mul_10s_10s_18_1_1_246                                           |    70|
|627   |    mul_10s_10s_18_1_1_U332                                          |hls_dummy_mul_10s_10s_18_1_1_247                                           |    70|
|628   |    mul_10s_10s_18_1_1_U333                                          |hls_dummy_mul_10s_10s_18_1_1_248                                           |    70|
|629   |    mul_10s_10s_18_1_1_U334                                          |hls_dummy_mul_10s_10s_18_1_1_249                                           |    70|
|630   |    mul_10s_10s_18_1_1_U335                                          |hls_dummy_mul_10s_10s_18_1_1_250                                           |    70|
|631   |    mul_10s_10s_18_1_1_U336                                          |hls_dummy_mul_10s_10s_18_1_1_251                                           |    70|
|632   |    mul_10s_10s_18_1_1_U337                                          |hls_dummy_mul_10s_10s_18_1_1_252                                           |    70|
|633   |    mul_10s_10s_18_1_1_U338                                          |hls_dummy_mul_10s_10s_18_1_1_253                                           |    70|
|634   |    mul_10s_10s_18_1_1_U339                                          |hls_dummy_mul_10s_10s_18_1_1_254                                           |    70|
|635   |    mul_10s_10s_18_1_1_U340                                          |hls_dummy_mul_10s_10s_18_1_1_255                                           |    70|
|636   |    mul_10s_10s_18_1_1_U342                                          |hls_dummy_mul_10s_10s_18_1_1_256                                           |    70|
|637   |    mul_10s_10s_18_1_1_U343                                          |hls_dummy_mul_10s_10s_18_1_1_257                                           |    70|
|638   |    mul_10s_10s_18_1_1_U344                                          |hls_dummy_mul_10s_10s_18_1_1_258                                           |    70|
|639   |    mul_10s_10s_18_1_1_U345                                          |hls_dummy_mul_10s_10s_18_1_1_259                                           |    70|
|640   |    mul_10s_10s_18_1_1_U346                                          |hls_dummy_mul_10s_10s_18_1_1_260                                           |    70|
|641   |    mul_10s_10s_18_1_1_U347                                          |hls_dummy_mul_10s_10s_18_1_1_261                                           |    70|
|642   |    mul_10s_10s_18_1_1_U348                                          |hls_dummy_mul_10s_10s_18_1_1_262                                           |    70|
|643   |    mul_10s_10s_18_1_1_U349                                          |hls_dummy_mul_10s_10s_18_1_1_263                                           |    70|
|644   |    mul_10s_10s_18_1_1_U350                                          |hls_dummy_mul_10s_10s_18_1_1_264                                           |    70|
|645   |    mul_10s_8s_18_1_1_U251                                           |hls_dummy_mul_10s_8s_18_1_1                                                |     6|
|646   |    mul_10s_8s_18_1_1_U261                                           |hls_dummy_mul_10s_8s_18_1_1_265                                            |     6|
|647   |    mul_10s_8s_18_1_1_U271                                           |hls_dummy_mul_10s_8s_18_1_1_266                                            |     6|
|648   |    mul_10s_8s_18_1_1_U281                                           |hls_dummy_mul_10s_8s_18_1_1_267                                            |     6|
|649   |    mul_10s_8s_18_1_1_U291                                           |hls_dummy_mul_10s_8s_18_1_1_268                                            |     6|
|650   |    mul_10s_8s_18_1_1_U301                                           |hls_dummy_mul_10s_8s_18_1_1_269                                            |     6|
|651   |    mul_10s_8s_18_1_1_U311                                           |hls_dummy_mul_10s_8s_18_1_1_270                                            |     6|
|652   |    mul_10s_8s_18_1_1_U321                                           |hls_dummy_mul_10s_8s_18_1_1_271                                            |     6|
|653   |    mul_10s_8s_18_1_1_U331                                           |hls_dummy_mul_10s_8s_18_1_1_272                                            |     6|
|654   |    mul_10s_8s_18_1_1_U341                                           |hls_dummy_mul_10s_8s_18_1_1_273                                            |     6|
|655   |  sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_10_2_5_3_0_ap_uint_10_10_10_1_10_4  |  4416|
+------+---------------------------------------------------------------------+---------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:22 ; elapsed = 00:04:44 . Memory (MB): peak = 5214.664 ; gain = 2782.625 ; free physical = 213616 ; free virtual = 403936
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 263 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:25 ; elapsed = 00:04:47 . Memory (MB): peak = 5218.574 ; gain = 2786.535 ; free physical = 226385 ; free virtual = 416745
Synthesis Optimization Complete : Time (s): cpu = 00:04:25 ; elapsed = 00:04:47 . Memory (MB): peak = 5218.574 ; gain = 2786.535 ; free physical = 226386 ; free virtual = 416745
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 5218.574 ; gain = 0.000 ; free physical = 226286 ; free virtual = 416741
INFO: [Netlist 29-17] Analyzing 4069 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5262.688 ; gain = 0.000 ; free physical = 226135 ; free virtual = 416720
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1105 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 100 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1004 instances

Synth Design complete | Checksum: 1b64d79d
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:48 ; elapsed = 00:05:08 . Memory (MB): peak = 5262.688 ; gain = 2854.508 ; free physical = 226129 ; free virtual = 416722
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17155.854; main = 4580.243; forked = 12802.830
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22222.512; main = 5262.691; forked = 17007.844
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5326.719 ; gain = 64.031 ; free physical = 226104 ; free virtual = 416714

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 78e82a25

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 5366.297 ; gain = 39.578 ; free physical = 226038 ; free virtual = 416720

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 27 inverters resulting in an inversion of 3196 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 132b604dc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 5366.297 ; gain = 0.000 ; free physical = 225931 ; free virtual = 416677
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 49 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9862646d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 5366.297 ; gain = 0.000 ; free physical = 225850 ; free virtual = 416604
INFO: [Opt 31-389] Phase Constant propagation created 9 cells and removed 24 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 547f896b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 5366.297 ; gain = 0.000 ; free physical = 225917 ; free virtual = 416691
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 16ce55b2d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 5366.297 ; gain = 0.000 ; free physical = 225905 ; free virtual = 416707
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: c840d74e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 5366.297 ; gain = 0.000 ; free physical = 225897 ; free virtual = 416707
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |              49  |                                              0  |
|  Constant propagation         |               9  |              24  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: cf25fe60

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 5366.297 ; gain = 0.000 ; free physical = 225897 ; free virtual = 416707

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: cf25fe60

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5366.297 ; gain = 0.000 ; free physical = 225893 ; free virtual = 416711

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: cf25fe60

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5366.297 ; gain = 0.000 ; free physical = 225893 ; free virtual = 416711

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5366.297 ; gain = 0.000 ; free physical = 225893 ; free virtual = 416711
Ending Netlist Obfuscation Task | Checksum: cf25fe60

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5366.297 ; gain = 0.000 ; free physical = 225893 ; free virtual = 416711
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:19 . Memory (MB): peak = 5366.297 ; gain = 103.609 ; free physical = 225893 ; free virtual = 416711
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Mon Jul  7 08:16:58 2025...
