# IEEE-754 Single Precision Floating Point Adder (Verilog)

## ğŸ“Œ Description
This project implements a 32-bit IEEE-754 Single Precision Floating Point Adder using Verilog. It handles sign, exponent alignment, mantissa addition, normalization, and result packing.

---

## ğŸ“¦ Files

| File             | Description                          |
|:----------------|:-------------------------------------|
| `ieee754add.v`   | IEEE-754 Floating Point Adder module  |
| `tb_ieee754add.v`| Testbench to verify the adder         |
| `README.md`      | Project documentation                 |

---

## ğŸ“ Format: IEEE-754 Single Precision

| Bit(s) | Field     | Description                    |
|:--------|:------------|:--------------------------------|
| 31       | Sign       | 0 = positive, 1 = negative       |
| 30â€“23    | Exponent   | 8-bit exponent (bias 127)        |
| 22â€“0     | Mantissa   | 23-bit significand (with hidden 1)|

---

## ğŸš€ Simulation Instructions

1. Install a Verilog simulator (Icarus Verilog / ModelSim / Vivado)
2. Compile and run:
```bash
iverilog -o sim ieee754add.v tb_ieee754add.v
vvp sim
