// Seed: 286399262
module module_0 ();
  id_1 :
  assert property (@(id_1 or negedge (id_1)) 1)
  else id_1 <= 1;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri1 id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_5(
      .id_0(1),
      .id_1(id_3),
      .id_2(id_4),
      .id_3(id_4 - 1),
      .id_4(id_3 - 1'h0),
      .id_5(1),
      .id_6((id_4)),
      .id_7('d0)
  );
  xor primCall (id_1, id_3, id_5);
  module_0 modCall_1 ();
endmodule
