$date
	Fri Sep 27 09:58:12 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Full_Adder_tb $end
$var wire 4 ! sc [3:0] $end
$var reg 4 " ab [3:0] $end
$scope module u1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var reg 1 % c $end
$var reg 1 & s $end
$upscope $end
$scope module u2 $end
$var wire 1 ' Cin $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * s $end
$var wire 1 + Cout $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
0#
b0 "
b0 !
$end
#20
b1 !
1&
1#
b1 "
#40
0#
1$
b10 "
#60
1*
1'
1%
b110 !
0&
1#
b11 "
#80
0'
1*
0%
b100 !
0+
0#
0$
1(
b100 "
#100
b101 !
1&
1#
b101 "
#120
0#
1$
b110 "
#140
0*
1+
1'
1%
b1010 !
0&
1#
b111 "
#160
1*
0'
0%
b100 !
0+
0#
0$
0(
1)
b1000 "
#180
b101 !
1&
1#
b1001 "
#200
0#
1$
b1010 "
#220
0*
1+
1'
1%
b1010 !
0&
1#
b1011 "
#240
0'
0*
0%
b1000 !
1+
0#
0$
1(
b1100 "
#260
b1001 !
1&
1#
b1101 "
#280
0#
1$
b1110 "
#300
1*
1+
1'
1%
b1110 !
0&
1#
b1111 "
#320
