<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Thu Jul 16 13:15:52 2015</TD>
  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2014.4 (64-bit)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>1071353</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>211036762_0_0_963</TD>
  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>zynq</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7z030</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>fbg676</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>39ecff11ecc259389e4d529652f94aa7</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>d2d197d5b2ba46b688cd702b59f6dbd2</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>0</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Ubuntu</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>Ubuntu 12.04.5 LTS</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-4770 CPU @ 3.40GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>3401.000 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>16.000 GB</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>srcsetcount=3</TD>
   <TD>constraintsetcount=1</TD>
   <TD>designmode=RTL</TD>
   <TD>prproject=false</TD>
</TR><TR ALIGN='LEFT'>   <TD>reconfigpartitioncount=0</TD>
   <TD>reconfigmodulecount=0</TD>
   <TD>hdproject=false</TD>
   <TD>partitioncount=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>currentsynthesisrun=synth_2</TD>
   <TD>currentimplrun=impl_2</TD>
</TR><TR ALIGN='LEFT'>   <TD>totalsynthesisruns=1</TD>
   <TD>totalimplruns=1</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=6</TD>
    <TD>carry4=275</TD>
    <TD>fdce=2</TD>
    <TD>fdpe=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=5724</TD>
    <TD>fdse=145</TD>
    <TD>gnd=127</TD>
    <TD>ibuf=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=3</TD>
    <TD>ibufds_diff_out=13</TD>
    <TD>idelayctrl=1</TD>
    <TD>idelaye2=28</TD>
</TR><TR ALIGN='LEFT'>    <TD>iserdese2=27</TD>
    <TD>lut1=438</TD>
    <TD>lut2=706</TD>
    <TD>lut3=899</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=1490</TD>
    <TD>lut5=1562</TD>
    <TD>lut6=3272</TD>
    <TD>mmcme2_adv=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7=147</TD>
    <TD>muxf8=13</TD>
    <TD>plle2_adv=1</TD>
    <TD>ramb18e1=5</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1=3</TD>
    <TD>srl16e=82</TD>
    <TD>vcc=45</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=6</TD>
    <TD>carry4=275</TD>
    <TD>fdce=2</TD>
    <TD>fdpe=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdre=5724</TD>
    <TD>fdse=145</TD>
    <TD>gnd=127</TD>
    <TD>ibuf=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds=29</TD>
    <TD>idelayctrl=1</TD>
    <TD>idelaye2=28</TD>
    <TD>iserdese2=27</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=438</TD>
    <TD>lut2=706</TD>
    <TD>lut3=899</TD>
    <TD>lut4=1490</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=1562</TD>
    <TD>lut6=3272</TD>
    <TD>mmcme2_adv=1</TD>
    <TD>muxf7=147</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=13</TD>
    <TD>plle2_adv=1</TD>
    <TD>ramb18e1=5</TD>
    <TD>ramb36e1=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=82</TD>
    <TD>vcc=45</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>placer</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=27082</TD>
    <TD>ff=26085</TD>
    <TD>bram36=10</TD>
    <TD>bram18=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=1184</TD>
    <TD>dsp=0</TD>
    <TD>iob=33</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=8</TD>
    <TD>pll=1</TD>
    <TD>bufr=0</TD>
    <TD>nets=76630</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=67690</TD>
    <TD>pins=407151</TD>
    <TD>bogomips=6800</TD>
    <TD>effort=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>threads=8</TD>
    <TD>placer_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
    <TD>placer_runtime=89.710000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=26085</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=9051</TD>
    <TD>bram_ports_augmented=3</TD>
    <TD>bram_ports_newly_gated=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>bram_ports_total=36</TD>
    <TD>flow_state=default</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-clocks=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-cell_types=default::all</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axis_dwidth_converter_v1_1_axis_dwidth_converter/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=axis_dwidth_converter</TD>
    <TD>x_ipversion=1.1</TD>
    <TD>x_ipcorerevision=3</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_family=zynq</TD>
    <TD>c_s_axis_tdata_width=80</TD>
    <TD>c_m_axis_tdata_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tid_width=1</TD>
    <TD>c_axis_tdest_width=1</TD>
    <TD>c_s_axis_tuser_width=10</TD>
    <TD>c_m_axis_tuser_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_signal_set=0b00000000000000000000000010010011</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>cameralink_to_axis/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=Xilinx.com</TD>
    <TD>x_iplibrary=user</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=cameralink_to_axis</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_wiz_v5_1/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>component_name=design_1_clk_wiz_0_0</TD>
    <TD>use_phase_alignment=true</TD>
    <TD>use_min_o_jitter=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_max_i_jitter=false</TD>
    <TD>use_dyn_phase_shift=false</TD>
    <TD>use_inclk_switchover=false</TD>
    <TD>use_dyn_reconfig=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>enable_axi=0</TD>
    <TD>feedback_source=FDBK_AUTO</TD>
    <TD>primitive=PLL</TD>
    <TD>num_out_clk=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>clkin1_period=5.0</TD>
    <TD>clkin2_period=10.0</TD>
    <TD>use_power_down=false</TD>
    <TD>use_reset=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_locked=true</TD>
    <TD>use_inclk_stopped=false</TD>
    <TD>feedback_type=SINGLE</TD>
    <TD>clock_mgr_type=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>manual_override=false</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>hls_cropping_strm/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=hls</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=hls_cropping_strm</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>x_ipcorerevision=1507151647</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>hls_cropping_vert_strm/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=hls</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=hls_cropping_vert_strm</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>x_ipcorerevision=1507151701</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>hls_ip_2014_4/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>hls_input_type=cxx</TD>
    <TD>hls_input_float=0</TD>
    <TD>hls_input_fixed=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_input_part=xc7z020clg484-1</TD>
    <TD>hls_input_clock=20.000000</TD>
    <TD>hls_input_arch=pipeline</TD>
    <TD>hls_syn_clock=31.944000</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_lat=3</TD>
    <TD>hls_syn_tpt=1</TD>
    <TD>hls_syn_mem=0</TD>
    <TD>hls_syn_dsp=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_ff=2081</TD>
    <TD>hls_syn_lut=6453</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>hls_ip_2014_4/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>hls_input_type=cxx</TD>
    <TD>hls_input_float=0</TD>
    <TD>hls_input_fixed=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_input_part=xc7z020clg484-1</TD>
    <TD>hls_input_clock=17.000000</TD>
    <TD>hls_input_arch=pipeline</TD>
    <TD>hls_syn_clock=21.688000</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_lat=1</TD>
    <TD>hls_syn_tpt=1</TD>
    <TD>hls_syn_mem=4</TD>
    <TD>hls_syn_dsp=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_ff=307</TD>
    <TD>hls_syn_lut=2439</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>hls_ip_2014_4/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>hls_input_type=cxx</TD>
    <TD>hls_input_float=0</TD>
    <TD>hls_input_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_input_part=xc7z020clg484-1</TD>
    <TD>hls_input_clock=10.000000</TD>
    <TD>hls_input_arch=pipeline</TD>
    <TD>hls_syn_clock=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_lat=2</TD>
    <TD>hls_syn_tpt=1</TD>
    <TD>hls_syn_mem=0</TD>
    <TD>hls_syn_dsp=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_ff=174</TD>
    <TD>hls_syn_lut=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>hls_ip_2014_4/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>hls_input_type=cxx</TD>
    <TD>hls_input_float=0</TD>
    <TD>hls_input_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_input_part=xc7z020clg484-1</TD>
    <TD>hls_input_clock=10.000000</TD>
    <TD>hls_input_arch=dataflow</TD>
    <TD>hls_syn_clock=1.998000</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_lat=0</TD>
    <TD>hls_syn_tpt=1</TD>
    <TD>hls_syn_mem=0</TD>
    <TD>hls_syn_dsp=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hls_syn_ff=4</TD>
    <TD>hls_syn_lut=66</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>hls_synchr_strm/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=hls</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=hls_synchr_strm</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>x_ipcorerevision=1507121746</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>hls_threshold/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=hls</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=hls_threshold</TD>
    <TD>x_ipversion=1.0</TD>
    <TD>x_ipcorerevision=1507101210</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_ila_v5_00_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>all_probe_same_mu=true</TD>
    <TD>all_probe_same_mu_cnt=4</TD>
    <TD>c_adv_trigger=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_depth=1024</TD>
    <TD>c_en_strg_qual=true</TD>
    <TD>c_input_pipe_stages=0</TD>
    <TD>c_num_of_probes=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe0_width=1</TD>
    <TD>c_probe1_width=1</TD>
    <TD>c_probe2_width=1</TD>
    <TD>c_trigin_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trigout_en=0</TD>
    <TD>component_name=u_ila_0_CV</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_ila_v5_00_a/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>all_probe_same_mu=true</TD>
    <TD>all_probe_same_mu_cnt=4</TD>
    <TD>c_adv_trigger=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_depth=1024</TD>
    <TD>c_en_strg_qual=true</TD>
    <TD>c_input_pipe_stages=0</TD>
    <TD>c_num_of_probes=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe0_width=1</TD>
    <TD>c_trigin_en=0</TD>
    <TD>c_trigout_en=0</TD>
    <TD>component_name=u_ila_1_CV</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_ila_v5_00_a/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>all_probe_same_mu=true</TD>
    <TD>all_probe_same_mu_cnt=4</TD>
    <TD>c_adv_trigger=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_depth=1024</TD>
    <TD>c_en_strg_qual=true</TD>
    <TD>c_input_pipe_stages=0</TD>
    <TD>c_num_of_probes=15</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe0_width=16</TD>
    <TD>c_probe10_width=1</TD>
    <TD>c_probe11_width=1</TD>
    <TD>c_probe12_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe13_width=1</TD>
    <TD>c_probe14_width=1</TD>
    <TD>c_probe1_width=1</TD>
    <TD>c_probe2_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe3_width=1</TD>
    <TD>c_probe4_width=1</TD>
    <TD>c_probe5_width=1</TD>
    <TD>c_probe6_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe7_width=1</TD>
    <TD>c_probe8_width=1</TD>
    <TD>c_probe9_width=1</TD>
    <TD>c_trigin_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trigout_en=0</TD>
    <TD>component_name=u_ila_2_CV</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_ila_v5_00_a/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>all_probe_same_mu=true</TD>
    <TD>all_probe_same_mu_cnt=4</TD>
    <TD>c_adv_trigger=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_data_depth=1024</TD>
    <TD>c_en_strg_qual=true</TD>
    <TD>c_input_pipe_stages=0</TD>
    <TD>c_num_of_probes=23</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe0_width=16</TD>
    <TD>c_probe10_width=1</TD>
    <TD>c_probe11_width=8</TD>
    <TD>c_probe12_width=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe13_width=1</TD>
    <TD>c_probe14_width=1</TD>
    <TD>c_probe15_width=1</TD>
    <TD>c_probe16_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe17_width=1</TD>
    <TD>c_probe18_width=1</TD>
    <TD>c_probe19_width=1</TD>
    <TD>c_probe1_width=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe20_width=1</TD>
    <TD>c_probe21_width=1</TD>
    <TD>c_probe22_width=1</TD>
    <TD>c_probe2_width=80</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe3_width=8</TD>
    <TD>c_probe4_width=1</TD>
    <TD>c_probe5_width=1</TD>
    <TD>c_probe6_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe7_width=1</TD>
    <TD>c_probe8_width=16</TD>
    <TD>c_probe9_width=16</TD>
    <TD>c_trigin_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_trigout_en=0</TD>
    <TD>component_name=u_ila_3_CV</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_xsdbm_v1_00_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>c_clk_input_freq_hz=300000000</TD>
    <TD>c_enable_clk_divider=false</TD>
    <TD>c_user_scan_chain=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xsdb_num_slaves=4</TD>
    <TD>component_name=dbg_hub_CV</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>util_reduced_logic/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=util_reduced_logic</TD>
    <TD>x_ipversion=2.0</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_operation=and</TD>
    <TD>c_size=8</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>util_vector_logic/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=util_vector_logic</TD>
    <TD>x_ipversion=2.0</TD>
    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_operation=not</TD>
    <TD>c_size=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>v_axi4s_vid_out_v3_0_axi4s_vid_out_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=v_axi4s_vid_out</TD>
    <TD>x_ipversion=3.0</TD>
    <TD>x_ipcorerevision=6</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_s_axis_video_data_width=8</TD>
    <TD>c_s_axis_video_format=3</TD>
    <TD>vid_out_data_width=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axis_video_tdata_width=16</TD>
    <TD>ram_addr_bits=10</TD>
    <TD>hysteresis_level=12</TD>
    <TD>fill_guardband=3</TD>
</TR><TR ALIGN='LEFT'>    <TD>vtg_master_slave=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>v_tc/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=v_tc</TD>
    <TD>x_ipversion=6.1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_has_axi4_lite=0</TD>
    <TD>c_has_intc_if=0</TD>
    <TD>c_gen_interlaced=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gen_hactive_size=64</TD>
    <TD>c_gen_vactive_size=768</TD>
    <TD>c_gen_cparity=0</TD>
    <TD>c_gen_fieldid_polarity=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gen_vblank_polarity=1</TD>
    <TD>c_gen_hblank_polarity=1</TD>
    <TD>c_gen_vsync_polarity=1</TD>
    <TD>c_gen_hsync_polarity=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gen_avideo_polarity=1</TD>
    <TD>c_gen_achroma_polarity=1</TD>
    <TD>c_gen_video_format=2</TD>
    <TD>c_gen_hframe_size=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gen_f0_vframe_size=800</TD>
    <TD>c_gen_f1_vframe_size=750</TD>
    <TD>c_gen_hsync_start=150</TD>
    <TD>c_gen_hsync_end=200</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gen_f0_vblank_hstart=64</TD>
    <TD>c_gen_f0_vblank_hend=64</TD>
    <TD>c_gen_f0_vsync_vstart=775</TD>
    <TD>c_gen_f0_vsync_vend=790</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gen_f0_vsync_hstart=64</TD>
    <TD>c_gen_f0_vsync_hend=64</TD>
    <TD>c_gen_f1_vblank_hstart=1280</TD>
    <TD>c_gen_f1_vblank_hend=1280</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gen_f1_vsync_vstart=724</TD>
    <TD>c_gen_f1_vsync_vend=729</TD>
    <TD>c_gen_f1_vsync_hstart=1280</TD>
    <TD>c_gen_f1_vsync_hend=1280</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fsync_hstart0=0</TD>
    <TD>c_fsync_vstart0=0</TD>
    <TD>c_fsync_hstart1=0</TD>
    <TD>c_fsync_vstart1=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fsync_hstart2=0</TD>
    <TD>c_fsync_vstart2=0</TD>
    <TD>c_fsync_hstart3=0</TD>
    <TD>c_fsync_vstart3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fsync_hstart4=0</TD>
    <TD>c_fsync_vstart4=0</TD>
    <TD>c_fsync_hstart5=0</TD>
    <TD>c_fsync_vstart5=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fsync_hstart6=0</TD>
    <TD>c_fsync_vstart6=0</TD>
    <TD>c_fsync_hstart7=0</TD>
    <TD>c_fsync_vstart7=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fsync_hstart8=0</TD>
    <TD>c_fsync_vstart8=0</TD>
    <TD>c_fsync_hstart9=0</TD>
    <TD>c_fsync_vstart9=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fsync_hstart10=0</TD>
    <TD>c_fsync_vstart10=0</TD>
    <TD>c_fsync_hstart11=0</TD>
    <TD>c_fsync_vstart11=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fsync_hstart12=0</TD>
    <TD>c_fsync_vstart12=0</TD>
    <TD>c_fsync_hstart13=0</TD>
    <TD>c_fsync_vstart13=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fsync_hstart14=0</TD>
    <TD>c_fsync_vstart14=0</TD>
    <TD>c_fsync_hstart15=0</TD>
    <TD>c_fsync_vstart15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_pixels=4096</TD>
    <TD>c_max_lines=4096</TD>
    <TD>c_num_fsyncs=1</TD>
    <TD>c_interlace_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gen_auto_switch=0</TD>
    <TD>c_detect_en=1</TD>
    <TD>c_sync_en=0</TD>
    <TD>c_generate_en=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_det_hsync_en=0</TD>
    <TD>c_det_vsync_en=0</TD>
    <TD>c_det_hblank_en=0</TD>
    <TD>c_det_vblank_en=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_det_avideo_en=1</TD>
    <TD>c_det_achroma_en=0</TD>
    <TD>c_gen_hsync_en=0</TD>
    <TD>c_gen_vsync_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gen_hblank_en=0</TD>
    <TD>c_gen_vblank_en=0</TD>
    <TD>c_gen_avideo_en=1</TD>
    <TD>c_gen_achroma_en=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_gen_fieldid_en=0</TD>
    <TD>c_det_fieldid_en=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>v_vid_in_axi4s_v3_0_vid_in_axi4s_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=v_vid_in_axi4s</TD>
    <TD>x_ipversion=3.0</TD>
    <TD>x_ipcorerevision=6</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>c_m_axis_video_data_width=10</TD>
    <TD>c_m_axis_video_format=6</TD>
    <TD>vid_in_data_width=80</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axis_video_tdata_width=80</TD>
    <TD>ram_addr_bits=10</TD>
    <TD>hysteresis_level=12</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xlconcat/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipproduct=Vivado 2014.4</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=xlconcat</TD>
    <TD>x_ipversion=2.1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>in0_width=1</TD>
    <TD>in1_width=1</TD>
    <TD>in2_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in3_width=1</TD>
    <TD>in4_width=1</TD>
    <TD>in5_width=1</TD>
    <TD>in6_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in7_width=1</TD>
    <TD>in8_width=1</TD>
    <TD>in9_width=1</TD>
    <TD>in10_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in11_width=1</TD>
    <TD>in12_width=1</TD>
    <TD>in13_width=1</TD>
    <TD>in14_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in15_width=1</TD>
    <TD>in16_width=1</TD>
    <TD>in17_width=1</TD>
    <TD>in18_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in19_width=1</TD>
    <TD>in20_width=1</TD>
    <TD>in21_width=1</TD>
    <TD>in22_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in23_width=1</TD>
    <TD>in24_width=1</TD>
    <TD>in25_width=1</TD>
    <TD>in26_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in27_width=1</TD>
    <TD>in28_width=1</TD>
    <TD>in29_width=1</TD>
    <TD>in30_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>in31_width=1</TD>
    <TD>dout_width=10</TD>
    <TD>num_ports=10</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-verbose=default::[not_specified]</TD>
    <TD>-hier=default::power</TD>
    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-file=[specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-l=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
    <TD>flow_state=routed</TD>
    <TD>family=zynq</TD>
</TR><TR ALIGN='LEFT'>    <TD>die=xc7z030fbg676-1</TD>
    <TD>package=fbg676</TD>
    <TD>speedgrade=-1</TD>
    <TD>version=2014.4</TD>
</TR><TR ALIGN='LEFT'>    <TD>platform=lin64</TD>
    <TD>temp_grade=commercial</TD>
    <TD>process=typical</TD>
    <TD>simulation_file=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>netlist_net_matched=NA</TD>
    <TD>pct_clock_constrained=13.050000</TD>
    <TD>pct_inputs_defined=10</TD>
    <TD>user_junc_temp=25.6 (C)</TD>
</TR><TR ALIGN='LEFT'>    <TD>ambient_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=1.9</TD>
    <TD>airflow=250 (LFM)</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetasa=3.4 (C/W)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>user_thetajb=5.6 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_board_temp=25.0 (C)</TD>
    <TD>junction_temp=25.6 (C)</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bi-dir_toggle=12.500000</TD>
    <TD>output_enable=1.000000</TD>
    <TD>bidir_output_enable=1.000000</TD>
    <TD>output_load=5.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>set/reset_probability=0.000000</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>toggle_rate=False</TD>
    <TD>signal_rate=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>static_prob=False</TD>
    <TD>read_saif=False</TD>
    <TD>on-chip_power=0.346585</TD>
    <TD>dynamic=0.196333</TD>
</TR><TR ALIGN='LEFT'>    <TD>effective_thetaja=1.9</TD>
    <TD>thetasa=3.4 (C/W)</TD>
    <TD>thetajb=5.6 (C/W)</TD>
    <TD>off-chip_power=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocks=0.066900</TD>
    <TD>logic=0.021299</TD>
    <TD>signals=0.035593</TD>
    <TD>bram=0.004545</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcm=0.000000</TD>
    <TD>pll=0.000000</TD>
    <TD>i/o=0.067997</TD>
    <TD>devstatic=0.150253</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_voltage=1.000000</TD>
    <TD>vccint_total_current=0.155628</TD>
    <TD>vccint_dynamic_current=0.134145</TD>
    <TD>vccint_static_current=0.021483</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccaux_total_current=0.060396</TD>
    <TD>vccaux_dynamic_current=0.034346</TD>
    <TD>vccaux_static_current=0.026050</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_voltage=3.300000</TD>
    <TD>vcco33_total_current=0.000000</TD>
    <TD>vcco33_dynamic_current=0.000000</TD>
    <TD>vcco33_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco25_total_current=0.001000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.001000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco18_total_current=0.001000</TD>
    <TD>vcco18_dynamic_current=0.000000</TD>
    <TD>vcco18_static_current=0.001000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_io_total_current=0.000000</TD>
    <TD>vccaux_io_dynamic_current=0.000000</TD>
    <TD>vccaux_io_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_voltage=1.000000</TD>
    <TD>vccbram_total_current=0.001641</TD>
    <TD>vccbram_dynamic_current=0.000365</TD>
    <TD>vccbram_static_current=0.001276</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_voltage=1.000000</TD>
    <TD>mgtavcc_total_current=0.000000</TD>
    <TD>mgtavcc_dynamic_current=0.000000</TD>
    <TD>mgtavcc_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_voltage=1.200000</TD>
    <TD>mgtavtt_total_current=0.000000</TD>
    <TD>mgtavtt_dynamic_current=0.000000</TD>
    <TD>mgtavtt_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_voltage=1.800000</TD>
    <TD>mgtvccaux_total_current=0.000000</TD>
    <TD>mgtvccaux_dynamic_current=0.000000</TD>
    <TD>mgtvccaux_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccpint_voltage=1.000000</TD>
    <TD>vccpint_total_current=0.016310</TD>
    <TD>vccpint_dynamic_current=0.000000</TD>
    <TD>vccpint_static_current=0.016310</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccpaux_voltage=1.800000</TD>
    <TD>vccpaux_total_current=0.010330</TD>
    <TD>vccpaux_dynamic_current=0.000000</TD>
    <TD>vccpaux_static_current=0.010330</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccpll_voltage=1.800000</TD>
    <TD>vccpll_total_current=0.003000</TD>
    <TD>vccpll_dynamic_current=0.000000</TD>
    <TD>vccpll_static_current=0.003000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_ddr_voltage=1.500000</TD>
    <TD>vcco_ddr_total_current=0.000000</TD>
    <TD>vcco_ddr_dynamic_current=0.000000</TD>
    <TD>vcco_ddr_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_mio0_voltage=1.800000</TD>
    <TD>vcco_mio0_total_current=0.000000</TD>
    <TD>vcco_mio0_dynamic_current=0.000000</TD>
    <TD>vcco_mio0_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_mio1_voltage=1.800000</TD>
    <TD>vcco_mio1_total_current=0.000000</TD>
    <TD>vcco_mio1_dynamic_current=0.000000</TD>
    <TD>vcco_mio1_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccadc_total_current=0.020000</TD>
    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.020000</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_io_activity=Low</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_overall=Low</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>slice_luts_used=26852</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_available=78600</TD>
    <TD>slice_luts_util_percentage=34.16</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=21575</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=78600</TD>
    <TD>lut_as_logic_util_percentage=27.44</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=5277</TD>
    <TD>lut_as_memory_fixed=0</TD>
    <TD>lut_as_memory_available=26600</TD>
    <TD>lut_as_memory_util_percentage=19.83</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_used=536</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_shift_register_used=4741</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=26085</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_available=157200</TD>
    <TD>slice_registers_util_percentage=16.59</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_used=26085</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_available=157200</TD>
    <TD>register_as_flip_flop_util_percentage=16.59</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_available=157200</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>f7_muxes_used=1208</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_available=39300</TD>
    <TD>f7_muxes_util_percentage=3.07</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_used=133</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_available=19650</TD>
    <TD>f8_muxes_util_percentage=0.67</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_used=10925</TD>
    <TD>slice_fixed=0</TD>
    <TD>slice_available=19650</TD>
    <TD>slice_util_percentage=55.59</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_used=6931</TD>
    <TD>slicel_fixed=0</TD>
    <TD>slicem_used=3994</TD>
    <TD>slicem_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=21575</TD>
    <TD>lut_as_logic_fixed=0</TD>
    <TD>lut_as_logic_available=78600</TD>
    <TD>lut_as_logic_util_percentage=27.44</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=19019</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=2556</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_memory_used=5277</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_available=26600</TD>
    <TD>lut_as_memory_util_percentage=19.83</TD>
    <TD>lut_as_distributed_ram_used=536</TD>
    <TD>lut_as_distributed_ram_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=0</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=512</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=24</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_as_shift_register_used=4741</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_output_only_used=7</TD>
    <TD>using_o5_output_only_fixed=</TD>
    <TD>using_o6_output_only_used=424</TD>
    <TD>using_o6_output_only_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_used=4310</TD>
    <TD>using_o5_and_o6_fixed=</TD>
    <TD>lut_flip_flop_pairs_used=33732</TD>
    <TD>lut_flip_flop_pairs_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_flip_flop_pairs_available=78600</TD>
    <TD>lut_flip_flop_pairs_util_percentage=42.91</TD>
    <TD>fully_used_lut_ff_pairs_used=15746</TD>
    <TD>fully_used_lut_ff_pairs_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_ff_pairs_with_unused_lut_used=6887</TD>
    <TD>lut_ff_pairs_with_unused_lut_fixed=</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_used=11099</TD>
    <TD>lut_ff_pairs_with_unused_flip_flop_fixed=</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_used=1184</TD>
    <TD>minimum_number_of_registers_lost_to_control_set_restriction_used=2547(Lost)</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_used=14</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_available=265</TD>
    <TD>block_ram_tile_util_percentage=5.28</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo*_used=10</TD>
    <TD>ramb36_fifo*_fixed=0</TD>
    <TD>ramb36_fifo*_available=265</TD>
    <TD>ramb36_fifo*_util_percentage=3.77</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_only_used=10</TD>
    <TD>ramb18_used=8</TD>
    <TD>ramb18_fixed=0</TD>
    <TD>ramb18_available=530</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_util_percentage=1.50</TD>
    <TD>ramb18e1_only_used=8</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_used=0</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_available=400</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_used=8</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_util_percentage=25.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_used=0</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_available=20</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=1</TD>
    <TD>mmcme2_adv_fixed=0</TD>
    <TD>mmcme2_adv_available=5</TD>
    <TD>mmcme2_adv_util_percentage=20.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_used=1</TD>
    <TD>plle2_adv_fixed=0</TD>
    <TD>plle2_adv_available=5</TD>
    <TD>plle2_adv_util_percentage=20.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_available=10</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_used=0</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_available=96</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_used=0</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_available=20</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_used=1</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_available=4</TD>
    <TD>bscane2_util_percentage=25.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_used=0</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_available=1</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_used=0</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_available=1</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_used=0</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_available=2</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_2_1_used=0</TD>
    <TD>pcie_2_1_fixed=0</TD>
    <TD>pcie_2_1_available=1</TD>
    <TD>pcie_2_1_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_used=0</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_available=1</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_used=0</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_available=1</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>fdre_used=25622</TD>
    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>lut6_used=11616</TD>
    <TD>lut6_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4_used=5015</TD>
    <TD>lut4_functional_category=LUT</TD>
    <TD>srl16e_used=4523</TD>
    <TD>srl16e_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e_used=4520</TD>
    <TD>srlc32e_functional_category=Distributed Memory</TD>
    <TD>lut5_used=3048</TD>
    <TD>lut5_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_used=2648</TD>
    <TD>lut3_functional_category=LUT</TD>
    <TD>carry4_used=1693</TD>
    <TD>carry4_functional_category=CarryLogic</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2_used=1293</TD>
    <TD>lut2_functional_category=LUT</TD>
    <TD>muxf7_used=1208</TD>
    <TD>muxf7_functional_category=MuxFx</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramd64e_used=512</TD>
    <TD>ramd64e_functional_category=Distributed Memory</TD>
    <TD>lut1_used=511</TD>
    <TD>lut1_functional_category=LUT</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdce_used=239</TD>
    <TD>fdce_functional_category=Flop &amp; Latch</TD>
    <TD>fdse_used=197</TD>
    <TD>fdse_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8_used=133</TD>
    <TD>muxf8_functional_category=MuxFx</TD>
    <TD>ramd32_used=36</TD>
    <TD>ramd32_functional_category=Distributed Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_used=29</TD>
    <TD>ibufds_functional_category=IO</TD>
    <TD>idelaye2_used=28</TD>
    <TD>idelaye2_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>iserdese2_used=27</TD>
    <TD>iserdese2_functional_category=IO</TD>
    <TD>fdpe_used=27</TD>
    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32_used=12</TD>
    <TD>rams32_functional_category=Distributed Memory</TD>
    <TD>ramb36e1_used=10</TD>
    <TD>ramb36e1_functional_category=Block Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc16e_used=8</TD>
    <TD>srlc16e_functional_category=Distributed Memory</TD>
    <TD>ramb18e1_used=8</TD>
    <TD>ramb18e1_functional_category=Block Memory</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg_used=8</TD>
    <TD>bufg_functional_category=Clock</TD>
    <TD>plle2_adv_used=1</TD>
    <TD>plle2_adv_functional_category=Clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_used=1</TD>
    <TD>mmcme2_adv_functional_category=Clock</TD>
    <TD>idelayctrl_used=1</TD>
    <TD>idelayctrl_functional_category=IO</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibuf_used=1</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>bscane2_used=1</TD>
    <TD>bscane2_functional_category=Others</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lvds=1</TD>
    <TD>lvcmos12=0</TD>
    <TD>lvcmos18=0</TD>
    <TD>lvcmos25=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvttl=0</TD>
    <TD>lvcmos33=0</TD>
    <TD>hsul_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_18=0</TD>
    <TD>lvdci_15=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>hslvdci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hslvdci_15=0</TD>
    <TD>lvdci_dv2_18=0</TD>
    <TD>diff_hstl_i_18=0</TD>
    <TD>lvdci_dv2_15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_18=0</TD>
    <TD>hstl_i=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=0</TD>
    <TD>hstl_i_dci=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>hstl_ii_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_r=0</TD>
    <TD>hstl_ii_t_dci=0</TD>
    <TD>diff_sstl135=0</TD>
    <TD>hstl_i_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_r=0</TD>
    <TD>hstl_ii_18=0</TD>
    <TD>diff_sstl12=0</TD>
    <TD>hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12=0</TD>
    <TD>hstl_ii_dci_18=0</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>hstl_ii_t_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_dci=0</TD>
    <TD>hstl_i_12=0</TD>
    <TD>diff_hstl_ii_t_dci=0</TD>
    <TD>sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_dci_18=0</TD>
    <TD>sstl18_ii=0</TD>
    <TD>diff_hstl_ii_dci_18=0</TD>
    <TD>sstl15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_t_dci_18=0</TD>
    <TD>sstl15_r=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
    <TD>sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii_dci=0</TD>
    <TD>sstl135_r=0</TD>
    <TD>diff_sstl18_ii_t_dci=0</TD>
    <TD>sstl12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_dci=0</TD>
    <TD>sstl18_i_dci=0</TD>
    <TD>diff_sstl15_t_dci=0</TD>
    <TD>sstl18_ii_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_dci=0</TD>
    <TD>sstl18_ii_t_dci=0</TD>
    <TD>diff_sstl135_t_dci=0</TD>
    <TD>sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl12_dci=0</TD>
    <TD>sstl15_t_dci=0</TD>
    <TD>diff_sstl12_t_dci=0</TD>
    <TD>sstl135_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12_dci=0</TD>
    <TD>sstl135_t_dci=0</TD>
    <TD>pci33_3=0</TD>
    <TD>sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>mobile_ddr=0</TD>
    <TD>sstl12_t_dci=0</TD>
    <TD>diff_mobile_ddr=0</TD>
    <TD>diff_hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>blvds_25=0</TD>
    <TD>diff_hstl_ii=0</TD>
    <TD>lvds_25=1</TD>
    <TD>rsds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>tmds_33=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>ppds_25=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lut=28426</TD>
    <TD>ff=26085</TD>
    <TD>bram36=10</TD>
    <TD>bram18=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>ctrls=1184</TD>
    <TD>dsp=0</TD>
    <TD>iob=33</TD>
    <TD>bufg=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=8</TD>
    <TD>pll=1</TD>
    <TD>bufr=0</TD>
    <TD>nets=76627</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=67687</TD>
    <TD>pins=407145</TD>
    <TD>bogomips=6800</TD>
    <TD>high_fanout_nets=12</TD>
</TR><TR ALIGN='LEFT'>    <TD>effort=2</TD>
    <TD>threads=8</TD>
    <TD>router_timing_driven=1</TD>
    <TD>timing_constraints_exist=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>congestion_level=0</TD>
    <TD>estimated_expansions=38348124</TD>
    <TD>actual_expansions=30953017</TD>
    <TD>router_runtime=309.250000</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-part=xc7z030fbg676-1</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-top=design_1_wrapper</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-generic=default::[not_specified]</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
    <TD>-constrset=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=none</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-directive=default::default</TD>
    <TD>-rtl=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-bufg=default::12</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-shreg_min_size=default::3</TD>
    <TD>-mode=default::default</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-resource_sharing=default::auto</TD>
    <TD>-control_set_opt_threshold=default::auto</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:01:15s</TD>
    <TD>memory_peak=1561.832MB</TD>
    <TD>memory_gain=695.934MB</TD>
    <TD>hls_ip=4</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
