/*
 * (C) Copyright 2017 Linaro
 * Jorge Ramirez-Ortiz <jorge.ramirez-ortiz@linaro.org>
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

#ifndef __HI3798cv200_H__
#define __HI3798cv200_H__

#define REG_BASE_PERI_CTRL		0xF8A20000
#define REG_BASE_CRG			0xF8A22000

/* DEVICES */
#define REG_BASE_MCI			0xF9830000
#define REG_BASE_UART0			0xF8B00000
/*USB Device base address */
#define HIOTG_BASE_ADDR 		0xF98C0000

/* PERI control registers (4KB) */
	/* USB2 PHY01 configuration register */
#define PERI_CTRL_USB0			(REG_BASE_PERI_CTRL + 0x120)
    /* USB2 controller configuration register */
#define PERI_CTRL_USB3			(REG_BASE_PERI_CTRL + 0x12c)
#define USB2_2P_CHIPID          	(1 << 28)

/* PERI CRG registers (4KB) */
	/* USB2 CTRL0 clock and soft reset */
#define PERI_CRG46			(REG_BASE_CRG + 0xb8)
#define USB2_BUS_CKEN			(1<<0)
#define USB2_OHCI48M_CKEN		(1<<1)
#define USB2_OHCI12M_CKEN		(1<<2)
#define USB2_OTG_UTMI_CKEN		(1<<3)
#define USB2_HST_PHY_CKEN		(1<<4)
#define USB2_UTMI0_CKEN			(1<<5)
#define USB2_BUS_SRST_REQ		(1<<12)
#define USB2_UTMI0_SRST_REQ		(1<<13)
#define USB2_HST_PHY_SYST_REQ		(1<<16)
#define USB2_OTG_PHY_SYST_REQ		(1<<17)
#define USB2_CLK48_SEL			(1<<20)

	/* USB2 PHY clock and soft reset */
#define PERI_CRG47			(REG_BASE_CRG + 0xbc)
#define USB2_PHY01_REF_CKEN		(1 << 0)
#define USB2_PHY2_REF_CKEN		(1 << 2)
#define USB2_PHY01_SRST_REQ		(1 << 4)
#define USB2_PHY2_SRST_REQ		(1 << 6)
#define USB2_PHY01_SRST_TREQ0		(1 << 8)
#define USB2_PHY01_SRST_TREQ1		(1 << 9)
#define USB2_PHY2_SRST_TREQ		(1 << 10)
#define USB2_PHY01_REFCLK_SEL		(1 << 12)
#define USB2_PHY2_REFCLK_SEL		(1 << 14)


//#define REG_GLB_ADDR 0xf98c0000
#define REG_GOTGCTL (HIOTG_BASE_ADDR+0X000)
#define REG_GOTGINT (HIOTG_BASE_ADDR+0X004)
#define REG_GAHBCFG (HIOTG_BASE_ADDR+0X008)
#define REG_GUSBCFG (HIOTG_BASE_ADDR+0X00C)
#define REG_GRSTCTL (HIOTG_BASE_ADDR+0X010)
#define REG_GINTSTS (HIOTG_BASE_ADDR+0X014)
#define REG_GINTMSK (HIOTG_BASE_ADDR+0X018)
#define REG_GRXSTSR (HIOTG_BASE_ADDR+0X01C)
#define REG_GRXSTSP (HIOTG_BASE_ADDR+0X020)
#define REG_GRXFSIZ (HIOTG_BASE_ADDR+0X024)
#define REG_GNPTXFSIZ (HIOTG_BASE_ADDR+0X028)
#define REG_GNPTXSTS (HIOTG_BASE_ADDR+0X02C)
#define REG_GI2CCTL (HIOTG_BASE_ADDR+0X030)
#define REG_GPVNDCTL (HIOTG_BASE_ADDR+0X034)
#define REG_GGPIO (HIOTG_BASE_ADDR+0X038)
#define REG_GUID (HIOTG_BASE_ADDR+0X03C)
#define REG_GSNPSID (HIOTG_BASE_ADDR+0X040)
#define REG_GHWCFG1 (HIOTG_BASE_ADDR+0X044)
#define REG_GHWCFG2 (HIOTG_BASE_ADDR+0X048)
#define REG_GHWCFG3 (HIOTG_BASE_ADDR+0X04C)
#define REG_GHWCFG4 (HIOTG_BASE_ADDR+0X050)
#define REG_GLPMCFG (HIOTG_BASE_ADDR+0X054)
#define REG_GPWRDN (HIOTG_BASE_ADDR+0X058)
#define REG_GDFIFOCFG (HIOTG_BASE_ADDR+0X05C)
#define REG_GADPCTL (HIOTG_BASE_ADDR+0X060)
#define REG_HPTXFSIZ (HIOTG_BASE_ADDR+0X100)
#define REG_DPTXFSIZN (HIOTG_BASE_ADDR+0X104)
#define REG_DIEPTXFN (HIOTG_BASE_ADDR+0X104)

#define REG_DEV_ADDR (HIOTG_BASE_ADDR+0X800)
#define REG_DCFG (REG_DEV_ADDR+0X000)
#define REG_DCTL (REG_DEV_ADDR+0X004)
#define REG_DSTS (REG_DEV_ADDR+0X008)
#define REG_DIEMSK (REG_DEV_ADDR+0X010)
#define REG_DOEMSK (REG_DEV_ADDR+0X014)
#define REG_DAINT (REG_DEV_ADDR+0X018)
#define REG_DAINTMSK (REG_DEV_ADDR+0X01C)
#define REG_DTKNQR1 (REG_DEV_ADDR+0X020)
#define REG_DTKNQR2 (REG_DEV_ADDR+0X024)
#define REG_DTKNQR3 (REG_DEV_ADDR+0X030)
#define REG_DTKNQR4 (REG_DEV_ADDR+0X034)
#define REG_DVBUSDIS (REG_DEV_ADDR+0X028)
#define REG_DVBUSPULSE (REG_DEV_ADDR+0X02C)
#define REG_DTHRCTL (REG_DEV_ADDR+0X030)
#define REG_DIEPEMPMAK (REG_DEV_ADDR+0X034)
#define REG_DEACHINT (REG_DEV_ADDR+0X038)
#define REG_DEACHINTMSK (REG_DEV_ADDR+0X03C)

#define REG_INEP0_ADDR (HIOTG_BASE_ADDR+0x900)
#define REG_DIEPCTL0 (REG_INEP0_ADDR+0x000)
#define REG_DIEPINT0 (REG_INEP0_ADDR+0x008)
#define REG_DIEPTSIZ0 (REG_INEP0_ADDR+0x010)
#define REG_DTXFSTS0 (REG_INEP0_ADDR+0x018)
#define REG_DIEPDMA0 (REG_INEP0_ADDR+0x014)

#define REG_INEP1_ADDR (HIOTG_BASE_ADDR+0x920)
#define REG_DIEPCTL1 (REG_INEP1_ADDR+0x000)
#define REG_DIEPINT1 (REG_INEP1_ADDR+0x008)
#define REG_DIEPTSIZ1 (REG_INEP1_ADDR+0x010)
#define REG_DTXFSTS1 (REG_INEP1_ADDR+0x018)
#define REG_DIEPDMA1 (REG_INEP1_ADDR+0x014)

#define REG_OUTEP0_ADDR (HIOTG_BASE_ADDR+0xb00)
#define REG_DOEPCTL0 (REG_OUTEP0_ADDR+0x000)
#define REG_DOEPINT0 (REG_OUTEP0_ADDR+0x008)
#define REG_DOEPTSIZ0 (REG_OUTEP0_ADDR+0x010)
#define REG_DOEPDMA0 (REG_OUTEP0_ADDR+0x014)

#define REG_OUTEP2_ADDR (HIOTG_BASE_ADDR+0xb40)
#define REG_DOEPCTL2 (REG_OUTEP2_ADDR+0x000)
#define REG_DOEPINT2 (REG_OUTEP2_ADDR+0x008)
#define REG_DOEPTSIZ2 (REG_OUTEP2_ADDR+0x010)
#define REG_DOEPDMA2 (REG_OUTEP2_ADDR+0x014)

#define REG_DATAFIFO0 (HIOTG_BASE_ADDR+0x1000)
#define REG_DATAFIFO1 (HIOTG_BASE_ADDR+0x2000)
#define REG_PCGCCTL (HIOTG_BASE_ADDR+0xE00)

#endif
