# SaxoFlow ðŸ”§ðŸ“

**A modular, beginner-friendly RTL design and verification environment for students, hobbyists, and new digital designers â€” built entirely using open-source tools.**

---

## ðŸŒŸ Why SaxoFlow?

Learning digital design is exciting â€” but getting started can feel overwhelming.

New learners often face challenges like:
- âŒ Confusing installation steps across tools
- âŒ No single flow for both FPGA & ASIC learning
- âŒ Lack of integration between simulation, synthesis, formal, and IDEs
- âŒ Difficulty setting up a working project quickly

**SaxoFlow is a unified, open-source CLI environment** that solves this by combining best-in-class tools into a simple Linux/WSL-compatible development flow.

Perfect for:
- ðŸŽ“ **University students** in VLSI, digital design, or FPGA courses
- ðŸ§  **Self-learners** diving into Verilog or SystemVerilog
- ðŸ› ï¸ **FPGA/ASIC beginners** building and verifying simple designs
- ðŸ§ª **Researchers & tinkerers** who want an open lab setup

---

## ðŸŽ¯ Goals

- âœ… Easy Verilog/SystemVerilog simulation with Icarus or Verilator
- âœ… Formal checking using SymbiYosys
- âœ… Waveform viewing with GTKWave
- âœ… One-liner CLI for each stage via `saxoflow`
- âœ… Modular: choose **FPGA**, **ASIC**, or **minimal** flows
- âœ… VSCode integration for code, wave, and testbench workflows
- âœ… Supports future **LLM-powered design/verification workflows**

## ðŸ“¦ Open Source Tools Included

| **Stage**        | **Tools**                                                                                                                                             | **Description**                                                                                   |
|------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------|
| **IDE**          | - [VSCode](https://code.visualstudio.com/)                                                                                                             | Lightweight IDE with HDL syntax highlighting and extensions                                       |
| **Simulation**   | - [Icarus Verilog](http://iverilog.icarus.com/)  
|                  | - [Verilator](https://www.veripool.org/verilator/)                                                                                                     | RTL simulation for Verilog/SystemVerilog designs                                                  |
| **Wave Viewer**  | - [GTKWave](http://gtkwave.sourceforge.net/)                                                                                                           | Graphical waveform viewer for `.vcd` and `.fst` files                                             |
| **Synthesis**    | - [Yosys](https://yosyshq.net/yosys/)                                                                                                                  | RTL-to-gate synthesis supporting Verilog and part of SystemVerilog                               |
| **Formal**       | - [SymbiYosys](https://symbiyosys.readthedocs.io/)                                                                                                     | Formal verification with assertions, safety/liveness properties via SMT solvers                  |
| **FPGA Tools**   | - [nextpnr](https://github.com/YosysHQ/nextpnr)  
|                  | - [openFPGALoader](https://github.com/trabucayre/openFPGALoader)                                                                                       | Place & route, bitstream generation, and uploading for supported FPGAs                           |
| **ASIC Tools**   | - [Magic](http://opencircuitdesign.com/magic/)  
|                  | - [KLayout](https://www.klayout.de/)  
|                  | - [Netgen](http://opencircuitdesign.com/netgen/)  
|                  | - [OpenROAD](https://openroad.readthedocs.io/)                                                                                                         | Digital PnR, layout, LVS, and GDSII generation for ASIC flows                                    |


## ðŸš€ Quickstart

```bash
git clone https://github.com/your-org/saxoflow-starter.git
cd saxoflow-starter
./scripts/setup.sh             # Creates Python virtualenv + installs saxoflow CLI
source .venv/bin/activate
saxoflow init-env              # Choose your target device & tools (FPGA, ASIC, Minimal)
```

Then start a project:

```bash
saxoflow init myproj           # Scaffolds a new HDL project with Makefile
cd myproj
saxoflow sim                   # Run simulation using Icarus
saxoflow wave                  # View waveforms
```

---

## ðŸ“ Project Layout

```
myproj/
â”œâ”€â”€ rtl/                # HDL source (Verilog/SystemVerilog)
â”œâ”€â”€ sim/                # Testbenches
â”œâ”€â”€ formal/             # Formal specs and .sby files
â”œâ”€â”€ synth/              # Synthesized netlists/reports
â”œâ”€â”€ pnr/                # Layout/Bitstream
â”œâ”€â”€ constraints/        # .xdc, .sdc etc.
â”œâ”€â”€ output/             # Final GDS/bit files
â”œâ”€â”€ results/            # Post-tool results
â”œâ”€â”€ logs/               # Logs & timing reports
â”œâ”€â”€ scripts/            # Local design-specific scripts
â”œâ”€â”€ docs/               # Markdown notes, diagrams
â””â”€â”€ Makefile            # Main entry point (sim, synth, formal)
```

---

## ðŸ§ª Verification Strategy (When Running `init-env`)

Youâ€™ll be asked:
> What is your verification strategy?

Choose:
- ðŸ” **Simulation-based**: Icarus Verilog or Verilator (good for waveform debug)
- ðŸ” **Formal**: SymbiYosys for assertions, exhaustive proof, bug hunting
- ðŸ› ï¸ You can mix both (multi-tool setup is supported)

---

## ðŸ’» VSCode Integration

When using VSCode inside your project:
- ðŸ”Œ HDL extensions auto-suggested (`.v`, `.sv`, `.sby`)
- ðŸ Uses `.venv/` for Python extensions
- ðŸ§  Syntax highlighting, linting, and click-to-run support for `Makefile`
- ðŸ§ª Run `saxoflow sim` in integrated terminal

---

## ðŸ’¡ Advanced Use Cases

- âœ… Great base for **FPGA/ASIC labs**
- âœ… Can be extended for **CI pipelines** using `make sim`, `make formal`
- âœ… Integrate with LLM APIs for future flows (e.g., auto-generate testbenches)
- âœ… Beginner-safe: no accidental pushes of build artifacts or `.vcd`

---

## ðŸ™Œ How to Contribute

You can:
- Add more Makefile rules (e.g., `pnr`, `bitgen`)
- Add new CLI subcommands (`saxoflow lint`, `check`, `docgen`)
- Improve simulation templates
- Translate flow for non-English speakers

PRs welcome from:
- ðŸŽ“ Students
- ðŸ§‘â€ðŸ« Instructors
- ðŸ§‘â€ðŸ”§ Engineers learning RTL
- ðŸ§ª Formal verification learners

---

## ðŸ“š Learning Resources

- [ASIC World Verilog Guide](https://www.asic-world.com/verilog/)
- [SymbiYosys ReadTheDocs](https://symbiyosys.readthedocs.io/)
- [YosysHQ Verilog Synthesis Docs](https://yosyshq.net/yosys/documentation.html)
- [GTKWave Waveform Viewer](http://gtkwave.sourceforge.net/)
- [OpenROAD Docs](https://openroad.readthedocs.io/)
- [FPGA CAD Flow Explained (Clifford Wolf)](https://yosyshq.readthedocs.io/en/latest/cad_flow.html)

---

> Â© 2025 SaxoFlow Labs Contributors â€” MIT License. This project is student-built, community-driven, and 100% open-source.