

================================================================
== Vivado HLS Report for 'complex2DAdder'
================================================================
* Date:           Thu Jun 09 23:33:14 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        complexAdder
* Solution:       complex2DAdder
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.01|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- outerloop  |    5|    5|         2|          1|          1|     5|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_5 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([5 x i32]* %in1_M_real_V), !map !7

ST_1: stg_6 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([5 x i32]* %in1_M_imag_V), !map !13

ST_1: stg_7 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([15 x i32]* %in2_M_real_V), !map !17

ST_1: stg_8 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([15 x i32]* %in2_M_imag_V), !map !23

ST_1: stg_9 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_M_real_V), !map !27

ST_1: stg_10 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_M_imag_V), !map !31

ST_1: stg_11 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !35

ST_1: stg_12 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @complex2DAdder_str) nounwind

ST_1: stg_13 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: empty [1/1] 0.00ns
:9  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([5 x i32]* %in1_M_real_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_2 [1/1] 0.00ns
:10  %empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([5 x i32]* %in1_M_imag_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_16 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface([5 x i32]* %in1_M_real_V, [5 x i32]* %in1_M_imag_V, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: empty_3 [1/1] 0.00ns
:12  %empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([15 x i32]* %in2_M_real_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_4 [1/1] 0.00ns
:13  %empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([15 x i32]* %in2_M_imag_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_19 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface([15 x i32]* %in2_M_real_V, [15 x i32]* %in2_M_imag_V, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_20 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecInterface(i32* %out_M_real_V, i32* %out_M_imag_V, [5 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_21 [1/1] 1.57ns
:16  br label %1


 <State 2>: 5.01ns
ST_2: index [1/1] 0.00ns
:0  %index = phi i3 [ 0, %0 ], [ %index_1, %2 ]

ST_2: exitcond1 [1/1] 1.62ns
:1  %exitcond1 = icmp eq i3 %index, -3

ST_2: index_1 [1/1] 0.80ns
:2  %index_1 = add i3 %index, 1

ST_2: stg_25 [1/1] 0.00ns
:3  br i1 %exitcond1, label %3, label %2

ST_2: tmp [1/1] 0.00ns
:4  %tmp = zext i3 %index to i64

ST_2: tmp_cast [1/1] 0.00ns
:5  %tmp_cast = zext i3 %index to i5

ST_2: tmp_2 [1/1] 0.00ns
:6  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %index, i2 0)

ST_2: tmp_3 [1/1] 1.31ns
:7  %tmp_3 = sub i5 %tmp_2, %tmp_cast

ST_2: tmp_4 [1/1] 1.31ns
:8  %tmp_4 = add i5 %tmp_3, 2

ST_2: tmp_4_cast [1/1] 0.00ns
:9  %tmp_4_cast = sext i5 %tmp_4 to i64

ST_2: in2_M_real_V_addr [1/1] 0.00ns
:10  %in2_M_real_V_addr = getelementptr [15 x i32]* %in2_M_real_V, i64 0, i64 %tmp_4_cast

ST_2: in2_M_imag_V_addr [1/1] 0.00ns
:11  %in2_M_imag_V_addr = getelementptr [15 x i32]* %in2_M_imag_V, i64 0, i64 %tmp_4_cast

ST_2: in1_M_real_V_addr [1/1] 0.00ns
:12  %in1_M_real_V_addr = getelementptr [5 x i32]* %in1_M_real_V, i64 0, i64 %tmp

ST_2: in1_M_imag_V_addr [1/1] 0.00ns
:13  %in1_M_imag_V_addr = getelementptr [5 x i32]* %in1_M_imag_V, i64 0, i64 %tmp

ST_2: p_Val2_s [2/2] 2.39ns
:14  %p_Val2_s = load i32* %in1_M_real_V_addr, align 4

ST_2: p_Val2_1 [2/2] 2.39ns
:15  %p_Val2_1 = load i32* %in1_M_imag_V_addr, align 4

ST_2: p_Val2_2 [2/2] 2.39ns
:16  %p_Val2_2 = load i32* %in2_M_real_V_addr, align 4

ST_2: p_Val2_3 [2/2] 2.39ns
:17  %p_Val2_3 = load i32* %in2_M_imag_V_addr, align 4


 <State 3>: 4.83ns
ST_3: empty_5 [1/1] 0.00ns
:0  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_3: stg_41 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind

ST_3: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)

ST_3: stg_43 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: p_Val2_s [1/2] 2.39ns
:14  %p_Val2_s = load i32* %in1_M_real_V_addr, align 4

ST_3: p_Val2_1 [1/2] 2.39ns
:15  %p_Val2_1 = load i32* %in1_M_imag_V_addr, align 4

ST_3: p_Val2_2 [1/2] 2.39ns
:16  %p_Val2_2 = load i32* %in2_M_real_V_addr, align 4

ST_3: p_Val2_3 [1/2] 2.39ns
:17  %p_Val2_3 = load i32* %in2_M_imag_V_addr, align 4

ST_3: p_r_M_real_V [1/1] 2.44ns
:18  %p_r_M_real_V = add i32 %p_Val2_s, %p_Val2_2

ST_3: p_r_M_imag_V [1/1] 2.44ns
:19  %p_r_M_imag_V = add i32 %p_Val2_1, %p_Val2_3

ST_3: stg_50 [1/1] 0.00ns
:20  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_M_real_V, i32 %p_r_M_real_V)

ST_3: stg_51 [1/1] 0.00ns
:21  call void @_ssdm_op_Write.axis.volatile.i32P(i32* %out_M_imag_V, i32 %p_r_M_imag_V)

ST_3: empty_6 [1/1] 0.00ns
:22  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_1)

ST_3: stg_53 [1/1] 0.00ns
:23  br label %1


 <State 4>: 0.00ns
ST_4: stg_54 [1/1] 0.00ns
:0  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x8a9c8686a0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ in1_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x8a9c8676e0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ in2_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x8a9c867800; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ in2_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x8a9c8675c0; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ out_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x8a9c868730; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x8a9c868850; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_5             (specbitsmap      ) [ 00000]
stg_6             (specbitsmap      ) [ 00000]
stg_7             (specbitsmap      ) [ 00000]
stg_8             (specbitsmap      ) [ 00000]
stg_9             (specbitsmap      ) [ 00000]
stg_10            (specbitsmap      ) [ 00000]
stg_11            (specbitsmap      ) [ 00000]
stg_12            (spectopmodule    ) [ 00000]
stg_13            (specinterface    ) [ 00000]
empty             (specmemcore      ) [ 00000]
empty_2           (specmemcore      ) [ 00000]
stg_16            (specinterface    ) [ 00000]
empty_3           (specmemcore      ) [ 00000]
empty_4           (specmemcore      ) [ 00000]
stg_19            (specinterface    ) [ 00000]
stg_20            (specinterface    ) [ 00000]
stg_21            (br               ) [ 01110]
index             (phi              ) [ 00100]
exitcond1         (icmp             ) [ 00110]
index_1           (add              ) [ 01110]
stg_25            (br               ) [ 00000]
tmp               (zext             ) [ 00000]
tmp_cast          (zext             ) [ 00000]
tmp_2             (bitconcatenate   ) [ 00000]
tmp_3             (sub              ) [ 00000]
tmp_4             (add              ) [ 00000]
tmp_4_cast        (sext             ) [ 00000]
in2_M_real_V_addr (getelementptr    ) [ 00110]
in2_M_imag_V_addr (getelementptr    ) [ 00110]
in1_M_real_V_addr (getelementptr    ) [ 00110]
in1_M_imag_V_addr (getelementptr    ) [ 00110]
empty_5           (speclooptripcount) [ 00000]
stg_41            (specloopname     ) [ 00000]
tmp_1             (specregionbegin  ) [ 00000]
stg_43            (specpipeline     ) [ 00000]
p_Val2_s          (load             ) [ 00000]
p_Val2_1          (load             ) [ 00000]
p_Val2_2          (load             ) [ 00000]
p_Val2_3          (load             ) [ 00000]
p_r_M_real_V      (add              ) [ 00000]
p_r_M_imag_V      (add              ) [ 00000]
stg_50            (write            ) [ 00000]
stg_51            (write            ) [ 00000]
empty_6           (specregionend    ) [ 00000]
stg_53            (br               ) [ 01110]
stg_54            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1_M_real_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1_M_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_M_imag_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2_M_real_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_M_real_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in2_M_imag_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_M_imag_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_M_real_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_M_real_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_M_imag_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_M_imag_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="complex2DAdder_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="stg_50_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_50/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="stg_51_write_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="0" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="32" slack="0"/>
<pin id="79" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_51/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="in2_M_real_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_M_real_V_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="in2_M_imag_V_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="5" slack="0"/>
<pin id="93" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_M_imag_V_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="in1_M_real_V_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="3" slack="0"/>
<pin id="100" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_M_real_V_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="in1_M_imag_V_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="3" slack="0"/>
<pin id="107" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_M_imag_V_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_access_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="3" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="4" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="128" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="130" class="1005" name="index_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="1"/>
<pin id="132" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="index (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="index_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="index/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="exitcond1_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="index_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="index_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="3" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="0" index="1" bw="3" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="tmp_3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="0" index="1" bw="3" slack="0"/>
<pin id="174" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_4_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="5" slack="0"/>
<pin id="179" dir="0" index="1" bw="3" slack="0"/>
<pin id="180" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_4_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_r_M_real_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_r_M_real_V/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_r_M_imag_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_r_M_imag_V/3 "/>
</bind>
</comp>

<comp id="203" class="1005" name="exitcond1_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="207" class="1005" name="index_1_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="index_1 "/>
</bind>
</comp>

<comp id="212" class="1005" name="in2_M_real_V_addr_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="1"/>
<pin id="214" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in2_M_real_V_addr "/>
</bind>
</comp>

<comp id="217" class="1005" name="in2_M_imag_V_addr_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="1"/>
<pin id="219" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="in2_M_imag_V_addr "/>
</bind>
</comp>

<comp id="222" class="1005" name="in1_M_real_V_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="1"/>
<pin id="224" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in1_M_real_V_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="in1_M_imag_V_addr_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="1"/>
<pin id="229" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="in1_M_imag_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="64" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="64" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="48" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="48" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="96" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="103" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="82" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="89" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="134" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="38" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="134" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="134" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="162"><net_src comp="134" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="42" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="134" pin="4"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="44" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="159" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="171" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="46" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="186"><net_src comp="177" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="188"><net_src comp="183" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="193"><net_src comp="110" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="120" pin="2"/><net_sink comp="189" pin=1"/></net>

<net id="195"><net_src comp="189" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="200"><net_src comp="115" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="125" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="202"><net_src comp="196" pin="2"/><net_sink comp="75" pin=2"/></net>

<net id="206"><net_src comp="141" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="147" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="215"><net_src comp="82" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="220"><net_src comp="89" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="225"><net_src comp="96" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="230"><net_src comp="103" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="115" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_M_real_V | {3 }
	Port: out_M_imag_V | {3 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		index_1 : 1
		stg_25 : 2
		tmp : 1
		tmp_cast : 1
		tmp_2 : 1
		tmp_3 : 2
		tmp_4 : 3
		tmp_4_cast : 4
		in2_M_real_V_addr : 5
		in2_M_imag_V_addr : 5
		in1_M_real_V_addr : 2
		in1_M_imag_V_addr : 2
		p_Val2_s : 3
		p_Val2_1 : 3
		p_Val2_2 : 6
		p_Val2_3 : 6
	State 3
		p_r_M_real_V : 1
		p_r_M_imag_V : 1
		stg_50 : 2
		stg_51 : 2
		empty_6 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |    index_1_fu_147   |    0    |    3    |
|    add   |     tmp_4_fu_177    |    0    |   2.5   |
|          | p_r_M_real_V_fu_189 |    0    |    32   |
|          | p_r_M_imag_V_fu_196 |    0    |    32   |
|----------|---------------------|---------|---------|
|    sub   |     tmp_3_fu_171    |    0    |   2.5   |
|----------|---------------------|---------|---------|
|   icmp   |   exitcond1_fu_141  |    0    |    2    |
|----------|---------------------|---------|---------|
|   write  |  stg_50_write_fu_68 |    0    |    0    |
|          |  stg_51_write_fu_75 |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |      tmp_fu_153     |    0    |    0    |
|          |   tmp_cast_fu_159   |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     tmp_2_fu_163    |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  tmp_4_cast_fu_183  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    74   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    exitcond1_reg_203    |    1   |
|in1_M_imag_V_addr_reg_227|    3   |
|in1_M_real_V_addr_reg_222|    3   |
|in2_M_imag_V_addr_reg_217|    4   |
|in2_M_real_V_addr_reg_212|    4   |
|     index_1_reg_207     |    3   |
|      index_reg_130      |    3   |
+-------------------------+--------+
|          Total          |   21   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_110 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_115 |  p0  |   2  |   3  |    6   ||    3    |
| grp_access_fu_120 |  p0  |   2  |   4  |    8   ||    4    |
| grp_access_fu_125 |  p0  |   2  |   4  |    8   ||    4    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   28   ||  6.284  ||    14   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   74   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   14   |
|  Register |    -   |   21   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   21   |   88   |
+-----------+--------+--------+--------+
