// Seed: 1965796257
module module_0 #(
    parameter id_7 = 32'd22,
    parameter id_8 = 32'd54
) (
    input tri1 id_0
);
  logic id_2;
  ;
  logic [7:0] id_3, id_4, id_5, id_6, _id_7, _id_8[id_7 : -1];
  wire id_9, id_10, id_11;
  logic id_12;
  ;
  assign module_1.id_7 = 0;
  assign id_3 = id_5;
  always id_5[!id_8] <= -1;
  parameter id_13 = 1;
  logic id_14;
  wire  id_15;
endmodule
module module_1 #(
    parameter id_4 = 32'd60,
    parameter id_6 = 32'd90
) (
    input wand id_0,
    input supply0 id_1,
    input tri0 id_2,
    input logic id_3,
    output wire _id_4,
    output wor id_5,
    input wor _id_6,
    output logic id_7[1 : 1]
);
  always id_7.id_3 <= (id_6);
  module_0 modCall_1 (id_2);
  logic id_9;
  parameter id_10 = 1;
  tri1 [1 : id_6] id_11, id_12;
  localparam id_13[-1 'b0 : id_4] = -1;
  assign id_11 = -1 ^ id_13;
endmodule
