Fitter report for fp_multiplier
Fri Jul 11 16:42:46 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Fitter DSP Block Usage Summary
 25. DSP Block Details
 26. Other Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Fri Jul 11 16:42:46 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; fp_multiplier                                   ;
; Top-level Entity Name              ; dequantizer_block                               ;
; Family                             ; Cyclone III                                     ;
; Device                             ; EP3C5F256C6                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 627 / 5,136 ( 12 % )                            ;
;     Total combinational functions  ; 613 / 5,136 ( 12 % )                            ;
;     Dedicated logic registers      ; 150 / 5,136 ( 3 % )                             ;
; Total registers                    ; 182                                             ;
; Total pins                         ; 67 / 183 ( 37 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                             ;
; Embedded Multiplier 9-bit elements ; 7 / 46 ( 15 % )                                 ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; AUTO                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 32     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; I/O Assignment Warnings                           ;
+-------------------+-------------------------------+
; Pin Name          ; Reason                        ;
+-------------------+-------------------------------+
; weight_fp_reg[0]  ; Incomplete set of assignments ;
; weight_fp_reg[1]  ; Incomplete set of assignments ;
; weight_fp_reg[2]  ; Incomplete set of assignments ;
; weight_fp_reg[3]  ; Incomplete set of assignments ;
; weight_fp_reg[4]  ; Incomplete set of assignments ;
; weight_fp_reg[5]  ; Incomplete set of assignments ;
; weight_fp_reg[6]  ; Incomplete set of assignments ;
; weight_fp_reg[7]  ; Incomplete set of assignments ;
; weight_fp_reg[8]  ; Incomplete set of assignments ;
; weight_fp_reg[9]  ; Incomplete set of assignments ;
; weight_fp_reg[10] ; Incomplete set of assignments ;
; weight_fp_reg[11] ; Incomplete set of assignments ;
; weight_fp_reg[12] ; Incomplete set of assignments ;
; weight_fp_reg[13] ; Incomplete set of assignments ;
; weight_fp_reg[14] ; Incomplete set of assignments ;
; weight_fp_reg[15] ; Incomplete set of assignments ;
; weight_fp_reg[16] ; Incomplete set of assignments ;
; weight_fp_reg[17] ; Incomplete set of assignments ;
; weight_fp_reg[18] ; Incomplete set of assignments ;
; weight_fp_reg[19] ; Incomplete set of assignments ;
; weight_fp_reg[20] ; Incomplete set of assignments ;
; weight_fp_reg[21] ; Incomplete set of assignments ;
; weight_fp_reg[22] ; Incomplete set of assignments ;
; weight_fp_reg[23] ; Incomplete set of assignments ;
; weight_fp_reg[24] ; Incomplete set of assignments ;
; weight_fp_reg[25] ; Incomplete set of assignments ;
; weight_fp_reg[26] ; Incomplete set of assignments ;
; weight_fp_reg[27] ; Incomplete set of assignments ;
; weight_fp_reg[28] ; Incomplete set of assignments ;
; weight_fp_reg[29] ; Incomplete set of assignments ;
; weight_fp_reg[30] ; Incomplete set of assignments ;
; weight_fp_reg[31] ; Incomplete set of assignments ;
; rst               ; Incomplete set of assignments ;
; clk               ; Incomplete set of assignments ;
; level_int[14]     ; Incomplete set of assignments ;
; level_int[13]     ; Incomplete set of assignments ;
; level_int[12]     ; Incomplete set of assignments ;
; level_int[11]     ; Incomplete set of assignments ;
; level_int[10]     ; Incomplete set of assignments ;
; level_int[9]      ; Incomplete set of assignments ;
; level_int[8]      ; Incomplete set of assignments ;
; level_int[7]      ; Incomplete set of assignments ;
; level_int[6]      ; Incomplete set of assignments ;
; level_int[5]      ; Incomplete set of assignments ;
; level_int[4]      ; Incomplete set of assignments ;
; level_int[3]      ; Incomplete set of assignments ;
; level_int[2]      ; Incomplete set of assignments ;
; level_int[1]      ; Incomplete set of assignments ;
; level_int[0]      ; Incomplete set of assignments ;
; level_int[31]     ; Incomplete set of assignments ;
; level_int[15]     ; Incomplete set of assignments ;
; level_int[29]     ; Incomplete set of assignments ;
; level_int[28]     ; Incomplete set of assignments ;
; level_int[27]     ; Incomplete set of assignments ;
; level_int[26]     ; Incomplete set of assignments ;
; level_int[25]     ; Incomplete set of assignments ;
; level_int[24]     ; Incomplete set of assignments ;
; level_int[23]     ; Incomplete set of assignments ;
; level_int[22]     ; Incomplete set of assignments ;
; level_int[21]     ; Incomplete set of assignments ;
; level_int[20]     ; Incomplete set of assignments ;
; level_int[19]     ; Incomplete set of assignments ;
; level_int[18]     ; Incomplete set of assignments ;
; level_int[17]     ; Incomplete set of assignments ;
; level_int[16]     ; Incomplete set of assignments ;
; level_int[30]     ; Incomplete set of assignments ;
; is_weight         ; Incomplete set of assignments ;
+-------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                               ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                    ; Destination Port ; Destination Port Name ;
+--------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------+------------------+-----------------------+
; Multiplication_pipeline:multiplier|b_exponent_reg[0]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_1                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_2                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_3                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_4                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_5                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_6                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_6  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_6  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_7                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_7  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_7  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_8                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_8  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_8  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_9                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_9  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_9  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_10                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_10 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_10 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_11                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_11 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_11 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_12                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_12 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_12 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_13                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_13 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_13 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_14                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_14 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_14 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_15                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_15 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_15 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_16                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_16 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_16 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_17                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_17 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_17 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_18                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_18 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_18 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_19                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_19 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_19 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_20                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_20 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_20 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_21                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_21 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_21 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_22                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_22 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_22 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_23                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_23 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_23 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_24                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_24 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_24 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_25                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_25 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_25 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_26                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_26 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_26 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_27                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_27 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_27 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_28                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_28 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_28 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_29                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_29 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_29 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_30                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_30 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_30 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_31                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_31 ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_31 ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_32                  ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[2]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[2]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[2]~_Duplicate_1                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[2]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[2]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[2]~_Duplicate_2                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[3]               ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[3]               ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_1                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_1  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_1  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_2                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_2  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_2  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_3                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_3  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_3  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_4                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_4  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_4  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_5                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_5  ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAB            ;                       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_5  ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_6                   ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[0]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[0]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[0]~_Duplicate_1                         ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[0]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[1]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[1]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[1]~_Duplicate_1                         ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[1]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[2]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[2]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[2]~_Duplicate_1                         ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[2]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[3]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[3]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[3]~_Duplicate_1                         ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[3]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[4]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[4]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[4]~_Duplicate_1                         ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[4]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[5]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[5]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[5]~_Duplicate_1                         ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[5]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[6]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[6]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[6]~_Duplicate_1                         ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[6]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[7]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[7]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[7]~_Duplicate_1                         ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[7]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[8]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[8]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[8]~_Duplicate_1                         ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[8]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[9]                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[9]                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[9]~_Duplicate_1                         ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[9]~_Duplicate_1        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[10]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[10]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[10]~_Duplicate_1                        ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[10]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[11]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[11]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[11]~_Duplicate_1                        ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[11]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[12]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[12]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[12]~_Duplicate_1                        ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[12]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[13]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[13]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[13]~_Duplicate_1                        ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[13]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[14]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[14]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[14]~_Duplicate_1                        ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[14]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[15]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[15]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[15]~_Duplicate_1                        ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[15]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[16]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[16]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[16]~_Duplicate_1                        ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[16]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[17]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[17]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[17]~_Duplicate_1                        ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[17]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[18]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[18]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[18]~_Duplicate_1                        ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[18]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[19]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[19]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[19]~_Duplicate_1                        ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[19]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[20]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[20]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[20]~_Duplicate_1                        ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[20]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[21]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[21]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[21]~_Duplicate_1                        ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[21]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[22]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[22]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[22]~_Duplicate_1                        ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[22]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[23]                    ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ; DATAA            ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[23]                    ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|op_a_reg[23]~_Duplicate_1                        ; Q                ;                       ;
; Multiplication_pipeline:multiplier|op_a_reg[23]~_Duplicate_1       ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7 ; DATAA            ;                       ;
; qstep_reg1[21]                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; DATAB            ;                       ;
; qstep_reg1[21]                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qstep_reg1[21]~_Duplicate_1                                                         ; Q                ;                       ;
; qstep_reg1[21]~_Duplicate_1                                        ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7 ; DATAB            ;                       ;
; qstep_reg1[21]~_Duplicate_1                                        ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qstep_reg1[21]~_Duplicate_2                                                         ; Q                ;                       ;
; weight_fp_reg[0]~reg0                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[0]~output                                                             ; I                ;                       ;
; weight_fp_reg[1]~reg0                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[1]~output                                                             ; I                ;                       ;
; weight_fp_reg[2]~reg0                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[2]~output                                                             ; I                ;                       ;
; weight_fp_reg[3]~reg0                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[3]~output                                                             ; I                ;                       ;
; weight_fp_reg[4]~reg0                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[4]~output                                                             ; I                ;                       ;
; weight_fp_reg[5]~reg0                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[5]~output                                                             ; I                ;                       ;
; weight_fp_reg[6]~reg0                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[6]~output                                                             ; I                ;                       ;
; weight_fp_reg[7]~reg0                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[7]~output                                                             ; I                ;                       ;
; weight_fp_reg[8]~reg0                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[8]~output                                                             ; I                ;                       ;
; weight_fp_reg[9]~reg0                                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[9]~output                                                             ; I                ;                       ;
; weight_fp_reg[10]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[10]~output                                                            ; I                ;                       ;
; weight_fp_reg[11]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[11]~output                                                            ; I                ;                       ;
; weight_fp_reg[12]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[12]~output                                                            ; I                ;                       ;
; weight_fp_reg[13]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[13]~output                                                            ; I                ;                       ;
; weight_fp_reg[14]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[14]~output                                                            ; I                ;                       ;
; weight_fp_reg[15]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[15]~output                                                            ; I                ;                       ;
; weight_fp_reg[16]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[16]~output                                                            ; I                ;                       ;
; weight_fp_reg[17]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[17]~output                                                            ; I                ;                       ;
; weight_fp_reg[18]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[18]~output                                                            ; I                ;                       ;
; weight_fp_reg[19]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[19]~output                                                            ; I                ;                       ;
; weight_fp_reg[20]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[20]~output                                                            ; I                ;                       ;
; weight_fp_reg[21]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[21]~output                                                            ; I                ;                       ;
; weight_fp_reg[22]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[22]~output                                                            ; I                ;                       ;
; weight_fp_reg[23]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[23]~output                                                            ; I                ;                       ;
; weight_fp_reg[24]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[24]~output                                                            ; I                ;                       ;
; weight_fp_reg[25]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[25]~output                                                            ; I                ;                       ;
; weight_fp_reg[26]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[26]~output                                                            ; I                ;                       ;
; weight_fp_reg[27]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[27]~output                                                            ; I                ;                       ;
; weight_fp_reg[28]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[28]~output                                                            ; I                ;                       ;
; weight_fp_reg[29]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[29]~output                                                            ; I                ;                       ;
; weight_fp_reg[30]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[30]~output                                                            ; I                ;                       ;
; weight_fp_reg[31]~reg0                                             ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; weight_fp_reg[31]~output                                                            ; I                ;                       ;
+--------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-------------------------------------------------------------------------------------+------------------+-----------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 973 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 973 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 963     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 10      ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler/output_files/fp_multiplier.pin.


+--------------------------------------------------------------------+
; Fitter Resource Usage Summary                                      ;
+---------------------------------------------+----------------------+
; Resource                                    ; Usage                ;
+---------------------------------------------+----------------------+
; Total logic elements                        ; 627 / 5,136 ( 12 % ) ;
;     -- Combinational with no register       ; 477                  ;
;     -- Register only                        ; 14                   ;
;     -- Combinational with a register        ; 136                  ;
;                                             ;                      ;
; Logic element usage by number of LUT inputs ;                      ;
;     -- 4 input functions                    ; 192                  ;
;     -- 3 input functions                    ; 234                  ;
;     -- <=2 input functions                  ; 187                  ;
;     -- Register only                        ; 14                   ;
;                                             ;                      ;
; Logic elements by mode                      ;                      ;
;     -- normal mode                          ; 447                  ;
;     -- arithmetic mode                      ; 166                  ;
;                                             ;                      ;
; Total registers*                            ; 182 / 6,000 ( 3 % )  ;
;     -- Dedicated logic registers            ; 150 / 5,136 ( 3 % )  ;
;     -- I/O registers                        ; 32 / 864 ( 4 % )     ;
;                                             ;                      ;
; Total LABs:  partially or completely used   ; 63 / 321 ( 20 % )    ;
; Virtual pins                                ; 0                    ;
; I/O pins                                    ; 67 / 183 ( 37 % )    ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )       ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )        ;
;                                             ;                      ;
; Global signals                              ; 1                    ;
; M9Ks                                        ; 0 / 46 ( 0 % )       ;
; Total block memory bits                     ; 0 / 423,936 ( 0 % )  ;
; Total block memory implementation bits      ; 0 / 423,936 ( 0 % )  ;
; Embedded Multiplier 9-bit elements          ; 7 / 46 ( 15 % )      ;
; PLLs                                        ; 0 / 2 ( 0 % )        ;
; Global clocks                               ; 1 / 10 ( 10 % )      ;
; JTAGs                                       ; 0 / 1 ( 0 % )        ;
; CRC blocks                                  ; 0 / 1 ( 0 % )        ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )        ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )        ;
; Average interconnect usage (total/H/V)      ; 2% / 2% / 2%         ;
; Peak interconnect usage (total/H/V)         ; 4% / 4% / 6%         ;
; Maximum fan-out                             ; 186                  ;
; Highest non-global fan-out                  ; 164                  ;
; Total fan-out                               ; 2489                 ;
; Average fan-out                             ; 2.62                 ;
+---------------------------------------------+----------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                        ;
+---------------------------------------------+---------------------+--------------------------------+
; Statistic                                   ; Top                 ; hard_block:auto_generated_inst ;
+---------------------------------------------+---------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                 ; Low                            ;
;                                             ;                     ;                                ;
; Total logic elements                        ; 627 / 5136 ( 12 % ) ; 0 / 5136 ( 0 % )               ;
;     -- Combinational with no register       ; 477                 ; 0                              ;
;     -- Register only                        ; 14                  ; 0                              ;
;     -- Combinational with a register        ; 136                 ; 0                              ;
;                                             ;                     ;                                ;
; Logic element usage by number of LUT inputs ;                     ;                                ;
;     -- 4 input functions                    ; 192                 ; 0                              ;
;     -- 3 input functions                    ; 234                 ; 0                              ;
;     -- <=2 input functions                  ; 187                 ; 0                              ;
;     -- Register only                        ; 14                  ; 0                              ;
;                                             ;                     ;                                ;
; Logic elements by mode                      ;                     ;                                ;
;     -- normal mode                          ; 447                 ; 0                              ;
;     -- arithmetic mode                      ; 166                 ; 0                              ;
;                                             ;                     ;                                ;
; Total registers                             ; 182                 ; 0                              ;
;     -- Dedicated logic registers            ; 150 / 5136 ( 3 % )  ; 0 / 5136 ( 0 % )               ;
;     -- I/O registers                        ; 64                  ; 0                              ;
;                                             ;                     ;                                ;
; Total LABs:  partially or completely used   ; 63 / 321 ( 20 % )   ; 0 / 321 ( 0 % )                ;
;                                             ;                     ;                                ;
; Virtual pins                                ; 0                   ; 0                              ;
; I/O pins                                    ; 67                  ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 7 / 46 ( 15 % )     ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 0                   ; 0                              ;
; Total RAM block bits                        ; 0                   ; 0                              ;
; Clock control block                         ; 1 / 12 ( 8 % )      ; 0 / 12 ( 0 % )                 ;
; Double Data Rate I/O output circuitry       ; 32 / 185 ( 17 % )   ; 0 / 185 ( 0 % )                ;
;                                             ;                     ;                                ;
; Connections                                 ;                     ;                                ;
;     -- Input Connections                    ; 0                   ; 0                              ;
;     -- Registered Input Connections         ; 0                   ; 0                              ;
;     -- Output Connections                   ; 0                   ; 0                              ;
;     -- Registered Output Connections        ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Internal Connections                        ;                     ;                                ;
;     -- Total Connections                    ; 2638                ; 5                              ;
;     -- Registered Connections               ; 311                 ; 0                              ;
;                                             ;                     ;                                ;
; External Connections                        ;                     ;                                ;
;     -- Top                                  ; 0                   ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Partition Interface                         ;                     ;                                ;
;     -- Input Ports                          ; 35                  ; 0                              ;
;     -- Output Ports                         ; 32                  ; 0                              ;
;     -- Bidir Ports                          ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Registered Ports                            ;                     ;                                ;
;     -- Registered Input Ports               ; 0                   ; 0                              ;
;     -- Registered Output Ports              ; 0                   ; 0                              ;
;                                             ;                     ;                                ;
; Port Connectivity                           ;                     ;                                ;
;     -- Input Ports driven by GND            ; 0                   ; 0                              ;
;     -- Output Ports driven by GND           ; 0                   ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                   ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                   ; 0                              ;
;     -- Input Ports with no Source           ; 0                   ; 0                              ;
;     -- Output Ports with no Source          ; 0                   ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                   ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                   ; 0                              ;
+---------------------------------------------+---------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                         ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk           ; E2    ; 1        ; 0            ; 11           ; 0            ; 186                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; is_weight     ; J16   ; 5        ; 34           ; 9            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[0]  ; B11   ; 7        ; 25           ; 24           ; 21           ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[10] ; B12   ; 7        ; 25           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[11] ; F13   ; 6        ; 34           ; 17           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[12] ; F11   ; 7        ; 23           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[13] ; F9    ; 7        ; 23           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[14] ; C11   ; 7        ; 23           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[15] ; F10   ; 7        ; 23           ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[16] ; H15   ; 6        ; 34           ; 16           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[17] ; A10   ; 7        ; 21           ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[18] ; H16   ; 6        ; 34           ; 16           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[19] ; E11   ; 7        ; 28           ; 24           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[1]  ; D16   ; 6        ; 34           ; 19           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[20] ; M1    ; 2        ; 0            ; 11           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[21] ; M2    ; 2        ; 0            ; 11           ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[22] ; A12   ; 7        ; 25           ; 24           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[23] ; A14   ; 7        ; 28           ; 24           ; 0            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[24] ; B14   ; 7        ; 28           ; 24           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[25] ; T13   ; 4        ; 28           ; 0            ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[26] ; E10   ; 7        ; 28           ; 24           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[27] ; P11   ; 4        ; 28           ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[28] ; A13   ; 7        ; 30           ; 24           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[29] ; F14   ; 6        ; 34           ; 19           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[2]  ; A11   ; 7        ; 25           ; 24           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[30] ; J15   ; 5        ; 34           ; 10           ; 7            ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[31] ; B16   ; 6        ; 34           ; 18           ; 0            ; 43                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[3]  ; G15   ; 6        ; 34           ; 17           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[4]  ; F15   ; 6        ; 34           ; 18           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[5]  ; G11   ; 6        ; 34           ; 20           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[6]  ; C15   ; 6        ; 34           ; 20           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[7]  ; C16   ; 6        ; 34           ; 20           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[8]  ; D15   ; 6        ; 34           ; 19           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; level_int[9]  ; G16   ; 6        ; 34           ; 17           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
; rst           ; L13   ; 5        ; 34           ; 8            ; 21           ; 164                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; weight_fp_reg[0]  ; P15   ; 5        ; 34           ; 4            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[10] ; M9    ; 4        ; 21           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[11] ; K10   ; 4        ; 25           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[12] ; T12   ; 4        ; 25           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[13] ; K5    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[14] ; R13   ; 4        ; 28           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[15] ; R10   ; 4        ; 21           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[16] ; T8    ; 3        ; 16           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[17] ; N16   ; 5        ; 34           ; 7            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[18] ; N15   ; 5        ; 34           ; 7            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[19] ; L15   ; 5        ; 34           ; 8            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[1]  ; P9    ; 4        ; 25           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[20] ; K9    ; 4        ; 18           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[21] ; R9    ; 4        ; 18           ; 0            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[22] ; K12   ; 5        ; 34           ; 3            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[23] ; R16   ; 5        ; 34           ; 5            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[24] ; P16   ; 5        ; 34           ; 5            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[25] ; L16   ; 5        ; 34           ; 8            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[26] ; B10   ; 7        ; 21           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[27] ; N14   ; 5        ; 34           ; 4            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[28] ; A15   ; 7        ; 21           ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[29] ; R11   ; 4        ; 23           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[2]  ; R8    ; 3        ; 16           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[30] ; T10   ; 4        ; 21           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[31] ; J12   ; 5        ; 34           ; 11           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[3]  ; L10   ; 4        ; 25           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[4]  ; K11   ; 5        ; 34           ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[5]  ; L9    ; 4        ; 18           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[6]  ; R12   ; 4        ; 23           ; 0            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[7]  ; T9    ; 4        ; 18           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[8]  ; N9    ; 4        ; 21           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; weight_fp_reg[9]  ; T11   ; 4        ; 23           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; is_weight               ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; level_int[30]           ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; level_int[9]            ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; level_int[3]            ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; level_int[4]            ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 18 ( 28 % )  ; 2.5V          ; --           ;
; 2        ; 3 / 19 ( 16 % )  ; 2.5V          ; --           ;
; 3        ; 2 / 26 ( 8 % )   ; 2.5V          ; --           ;
; 4        ; 18 / 27 ( 67 % ) ; 2.5V          ; --           ;
; 5        ; 14 / 25 ( 56 % ) ; 2.5V          ; --           ;
; 6        ; 14 / 16 ( 88 % ) ; 2.5V          ; --           ;
; 7        ; 16 / 26 ( 62 % ) ; 2.5V          ; --           ;
; 8        ; 0 / 26 ( 0 % )   ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 200        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 196        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 192        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 188        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 183        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 168        ; 7        ; level_int[17]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 161        ; 7        ; level_int[2]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 159        ; 7        ; level_int[22]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A13      ; 153        ; 7        ; level_int[28]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 155        ; 7        ; level_int[23]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 167        ; 7        ; weight_fp_reg[28]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 197        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B5       ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 189        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 184        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B9       ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B10      ; 169        ; 7        ; weight_fp_reg[26]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 162        ; 7        ; level_int[0]                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 160        ; 7        ; level_int[10]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 156        ; 7        ; level_int[24]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; level_int[31]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C1       ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 4          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 172        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; level_int[14]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 147        ; 6        ; level_int[6]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; C16      ; 146        ; 6        ; level_int[7]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ; 0          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D5       ; 198        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 199        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 144        ; 6        ; level_int[8]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 143        ; 6        ; level_int[1]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ; 23         ; 1        ; clk                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E6       ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 158        ; 7        ; level_int[26]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ; 157        ; 7        ; level_int[19]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F6       ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F7       ; 186        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F8       ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 165        ; 7        ; level_int[13]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 164        ; 7        ; level_int[15]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 166        ; 7        ; level_int[12]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; level_int[11]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F14      ; 142        ; 6        ; level_int[29]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 140        ; 6        ; level_int[4]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; level_int[5]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; level_int[3]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 136        ; 6        ; level_int[9]                                              ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 135        ; 6        ; level_int[16]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H16      ; 134        ; 6        ; level_int[18]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ; 28         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 27         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J12      ; 123        ; 5        ; weight_fp_reg[31]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J13      ; 124        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J14      ; 122        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J15      ; 121        ; 5        ; level_int[30]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J16      ; 120        ; 5        ; is_weight                                                 ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 32         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; weight_fp_reg[13]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; K9       ; 76         ; 4        ; weight_fp_reg[20]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K10      ; 87         ; 4        ; weight_fp_reg[11]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; K11      ; 110        ; 5        ; weight_fp_reg[4]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K12      ; 105        ; 5        ; weight_fp_reg[22]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K16      ; 118        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 35         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L7       ; 65         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ; 77         ; 4        ; weight_fp_reg[5]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L10      ; 88         ; 4        ; weight_fp_reg[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; L11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L12      ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L13      ; 114        ; 5        ; rst                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L14      ; 113        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 116        ; 5        ; weight_fp_reg[19]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 115        ; 5        ; weight_fp_reg[25]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 26         ; 2        ; level_int[20]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M2       ; 25         ; 2        ; level_int[21]                                             ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ; 78         ; 4        ; weight_fp_reg[10]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M12      ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 56         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 79         ; 4        ; weight_fp_reg[8]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N14      ; 106        ; 5        ; weight_fp_reg[27]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N15      ; 112        ; 5        ; weight_fp_reg[18]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 111        ; 5        ; weight_fp_reg[17]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 89         ; 4        ; weight_fp_reg[1]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; level_int[27]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 107        ; 5        ; weight_fp_reg[0]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P16      ; 108        ; 5        ; weight_fp_reg[24]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 66         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 72         ; 3        ; weight_fp_reg[2]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 74         ; 4        ; weight_fp_reg[21]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 80         ; 4        ; weight_fp_reg[15]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 83         ; 4        ; weight_fp_reg[29]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 85         ; 4        ; weight_fp_reg[6]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 91         ; 4        ; weight_fp_reg[14]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; weight_fp_reg[23]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 48         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 73         ; 3        ; weight_fp_reg[16]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 75         ; 4        ; weight_fp_reg[7]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 81         ; 4        ; weight_fp_reg[30]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 84         ; 4        ; weight_fp_reg[9]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 86         ; 4        ; weight_fp_reg[12]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 92         ; 4        ; level_int[25]                                             ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 95         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                          ; Library Name ;
+-----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------+--------------+
; |dequantizer_block                      ; 627 (72)    ; 150 (38)                  ; 32 (32)       ; 0           ; 0    ; 7            ; 1       ; 3         ; 67   ; 0            ; 477 (34)     ; 14 (1)            ; 136 (5)          ; |dequantizer_block                                                                           ; work         ;
;    |Multiplication_pipeline:multiplier| ; 212 (186)   ; 74 (74)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 138 (112)    ; 12 (12)           ; 62 (33)          ; |dequantizer_block|Multiplication_pipeline:multiplier                                        ; work         ;
;       |lpm_mult:Mult0|                  ; 55 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 26 (0)       ; 0 (0)             ; 29 (0)           ; |dequantizer_block|Multiplication_pipeline:multiplier|lpm_mult:Mult0                         ; work         ;
;          |mult_2ct:auto_generated|      ; 55 (55)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 29 (29)          ; |dequantizer_block|Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated ; work         ;
;    |int_to_fp32_pipeline:int_to_fp|     ; 375 (334)   ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 305 (264)    ; 1 (1)             ; 69 (69)          ; |dequantizer_block|int_to_fp32_pipeline:int_to_fp                                            ; work         ;
;       |miao_lzc32:lzc32|                ; 41 (41)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 0 (0)             ; 0 (0)            ; |dequantizer_block|int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32                           ; work         ;
+-----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                    ;
+-------------------+----------+---------------+---------------+-----------------------+----------+------+
; Name              ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+-------------------+----------+---------------+---------------+-----------------------+----------+------+
; weight_fp_reg[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[5]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[6]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[7]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[8]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[9]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[10] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[11] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[12] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[13] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[14] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[15] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[16] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[17] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[18] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[19] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[20] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[21] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[22] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[23] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[24] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[25] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[26] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[27] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[28] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[29] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[30] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; weight_fp_reg[31] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; rst               ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; clk               ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[14]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[13]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[12]     ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; level_int[11]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[10]     ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; level_int[9]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[8]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[7]      ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; level_int[6]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --       ; --   ;
; level_int[5]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[4]      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --       ; --   ;
; level_int[3]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[2]      ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[1]      ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; level_int[0]      ; Input    ; (2) 557 ps    ; (0) 0 ps      ; --                    ; --       ; --   ;
; level_int[31]     ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --       ; --   ;
; level_int[15]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[29]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[28]     ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; level_int[27]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[26]     ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; level_int[25]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[24]     ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; level_int[23]     ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; level_int[22]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[21]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[20]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[19]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[18]     ; Input    ; --            ; (0) 0 ps      ; --                    ; --       ; --   ;
; level_int[17]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[16]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; level_int[30]     ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; is_weight         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
+-------------------+----------+---------------+---------------+-----------------------+----------+------+


+--------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                           ;
+--------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                        ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------+-------------------+---------+
; rst                                                                                        ;                   ;         ;
;      - Multiplication_pipeline:multiplier|product_reg[45]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[46]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[47]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[44]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[43]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[42]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[41]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[40]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[39]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[38]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[37]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[36]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[35]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[34]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[33]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[32]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[31]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[30]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[29]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[28]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[27]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[26]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[25]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[24]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[0]                                   ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[23]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[21]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[22]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[20]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[19]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[18]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[17]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[16]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[15]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[14]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[13]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[12]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[11]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[10]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[9]                                   ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[8]                                   ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[7]                                   ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[6]                                   ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[5]                                   ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[4]                                   ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[3]                                   ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[2]                                   ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|product_reg[1]                                   ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|a_is_zero_reg                                    ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|exception_reg                                    ; 0                 ; 0       ;
;      - level_fp_reg[23]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[24]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[25]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[26]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[27]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[28]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[29]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[30]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[22]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[21]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[20]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[19]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[18]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[17]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[16]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[15]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[14]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[13]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[12]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[11]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[10]                                                                    ; 0                 ; 0       ;
;      - level_fp_reg[9]                                                                     ; 0                 ; 0       ;
;      - level_fp_reg[8]                                                                     ; 0                 ; 0       ;
;      - level_fp_reg[7]                                                                     ; 0                 ; 0       ;
;      - level_fp_reg[6]                                                                     ; 0                 ; 0       ;
;      - level_fp_reg[5]                                                                     ; 0                 ; 0       ;
;      - level_fp_reg[4]                                                                     ; 0                 ; 0       ;
;      - level_fp_reg[3]                                                                     ; 0                 ; 0       ;
;      - level_fp_reg[2]                                                                     ; 0                 ; 0       ;
;      - level_fp_reg[1]                                                                     ; 0                 ; 0       ;
;      - level_fp_reg[0]                                                                     ; 0                 ; 0       ;
;      - level_fp_reg[31]                                                                    ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|is_zero_reg                                          ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[26]                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[25]                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[24]                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[23]                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[22]                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[21]                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[20]                              ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|exponent_reg[0]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|exponent_reg[1]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|exponent_reg[2]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|exponent_reg[3]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|exponent_reg[4]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|exponent_reg[5]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|exponent_reg[6]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|exponent_reg[7]                                  ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|exponent_reg[8]                                  ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[30]                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[28]                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[27]                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[19]                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[18]                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[17]                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[16]                              ; 0                 ; 0       ;
;      - weight_fp_reg[4]~0                                                                  ; 0                 ; 0       ;
;      - weight_fp_reg~33                                                                    ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|exception_reg2~0                                 ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|a_is_zero_reg2~0                                 ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|sign_reg2~0                                      ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|a_exponent_reg~0                                 ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|b_exponent_reg~0                                 ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|a_exponent_reg~1                                 ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|a_exponent_reg~2                                 ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|b_exponent_reg~1                                 ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|a_exponent_reg~3                                 ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|b_exponent_reg~2                                 ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|a_exponent_reg~4                                 ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|a_exponent_reg~5                                 ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|a_exponent_reg~6                                 ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|a_exponent_reg~7                                 ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|sign_reg~0                                       ; 0                 ; 0       ;
;      - qstep_reg2~0                                                                        ; 0                 ; 0       ;
;      - qstep_reg2~1                                                                        ; 0                 ; 0       ;
;      - qstep_reg2~2                                                                        ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~0                                       ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~1                                       ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~2                                       ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~3                                       ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~4                                       ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~5                                       ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~6                                       ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~7                                       ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~8                                       ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~9                                       ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~10                                      ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~11                                      ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~12                                      ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~13                                      ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~14                                      ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~15                                      ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~16                                      ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~17                                      ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~18                                      ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~19                                      ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~20                                      ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~21                                      ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~22                                      ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|op_a_reg~23                                      ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|num_exp_reg~0                                        ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~50                               ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~51                               ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|num_exp_reg~1                                        ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|num_exp_reg~2                                        ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|num_exp_reg~3                                        ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|num_exp_reg~4                                        ; 0                 ; 0       ;
;      - qstep_reg1~0                                                                        ; 0                 ; 0       ;
;      - qstep_reg1~1                                                                        ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|sign_reg~0                                           ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ; 0                 ; 0       ;
;      - Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7 ; 0                 ; 0       ;
;      - qstep_reg1[21]~_Duplicate_2feeder                                                   ; 0                 ; 0       ;
; clk                                                                                        ;                   ;         ;
; level_int[14]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~28                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~30                                              ; 0                 ; 0       ;
; level_int[13]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~26                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~36                                              ; 0                 ; 0       ;
; level_int[12]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~24                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~31                                              ; 1                 ; 0       ;
; level_int[11]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~22                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~35                                              ; 0                 ; 0       ;
; level_int[10]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~20                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~32                                              ; 1                 ; 0       ;
; level_int[9]                                                                               ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~18                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~34                                              ; 0                 ; 0       ;
; level_int[8]                                                                               ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~16                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~33                                              ; 0                 ; 0       ;
; level_int[7]                                                                               ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~14                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~90                                              ; 1                 ; 0       ;
; level_int[6]                                                                               ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~12                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~84                                              ; 1                 ; 0       ;
; level_int[5]                                                                               ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~10                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~89                                              ; 0                 ; 0       ;
; level_int[4]                                                                               ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~8                                               ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~85                                              ; 1                 ; 0       ;
; level_int[3]                                                                               ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~6                                               ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~88                                              ; 0                 ; 0       ;
; level_int[2]                                                                               ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~4                                               ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~86                                              ; 0                 ; 0       ;
; level_int[1]                                                                               ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~2                                               ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~87                                              ; 1                 ; 0       ;
; level_int[0]                                                                               ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~1                                               ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[0][0]~8                   ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~7                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|out_z[4]~0                          ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|ShiftLeft0~25                                        ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|ShiftLeft0~52                                        ; 0                 ; 2       ;
;      - int_to_fp32_pipeline:int_to_fp|ShiftLeft0~58                                        ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|ShiftLeft0~82                                        ; 0                 ; 2       ;
;      - int_to_fp32_pipeline:int_to_fp|Equal0~13                                            ; 0                 ; 2       ;
; level_int[31]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~70                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~30                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~31                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~32                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~33                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~34                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~35                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~36                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~39                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[3][0]~4                   ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~72                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Equal0~0                                             ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~73                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~74                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~0                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~75                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~1                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~76                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Equal0~1                                             ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~77                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Equal0~2                                             ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~78                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~2                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~79                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~80                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~81                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~82                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~83                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~84                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~85                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~86                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~87                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~88                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~89                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~90                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~91                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~92                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[3][0]~13                  ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~93                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~11                             ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~12                             ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|sign_reg~0                                           ; 0                 ; 6       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[1][0]~14                  ; 1                 ; 0       ;
; level_int[15]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~37                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~39                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[1][0]~14                  ; 0                 ; 0       ;
; level_int[29]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~66                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[3][0]~4                   ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~93                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~11                             ; 0                 ; 0       ;
; level_int[28]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~64                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Equal0~0                                             ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~91                                              ; 1                 ; 0       ;
; level_int[27]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~62                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~79                                              ; 0                 ; 0       ;
; level_int[26]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~60                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~72                                              ; 1                 ; 0       ;
; level_int[25]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~58                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~2                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~92                                              ; 0                 ; 0       ;
; level_int[24]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~56                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~78                                              ; 1                 ; 0       ;
; level_int[23]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~54                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Equal0~1                                             ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~83                                              ; 1                 ; 0       ;
; level_int[22]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~52                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~76                                              ; 0                 ; 0       ;
; level_int[21]                                                                              ;                   ;         ;
; level_int[20]                                                                              ;                   ;         ;
; level_int[19]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~46                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Equal0~2                                             ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~82                                              ; 0                 ; 0       ;
; level_int[18]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~44                                              ; 1                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~77                                              ; 1                 ; 0       ;
; level_int[17]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~42                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~0                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~81                                              ; 0                 ; 0       ;
; level_int[16]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~40                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~74                                              ; 0                 ; 0       ;
; level_int[30]                                                                              ;                   ;         ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~68                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|Add0~73                                              ; 0                 ; 0       ;
;      - int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~12                             ; 0                 ; 0       ;
; is_weight                                                                                  ;                   ;         ;
;      - qstep_reg1~0                                                                        ; 0                 ; 6       ;
;      - qstep_reg1~1                                                                        ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                        ;
+------------------------------------------------------------+--------------------+---------+-------------+--------+----------------------+------------------+---------------------------+
; Name                                                       ; Location           ; Fan-Out ; Usage       ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------+--------------------+---------+-------------+--------+----------------------+------------------+---------------------------+
; clk                                                        ; PIN_E2             ; 186     ; Clock       ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|out_z[4]~2 ; LCCOMB_X24_Y12_N24 ; 10      ; Sync. load  ; no     ; --                   ; --               ; --                        ;
; rst                                                        ; PIN_L13            ; 164     ; Sync. clear ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------+--------------------+---------+-------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                            ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk  ; PIN_E2   ; 186     ; 32                                   ; Global Clock         ; GCLK4            ; --                        ;
+------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                         ;
+-----------------------------------------------------------------------------------------------+---------+
; Name                                                                                          ; Fan-Out ;
+-----------------------------------------------------------------------------------------------+---------+
; rst~input                                                                                     ; 164     ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~14                                       ; 47      ;
; level_int[31]~input                                                                           ; 43      ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux1~5                                        ; 42      ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|out_z[3]~1                                    ; 36      ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux2~1                                        ; 35      ;
; int_to_fp32_pipeline:int_to_fp|is_zero_reg                                                    ; 35      ;
; Multiplication_pipeline:multiplier|b_exponent_reg~0                                           ; 33      ;
; Multiplication_pipeline:multiplier|exponent[8]~16                                             ; 32      ;
; Multiplication_pipeline:multiplier|product_reg[47]                                            ; 25      ;
; weight_fp_reg[4]~0                                                                            ; 24      ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[23]~46                                          ; 24      ;
; int_to_fp32_pipeline:int_to_fp|Underflow~2                                                    ; 23      ;
; int_to_fp32_pipeline:int_to_fp|Underflow~0                                                    ; 23      ;
; Multiplication_pipeline:multiplier|result~0                                                   ; 23      ;
; int_to_fp32_pipeline:int_to_fp|num_exp_reg~1                                                  ; 16      ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|out_z[4]~2                                    ; 10      ;
; level_int[0]~input                                                                            ; 9       ;
; int_to_fp32_pipeline:int_to_fp|Equal0~8                                                       ; 9       ;
; Multiplication_pipeline:multiplier|exponent[7]~14                                             ; 9       ;
; weight_fp_reg~24                                                                              ; 8       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~52                                                  ; 7       ;
; int_to_fp32_pipeline:int_to_fp|Equal0~12                                                      ; 7       ;
; int_to_fp32_pipeline:int_to_fp|Add0~87                                                        ; 7       ;
; int_to_fp32_pipeline:int_to_fp|Add0~85                                                        ; 7       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~2                                        ; 7       ;
; Multiplication_pipeline:multiplier|b_exponent_reg~2                                           ; 7       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[23]~33                                     ; 6       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[23]~32                                     ; 6       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~26                                                  ; 6       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|out_z[4]~0                                    ; 6       ;
; int_to_fp32_pipeline:int_to_fp|Add0~89                                                        ; 6       ;
; int_to_fp32_pipeline:int_to_fp|Add0~79                                                        ; 6       ;
; int_to_fp32_pipeline:int_to_fp|Add0~36                                                        ; 6       ;
; int_to_fp32_pipeline:int_to_fp|Add0~31                                                        ; 6       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~49                                                  ; 5       ;
; int_to_fp32_pipeline:int_to_fp|Equal0~11                                                      ; 5       ;
; int_to_fp32_pipeline:int_to_fp|Add0~90                                                        ; 5       ;
; int_to_fp32_pipeline:int_to_fp|Add0~88                                                        ; 5       ;
; int_to_fp32_pipeline:int_to_fp|Add0~86                                                        ; 5       ;
; int_to_fp32_pipeline:int_to_fp|Add0~84                                                        ; 5       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|sel[0]~1                                      ; 5       ;
; int_to_fp32_pipeline:int_to_fp|Equal0~3                                                       ; 5       ;
; int_to_fp32_pipeline:int_to_fp|Add0~73                                                        ; 5       ;
; int_to_fp32_pipeline:int_to_fp|Add0~34                                                        ; 5       ;
; int_to_fp32_pipeline:int_to_fp|Add0~33                                                        ; 5       ;
; int_to_fp32_pipeline:int_to_fp|Add0~30                                                        ; 5       ;
; level_int[29]~input                                                                           ; 4       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~68                                         ; 4       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~66                                         ; 4       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~87                                                  ; 4       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~67                                                  ; 4       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[27]~26                                     ; 4       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~53                                                  ; 4       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[30]~18                                     ; 4       ;
; int_to_fp32_pipeline:int_to_fp|Equal0~10                                                      ; 4       ;
; int_to_fp32_pipeline:int_to_fp|Add0~91                                                        ; 4       ;
; int_to_fp32_pipeline:int_to_fp|Add0~80                                                        ; 4       ;
; int_to_fp32_pipeline:int_to_fp|Add0~78                                                        ; 4       ;
; int_to_fp32_pipeline:int_to_fp|Add0~77                                                        ; 4       ;
; int_to_fp32_pipeline:int_to_fp|Add0~76                                                        ; 4       ;
; int_to_fp32_pipeline:int_to_fp|Add0~75                                                        ; 4       ;
; int_to_fp32_pipeline:int_to_fp|Add0~74                                                        ; 4       ;
; int_to_fp32_pipeline:int_to_fp|Add0~72                                                        ; 4       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[3][0]~4                             ; 4       ;
; int_to_fp32_pipeline:int_to_fp|Add0~39                                                        ; 4       ;
; int_to_fp32_pipeline:int_to_fp|Add0~35                                                        ; 4       ;
; int_to_fp32_pipeline:int_to_fp|Add0~32                                                        ; 4       ;
; level_int[30]~input                                                                           ; 3       ;
; level_int[17]~input                                                                           ; 3       ;
; level_int[19]~input                                                                           ; 3       ;
; level_int[21]~input                                                                           ; 3       ;
; level_int[23]~input                                                                           ; 3       ;
; level_int[25]~input                                                                           ; 3       ;
; level_int[28]~input                                                                           ; 3       ;
; level_int[15]~input                                                                           ; 3       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~67                                         ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~82                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~75                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~71                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~68                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~64                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~63                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[27]~27                                     ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~61                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~60                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~59                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~50                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~25                                         ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~44                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~43                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~30                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~29                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~28                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~22                                         ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~19                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~17                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~14                                                  ; 3       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[30]~19                                     ; 3       ;
; int_to_fp32_pipeline:int_to_fp|Add0~92                                                        ; 3       ;
; int_to_fp32_pipeline:int_to_fp|Add0~83                                                        ; 3       ;
; int_to_fp32_pipeline:int_to_fp|Add0~82                                                        ; 3       ;
; int_to_fp32_pipeline:int_to_fp|Add0~81                                                        ; 3       ;
; int_to_fp32_pipeline:int_to_fp|Equal0~5                                                       ; 3       ;
; int_to_fp32_pipeline:int_to_fp|Equal0~2                                                       ; 3       ;
; int_to_fp32_pipeline:int_to_fp|Equal0~1                                                       ; 3       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~1                                        ; 3       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~0                                        ; 3       ;
; int_to_fp32_pipeline:int_to_fp|Equal0~0                                                       ; 3       ;
; Multiplication_pipeline:multiplier|b_exponent_reg~1                                           ; 3       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[2]~_Duplicate_2                             ; 3       ;
; Multiplication_pipeline:multiplier|exception_reg2                                             ; 3       ;
; int_to_fp32_pipeline:int_to_fp|Add0~70                                                        ; 3       ;
; int_to_fp32_pipeline:int_to_fp|Add0~66                                                        ; 3       ;
; level_fp_reg[30]                                                                              ; 3       ;
; level_fp_reg[29]                                                                              ; 3       ;
; level_fp_reg[28]                                                                              ; 3       ;
; level_fp_reg[27]                                                                              ; 3       ;
; level_fp_reg[26]                                                                              ; 3       ;
; level_fp_reg[25]                                                                              ; 3       ;
; level_fp_reg[24]                                                                              ; 3       ;
; level_fp_reg[23]                                                                              ; 3       ;
; Multiplication_pipeline:multiplier|product_reg[24]                                            ; 3       ;
; is_weight~input                                                                               ; 2       ;
; level_int[16]~input                                                                           ; 2       ;
; level_int[18]~input                                                                           ; 2       ;
; level_int[20]~input                                                                           ; 2       ;
; level_int[22]~input                                                                           ; 2       ;
; level_int[24]~input                                                                           ; 2       ;
; level_int[26]~input                                                                           ; 2       ;
; level_int[27]~input                                                                           ; 2       ;
; level_int[1]~input                                                                            ; 2       ;
; level_int[2]~input                                                                            ; 2       ;
; level_int[3]~input                                                                            ; 2       ;
; level_int[4]~input                                                                            ; 2       ;
; level_int[5]~input                                                                            ; 2       ;
; level_int[6]~input                                                                            ; 2       ;
; level_int[7]~input                                                                            ; 2       ;
; level_int[8]~input                                                                            ; 2       ;
; level_int[9]~input                                                                            ; 2       ;
; level_int[10]~input                                                                           ; 2       ;
; level_int[11]~input                                                                           ; 2       ;
; level_int[12]~input                                                                           ; 2       ;
; level_int[13]~input                                                                           ; 2       ;
; level_int[14]~input                                                                           ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~85                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~84                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~81                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~80                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~79                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~78                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~77                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~74                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~73                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~72                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~70                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~69                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~62                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~57                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~56                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~48                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~47                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~46                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~42                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~41                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~40                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~39                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~38                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~37                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~36                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~35                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~34                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~33                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~32                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~24                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~23                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~22                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~21                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~20                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~16                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~15                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~13                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~12                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~11                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~10                                                  ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~9                                                   ; 2       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~8                                                   ; 2       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~12                                       ; 2       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~11                                       ; 2       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~8                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~7                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~4                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~3                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add0~93                                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Equal0~6                                                       ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~23                                                ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~22                                                ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~21                                                ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~20                                                ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~19                                                ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~18                                                ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~17                                                ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~16                                                ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~15                                                ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~14                                                ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~13                                                ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~12                                                ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~11                                                ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~10                                                ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~9                                                 ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~8                                                 ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~7                                                 ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~6                                                 ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~5                                                 ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~4                                                 ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~3                                                 ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~2                                                 ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~1                                                 ; 2       ;
; Multiplication_pipeline:multiplier|op_a_reg~0                                                 ; 2       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[8]                                         ; 2       ;
; Multiplication_pipeline:multiplier|a_is_zero~1                                                ; 2       ;
; Multiplication_pipeline:multiplier|a_is_zero~0                                                ; 2       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[0]~_Duplicate_32                            ; 2       ;
; Multiplication_pipeline:multiplier|a_is_zero_reg2                                             ; 2       ;
; Multiplication_pipeline:multiplier|zero~9                                                     ; 2       ;
; Multiplication_pipeline:multiplier|zero~4                                                     ; 2       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[27]~3                                      ; 2       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[28]~2                                      ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add0~68                                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add0~64                                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add0~58                                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add0~54                                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add0~50                                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add0~46                                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add0~42                                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add0~37                                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add5~21                                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add5~18                                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add4~12                                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add5~15                                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add5~12                                                        ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add5~9                                                         ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add5~6                                                         ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add5~3                                                         ; 2       ;
; int_to_fp32_pipeline:int_to_fp|Add5~0                                                         ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[22]~44                                          ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[21]~42                                          ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[20]~40                                          ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[19]~38                                          ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[18]~36                                          ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[17]~34                                          ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[16]~32                                          ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[15]~30                                          ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[14]~28                                          ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[13]~26                                          ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[12]~24                                          ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[11]~22                                          ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[10]~20                                          ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[9]~18                                           ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[8]~16                                           ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[7]~14                                           ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[6]~12                                           ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[5]~10                                           ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[4]~8                                            ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[3]~6                                            ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[2]~4                                            ; 2       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[1]~2                                            ; 2       ;
; level_fp_reg[0]                                                                               ; 2       ;
; level_fp_reg[1]                                                                               ; 2       ;
; level_fp_reg[2]                                                                               ; 2       ;
; level_fp_reg[3]                                                                               ; 2       ;
; level_fp_reg[4]                                                                               ; 2       ;
; level_fp_reg[5]                                                                               ; 2       ;
; level_fp_reg[6]                                                                               ; 2       ;
; level_fp_reg[7]                                                                               ; 2       ;
; level_fp_reg[8]                                                                               ; 2       ;
; level_fp_reg[9]                                                                               ; 2       ;
; level_fp_reg[10]                                                                              ; 2       ;
; level_fp_reg[11]                                                                              ; 2       ;
; level_fp_reg[12]                                                                              ; 2       ;
; level_fp_reg[13]                                                                              ; 2       ;
; level_fp_reg[14]                                                                              ; 2       ;
; level_fp_reg[15]                                                                              ; 2       ;
; level_fp_reg[16]                                                                              ; 2       ;
; level_fp_reg[17]                                                                              ; 2       ;
; level_fp_reg[18]                                                                              ; 2       ;
; level_fp_reg[19]                                                                              ; 2       ;
; level_fp_reg[20]                                                                              ; 2       ;
; level_fp_reg[21]                                                                              ; 2       ;
; level_fp_reg[22]                                                                              ; 2       ;
; Multiplication_pipeline:multiplier|exponent[6]~12                                             ; 2       ;
; Multiplication_pipeline:multiplier|exponent[5]~10                                             ; 2       ;
; Multiplication_pipeline:multiplier|exponent[4]~8                                              ; 2       ;
; Multiplication_pipeline:multiplier|exponent[3]~6                                              ; 2       ;
; Multiplication_pipeline:multiplier|exponent[2]~4                                              ; 2       ;
; Multiplication_pipeline:multiplier|exponent[1]~2                                              ; 2       ;
; Multiplication_pipeline:multiplier|exponent[0]~0                                              ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[22]~44                                    ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[21]~42                                    ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[45]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[20]~40                                    ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[44]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[19]~38                                    ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[43]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[18]~36                                    ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[42]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[17]~34                                    ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[41]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[16]~32                                    ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[40]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[15]~30                                    ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[39]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[14]~28                                    ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[38]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[13]~26                                    ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[37]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[12]~24                                    ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[36]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[11]~22                                    ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[35]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[10]~20                                    ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[34]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[9]~18                                     ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[33]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[8]~16                                     ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[32]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[7]~14                                     ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[31]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[6]~12                                     ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[30]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[5]~10                                     ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[29]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[4]~8                                      ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[28]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[3]~6                                      ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[27]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[2]~4                                      ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[26]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[1]~2                                      ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[25]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_mantissa[0]~0                                      ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[22]                                            ; 2       ;
; Multiplication_pipeline:multiplier|product_reg[23]                                            ; 2       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~70                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~69                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~97                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~96                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~95                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~94                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[1][0]~14                            ; 1       ;
; int_to_fp32_pipeline:int_to_fp|sign_reg~0                                                     ; 1       ;
; qstep_reg1~1                                                                                  ; 1       ;
; qstep_reg1~0                                                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|num_exp_reg~4                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|num_exp_reg~3                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|num_exp_reg~2                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Equal0~13                                                      ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~65                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~64                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~63                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~62                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~61                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~60                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~59                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~93                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~58                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~57                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~92                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~56                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~55                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~54                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~53                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~52                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~51                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~50                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~91                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~90                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~89                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~49                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~48                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~47                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~46                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~45                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~44                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~43                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~42                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~41                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~88                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~40                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~86                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~39                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~83                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~38                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~37                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~36                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~35                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~76                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~34                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~31                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~30                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~66                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~29                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~65                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~28                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~58                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~55                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~54                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~51                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~45                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~24                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~23                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~31                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~27                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~25                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|ShiftLeft0~18                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~21                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg~20                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux1~4                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux1~3                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux1~2                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux1~1                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux1~0                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~13                                       ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~10                                       ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~9                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Equal0~9                                                       ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~6                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux0~5                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|num_exp_reg~0                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[3][0]~13                            ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[3][0]~12                            ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[3][0]~11                            ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|Mux2~0                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[0][0]~10                            ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[0][0]~9                             ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[0][0]~8                             ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Equal0~7                                                       ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[2][0]~7                             ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[2][0]~6                             ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[2][0]~5                             ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|sel[0]~0                                      ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Equal0~4                                                       ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[1][0]~3                             ; 1       ;
; int_to_fp32_pipeline:int_to_fp|miao_lzc32:lzc32|group_lzc[1][0]~2                             ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[31]~46                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|sign_reg                                                       ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[0]~45                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[0]~44                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[1]~43                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[1]~42                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[2]~41                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[2]~40                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[3]~39                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[3]~38                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[4]~37                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[4]~36                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[5]~35                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[5]~34                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[6]~33                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[6]~32                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[7]~31                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[7]~30                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[8]~29                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[8]~28                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[9]~27                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[9]~26                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[10]~25                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[10]~24                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[11]~23                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[11]~22                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[12]~21                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[12]~20                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[13]~19                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[13]~18                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[14]~17                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[14]~16                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[15]~15                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[15]~14                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[16]~13                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[16]~12                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[17]~11                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[17]~10                                                  ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[18]~9                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[18]~8                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[19]~7                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[19]~6                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[20]~5                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[20]~4                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[21]~3                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[21]~2                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[22]~1                                                   ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Underflow~1                                                    ; 1       ;
; int_to_fp32_pipeline:int_to_fp|result[22]~0                                                   ; 1       ;
; qstep_reg2~2                                                                                  ; 1       ;
; qstep_reg1[0]                                                                                 ; 1       ;
; qstep_reg2~1                                                                                  ; 1       ;
; qstep_reg2~0                                                                                  ; 1       ;
; qstep_reg1[5]                                                                                 ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~23                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~20                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~17                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~14                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|num_exp_reg[4]                                                 ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~11                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|num_exp_reg[3]                                                 ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~8                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|num_exp_reg[2]                                                 ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~5                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|num_exp_reg[1]                                                 ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~2                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|round_up                                                       ; 1       ;
; int_to_fp32_pipeline:int_to_fp|round_up~1                                                     ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[0]                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[1]                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[2]                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[3]                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|round_up~0                                                     ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[4]                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[5]                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[6]                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[7]                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[9]                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[10]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[11]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[12]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[13]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[14]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[15]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|num_exp_reg[0]                                                 ; 1       ;
; qstep_reg1[21]~_Duplicate_2                                                                   ; 1       ;
; Multiplication_pipeline:multiplier|sign_reg~0                                                 ; 1       ;
; Multiplication_pipeline:multiplier|a_is_zero                                                  ; 1       ;
; Multiplication_pipeline:multiplier|a_is_zero~8                                                ; 1       ;
; Multiplication_pipeline:multiplier|a_is_zero~7                                                ; 1       ;
; Multiplication_pipeline:multiplier|a_is_zero~6                                                ; 1       ;
; Multiplication_pipeline:multiplier|a_is_zero~5                                                ; 1       ;
; Multiplication_pipeline:multiplier|a_is_zero~4                                                ; 1       ;
; Multiplication_pipeline:multiplier|a_is_zero~3                                                ; 1       ;
; Multiplication_pipeline:multiplier|a_is_zero~2                                                ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg~7                                           ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg~6                                           ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg~5                                           ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg~4                                           ; 1       ;
; qstep_reg2[0]                                                                                 ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg~3                                           ; 1       ;
; qstep_reg2[21]                                                                                ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg~2                                           ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg~1                                           ; 1       ;
; qstep_reg2[10]                                                                                ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg~0                                           ; 1       ;
; Multiplication_pipeline:multiplier|WideAnd0                                                   ; 1       ;
; Multiplication_pipeline:multiplier|WideAnd0~1                                                 ; 1       ;
; Multiplication_pipeline:multiplier|WideAnd0~0                                                 ; 1       ;
; Multiplication_pipeline:multiplier|sign_reg2~0                                                ; 1       ;
; Multiplication_pipeline:multiplier|sign_reg                                                   ; 1       ;
; Multiplication_pipeline:multiplier|a_is_zero_reg2~0                                           ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg[7]                                          ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg[6]                                          ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg[5]                                          ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg[4]                                          ; 1       ;
; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_6                             ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg[3]                                          ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg[2]                                          ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg[1]                                          ; 1       ;
; Multiplication_pipeline:multiplier|a_exponent_reg[0]                                          ; 1       ;
; Multiplication_pipeline:multiplier|exception_reg2~0                                           ; 1       ;
; weight_fp_reg~33                                                                              ; 1       ;
; Multiplication_pipeline:multiplier|sign_reg2                                                  ; 1       ;
; weight_fp_reg~32                                                                              ; 1       ;
; weight_fp_reg~31                                                                              ; 1       ;
; weight_fp_reg~30                                                                              ; 1       ;
; weight_fp_reg~29                                                                              ; 1       ;
; weight_fp_reg~28                                                                              ; 1       ;
; weight_fp_reg~27                                                                              ; 1       ;
; weight_fp_reg~26                                                                              ; 1       ;
; weight_fp_reg~25                                                                              ; 1       ;
; weight_fp_reg~23                                                                              ; 1       ;
; weight_fp_reg~22                                                                              ; 1       ;
; weight_fp_reg~21                                                                              ; 1       ;
; weight_fp_reg~20                                                                              ; 1       ;
; weight_fp_reg~19                                                                              ; 1       ;
; weight_fp_reg~18                                                                              ; 1       ;
; weight_fp_reg~17                                                                              ; 1       ;
; weight_fp_reg~16                                                                              ; 1       ;
; weight_fp_reg~15                                                                              ; 1       ;
; weight_fp_reg~14                                                                              ; 1       ;
; weight_fp_reg~13                                                                              ; 1       ;
; weight_fp_reg~12                                                                              ; 1       ;
; weight_fp_reg~11                                                                              ; 1       ;
; weight_fp_reg~10                                                                              ; 1       ;
; weight_fp_reg~9                                                                               ; 1       ;
; weight_fp_reg~8                                                                               ; 1       ;
; weight_fp_reg~7                                                                               ; 1       ;
; weight_fp_reg~6                                                                               ; 1       ;
; weight_fp_reg~5                                                                               ; 1       ;
; weight_fp_reg~4                                                                               ; 1       ;
; weight_fp_reg~3                                                                               ; 1       ;
; weight_fp_reg~2                                                                               ; 1       ;
; weight_fp_reg~1                                                                               ; 1       ;
; Multiplication_pipeline:multiplier|zero~8                                                     ; 1       ;
; Multiplication_pipeline:multiplier|zero~7                                                     ; 1       ;
; Multiplication_pipeline:multiplier|zero~6                                                     ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[46]~22                                  ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[45]~21                                  ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[44]~20                                  ; 1       ;
; Multiplication_pipeline:multiplier|zero~5                                                     ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[43]~19                                  ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[42]~18                                  ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[41]~17                                  ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[40]~16                                  ; 1       ;
; Multiplication_pipeline:multiplier|zero~3                                                     ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[39]~15                                  ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[38]~14                                  ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[37]~13                                  ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[36]~12                                  ; 1       ;
; Multiplication_pipeline:multiplier|zero~2                                                     ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[35]~11                                  ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[34]~10                                  ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[33]~9                                   ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[32]~8                                   ; 1       ;
; Multiplication_pipeline:multiplier|zero~1                                                     ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[31]~7                                   ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[30]~6                                   ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[29]~5                                   ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[28]~4                                   ; 1       ;
; Multiplication_pipeline:multiplier|zero~0                                                     ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[27]~3                                   ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[26]~2                                   ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[25]~1                                   ; 1       ;
; Multiplication_pipeline:multiplier|round_up~8                                                 ; 1       ;
; Multiplication_pipeline:multiplier|round_up~7                                                 ; 1       ;
; Multiplication_pipeline:multiplier|round_up~6                                                 ; 1       ;
; Multiplication_pipeline:multiplier|round_up~5                                                 ; 1       ;
; Multiplication_pipeline:multiplier|round_up~4                                                 ; 1       ;
; Multiplication_pipeline:multiplier|round_up~3                                                 ; 1       ;
; Multiplication_pipeline:multiplier|round_up~2                                                 ; 1       ;
; Multiplication_pipeline:multiplier|round_up~1                                                 ; 1       ;
; Multiplication_pipeline:multiplier|round_up~0                                                 ; 1       ;
; Multiplication_pipeline:multiplier|product_normalised[24]~0                                   ; 1       ;
; weight_fp_reg[31]~reg0                                                                        ; 1       ;
; weight_fp_reg[30]~reg0                                                                        ; 1       ;
; weight_fp_reg[29]~reg0                                                                        ; 1       ;
; weight_fp_reg[28]~reg0                                                                        ; 1       ;
; weight_fp_reg[27]~reg0                                                                        ; 1       ;
; weight_fp_reg[26]~reg0                                                                        ; 1       ;
; weight_fp_reg[25]~reg0                                                                        ; 1       ;
; weight_fp_reg[24]~reg0                                                                        ; 1       ;
; weight_fp_reg[23]~reg0                                                                        ; 1       ;
; weight_fp_reg[22]~reg0                                                                        ; 1       ;
; weight_fp_reg[21]~reg0                                                                        ; 1       ;
; weight_fp_reg[20]~reg0                                                                        ; 1       ;
; weight_fp_reg[19]~reg0                                                                        ; 1       ;
; weight_fp_reg[18]~reg0                                                                        ; 1       ;
; weight_fp_reg[17]~reg0                                                                        ; 1       ;
; weight_fp_reg[16]~reg0                                                                        ; 1       ;
; weight_fp_reg[15]~reg0                                                                        ; 1       ;
; weight_fp_reg[14]~reg0                                                                        ; 1       ;
; weight_fp_reg[13]~reg0                                                                        ; 1       ;
; weight_fp_reg[12]~reg0                                                                        ; 1       ;
; weight_fp_reg[11]~reg0                                                                        ; 1       ;
; weight_fp_reg[10]~reg0                                                                        ; 1       ;
; weight_fp_reg[9]~reg0                                                                         ; 1       ;
; weight_fp_reg[8]~reg0                                                                         ; 1       ;
; weight_fp_reg[7]~reg0                                                                         ; 1       ;
; weight_fp_reg[6]~reg0                                                                         ; 1       ;
; weight_fp_reg[5]~reg0                                                                         ; 1       ;
; weight_fp_reg[4]~reg0                                                                         ; 1       ;
; weight_fp_reg[3]~reg0                                                                         ; 1       ;
; weight_fp_reg[2]~reg0                                                                         ; 1       ;
; weight_fp_reg[1]~reg0                                                                         ; 1       ;
; weight_fp_reg[0]~reg0                                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[16]~7                                      ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[17]~6                                      ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[18]~5                                      ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[19]~4                                      ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]~1                                      ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[30]~0                                      ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~69                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~67                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~65                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~63                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~62                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~61                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~60                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~59                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~57                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~56                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~55                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~53                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~52                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~51                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~49                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~48                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~47                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~45                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~44                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~43                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~41                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~40                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~38                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~29                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~28                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~27                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~26                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~25                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~24                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~23                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~22                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~21                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~20                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~19                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~18                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~17                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~16                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~15                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~14                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~13                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~12                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~11                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~10                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~9                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~8                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~7                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~6                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~5                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~4                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~3                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~2                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add0~1                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~19                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~16                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add4~11                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add4~10                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~13                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add4~9                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add4~8                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~10                                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add4~7                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add4~6                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~7                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add4~5                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add4~4                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~4                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add4~3                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add4~2                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add5~1                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[22]~45                                          ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[21]~43                                          ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[20]~41                                          ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[19]~39                                          ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[18]~37                                          ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[17]~35                                          ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[16]~33                                          ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[15]~31                                          ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[14]~29                                          ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[13]~27                                          ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[12]~25                                          ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[11]~23                                          ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[10]~21                                          ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[9]~19                                           ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[8]~17                                           ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[7]~15                                           ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[6]~13                                           ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[5]~11                                           ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[4]~9                                            ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[3]~7                                            ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[2]~5                                            ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[1]~3                                            ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[0]~1                                            ; 1       ;
; int_to_fp32_pipeline:int_to_fp|mantissa_round[0]~0                                            ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[16]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[17]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[18]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[19]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[20]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[21]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[22]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[23]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[24]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[25]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[26]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[27]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[28]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[30]                                        ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add4~1                                                         ; 1       ;
; int_to_fp32_pipeline:int_to_fp|Add4~0                                                         ; 1       ;
; level_fp_reg[31]                                                                              ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~5         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~4         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~3         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~2         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~1         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~0         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~DATAOUT11 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~DATAOUT10 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~DATAOUT9  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~DATAOUT8  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~DATAOUT7  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~DATAOUT6  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~DATAOUT5  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~DATAOUT4  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~DATAOUT3  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~DATAOUT2  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7~DATAOUT1  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7           ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT35 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT34 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT33 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT32 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT31 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT30 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT29 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT28 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT27 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT26 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT25 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT24 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT23 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT22 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT21 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT20 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT19 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT18 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT17 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT16 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT15 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT14 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT13 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT12 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT11 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT10 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT9  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT8  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT7  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT6  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT5  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT4  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT3  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT2  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1~DATAOUT1  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1           ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~11        ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~10        ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~9         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~8         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~7         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~6         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~5         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~4         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~3         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~2         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~1         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~0         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT23 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT22 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT21 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT20 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT19 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT18 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT17 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT16 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT15 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT14 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT13 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT12 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT11 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT10 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT9  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT8  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT7  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT6  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT5  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT4  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT3  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT2  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5~DATAOUT1  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5           ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~11        ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~10        ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~9         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~8         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~7         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~6         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~5         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~4         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~3         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~2         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~1         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~0         ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT23 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT22 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT21 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT20 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT19 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT18 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT17 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT16 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT15 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT14 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT13 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT12 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT11 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT10 ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT9  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT8  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT7  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT6  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT5  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT4  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT3  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT2  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3~DATAOUT1  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3           ; 1       ;
; Multiplication_pipeline:multiplier|a_is_zero_reg                                              ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[8]~25                                         ; 1       ;
; Multiplication_pipeline:multiplier|Add0~0                                                     ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[7]~24                                         ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[7]~23                                         ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[7]~15                                         ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[7]~14                                         ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[6]~22                                         ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[6]~21                                         ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[6]~13                                         ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[6]~12                                         ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[5]~20                                         ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[5]~19                                         ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[5]~11                                         ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[5]~10                                         ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[4]~18                                         ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[4]~17                                         ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[4]~9                                          ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[4]~8                                          ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[3]~16                                         ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[3]~15                                         ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[3]~7                                          ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[3]~6                                          ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[2]~14                                         ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[2]~13                                         ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[2]~5                                          ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[2]~4                                          ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[1]~12                                         ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[1]~11                                         ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[1]~3                                          ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[1]~2                                          ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[0]~10                                         ; 1       ;
; Multiplication_pipeline:multiplier|exponent_reg[0]~9                                          ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[0]~1                                          ; 1       ;
; Multiplication_pipeline:multiplier|sum_exponent[0]~0                                          ; 1       ;
; Multiplication_pipeline:multiplier|exception_reg                                              ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~58             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~57             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~56             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~55             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~54             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~53             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~52             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~51             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~50             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~49             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~48             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~47             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~46             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~45             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~44             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~43             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~42             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~41             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~40             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~39             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~38             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~37             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~36             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~35             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~34             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~33             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~32             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~31             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~30             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~29             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~28             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~27             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~26             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~25             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~24             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~23             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~22             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~21             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~20             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~19             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~18             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~17             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~16             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~15             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|op_1~14             ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|add9_result[24]~48  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|add9_result[23]~47  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|add9_result[23]~46  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|add9_result[22]~45  ; 1       ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|add9_result[22]~44  ; 1       ;
+-----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 1           ; 2                   ; 46                ;
; Simple Multipliers (18-bit)           ; 3           ; 1                   ; 23                ;
; Embedded Multiplier Blocks            ; 4           ; --                  ; 23                ;
; Embedded Multiplier 9-bit elements    ; 7           ; 2                   ; 46                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 4           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                   ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult3 ;                            ; DSPMULT_X20_Y9_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult5 ;                            ; DSPMULT_X20_Y8_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|w385w[0]     ; Simple Multiplier (18-bit) ; DSPOUT_X20_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult1 ;                            ; DSPMULT_X20_Y10_N0 ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_out8     ; Simple Multiplier (9-bit)  ; DSPOUT_X20_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    Multiplication_pipeline:multiplier|lpm_mult:Mult0|mult_2ct:auto_generated|mac_mult7 ;                            ; DSPMULT_X20_Y7_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
+----------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,021 / 32,401 ( 3 % ) ;
; C16 interconnects           ; 35 / 1,326 ( 3 % )     ;
; C4 interconnects            ; 575 / 21,816 ( 3 % )   ;
; Direct links                ; 167 / 32,401 ( < 1 % ) ;
; Global clocks               ; 1 / 10 ( 10 % )        ;
; Local interconnects         ; 284 / 10,320 ( 3 % )   ;
; R24 interconnects           ; 30 / 1,289 ( 2 % )     ;
; R4 interconnects            ; 515 / 28,186 ( 2 % )   ;
+-----------------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 9.95) ; Number of LABs  (Total = 63) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 13                           ;
; 2                                          ; 8                            ;
; 3                                          ; 2                            ;
; 4                                          ; 0                            ;
; 5                                          ; 1                            ;
; 6                                          ; 0                            ;
; 7                                          ; 0                            ;
; 8                                          ; 1                            ;
; 9                                          ; 0                            ;
; 10                                         ; 1                            ;
; 11                                         ; 1                            ;
; 12                                         ; 2                            ;
; 13                                         ; 0                            ;
; 14                                         ; 3                            ;
; 15                                         ; 4                            ;
; 16                                         ; 27                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 0.84) ; Number of LABs  (Total = 63) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 29                           ;
; 1 Sync. clear                      ; 18                           ;
; 1 Sync. load                       ; 6                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 12.13) ; Number of LABs  (Total = 63) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 13                           ;
; 2                                            ; 8                            ;
; 3                                            ; 2                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 2                            ;
; 9                                            ; 0                            ;
; 10                                           ; 0                            ;
; 11                                           ; 0                            ;
; 12                                           ; 1                            ;
; 13                                           ; 0                            ;
; 14                                           ; 0                            ;
; 15                                           ; 2                            ;
; 16                                           ; 8                            ;
; 17                                           ; 10                           ;
; 18                                           ; 3                            ;
; 19                                           ; 3                            ;
; 20                                           ; 2                            ;
; 21                                           ; 2                            ;
; 22                                           ; 0                            ;
; 23                                           ; 2                            ;
; 24                                           ; 1                            ;
; 25                                           ; 2                            ;
; 26                                           ; 0                            ;
; 27                                           ; 0                            ;
; 28                                           ; 0                            ;
; 29                                           ; 1                            ;
; 30                                           ; 0                            ;
; 31                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.38) ; Number of LABs  (Total = 63) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 13                           ;
; 2                                               ; 9                            ;
; 3                                               ; 2                            ;
; 4                                               ; 2                            ;
; 5                                               ; 1                            ;
; 6                                               ; 3                            ;
; 7                                               ; 3                            ;
; 8                                               ; 4                            ;
; 9                                               ; 1                            ;
; 10                                              ; 3                            ;
; 11                                              ; 1                            ;
; 12                                              ; 5                            ;
; 13                                              ; 3                            ;
; 14                                              ; 5                            ;
; 15                                              ; 3                            ;
; 16                                              ; 5                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 14.33) ; Number of LABs  (Total = 63) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 12                           ;
; 5                                            ; 5                            ;
; 6                                            ; 1                            ;
; 7                                            ; 3                            ;
; 8                                            ; 2                            ;
; 9                                            ; 0                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 2                            ;
; 13                                           ; 2                            ;
; 14                                           ; 0                            ;
; 15                                           ; 1                            ;
; 16                                           ; 3                            ;
; 17                                           ; 3                            ;
; 18                                           ; 3                            ;
; 19                                           ; 2                            ;
; 20                                           ; 4                            ;
; 21                                           ; 4                            ;
; 22                                           ; 1                            ;
; 23                                           ; 1                            ;
; 24                                           ; 4                            ;
; 25                                           ; 1                            ;
; 26                                           ; 1                            ;
; 27                                           ; 0                            ;
; 28                                           ; 2                            ;
; 29                                           ; 0                            ;
; 30                                           ; 1                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
; 33                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 0            ; 32           ; 0            ; 0            ; 0            ; 67        ; 0            ; 0            ; 67        ; 67        ; 0            ; 32           ; 0            ; 0            ; 35           ; 0            ; 32           ; 35           ; 0            ; 0            ; 0            ; 32           ; 0            ; 0            ; 0            ; 0            ; 0            ; 67        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 67           ; 35           ; 67           ; 67           ; 67           ; 0         ; 67           ; 67           ; 0         ; 0         ; 67           ; 35           ; 67           ; 67           ; 32           ; 67           ; 35           ; 32           ; 67           ; 67           ; 67           ; 35           ; 67           ; 67           ; 67           ; 67           ; 67           ; 0         ; 67           ; 67           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; weight_fp_reg[0]   ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[1]   ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[2]   ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[3]   ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[4]   ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[5]   ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[6]   ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[7]   ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[8]   ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[9]   ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[10]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[11]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[12]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[13]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[14]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[15]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[16]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[17]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[18]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[19]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[20]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[21]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[22]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[23]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[24]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[25]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[26]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[27]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[28]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[29]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[30]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; weight_fp_reg[31]  ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[14]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[13]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[12]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[11]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[10]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[9]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[8]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[31]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[15]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[29]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[28]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[27]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[26]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[25]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[24]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[23]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[22]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[21]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[20]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[19]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[18]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[17]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[16]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; level_int[30]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; is_weight          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; I/O             ; clk                  ; 72.6              ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+---------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                           ;
+-----------------+-------------------------------------------------------------------+-------------------+
; Source Register ; Destination Register                                              ; Delay Added in ns ;
+-----------------+-------------------------------------------------------------------+-------------------+
; rst             ; Multiplication_pipeline:multiplier|a_exponent_reg[2]              ; 1.400             ;
; level_int[0]    ; Multiplication_pipeline:multiplier|a_is_zero_reg                  ; 1.282             ;
; level_int[1]    ; Multiplication_pipeline:multiplier|a_is_zero_reg                  ; 1.006             ;
; level_int[31]   ; int_to_fp32_pipeline:int_to_fp|sign_reg                           ; 1.003             ;
; level_int[3]    ; Multiplication_pipeline:multiplier|a_is_zero_reg                  ; 0.678             ;
; level_int[7]    ; Multiplication_pipeline:multiplier|a_is_zero_reg                  ; 0.611             ;
; level_int[6]    ; Multiplication_pipeline:multiplier|a_is_zero_reg                  ; 0.611             ;
; level_int[5]    ; Multiplication_pipeline:multiplier|a_is_zero_reg                  ; 0.611             ;
; level_int[4]    ; Multiplication_pipeline:multiplier|a_is_zero_reg                  ; 0.611             ;
; level_int[2]    ; Multiplication_pipeline:multiplier|a_is_zero_reg                  ; 0.611             ;
; level_int[28]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.524             ;
; level_int[26]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[25]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[24]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[27]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[23]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[21]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[20]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[22]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[19]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[17]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[16]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[15]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[14]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[13]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[12]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[11]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[10]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[9]    ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[8]    ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[18]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.458             ;
; level_int[29]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.253             ;
; qstep_reg2[0]   ; Multiplication_pipeline:multiplier|b_exponent_reg[3]~_Duplicate_6 ; 0.203             ;
; level_int[30]   ; int_to_fp32_pipeline:int_to_fp|int_abs_shifted_reg[29]            ; 0.190             ;
+-----------------+-------------------------------------------------------------------+-------------------+
Note: This table only shows the top 34 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP3C5F256C6 for design fp_multiplier
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C10F256C6 is compatible
    Info (176445): Device EP3C16F256C6 is compatible
    Info (176445): Device EP3C25F256C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 67 pins of 67 total pins
    Info (169086): Pin weight_fp_reg[0] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[1] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[2] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[3] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[4] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[5] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[6] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[7] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[8] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[9] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[10] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[11] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[12] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[13] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[14] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[15] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[16] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[17] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[18] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[19] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[20] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[21] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[22] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[23] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[24] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[25] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[26] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[27] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[28] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[29] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[30] not assigned to an exact location on the device
    Info (169086): Pin weight_fp_reg[31] not assigned to an exact location on the device
    Info (169086): Pin rst not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin level_int[14] not assigned to an exact location on the device
    Info (169086): Pin level_int[13] not assigned to an exact location on the device
    Info (169086): Pin level_int[12] not assigned to an exact location on the device
    Info (169086): Pin level_int[11] not assigned to an exact location on the device
    Info (169086): Pin level_int[10] not assigned to an exact location on the device
    Info (169086): Pin level_int[9] not assigned to an exact location on the device
    Info (169086): Pin level_int[8] not assigned to an exact location on the device
    Info (169086): Pin level_int[7] not assigned to an exact location on the device
    Info (169086): Pin level_int[6] not assigned to an exact location on the device
    Info (169086): Pin level_int[5] not assigned to an exact location on the device
    Info (169086): Pin level_int[4] not assigned to an exact location on the device
    Info (169086): Pin level_int[3] not assigned to an exact location on the device
    Info (169086): Pin level_int[2] not assigned to an exact location on the device
    Info (169086): Pin level_int[1] not assigned to an exact location on the device
    Info (169086): Pin level_int[0] not assigned to an exact location on the device
    Info (169086): Pin level_int[31] not assigned to an exact location on the device
    Info (169086): Pin level_int[15] not assigned to an exact location on the device
    Info (169086): Pin level_int[29] not assigned to an exact location on the device
    Info (169086): Pin level_int[28] not assigned to an exact location on the device
    Info (169086): Pin level_int[27] not assigned to an exact location on the device
    Info (169086): Pin level_int[26] not assigned to an exact location on the device
    Info (169086): Pin level_int[25] not assigned to an exact location on the device
    Info (169086): Pin level_int[24] not assigned to an exact location on the device
    Info (169086): Pin level_int[23] not assigned to an exact location on the device
    Info (169086): Pin level_int[22] not assigned to an exact location on the device
    Info (169086): Pin level_int[21] not assigned to an exact location on the device
    Info (169086): Pin level_int[20] not assigned to an exact location on the device
    Info (169086): Pin level_int[19] not assigned to an exact location on the device
    Info (169086): Pin level_int[18] not assigned to an exact location on the device
    Info (169086): Pin level_int[17] not assigned to an exact location on the device
    Info (169086): Pin level_int[16] not assigned to an exact location on the device
    Info (169086): Pin level_int[30] not assigned to an exact location on the device
    Info (169086): Pin is_weight not assigned to an exact location on the device
Info (332104): Reading SDC File: 'SDC1.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    4.500          clk
Info (176353): Automatically promoted node clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 90 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 32 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 66 register duplicates
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 66 (unused VREF, 2.5V VCCIO, 34 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  13 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.13 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler/output_files/fp_multiplier.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4905 megabytes
    Info: Processing ended: Fri Jul 11 16:42:46 2025
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Jiovana/Documents/FP_multiplier/fp_multipler/output_files/fp_multiplier.fit.smsg.


