

================================================================
== Vitis HLS Report for 'castArrayS2Streaming_64_2_complex_ap_fixed_22_7_5_3_0_complex_ap_fixed_22_7_5_3_0_s'
================================================================
* Date:           Mon Nov 28 17:11:03 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.579 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       31|       32|  0.620 us|  0.640 us|   32|   32|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CONVERT_ARRAY_TO_STREAM_LOOP  |       31|       31|         1|          1|          1|    32|       yes|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 3 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_1_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i22 %p_inData_0_1_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %casted_output, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%br_ln73 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 8 'br' 'br_ln73' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.57>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%do_init = phi i1 1, void, i1 0, void %.split, i1 1, void"   --->   Operation 9 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t1 = phi i5 0, void, i5 %t, void %.split, i5 0, void"   --->   Operation 10 'phi' 't1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %do_init, void %.split, void %rewind_init"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %casted_output, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln73 = br void %.split" [../fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 13 'br' 'br_ln73' <Predicate = (do_init)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln73 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [../fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 15 'specpipeline' 'specpipeline_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [../fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 16 'specloopname' 'specloopname_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.64ns)   --->   "%empty_85 = read i44 @_ssdm_op_Read.ap_fifo.volatile.i22P0A.i22P0A, i22 %p_inData_0_0_0_0_0, i22 %p_inData_0_1_0_0_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 17 'read' 'empty_85' <Predicate = true> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 128> <FIFO>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_01_0_0_0 = extractvalue i44 %empty_85" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'extractvalue' 'p_01_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%p_12_0_0_0 = extractvalue i44 %empty_85" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'extractvalue' 'p_12_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.64ns)   --->   "%empty_86 = read i44 @_ssdm_op_Read.ap_fifo.volatile.i22P0A.i22P0A, i22 %p_inData_0_0_0_0_01, i22 %p_inData_0_1_0_0_02" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'empty_86' <Predicate = true> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 22> <Depth = 128> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_0_0_0_0 = extractvalue i44 %empty_86" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'extractvalue' 'p_0_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_1_0_0_0 = extractvalue i44 %empty_86" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'extractvalue' 'p_1_0_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i22 %p_12_0_0_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 23 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i118 @_ssdm_op_BitConcatenate.i118.i22.i10.i22.i32.i10.i22, i22 %p_1_0_0_0, i10 0, i22 %p_0_0_0_0, i32 %zext_ln174, i10 0, i22 %p_01_0_0_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 24 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln174_7 = zext i118 %tmp_8" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 25 'zext' 'zext_ln174_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %casted_output, i128 %zext_ln174_7" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 26 'write' 'write_ln174' <Predicate = true> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%t = add i5 %t1, i5 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 27 'add' 't' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.75ns)   --->   "%icmp_ln73 = icmp_eq  i5 %t1, i5 31" [../fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 28 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %rewind_header, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:73]   --->   Operation 29 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%return_ln83 = return void @_ssdm_op_Return" [../fixed/vitis_fft/hls_ssr_fft.hpp:83]   --->   Operation 30 'return' 'return_ln83' <Predicate = (icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln83 = br void %rewind_header" [../fixed/vitis_fft/hls_ssr_fft.hpp:83]   --->   Operation 31 'br' 'br_ln83' <Predicate = (icmp_ln73)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('do_init') [13]  (0.427 ns)

 <State 2>: 3.58ns
The critical path consists of the following:
	fifo read operation ('empty_85', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) on port 'p_inData_0_0_0_0_0' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145) [23]  (1.65 ns)
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'casted_output' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [32]  (1.93 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
