{"sections":[],"kind":"symbol","metadata":{"modules":[{"name":"VHDLParsing"}],"title":"init(variables:)","externalID":"s:11VHDLParsing7PortMapV9variablesACSayAA08VariableC0VG_tcfc","symbolKind":"init","roleHeading":"Initializer","fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"variables"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"VariableMap","preciseIdentifier":"s:11VHDLParsing11VariableMapV"},{"kind":"text","text":"])"}],"role":"symbol"},"primaryContentSections":[{"kind":"declarations","declarations":[{"platforms":["Linux"],"tokens":[{"text":"init","kind":"keyword"},{"text":"(","kind":"text"},{"text":"variables","kind":"externalParam"},{"text":": [","kind":"text"},{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableMap","text":"VariableMap","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing11VariableMapV"},{"text":"])","kind":"text"}],"languages":["swift"]}]},{"kind":"parameters","parameters":[{"name":"variables","content":[{"type":"paragraph","inlineContent":[{"type":"text","text":"The mapping between the variables."}]}]}]}],"abstract":[{"type":"text","text":"Creates a new "},{"type":"codeVoice","code":"PortMap"},{"type":"text","text":" with the given variables."}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlparsing\/portmap\/init(variables:)"]}],"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortMap\/init(variables:)"},"hierarchy":{"paths":[["doc:\/\/VHDLParsing\/documentation\/VHDLParsing","doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortMap"]]},"schemaVersion":{"patch":0,"major":0,"minor":3},"references":{"doc://VHDLParsing/documentation/VHDLParsing/PortMap":{"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortMap","title":"PortMap","url":"\/documentation\/vhdlparsing\/portmap","type":"topic","role":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"PortMap"}],"navigatorTitle":[{"kind":"identifier","text":"PortMap"}],"abstract":[{"text":"A ","type":"text"},{"type":"codeVoice","code":"port map"},{"text":" declaration in ","type":"text"},{"type":"codeVoice","code":"VHDL"},{"text":".","type":"text"}],"kind":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/VariableMap":{"url":"\/documentation\/vhdlparsing\/variablemap","fragments":[{"kind":"keyword","text":"struct"},{"text":" ","kind":"text"},{"text":"VariableMap","kind":"identifier"}],"type":"topic","title":"VariableMap","kind":"symbol","navigatorTitle":[{"text":"VariableMap","kind":"identifier"}],"abstract":[{"text":"An operation that maps 2 signals together.","type":"text"}],"identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/VariableMap","role":"symbol"},"doc://VHDLParsing/documentation/VHDLParsing/PortMap/init(variables:)":{"fragments":[{"kind":"identifier","text":"init"},{"kind":"text","text":"("},{"kind":"externalParam","text":"variables"},{"kind":"text","text":": ["},{"kind":"typeIdentifier","text":"VariableMap","preciseIdentifier":"s:11VHDLParsing11VariableMapV"},{"kind":"text","text":"])"}],"url":"\/documentation\/vhdlparsing\/portmap\/init(variables:)","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing\/PortMap\/init(variables:)","abstract":[{"text":"Creates a new ","type":"text"},{"type":"codeVoice","code":"PortMap"},{"text":" with the given variables.","type":"text"}],"role":"symbol","kind":"symbol","type":"topic","title":"init(variables:)"},"doc://VHDLParsing/documentation/VHDLParsing":{"kind":"symbol","url":"\/documentation\/vhdlparsing","abstract":[],"role":"collection","title":"VHDLParsing","identifier":"doc:\/\/VHDLParsing\/documentation\/VHDLParsing","type":"topic"}}}