Analysis & Synthesis report for dds_test
Wed Jun 12 20:58:25 2019
Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Partition for Top-Level Resource Utilization by Entity
  9. State Machine - |dds_test|uart_rx:inst|state
 10. State Machine - |dds_test|usart_receive:inst1|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated
 15. Parameter Settings for User Entity Instance: pll:inst4|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: usart_receive:inst1
 17. Parameter Settings for User Entity Instance: uart_rx:inst
 18. Parameter Settings for User Entity Instance: rom1:inst3|altsyncram:altsyncram_component
 19. Partition Dependent Files
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 12 20:58:25 2019     ;
; Quartus II Version                 ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; dds_test                                  ;
; Top-level Entity Name              ; dds_test                                  ;
; Family                             ; Cyclone II                                ;
; Total logic elements               ; N/A until Partition Merge                 ;
;     Total combinational functions  ; N/A until Partition Merge                 ;
;     Dedicated logic registers      ; N/A until Partition Merge                 ;
; Total registers                    ; N/A until Partition Merge                 ;
; Total pins                         ; N/A until Partition Merge                 ;
; Total virtual pins                 ; N/A until Partition Merge                 ;
; Total memory bits                  ; N/A until Partition Merge                 ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                 ;
; Total PLLs                         ; N/A until Partition Merge                 ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C5T144C8        ;                    ;
; Top-level entity name                                                      ; dds_test           ; dds_test           ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+
; code/dds_test.bdf                ; yes             ; User Block Diagram/Schematic File      ; C:/Users/wxn/Desktop/dds_test/code/dds_test.bdf                      ;
; code/uart_rx.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/wxn/Desktop/dds_test/code/uart_rx.v                         ;
; code/usart_receive.v             ; yes             ; User Verilog HDL File                  ; C:/Users/wxn/Desktop/dds_test/code/usart_receive.v                   ;
; ipcore/rom1.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/wxn/Desktop/dds_test/ipcore/rom1.v                          ;
; ipcore/pll.v                     ; yes             ; User Wizard-Generated File             ; C:/Users/wxn/Desktop/dds_test/ipcore/pll.v                           ;
; code/dds_out.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/wxn/Desktop/dds_test/code/dds_out.v                         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf            ;
; aglobal110.inc                   ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/aglobal110.inc        ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/stratix_pll.inc       ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/lpm_decode.inc        ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/altera/11.0/quartus/libraries/megafunctions/altdpram.inc          ;
; db/altsyncram_ag91.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/wxn/Desktop/dds_test/db/altsyncram_ag91.tdf                 ;
; ipcore/dds_2048x10b_wave.mif     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/wxn/Desktop/dds_test/ipcore/dds_2048x10b_wave.mif           ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                              ;
+--------+--------------+---------+--------------+--------------+----------------------+---------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File                             ;
+--------+--------------+---------+--------------+--------------+----------------------+---------------------------------------------+
; Altera ; ALTPLL       ; 11.0    ; N/A          ; N/A          ; |dds_test|pll:inst4  ; C:/Users/wxn/Desktop/dds_test/ipcore/pll.v  ;
; Altera ; ROM: 1-PORT  ; 11.0    ; N/A          ; N/A          ; |dds_test|rom1:inst3 ; C:/Users/wxn/Desktop/dds_test/ipcore/rom1.v ;
+--------+--------------+---------+--------------+--------------+----------------------+---------------------------------------------+


+----------------------------------------------------+
; Partition Status Summary                           ;
+----------------+-------------+---------------------+
; Partition Name ; Synthesized ; Reason              ;
+----------------+-------------+---------------------+
; Top            ; no          ; No relevant changes ;
+----------------+-------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                 ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
; |dds_test                                 ; 247 (0)           ; 117 (0)      ; 28000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_test                                                                           ; work         ;
;    |dds_out:inst5|                        ; 104 (104)         ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_test|dds_out:inst5                                                             ; work         ;
;    |pll:inst4|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_test|pll:inst4                                                                 ; work         ;
;       |altpll:altpll_component|           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_test|pll:inst4|altpll:altpll_component                                         ; work         ;
;    |rom1:inst3|                           ; 0 (0)             ; 0 (0)        ; 28000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_test|rom1:inst3                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 28000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_test|rom1:inst3|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_ag91:auto_generated| ; 0 (0)             ; 0 (0)        ; 28000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_test|rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated ; work         ;
;    |uart_rx:inst|                         ; 59 (59)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_test|uart_rx:inst                                                              ; work         ;
;    |usart_receive:inst1|                  ; 84 (84)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dds_test|usart_receive:inst1                                                       ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |dds_test|uart_rx:inst|state                                                     ;
+------------------+--------------+--------------+------------------+---------------+--------------+
; Name             ; state.S_DATA ; state.S_STOP ; state.S_REC_BYTE ; state.S_START ; state.S_IDLE ;
+------------------+--------------+--------------+------------------+---------------+--------------+
; state.S_IDLE     ; 0            ; 0            ; 0                ; 0             ; 0            ;
; state.S_START    ; 0            ; 0            ; 0                ; 1             ; 1            ;
; state.S_REC_BYTE ; 0            ; 0            ; 1                ; 0             ; 1            ;
; state.S_STOP     ; 0            ; 1            ; 0                ; 0             ; 1            ;
; state.S_DATA     ; 1            ; 0            ; 0                ; 0             ; 1            ;
+------------------+--------------+--------------+------------------+---------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------+
; State Machine - |dds_test|usart_receive:inst1|state                    ;
+---------------+---------------+-----------+---------------+------------+
; Name          ; state.RECEIVE ; state.SET ; state.GET_NUM ; state.WAIT ;
+---------------+---------------+-----------+---------------+------------+
; state.WAIT    ; 0             ; 0         ; 0             ; 0          ;
; state.GET_NUM ; 0             ; 0         ; 1             ; 1          ;
; state.SET     ; 0             ; 1         ; 0             ; 1          ;
; state.RECEIVE ; 1             ; 0         ; 0             ; 1          ;
+---------------+---------------+-----------+---------------+------------+


+---------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                           ;
+-----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal            ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------+------------------------+
; dds_out:inst5|dac_data_out[13]                      ; dds_out:inst5|Equal0           ; yes                    ;
; dds_out:inst5|dac_data_out[12]                      ; dds_out:inst5|Equal0           ; yes                    ;
; dds_out:inst5|dac_data_out[11]                      ; dds_out:inst5|Equal0           ; yes                    ;
; dds_out:inst5|dac_data_out[10]                      ; dds_out:inst5|Equal0           ; yes                    ;
; dds_out:inst5|dac_data_out[9]                       ; dds_out:inst5|Equal0           ; yes                    ;
; dds_out:inst5|dac_data_out[8]                       ; dds_out:inst5|Equal0           ; yes                    ;
; dds_out:inst5|dac_data_out[7]                       ; dds_out:inst5|Equal0           ; yes                    ;
; dds_out:inst5|dac_data_out[6]                       ; dds_out:inst5|Equal0           ; yes                    ;
; dds_out:inst5|dac_data_out[5]                       ; dds_out:inst5|Equal0           ; yes                    ;
; dds_out:inst5|dac_data_out[4]                       ; dds_out:inst5|Equal0           ; yes                    ;
; dds_out:inst5|dac_data_out[3]                       ; dds_out:inst5|Equal0           ; yes                    ;
; dds_out:inst5|dac_data_out[2]                       ; dds_out:inst5|Equal0           ; yes                    ;
; dds_out:inst5|dac_data_out[1]                       ; dds_out:inst5|Equal0           ; yes                    ;
; dds_out:inst5|dac_data_out[0]                       ; dds_out:inst5|Equal0           ; yes                    ;
; usart_receive:inst1|freq_out[1]                     ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[0]                     ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[2]                     ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[3]                     ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[4]                     ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[5]                     ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[6]                     ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[7]                     ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[8]                     ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[9]                     ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[10]                    ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[11]                    ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[12]                    ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[13]                    ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[14]                    ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[15]                    ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[16]                    ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[17]                    ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[18]                    ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[19]                    ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[20]                    ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[21]                    ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[22]                    ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|freq_out[23]                    ; usart_receive:inst1|state.SET  ; yes                    ;
; usart_receive:inst1|set_select                      ; usart_receive:inst1|set_select ; yes                    ;
; Number of user-specified and inferred latches = 39  ;                                ;                        ;
+-----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; uart_rx:inst|state~4                  ; Lost fanout        ;
; uart_rx:inst|state~5                  ; Lost fanout        ;
; uart_rx:inst|state~6                  ; Lost fanout        ;
; usart_receive:inst1|state~2           ; Lost fanout        ;
; usart_receive:inst1|state~3           ; Lost fanout        ;
; usart_receive:inst1|state~4           ; Lost fanout        ;
; usart_receive:inst1|state~5           ; Lost fanout        ;
; Total Number of Removed Registers = 7 ;                    ;
+---------------------------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                       ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------+----------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |dds_test|usart_receive:inst1|number_received[3] ;                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; |dds_test|dds_out:inst5|counter[3]               ;                            ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; |dds_test|dds_out:inst5|address_reg[10]          ;                            ;
; 7:1                ; 24 bits   ; 96 LEs        ; 24 LEs               ; 72 LEs                 ; |dds_test|usart_receive:inst1|freq_out_reg[19]   ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+--------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst4|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 8                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II            ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; NOTHING               ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 6                     ; Untyped                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone II            ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: usart_receive:inst1 ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; WAIT           ; 0000  ; Unsigned Binary                         ;
; GET_NUM        ; 0001  ; Unsigned Binary                         ;
; RECEIVE        ; 0011  ; Unsigned Binary                         ;
; SET            ; 0010  ; Unsigned Binary                         ;
; FREQUENCY      ; 0     ; Unsigned Binary                         ;
; AMPLITUDE      ; 1     ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:inst ;
+----------------+--------+---------------------------------+
; Parameter Name ; Value  ; Type                            ;
+----------------+--------+---------------------------------+
; CLK_FRE        ; 50     ; Signed Integer                  ;
; BAUD_RATE      ; 115200 ; Signed Integer                  ;
+----------------+--------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom1:inst3|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------+-------------------+
; Parameter Name                     ; Value                          ; Type              ;
+------------------------------------+--------------------------------+-------------------+
; BYTE_SIZE_BLOCK                    ; 8                              ; Untyped           ;
; AUTO_CARRY_CHAINS                  ; ON                             ; AUTO_CARRY        ;
; IGNORE_CARRY_BUFFERS               ; OFF                            ; IGNORE_CARRY      ;
; AUTO_CASCADE_CHAINS                ; ON                             ; AUTO_CASCADE      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                            ; IGNORE_CASCADE    ;
; WIDTH_BYTEENA                      ; 1                              ; Untyped           ;
; OPERATION_MODE                     ; ROM                            ; Untyped           ;
; WIDTH_A                            ; 14                             ; Signed Integer    ;
; WIDTHAD_A                          ; 11                             ; Signed Integer    ;
; NUMWORDS_A                         ; 2000                           ; Signed Integer    ;
; OUTDATA_REG_A                      ; UNREGISTERED                   ; Untyped           ;
; ADDRESS_ACLR_A                     ; NONE                           ; Untyped           ;
; OUTDATA_ACLR_A                     ; NONE                           ; Untyped           ;
; WRCONTROL_ACLR_A                   ; NONE                           ; Untyped           ;
; INDATA_ACLR_A                      ; NONE                           ; Untyped           ;
; BYTEENA_ACLR_A                     ; NONE                           ; Untyped           ;
; WIDTH_B                            ; 1                              ; Untyped           ;
; WIDTHAD_B                          ; 1                              ; Untyped           ;
; NUMWORDS_B                         ; 1                              ; Untyped           ;
; INDATA_REG_B                       ; CLOCK1                         ; Untyped           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                         ; Untyped           ;
; RDCONTROL_REG_B                    ; CLOCK1                         ; Untyped           ;
; ADDRESS_REG_B                      ; CLOCK1                         ; Untyped           ;
; OUTDATA_REG_B                      ; UNREGISTERED                   ; Untyped           ;
; BYTEENA_REG_B                      ; CLOCK1                         ; Untyped           ;
; INDATA_ACLR_B                      ; NONE                           ; Untyped           ;
; WRCONTROL_ACLR_B                   ; NONE                           ; Untyped           ;
; ADDRESS_ACLR_B                     ; NONE                           ; Untyped           ;
; OUTDATA_ACLR_B                     ; NONE                           ; Untyped           ;
; RDCONTROL_ACLR_B                   ; NONE                           ; Untyped           ;
; BYTEENA_ACLR_B                     ; NONE                           ; Untyped           ;
; WIDTH_BYTEENA_A                    ; 1                              ; Signed Integer    ;
; WIDTH_BYTEENA_B                    ; 1                              ; Untyped           ;
; RAM_BLOCK_TYPE                     ; AUTO                           ; Untyped           ;
; BYTE_SIZE                          ; 8                              ; Untyped           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ           ; Untyped           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ           ; Untyped           ;
; INIT_FILE                          ; ./ipcore/dds_2048x10b_wave.mif ; Untyped           ;
; INIT_FILE_LAYOUT                   ; PORT_A                         ; Untyped           ;
; MAXIMUM_DEPTH                      ; 0                              ; Untyped           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                         ; Untyped           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                         ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                         ; Untyped           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                         ; Untyped           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                ; Untyped           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                ; Untyped           ;
; ENABLE_ECC                         ; FALSE                          ; Untyped           ;
; WIDTH_ECCSTATUS                    ; 3                              ; Untyped           ;
; DEVICE_FAMILY                      ; Cyclone II                     ; Untyped           ;
; CBXI_PARAMETER                     ; altsyncram_ag91                ; Untyped           ;
+------------------------------------+--------------------------------+-------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                       ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; File                                          ; Location           ; Library ; Checksum                         ;
+-----------------------------------------------+--------------------+---------+----------------------------------+
; code/dds_out.v                                ; Project Directory  ; work    ; f8629177a03117261fb4b46d5a997c7  ;
; code/dds_test.bdf                             ; Project Directory  ; work    ; 4faa7834d7d312ce8e5d2dc8a94f13   ;
; code/uart_rx.v                                ; Project Directory  ; work    ; d83e58d95287ae085416833e7fd7726  ;
; code/usart_receive.v                          ; Project Directory  ; work    ; e315593fc19c8b82923a469e25f12db4 ;
; db/altsyncram_ag91.tdf                        ; Project Directory  ; work    ; 2bd3bcd33264e3a1f36477465ba4c29b ;
; ipcore/dds_2048x10b_wave.mif                  ; Project Directory  ; work    ; 8f86ab777e77b89bf5bdc2e8a442c12  ;
; ipcore/pll.v                                  ; Project Directory  ; work    ; 6d81d7c396acf489902a222b4ef30b2  ;
; ipcore/rom1.v                                 ; Project Directory  ; work    ; d021f81996109ef9b289a46c32bc55e  ;
; libraries/megafunctions/a_rdenreg.inc         ; Quartus II Install ; work    ; 3fcdce755959d5a8afbe64788d21fb   ;
; libraries/megafunctions/aglobal110.inc        ; Quartus II Install ; work    ; f560f9a992734abc3e37886b3957a26a ;
; libraries/megafunctions/altdpram.inc          ; Quartus II Install ; work    ; 2f9e6727b678ffd76e72bc5a95a2630  ;
; libraries/megafunctions/altpll.tdf            ; Quartus II Install ; work    ; 452f627ba8b04372419df6af11f0325f ;
; libraries/megafunctions/altram.inc            ; Quartus II Install ; work    ; ad5518b39ffd3cf1df377e6360d1c9b6 ;
; libraries/megafunctions/altrom.inc            ; Quartus II Install ; work    ; 192b74eafa8debf2248ea73881e77f91 ;
; libraries/megafunctions/altsyncram.tdf        ; Quartus II Install ; work    ; 736cf06d2afc9e5e1a8bf0561a916c82 ;
; libraries/megafunctions/cycloneii_pll.inc     ; Quartus II Install ; work    ; c2ee779f89b3bc181df753ea85b3ef   ;
; libraries/megafunctions/lpm_decode.inc        ; Quartus II Install ; work    ; 10da69a8bbd590d66779e7a142f73790 ;
; libraries/megafunctions/lpm_mux.inc           ; Quartus II Install ; work    ; dd87bed9959d6126db09970164b7ba6  ;
; libraries/megafunctions/stratix_pll.inc       ; Quartus II Install ; work    ; a9a94c5be18105f7ae8c218a67ec9f7  ;
; libraries/megafunctions/stratix_ram_block.inc ; Quartus II Install ; work    ; e3a03868917fb3dd57b6ed1dd195f22  ;
; libraries/megafunctions/stratixii_pll.inc     ; Quartus II Install ; work    ; 6797ab505ed70f1a221e4a213e16a6   ;
+-----------------------------------------------+--------------------+---------+----------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 11.0 Build 157 04/27/2011 SJ Full Version
    Info: Processing started: Wed Jun 12 20:58:09 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dds_test -c dds_test
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file code/dds_test.bdf
    Info: Found entity 1: dds_test
Info: Found 1 design units, including 1 entities, in source file code/uart_rx.v
    Info: Found entity 1: uart_rx
Info: Found 1 design units, including 1 entities, in source file code/usart_receive.v
    Info: Found entity 1: usart_receive
Info: Found 1 design units, including 1 entities, in source file ipcore/rom1.v
    Info: Found entity 1: rom1
Info: Found 1 design units, including 1 entities, in source file ipcore/pll.v
    Info: Found entity 1: pll
Info: Found 1 design units, including 1 entities, in source file code/dds_out.v
    Info: Found entity 1: dds_out
Info: Elaborating entity "dds_test" for the top level hierarchy
Info: Elaborating entity "dds_out" for hierarchy "dds_out:inst5"
Warning (10230): Verilog HDL assignment warning at dds_out.v(19): truncated value with size 24 to match size of target (1)
Info (10041): Inferred latch for "dac_data_out[0]" at dds_out.v(18)
Info (10041): Inferred latch for "dac_data_out[1]" at dds_out.v(18)
Info (10041): Inferred latch for "dac_data_out[2]" at dds_out.v(18)
Info (10041): Inferred latch for "dac_data_out[3]" at dds_out.v(18)
Info (10041): Inferred latch for "dac_data_out[4]" at dds_out.v(18)
Info (10041): Inferred latch for "dac_data_out[5]" at dds_out.v(18)
Info (10041): Inferred latch for "dac_data_out[6]" at dds_out.v(18)
Info (10041): Inferred latch for "dac_data_out[7]" at dds_out.v(18)
Info (10041): Inferred latch for "dac_data_out[8]" at dds_out.v(18)
Info (10041): Inferred latch for "dac_data_out[9]" at dds_out.v(18)
Info (10041): Inferred latch for "dac_data_out[10]" at dds_out.v(18)
Info (10041): Inferred latch for "dac_data_out[11]" at dds_out.v(18)
Info (10041): Inferred latch for "dac_data_out[12]" at dds_out.v(18)
Info (10041): Inferred latch for "dac_data_out[13]" at dds_out.v(18)
Info: Elaborating entity "pll" for hierarchy "pll:inst4"
Info: Elaborating entity "altpll" for hierarchy "pll:inst4|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll:inst4|altpll:altpll_component"
Info: Instantiated megafunction "pll:inst4|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "8"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "usart_receive" for hierarchy "usart_receive:inst1"
Warning (10240): Verilog HDL Always Construct warning at usart_receive.v(38): inferring latch(es) for variable "set_select", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at usart_receive.v(67): truncated value with size 24 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at usart_receive.v(79): truncated value with size 8 to match size of target (5)
Info (10264): Verilog HDL Case Statement information at usart_receive.v(73): all case item expressions in this case statement are onehot
Info (10041): Inferred latch for "set_select" at usart_receive.v(38)
Info (10041): Inferred latch for "amp_out[0]" at usart_receive.v(28)
Info (10041): Inferred latch for "amp_out[1]" at usart_receive.v(28)
Info (10041): Inferred latch for "amp_out[2]" at usart_receive.v(28)
Info (10041): Inferred latch for "amp_out[3]" at usart_receive.v(28)
Info (10041): Inferred latch for "amp_out[4]" at usart_receive.v(28)
Info (10041): Inferred latch for "amp_out[5]" at usart_receive.v(28)
Info (10041): Inferred latch for "amp_out[6]" at usart_receive.v(28)
Info (10041): Inferred latch for "amp_out[7]" at usart_receive.v(28)
Info (10041): Inferred latch for "amp_out[8]" at usart_receive.v(28)
Info (10041): Inferred latch for "amp_out[9]" at usart_receive.v(28)
Info (10041): Inferred latch for "amp_out[10]" at usart_receive.v(28)
Info (10041): Inferred latch for "amp_out[11]" at usart_receive.v(28)
Info (10041): Inferred latch for "freq_out[0]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[1]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[2]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[3]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[4]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[5]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[6]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[7]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[8]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[9]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[10]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[11]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[12]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[13]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[14]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[15]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[16]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[17]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[18]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[19]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[20]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[21]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[22]" at usart_receive.v(27)
Info (10041): Inferred latch for "freq_out[23]" at usart_receive.v(27)
Info: Elaborating entity "uart_rx" for hierarchy "uart_rx:inst"
Info: Elaborating entity "rom1" for hierarchy "rom1:inst3"
Info: Elaborating entity "altsyncram" for hierarchy "rom1:inst3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "rom1:inst3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "rom1:inst3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./ipcore/dds_2048x10b_wave.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "2000"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "11"
    Info: Parameter "width_a" = "14"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ag91.tdf
    Info: Found entity 1: altsyncram_ag91
Info: Elaborating entity "altsyncram_ag91" for hierarchy "rom1:inst3|altsyncram:altsyncram_component|altsyncram_ag91:auto_generated"
Info: 0 design partitions require synthesis
Info: 1 design partition does not require synthesis
    Info: Partition "Top" does not require synthesis because there were no relevant design changes
Info: Generated suppressed messages file C:/Users/wxn/Desktop/dds_test/dds_test.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 285 megabytes
    Info: Processing ended: Wed Jun 12 20:58:25 2019
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:16


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/wxn/Desktop/dds_test/dds_test.map.smsg.


