{"Source Block": ["hdl/library/axi_ad9361/axi_ad9361.v@249:259@HdlIdDef", "  wire            dac_valid_i1_s;\n  wire            dac_valid_q1_s;\n  wire            dac_data_i0_s;\n  wire            dac_data_q0_s;\n  wire            dac_data_i1_s;\n  wire            dac_data_q1_s;\n  wire    [12:0]  up_adc_dld_s;\n  wire    [64:0]  up_adc_dwdata_s;\n  wire    [64:0]  up_adc_drdata_s;\n  wire    [15:0]  up_dac_dld_s;\n  wire    [79:0]  up_dac_dwdata_s;\n"], "Clone Blocks": [["hdl/library/axi_ad9361/axi_ad9361.v@252:262", "  wire            dac_data_q0_s;\n  wire            dac_data_i1_s;\n  wire            dac_data_q1_s;\n  wire    [12:0]  up_adc_dld_s;\n  wire    [64:0]  up_adc_dwdata_s;\n  wire    [64:0]  up_adc_drdata_s;\n  wire    [15:0]  up_dac_dld_s;\n  wire    [79:0]  up_dac_dwdata_s;\n  wire    [79:0]  up_dac_drdata_s;\n  wire            delay_locked_s;\n  wire            up_wreq_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@251:261", "  wire            dac_data_i0_s;\n  wire            dac_data_q0_s;\n  wire            dac_data_i1_s;\n  wire            dac_data_q1_s;\n  wire    [12:0]  up_adc_dld_s;\n  wire    [64:0]  up_adc_dwdata_s;\n  wire    [64:0]  up_adc_drdata_s;\n  wire    [15:0]  up_dac_dld_s;\n  wire    [79:0]  up_dac_dwdata_s;\n  wire    [79:0]  up_dac_drdata_s;\n  wire            delay_locked_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@254:264", "  wire            dac_data_q1_s;\n  wire    [12:0]  up_adc_dld_s;\n  wire    [64:0]  up_adc_dwdata_s;\n  wire    [64:0]  up_adc_drdata_s;\n  wire    [15:0]  up_dac_dld_s;\n  wire    [79:0]  up_dac_dwdata_s;\n  wire    [79:0]  up_dac_drdata_s;\n  wire            delay_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@246:256", "  wire    [47:0]  dac_data_s;\n  wire            dac_valid_i0_s;\n  wire            dac_valid_q0_s;\n  wire            dac_valid_i1_s;\n  wire            dac_valid_q1_s;\n  wire            dac_data_i0_s;\n  wire            dac_data_q0_s;\n  wire            dac_data_i1_s;\n  wire            dac_data_q1_s;\n  wire    [12:0]  up_adc_dld_s;\n  wire    [64:0]  up_adc_dwdata_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@255:265", "  wire    [12:0]  up_adc_dld_s;\n  wire    [64:0]  up_adc_dwdata_s;\n  wire    [64:0]  up_adc_drdata_s;\n  wire    [15:0]  up_dac_dld_s;\n  wire    [79:0]  up_dac_dwdata_s;\n  wire    [79:0]  up_dac_drdata_s;\n  wire            delay_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_rx_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@247:257", "  wire            dac_valid_i0_s;\n  wire            dac_valid_q0_s;\n  wire            dac_valid_i1_s;\n  wire            dac_valid_q1_s;\n  wire            dac_data_i0_s;\n  wire            dac_data_q0_s;\n  wire            dac_data_i1_s;\n  wire            dac_data_q1_s;\n  wire    [12:0]  up_adc_dld_s;\n  wire    [64:0]  up_adc_dwdata_s;\n  wire    [64:0]  up_adc_drdata_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@253:263", "  wire            dac_data_i1_s;\n  wire            dac_data_q1_s;\n  wire    [12:0]  up_adc_dld_s;\n  wire    [64:0]  up_adc_dwdata_s;\n  wire    [64:0]  up_adc_drdata_s;\n  wire    [15:0]  up_dac_dld_s;\n  wire    [79:0]  up_dac_dwdata_s;\n  wire    [79:0]  up_dac_drdata_s;\n  wire            delay_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@256:266", "  wire    [64:0]  up_adc_dwdata_s;\n  wire    [64:0]  up_adc_drdata_s;\n  wire    [15:0]  up_dac_dld_s;\n  wire    [79:0]  up_dac_dwdata_s;\n  wire    [79:0]  up_dac_drdata_s;\n  wire            delay_locked_s;\n  wire            up_wreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire            up_wack_rx_s;\n  wire            up_wack_tx_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@248:258", "  wire            dac_valid_q0_s;\n  wire            dac_valid_i1_s;\n  wire            dac_valid_q1_s;\n  wire            dac_data_i0_s;\n  wire            dac_data_q0_s;\n  wire            dac_data_i1_s;\n  wire            dac_data_q1_s;\n  wire    [12:0]  up_adc_dld_s;\n  wire    [64:0]  up_adc_dwdata_s;\n  wire    [64:0]  up_adc_drdata_s;\n  wire    [15:0]  up_dac_dld_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@245:255", "  wire            dac_valid_s;\n  wire    [47:0]  dac_data_s;\n  wire            dac_valid_i0_s;\n  wire            dac_valid_q0_s;\n  wire            dac_valid_i1_s;\n  wire            dac_valid_q1_s;\n  wire            dac_data_i0_s;\n  wire            dac_data_q0_s;\n  wire            dac_data_i1_s;\n  wire            dac_data_q1_s;\n  wire    [12:0]  up_adc_dld_s;\n"], ["hdl/library/axi_ad9361/axi_ad9361.v@250:260", "  wire            dac_valid_q1_s;\n  wire            dac_data_i0_s;\n  wire            dac_data_q0_s;\n  wire            dac_data_i1_s;\n  wire            dac_data_q1_s;\n  wire    [12:0]  up_adc_dld_s;\n  wire    [64:0]  up_adc_dwdata_s;\n  wire    [64:0]  up_adc_drdata_s;\n  wire    [15:0]  up_dac_dld_s;\n  wire    [79:0]  up_dac_dwdata_s;\n  wire    [79:0]  up_dac_drdata_s;\n"]], "Diff Content": {"Delete": [], "Add": [[254, "  wire            dac_sync_enable;\n"]]}}