#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\alira\Applications\iverilog\lib\ivl\va_math.vpi";
S_00000176abe32cf0 .scope module, "cache_tb" "cache_tb" 2 3;
 .timescale -9 -12;
P_00000176abd7bcb0 .param/l "IDLE" 1 2 39, C4<00>;
P_00000176abd7bce8 .param/l "MEMOP" 1 2 40, C4<01>;
P_00000176abd7bd20 .param/l "UPDATE" 1 2 41, C4<10>;
v00000176abe77100_0 .var "addr", 31 0;
v00000176abe76de0_0 .var/i "addr_temp", 31 0;
v00000176abe754e0_0 .net "busy", 0 0, v00000176abe76fc0_0;  1 drivers
v00000176abe772e0_0 .var "clk", 0 0;
v00000176abe76e80_0 .var/i "data_temp", 31 0;
v00000176abe75580_0 .var/i "error_count", 31 0;
v00000176abe758a0_0 .var "expected_data", 31 0;
v00000176abe76840_0 .var "func3", 2 0;
v00000176abe756c0_0 .net "hit", 0 0, v00000176abe76520_0;  1 drivers
v00000176abe75760_0 .var/i "i", 31 0;
v00000176abe75f80_0 .var "pre_hit", 0 0;
v00000176abe768e0_0 .var "pre_state", 1 0;
v00000176abe76020_0 .var/i "random_seed", 31 0;
v00000176abe76980_0 .net "read_data", 31 0, v00000176abe76700_0;  1 drivers
v00000176abe75b20_0 .var "reset", 0 0;
v00000176abe75ee0_0 .net "set_index", 1 0, L_00000176abe780d0;  1 drivers
v00000176abe76160_0 .net "tag", 25 0, L_00000176abe774f0;  1 drivers
v00000176abe76200 .array "test_vectors", 31 0, 31 0;
v00000176abe763e0_0 .var/i "timeout", 31 0;
v00000176abe79250_0 .var "write_data", 31 0;
v00000176abe78f30_0 .var "write_en", 0 0;
L_00000176abe774f0 .part v00000176abe77100_0, 6, 26;
L_00000176abe780d0 .part v00000176abe77100_0, 4, 2;
S_00000176abe2c230 .scope task, "do_memory_op" "do_memory_op" 2 72, 2 72 0, S_00000176abe32cf0;
 .timescale -9 -12;
v00000176abe12820_0 .var "address", 31 0;
v00000176abe126e0_0 .var "data", 31 0;
v00000176abe128c0_0 .var "size", 2 0;
v00000176abe12500_0 .var "write", 0 0;
E_00000176abe1cab0 .event posedge, v00000176abe12640_0;
TD_cache_tb.do_memory_op ;
    %load/vec4 v00000176abe76f20_0;
    %store/vec4 v00000176abe768e0_0, 0, 2;
    %load/vec4 v00000176abe756c0_0;
    %store/vec4 v00000176abe75f80_0, 0, 1;
    %wait E_00000176abe1cab0;
    %load/vec4 v00000176abe12820_0;
    %store/vec4 v00000176abe77100_0, 0, 32;
    %load/vec4 v00000176abe126e0_0;
    %store/vec4 v00000176abe79250_0, 0, 32;
    %load/vec4 v00000176abe12500_0;
    %store/vec4 v00000176abe78f30_0, 0, 1;
    %load/vec4 v00000176abe128c0_0;
    %store/vec4 v00000176abe76840_0, 0, 3;
    %pushi/vec4 2, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000176abe1cab0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000176abe763e0_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000176abe754e0_0;
    %flag_set/vec4 9;
    %jmp/1 T_0.5, 9;
    %load/vec4 v00000176abe756c0_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.6, 11;
    %load/vec4 v00000176abe12500_0;
    %nor/r;
    %and;
T_0.6;
    %flag_set/vec4 10;
    %flag_or 9, 10;
T_0.5;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v00000176abe763e0_0;
    %cmpi/s 20, 0, 32;
    %flag_get/vec4 5;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz T_0.3, 8;
    %wait E_00000176abe1cab0;
    %load/vec4 v00000176abe763e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe763e0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v00000176abe763e0_0;
    %cmpi/e 20, 0, 32;
    %jmp/0xz  T_0.7, 4;
    %vpi_call 2 97 "$display", "ERROR: Operation timeout at time %0t", $time {0 0 0};
    %vpi_call 2 98 "$display", "Pre-op state: %d, Pre-hit: %b", v00000176abe768e0_0, v00000176abe75f80_0 {0 0 0};
    %vpi_call 2 99 "$display", "Current state: %d, Hit: %b", v00000176abe76f20_0, v00000176abe756c0_0 {0 0 0};
    %load/vec4 v00000176abe75580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe75580_0, 0, 32;
    %vpi_call 2 101 "$finish" {0 0 0};
    %jmp T_0.8;
T_0.7 ;
    %vpi_call 2 104 "$display", "Operation complete after %0d cycles", v00000176abe763e0_0 {0 0 0};
    %vpi_call 2 105 "$display", "Hit: %b, Read Data: %h", v00000176abe756c0_0, v00000176abe76980_0 {0 0 0};
    %load/vec4 v00000176abe12500_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.11, 9;
    %load/vec4 v00000176abe756c0_0;
    %and;
T_0.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %load/vec4 v00000176abe128c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %load/vec4 v00000176abe76980_0;
    %load/vec4 v00000176abe758a0_0;
    %cmp/ne;
    %jmp/0xz  T_0.16, 6;
    %vpi_call 2 124 "$display", "ERROR: Word read mismatch. Expected %h, got %h", v00000176abe758a0_0, v00000176abe76980_0 {0 0 0};
    %load/vec4 v00000176abe75580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe75580_0, 0, 32;
T_0.16 ;
    %jmp T_0.15;
T_0.12 ;
    %load/vec4 v00000176abe76980_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %load/vec4 v00000176abe758a0_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %cmp/ne;
    %jmp/0xz  T_0.18, 6;
    %load/vec4 v00000176abe758a0_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %load/vec4 v00000176abe76980_0;
    %pushi/vec4 255, 0, 32;
    %and;
    %vpi_call 2 110 "$display", "ERROR: Byte read mismatch. Expected %h, got %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v00000176abe75580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe75580_0, 0, 32;
T_0.18 ;
    %jmp T_0.15;
T_0.13 ;
    %load/vec4 v00000176abe76980_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %load/vec4 v00000176abe758a0_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %cmp/ne;
    %jmp/0xz  T_0.20, 6;
    %load/vec4 v00000176abe758a0_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %load/vec4 v00000176abe76980_0;
    %pushi/vec4 65535, 0, 32;
    %and;
    %vpi_call 2 117 "$display", "ERROR: Half word read mismatch. Expected %h, got %h", S<1,vec4,u32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v00000176abe75580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe75580_0, 0, 32;
T_0.20 ;
    %jmp T_0.15;
T_0.15 ;
    %pop/vec4 1;
T_0.9 ;
    %fork TD_cache_tb.print_cache_state, S_00000176abdea150;
    %join;
T_0.8 ;
    %wait E_00000176abe1cab0;
    %end;
S_00000176abe27070 .scope module, "dut" "cache" 2 24, 3 1 0, S_00000176abe32cf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "addr";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 1 "write_en";
    .port_info 5 /INPUT 3 "func3";
    .port_info 6 /OUTPUT 32 "read_data";
    .port_info 7 /OUTPUT 1 "hit";
    .port_info 8 /OUTPUT 1 "busy";
P_00000176abe2c3c0 .param/l "IDLE" 1 3 21, C4<00>;
P_00000176abe2c3f8 .param/l "READ" 1 3 22, C4<01>;
P_00000176abe2c430 .param/l "WRITE" 1 3 23, C4<10>;
v00000176abe75620_0 .net *"_ivl_5", 1 0, L_00000176abe78a30;  1 drivers
L_00000176abe92018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000176abe76480_0 .net/2u *"_ivl_6", 1 0, L_00000176abe92018;  1 drivers
v00000176abe771a0_0 .net "addr", 31 0, v00000176abe77100_0;  1 drivers
v00000176abe762a0_0 .net "addr_valid", 0 0, L_00000176abe792f0;  1 drivers
v00000176abe76a20 .array "age", 7 0, 2 0;
v00000176abe76fc0_0 .var "busy", 0 0;
v00000176abe76660_0 .net "clk", 0 0, v00000176abe772e0_0;  1 drivers
v00000176abe767a0 .array "data", 7 0, 31 0;
v00000176abe759e0_0 .net "func3", 2 0, v00000176abe76840_0;  1 drivers
v00000176abe76520_0 .var "hit", 0 0;
v00000176abe76c00_0 .var "hit_count", 31 0;
v00000176abe77240_0 .var/i "i", 31 0;
v00000176abe760c0_0 .var/i "j", 31 0;
v00000176abe765c0_0 .net "mem_data", 31 0, v00000176abe76b60_0;  1 drivers
v00000176abe76d40_0 .net "mem_data_ready", 0 0, v00000176abe12e60_0;  1 drivers
v00000176abe76340_0 .var "mem_write_en", 0 0;
v00000176abe76700_0 .var "read_data", 31 0;
v00000176abe77060_0 .net "reset", 0 0, v00000176abe75b20_0;  1 drivers
v00000176abe75e40_0 .net "set_index", 1 0, L_00000176abe79110;  1 drivers
v00000176abe76f20_0 .var "state", 1 0;
v00000176abe75940_0 .net "tag", 25 0, L_00000176abe78c10;  1 drivers
v00000176abe75bc0 .array "tags", 7 0, 25 0;
v00000176abe76ca0 .array "valid", 7 0, 0 0;
v00000176abe75a80_0 .net "write_data", 31 0, v00000176abe79250_0;  1 drivers
v00000176abe75c60_0 .net "write_en", 0 0, v00000176abe78f30_0;  1 drivers
L_00000176abe78c10 .part v00000176abe77100_0, 6, 26;
L_00000176abe79110 .part v00000176abe77100_0, 4, 2;
L_00000176abe78a30 .part v00000176abe77100_0, 0, 2;
L_00000176abe792f0 .cmp/eq 2, L_00000176abe78a30, L_00000176abe92018;
S_00000176abde9fc0 .scope module, "main_memory" "datamem" 3 55, 4 1 0, S_00000176abe27070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "writeEn";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 3 "func3";
    .port_info 5 /INPUT 32 "storeVal";
    .port_info 6 /OUTPUT 32 "loadVal";
    .port_info 7 /OUTPUT 1 "data_ready";
v00000176abe12c80_0 .net "addr", 31 0, v00000176abe77100_0;  alias, 1 drivers
v00000176abe12640_0 .net "clk", 0 0, v00000176abe772e0_0;  alias, 1 drivers
v00000176abe12e60_0 .var "data_ready", 0 0;
v00000176abe12320_0 .net "func3", 2 0, v00000176abe76840_0;  alias, 1 drivers
v00000176abe12a00_0 .var/i "i", 31 0;
v00000176abe76b60_0 .var "loadVal", 31 0;
v00000176abe75da0 .array "memory", 1023 0, 31 0;
v00000176abe75440_0 .net "reset", 0 0, v00000176abe75b20_0;  alias, 1 drivers
v00000176abe75d00_0 .net "storeVal", 31 0, v00000176abe79250_0;  alias, 1 drivers
v00000176abe75800_0 .net "writeEn", 0 0, v00000176abe76340_0;  1 drivers
E_00000176abe1d870 .event posedge, v00000176abe75440_0, v00000176abe12640_0;
S_00000176abdea150 .scope task, "print_cache_state" "print_cache_state" 2 43, 2 43 0, S_00000176abe32cf0;
 .timescale -9 -12;
v00000176abe76ac0_0 .var/i "i", 31 0;
TD_cache_tb.print_cache_state ;
    %vpi_call 2 46 "$display", "\012Cache State at time %0t:", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe76ac0_0, 0, 32;
T_1.22 ;
    %load/vec4 v00000176abe76ac0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.23, 5;
    %load/vec4 v00000176abe76ac0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v00000176abe76ca0, 4;
    %load/vec4 v00000176abe76ac0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v00000176abe75bc0, 4;
    %load/vec4 v00000176abe76ac0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v00000176abe767a0, 4;
    %load/vec4 v00000176abe76ac0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %ix/vec4/s 4;
    %load/vec4a v00000176abe76a20, 4;
    %vpi_call 2 48 "$display", "Set %0d: Valid[0]=%b Tag[0]=%h Data[0]=%h Age[0]=%d", v00000176abe76ac0_0, S<3,vec4,u1>, S<2,vec4,u26>, S<1,vec4,u32>, S<0,vec4,u3> {4 0 0};
    %load/vec4 v00000176abe76ac0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000176abe76ca0, 4;
    %load/vec4 v00000176abe76ac0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000176abe75bc0, 4;
    %load/vec4 v00000176abe76ac0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000176abe767a0, 4;
    %load/vec4 v00000176abe76ac0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %pushi/vec4 1, 0, 2;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v00000176abe76a20, 4;
    %vpi_call 2 50 "$display", "      Valid[1]=%b Tag[1]=%h Data[1]=%h Age[1]=%d", S<3,vec4,u1>, S<2,vec4,u26>, S<1,vec4,u32>, S<0,vec4,u3> {4 0 0};
    %load/vec4 v00000176abe76ac0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe76ac0_0, 0, 32;
    %jmp T_1.22;
T_1.23 ;
    %vpi_call 2 53 "$display", "\000" {0 0 0};
    %end;
    .scope S_00000176abde9fc0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe12a00_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000176abe12a00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000176abe12a00_0;
    %store/vec4a v00000176abe75da0, 4, 0;
    %load/vec4 v00000176abe12a00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe12a00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe12e60_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000176abde9fc0;
T_3 ;
    %wait E_00000176abe1d870;
    %load/vec4 v00000176abe75440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe12a00_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000176abe12a00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000176abe12a00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe75da0, 0, 4;
    %load/vec4 v00000176abe12a00_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe12a00_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000176abe76b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe12e60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe12e60_0, 0;
    %load/vec4 v00000176abe75800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000176abe75d00_0;
    %load/vec4 v00000176abe12c80_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe75da0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176abe12e60_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v00000176abe12c80_0;
    %parti/s 10, 2, 3;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000176abe75da0, 4;
    %assign/vec4 v00000176abe76b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176abe12e60_0, 0;
T_3.5 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000176abe27070;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe77240_0, 0, 32;
T_4.0 ;
    %load/vec4 v00000176abe77240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe760c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000176abe760c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000176abe77240_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000176abe760c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000176abe76ca0, 4, 0;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v00000176abe77240_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000176abe760c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000176abe75bc0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000176abe77240_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000176abe760c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000176abe767a0, 4, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v00000176abe77240_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000176abe760c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000176abe76a20, 4, 0;
    %load/vec4 v00000176abe760c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 7, 0, 3;
    %load/vec4 v00000176abe77240_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000176abe760c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v00000176abe76a20, 4, 0;
T_4.4 ;
    %load/vec4 v00000176abe760c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe760c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %load/vec4 v00000176abe77240_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe77240_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000176abe76f20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe76fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe76520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe76340_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe76700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe76c00_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_00000176abe27070;
T_5 ;
    %wait E_00000176abe1d870;
    %load/vec4 v00000176abe77060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000176abe76f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe76fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe76520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe76340_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000176abe76700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000176abe76c00_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe77240_0, 0, 32;
T_5.2 ;
    %load/vec4 v00000176abe77240_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe760c0_0, 0, 32;
T_5.4 ;
    %load/vec4 v00000176abe760c0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_5.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000176abe77240_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000176abe760c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe76ca0, 0, 4;
    %pushi/vec4 0, 0, 26;
    %load/vec4 v00000176abe77240_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000176abe760c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe75bc0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000176abe77240_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000176abe760c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe767a0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v00000176abe77240_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v00000176abe760c0_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe76a20, 0, 4;
    %load/vec4 v00000176abe760c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe760c0_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %load/vec4 v00000176abe77240_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe77240_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000176abe76f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000176abe76f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe76fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe76520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe76340_0, 0;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe76340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe76fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe76520_0, 0;
    %load/vec4 v00000176abe762a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000176abe76ca0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.15, 9;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000176abe75bc0, 4;
    %load/vec4 v00000176abe75940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %load/vec4 v00000176abe76c00_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000176abe76c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176abe76520_0, 0;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000176abe767a0, 4;
    %assign/vec4 v00000176abe76700_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe76a20, 0, 4;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000176abe76a20, 4;
    %cmpi/u 7, 0, 3;
    %jmp/0xz  T_5.16, 5;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000176abe76a20, 4;
    %addi 1, 0, 3;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe76a20, 0, 4;
T_5.16 ;
    %load/vec4 v00000176abe75c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.18, 8;
    %load/vec4 v00000176abe75a80_0;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe767a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176abe76340_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000176abe76f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176abe76fc0_0, 0;
T_5.18 ;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000176abe76ca0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.22, 9;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000176abe75bc0, 4;
    %load/vec4 v00000176abe75940_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_5.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.20, 8;
    %load/vec4 v00000176abe76c00_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000176abe76c00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176abe76520_0, 0;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000176abe767a0, 4;
    %assign/vec4 v00000176abe76700_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe76a20, 0, 4;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000176abe76a20, 4;
    %cmpi/u 7, 0, 3;
    %jmp/0xz  T_5.23, 5;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000176abe76a20, 4;
    %addi 1, 0, 3;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe76a20, 0, 4;
T_5.23 ;
    %load/vec4 v00000176abe75c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %load/vec4 v00000176abe75a80_0;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe767a0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176abe76340_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000176abe76f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176abe76fc0_0, 0;
T_5.25 ;
    %jmp T_5.21;
T_5.20 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe76520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176abe76fc0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000176abe76f20_0, 0;
T_5.21 ;
T_5.14 ;
T_5.11 ;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v00000176abe76d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000176abe76a20, 4;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000176abe76a20, 4;
    %cmp/u;
    %jmp/0xz  T_5.29, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe76ca0, 0, 4;
    %load/vec4 v00000176abe75940_0;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe75bc0, 0, 4;
    %load/vec4 v00000176abe765c0_0;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe767a0, 0, 4;
    %load/vec4 v00000176abe765c0_0;
    %assign/vec4 v00000176abe76700_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe76a20, 0, 4;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000176abe76a20, 4;
    %cmpi/u 7, 0, 3;
    %jmp/0xz  T_5.31, 5;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000176abe76a20, 4;
    %addi 1, 0, 3;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe76a20, 0, 4;
T_5.31 ;
    %jmp T_5.30;
T_5.29 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe76ca0, 0, 4;
    %load/vec4 v00000176abe75940_0;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe75bc0, 0, 4;
    %load/vec4 v00000176abe765c0_0;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe767a0, 0, 4;
    %load/vec4 v00000176abe765c0_0;
    %assign/vec4 v00000176abe76700_0, 0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %pad/u 8;
    %pushi/vec4 1, 0, 2;
    %pad/s 8;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe76a20, 0, 4;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000176abe76a20, 4;
    %cmpi/u 7, 0, 3;
    %jmp/0xz  T_5.33, 5;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 4;
    %load/vec4a v00000176abe76a20, 4;
    %addi 1, 0, 3;
    %load/vec4 v00000176abe75e40_0;
    %pad/u 6;
    %pad/u 7;
    %muli 2, 0, 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000176abe76a20, 0, 4;
T_5.33 ;
T_5.30 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000176abe76f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe76fc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176abe76520_0, 0;
    %jmp T_5.28;
T_5.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176abe76fc0_0, 0;
T_5.28 ;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v00000176abe76d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.35, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000176abe76f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe76fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000176abe76340_0, 0;
    %jmp T_5.36;
T_5.35 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000176abe76fc0_0, 0;
T_5.36 ;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000176abe32cf0;
T_6 ;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v00000176abe76020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe75760_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000176abe75760_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_func 2 60 "$random" 32, v00000176abe76020_0 {0 0 0};
    %ix/getv/s 4, v00000176abe75760_0;
    %store/vec4a v00000176abe76200, 4, 0;
    %load/vec4 v00000176abe75760_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe75760_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_00000176abe32cf0;
T_7 ;
    %wait E_00000176abe1cab0;
    %load/vec4 v00000176abe78f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000176abe79250_0;
    %assign/vec4 v00000176abe758a0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000176abe32cf0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe758a0_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_00000176abe32cf0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe772e0_0, 0, 1;
T_9.0 ;
    %delay 5000, 0;
    %load/vec4 v00000176abe772e0_0;
    %inv;
    %store/vec4 v00000176abe772e0_0, 0, 1;
    %jmp T_9.0;
    %end;
    .thread T_9;
    .scope S_00000176abe32cf0;
T_10 ;
    %vpi_call 2 148 "$dumpfile", "cache_test.vcd" {0 0 0};
    %vpi_call 2 149 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000176abe32cf0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe75580_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000176abe75b20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe77100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe79250_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe78f30_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe76840_0, 0, 3;
    %pushi/vec4 10, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000176abe1cab0;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe75b20_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000176abe1cab0;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe75760_0, 0, 32;
T_10.4 ;
    %load/vec4 v00000176abe75760_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.5, 5;
    %vpi_func 2 163 "$random" 32, v00000176abe76020_0 {0 0 0};
    %ix/getv/s 4, v00000176abe75760_0;
    %store/vec4a v00000176abe76200, 4, 0;
    %load/vec4 v00000176abe75760_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe75760_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %vpi_call 2 166 "$display", "\012=== PHASE 1: Sequential Set Testing ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe75760_0, 0, 32;
T_10.6 ;
    %load/vec4 v00000176abe75760_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.7, 5;
    %load/vec4 v00000176abe75760_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000176abe76de0_0, 0, 32;
    %vpi_call 2 171 "$display", "\012Testing Set %0d", v00000176abe75760_0 {0 0 0};
    %load/vec4 v00000176abe76de0_0;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %load/vec4 v00000176abe75760_0;
    %add;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %load/vec4 v00000176abe76de0_0;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %load/vec4 v00000176abe75760_0;
    %add;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %load/vec4 v00000176abe76de0_0;
    %addi 4096, 0, 32;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 572662306, 0, 32;
    %load/vec4 v00000176abe75760_0;
    %add;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %load/vec4 v00000176abe76de0_0;
    %addi 4096, 0, 32;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 572662306, 0, 32;
    %load/vec4 v00000176abe75760_0;
    %add;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %load/vec4 v00000176abe76de0_0;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 286331153, 0, 32;
    %load/vec4 v00000176abe75760_0;
    %add;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %load/vec4 v00000176abe75760_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe75760_0, 0, 32;
    %jmp T_10.6;
T_10.7 ;
    %vpi_call 2 184 "$display", "\012=== PHASE 2: LRU Testing ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe75760_0, 0, 32;
T_10.8 ;
    %load/vec4 v00000176abe75760_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_10.9, 5;
    %load/vec4 v00000176abe75760_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000176abe76de0_0, 0, 32;
    %vpi_call 2 188 "$display", "\012Testing LRU for Set %0d", v00000176abe75760_0 {0 0 0};
    %load/vec4 v00000176abe76de0_0;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 2863267840, 0, 32;
    %load/vec4 v00000176abe75760_0;
    %add;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %load/vec4 v00000176abe76de0_0;
    %addi 4096, 0, 32;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 3149594624, 0, 32;
    %load/vec4 v00000176abe75760_0;
    %add;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %load/vec4 v00000176abe76de0_0;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 2863267840, 0, 32;
    %load/vec4 v00000176abe75760_0;
    %add;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %load/vec4 v00000176abe76de0_0;
    %addi 8192, 0, 32;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 3435921408, 0, 32;
    %load/vec4 v00000176abe75760_0;
    %add;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %load/vec4 v00000176abe76de0_0;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 2863267840, 0, 32;
    %load/vec4 v00000176abe75760_0;
    %add;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %load/vec4 v00000176abe76de0_0;
    %addi 8192, 0, 32;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 3435921408, 0, 32;
    %load/vec4 v00000176abe75760_0;
    %add;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %load/vec4 v00000176abe75760_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe75760_0, 0, 32;
    %jmp T_10.8;
T_10.9 ;
    %vpi_call 2 202 "$display", "\012=== PHASE 3: Tag Exhaustion Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000176abe75760_0, 0, 32;
T_10.10 ;
    %load/vec4 v00000176abe75760_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.11, 5;
    %load/vec4 v00000176abe75760_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000176abe76de0_0, 0, 32;
    %pushi/vec4 2852126720, 0, 32;
    %load/vec4 v00000176abe75760_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v00000176abe76e80_0, 0, 32;
    %load/vec4 v00000176abe76de0_0;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %load/vec4 v00000176abe76e80_0;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %load/vec4 v00000176abe76de0_0;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %load/vec4 v00000176abe76e80_0;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %load/vec4 v00000176abe75760_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe75760_0, 0, 32;
    %jmp T_10.10;
T_10.11 ;
    %vpi_call 2 211 "$display", "\012=== PHASE 4: Edge Cases ===" {0 0 0};
    %pushi/vec4 4092, 0, 32;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 4008636142, 0, 32;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %pushi/vec4 4092, 0, 32;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 4008636142, 0, 32;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %pushi/vec4 260, 0, 32;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 2427178479, 0, 32;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %pushi/vec4 260, 0, 32;
    %store/vec4 v00000176abe12820_0, 0, 32;
    %pushi/vec4 2427178479, 0, 32;
    %store/vec4 v00000176abe126e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000176abe12500_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000176abe128c0_0, 0, 3;
    %fork TD_cache_tb.do_memory_op, S_00000176abe2c230;
    %join;
    %vpi_call 2 221 "$display", "\012=== Test Summary ===" {0 0 0};
    %vpi_call 2 222 "$display", "Total Errors: %0d", v00000176abe75580_0 {0 0 0};
    %vpi_call 2 223 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000176abe32cf0;
T_11 ;
    %wait E_00000176abe1cab0;
    %load/vec4 v00000176abe75b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000176abe756c0_0;
    %cmpi/e 1, 1, 1;
    %jmp/1 T_11.5, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000176abe754e0_0;
    %cmpi/e 1, 1, 1;
    %flag_or 6, 8;
T_11.5;
    %jmp/1 T_11.4, 6;
    %flag_mov 8, 6;
    %load/vec4 v00000176abe76f20_0;
    %cmpi/e 3, 3, 2;
    %flag_or 6, 8;
T_11.4;
    %jmp/0xz  T_11.2, 6;
    %vpi_call 2 229 "$display", "ERROR: Undefined signals at time %0t", $time {0 0 0};
    %vpi_call 2 230 "$display", "State: %b, Hit: %b, Busy: %b", v00000176abe76f20_0, v00000176abe756c0_0, v00000176abe754e0_0 {0 0 0};
    %load/vec4 v00000176abe75580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe75580_0, 0, 32;
T_11.2 ;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000176abe32cf0;
T_12 ;
    %wait E_00000176abe1cab0;
    %load/vec4 v00000176abe756c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.2, 9;
    %load/vec4 v00000176abe78f30_0;
    %nor/r;
    %and;
T_12.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000176abe76980_0;
    %cmpi/e 4294967295, 4294967295, 32;
    %jmp/0xz  T_12.3, 6;
    %vpi_call 2 239 "$display", "ERROR: Undefined read data at time %0t", $time {0 0 0};
    %vpi_call 2 240 "$display", "Address: %h, Expected: %h", v00000176abe77100_0, v00000176abe758a0_0 {0 0 0};
    %load/vec4 v00000176abe75580_0;
    %addi 1, 0, 32;
    %store/vec4 v00000176abe75580_0, 0, 32;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "cache_tb.v";
    "cache.v";
    "datamem.v";
