Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Oct 23 02:51:21 2022
| Host         : Ding-Legion running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_progress_control_sets_placed.rpt
| Design       : main_progress
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    98 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5941 |         1066 |
| No           | No                    | Yes                    |             139 |           39 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             395 |          129 |
| Yes          | No                    | Yes                    |             235 |           56 |
| Yes          | Yes                   | No                     |              48 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+
|    Clock Signal   |                   Enable Signal                  |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count |
+-------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+
|  CLK_AD_OBUF_BUFG | sin0/dac_wr2_n_i_1_n_0                           | freq_set2display1/sys_rst_n                      |                1 |              1 |
|  CLK_AD_OBUF_BUFG | sys_rst_n_IBUF                                   | btn/btn_push_num_reg[3]_0                        |                1 |              1 |
|  CLK_AD_OBUF_BUFG | freq_set2display1/freq_num[1][3]_i_1__0_n_0      |                                                  |                1 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display/freq_num[3][3]_i_1_n_0          |                                                  |                2 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display/freq_num[5][3]_i_1_n_0          |                                                  |                2 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display/freq_num[0][3]_i_1_n_0          |                                                  |                2 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display/freq_num[2][3]_i_1_n_0          |                                                  |                1 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display/freq_num[6][3]_i_1_n_0          |                                                  |                1 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display/freq_num[1][3]_i_1_n_0          |                                                  |                1 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display/freq_num[7][3]_i_1_n_0          |                                                  |                1 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display/freq_num[4][3]_i_1_n_0          |                                                  |                2 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display1/freq_num[0][3]_i_1__0_n_0      |                                                  |                2 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display1/freq_num[4][3]_i_1__0_n_0      |                                                  |                1 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display1/freq_num[2][3]_i_1__0_n_0      |                                                  |                1 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display1/freq_num[3][3]_i_1__0_n_0      |                                                  |                1 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display1/freq_num[7][3]_i_1__0_n_0      |                                                  |                1 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display1/freq_num[5][3]_i_1__0_n_0      |                                                  |                1 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display1/freq_num[6][3]_i_1__0_n_0      |                                                  |                1 |              4 |
|  CLK_AD_OBUF_BUFG | freq_set2display1/freq_num_nice[7][3]_i_2__0_n_0 | freq_set2display1/freq_num_nice[7][3]_i_1__0_n_0 |                5 |              8 |
|  CLK_AD_OBUF_BUFG | freq_set2display/freq_num_nice[7][3]_i_2_n_0     | freq_set2display/freq_num_nice[7][3]_i_1_n_0     |                4 |              8 |
|  CLK_AD_OBUF_BUFG | sin0/addra                                       |                                                  |                4 |             16 |
|  CLK_AD_OBUF_BUFG | btn/E[0]                                         | freq_set2display1/sys_rst_n                      |                7 |             24 |
|  CLK_AD_OBUF_BUFG | freq_set2display1/freq_num_nice[7][3]_i_2__0_n_0 |                                                  |                4 |             24 |
|  CLK_AD_OBUF_BUFG | freq_set2display/freq_num_nice[7][3]_i_2_n_0     |                                                  |                8 |             24 |
|  freq_div/CLK     |                                                  | freq_set2display1/sys_rst_n                      |                9 |             28 |
|  CLK_AD_OBUF_BUFG | btn/cnt_btn[31]_i_2_n_0                          | btn/cnt_btn[31]_i_1_n_0                          |                8 |             31 |
|  CLK_AD_OBUF_BUFG | sin0/set_period_cut_for_cpr                      | freq_set2display1/sys_rst_n                      |               11 |             32 |
|  CLK_AD_OBUF_BUFG | freq_set2display/set_freq_rfi[31]_i_1_n_0        | freq_set2display1/sys_rst_n                      |                8 |             32 |
|  CLK_AD_OBUF_BUFG | freq_set2display1/set_freq_rfi[31]_i_1__0_n_0    | freq_set2display1/sys_rst_n                      |                8 |             32 |
|  CLK_AD_OBUF_BUFG | sin0/set_period_cut_for_cpr[31]_i_1_n_0          |                                                  |               28 |             32 |
|  CLK_AD_OBUF_BUFG |                                                  | freq_set2display1/sys_rst_n                      |               30 |            111 |
|  CLK_AD_OBUF_BUFG | sys_rst_n_IBUF                                   | freq_set2display1/sys_rst_n                      |               21 |            114 |
|  CLK_AD_OBUF_BUFG | sys_rst_n_IBUF                                   |                                                  |               64 |            235 |
|  CLK_AD_OBUF_BUFG |                                                  |                                                  |             1066 |           5949 |
+-------------------+--------------------------------------------------+--------------------------------------------------+------------------+----------------+


