# üñ•Ô∏è RISC-V Reference SoC Tapeout Program VSD

![RISC-V](https://img.shields.io/badge/RISC-V-VSD-blue) ![Participants](https://img.shields.io/badge/Participants-India-orange) ![India](https://img.shields.io/badge/Made%20in-India-green)

## Welcome to my journey through the SoC Tapeout Program VSD!
This repository documents my week-by-week progress with tasks inside each week.

## üìë Table of Contents
1. [System Requirements](#-system-requirements)
2. [Setup Instructions](#-setup-instructions)
   - [Update Packages](#1Ô∏è‚É£-update-packages)
   - [Yosys Installation](#2Ô∏è‚É£-yosys-installation)
   - [Icarus Verilog Installation](#3Ô∏è‚É£-icarus-verilog-installation)
   - [GTKWave Installation](#4Ô∏è‚É£-gtkwave-installation)
3. [Notes](#-notes)

---

## üñ•Ô∏è System Requirements
- Ubuntu 20.04 or higher  
- 6 GB RAM  
- 50 GB HDD  
- 4 vCPU  

---

## ‚öôÔ∏è Setup Instructions

### 1Ô∏è‚É£ Update Packages

sudo apt update
sudo apt install build-essential dkms linux-headers-$(uname -r)



1Ô∏è‚É£ Yosys Installation
$ sudo apt-get update
$ git clone https://github.com/YosysHQ/yosys.git
$ cd yosys
$ sudo apt install make (If make is not installed please install it)
$ sudo apt-get install build-essential clang bison flex \
libreadline-dev gawk tcl-dev libffi-dev git \
graphviz xdot pkg-config python3 libboost-system-dev \
libboost-python-dev libboost-filesystem-dev zlib1g-dev
$ make config-gcc
$ make
$ sudo make install
<img width="753" height="181" alt="Screenshot from 2025-09-20 12-22-47" src="https://github.com/user-attachments/assets/4edbbf42-3ea2-403c-9001-b15fc97489da" />







2Ô∏è‚É£ Icarus Verilog Installation

sudo apt-get update

sudo apt-get install iverilog

<img width="721" height="424" alt="Screenshot from 2025-09-20 12-23-10" src="https://github.com/user-attachments/assets/ac14c44e-e623-4103-9e44-c9db131cf37d" />


3Ô∏è‚É£ GTKWave Installation

sudo apt-get update

sudo apt install gtkwave

<img width="724" height="417" alt="Screenshot from 2025-09-20 12-23-35" src="https://github.com/user-attachments/assets/60b44559-524a-4409-a147-5a27a103149d" />





 Week 0 ‚Äî Setup & Tools
| Task         | Description                           | Status    |
|--------------|---------------------------------------|-----------|
| Task 0       |  Tools Installation ‚Äî Installed Iverilog, Yosys, and gtkWave | Done    |

## Learnings from Week 0
- Installed and verified open-source EDA tools successfully.
- Learned about basic environment setup for RTL design and synthesis.
- Prepared the system for upcoming RTL ‚Üí GDSII flow experiments.

## üôè Acknowledgment
I am thankful to Kunal Ghosh , IIT Gandhinagar and Team VLSI System Design (VSD) for the opportunity to participate in the ongoing RISC-V SoC Tapeout Program.

I also acknowledge the support of RISC-V International, India Semiconductor Mission (ISM), VLSI Society of India (VSI), and Efabless for making this initiative possible.



## üîó Program Links
- [VSD Website](https://www.vlsisystemdesign.com/)
- [RISC-V](https://riscv.org/)
- [Efabless](https://efabless.com/)

