Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 21:01:21 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/ecg/post_synth_timing_summary.rpt
| Design       : point_scalar_mult
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 541 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 390 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.189        0.000                      0                15398        0.154        0.000                      0                15398        4.230        0.000                       0                  7519  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.189        0.000                      0                15398        0.154        0.000                      0                15398        4.230        0.000                       0                  7519  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 y4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins1/cond3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 2.705ns (70.756%)  route 1.118ns (29.244%))
  Logic Levels:           19  (CARRY4=17 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7518, unset)         0.704     0.704    clk
                         FDRE                                         r  y4_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  y4_reg[3]/Q
                         net (fo=8, unplaced)         0.557     1.654    ins1/ins11/ins4/y3_reg[193][3]
                         LUT3 (Prop_lut3_I0_O)        0.215     1.869 r  ins1/ins11/ins4/x[3]_i_3/O
                         net (fo=10, unplaced)        0.554     2.423    ins1/y5[3]
                         LUT6 (Prop_lut6_I0_O)        0.097     2.520 r  ins1/cond3_i_81/O
                         net (fo=1, unplaced)         0.000     2.520    ins1/cond3_i_81_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     2.922 r  ins1/cond3_reg_i_74/CO[3]
                         net (fo=1, unplaced)         0.007     2.929    ins1/cond3_reg_i_74_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.021 r  ins1/cond3_reg_i_69/CO[3]
                         net (fo=1, unplaced)         0.000     3.021    ins1/cond3_reg_i_69_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.113 r  ins1/cond3_reg_i_64/CO[3]
                         net (fo=1, unplaced)         0.000     3.113    ins1/cond3_reg_i_64_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.205 r  ins1/cond3_reg_i_59/CO[3]
                         net (fo=1, unplaced)         0.000     3.205    ins1/cond3_reg_i_59_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.297 r  ins1/cond3_reg_i_54/CO[3]
                         net (fo=1, unplaced)         0.000     3.297    ins1/cond3_reg_i_54_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.389 r  ins1/cond3_reg_i_49/CO[3]
                         net (fo=1, unplaced)         0.000     3.389    ins1/cond3_reg_i_49_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.481 r  ins1/cond3_reg_i_44/CO[3]
                         net (fo=1, unplaced)         0.000     3.481    ins1/cond3_reg_i_44_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.573 r  ins1/cond3_reg_i_39/CO[3]
                         net (fo=1, unplaced)         0.000     3.573    ins1/cond3_reg_i_39_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.665 r  ins1/cond3_reg_i_34/CO[3]
                         net (fo=1, unplaced)         0.000     3.665    ins1/cond3_reg_i_34_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.757 r  ins1/cond3_reg_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.757    ins1/cond3_reg_i_29_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.849 r  ins1/cond3_reg_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    ins1/cond3_reg_i_24_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     3.941 r  ins1/cond3_reg_i_19/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    ins1/cond3_reg_i_19_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.033 r  ins1/cond3_reg_i_14/CO[3]
                         net (fo=1, unplaced)         0.000     4.033    ins1/cond3_reg_i_14_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.125 r  ins1/cond3_reg_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     4.125    ins1/cond3_reg_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.217 r  ins1/cond3_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     4.217    ins1/cond3_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     4.309 r  ins1/cond3_reg_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     4.309    ins1/cond3_reg_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.218     4.527 r  ins1/cond3_reg_i_1/CO[0]
                         net (fo=1, unplaced)         0.000     4.527    ins1/cond30
                         FDRE                                         r  ins1/cond3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=7518, unset)         0.669    10.669    ins1/clk
                         FDRE                                         r  ins1/cond3_reg/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)        0.083    10.716    ins1/cond3_reg
  -------------------------------------------------------------------
                         required time                         10.716    
                         arrival time                          -4.527    
  -------------------------------------------------------------------
                         slack                                  6.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ins1/ins10/ins1/i_reg[194]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ins1/ins10/ins1/i_reg[162]_srl32___ins1_ins11_ins3_i_reg_r_30/D
                            (rising edge-triggered cell SRLC32E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.635%)  route 0.142ns (46.365%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7518, unset)         0.411     0.411    ins1/ins10/ins1/clk
                         FDSE                                         r  ins1/ins10/ins1/i_reg[194]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.164     0.575 r  ins1/ins10/ins1/i_reg[194]/Q
                         net (fo=1, unplaced)         0.142     0.716    ins1/ins10/ins1/i_reg_n_0_[194]
                         SRLC32E                                      r  ins1/ins10/ins1/i_reg[162]_srl32___ins1_ins11_ins3_i_reg_r_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7518, unset)         0.432     0.432    ins1/ins10/ins1/clk
                         SRLC32E                                      r  ins1/ins10/ins1/i_reg[162]_srl32___ins1_ins11_ins3_i_reg_r_30/CLK
                         clock pessimism              0.000     0.432    
                         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     0.562    ins1/ins10/ins1/i_reg[162]_srl32___ins1_ins11_ins3_i_reg_r_30
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.716    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000                ins1/ins10/ins1/C_reg[63]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.770         5.000       4.230                ins1/ins10/ins1/i_reg[130]_srl32___ins1_ins11_ins3_i_reg_r_62/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.770         5.000       4.230                ins1/ins10/ins1/i_reg[130]_srl32___ins1_ins11_ins3_i_reg_r_62/CLK



