// Seed: 4078476994
module module_0 (
    input wand id_0,
    output wire id_1,
    input supply0 id_2,
    input tri id_3,
    input supply0 id_4,
    input tri1 id_5
);
  wire id_7;
  assign module_2._id_0 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd36
) (
    output tri0  id_0,
    output uwire id_1,
    input  wire  _id_2,
    input  tri0  id_3,
    output uwire id_4
);
  logic id_6[-1 : 1  &  id_2];
  ;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 #(
    parameter id_0  = 32'd15,
    parameter id_15 = 32'd87,
    parameter id_3  = 32'd34
) (
    input wor _id_0,
    input wand id_1,
    input supply1 id_2,
    input tri _id_3,
    input tri id_4,
    output supply0 id_5,
    output wand id_6,
    input supply0 id_7,
    input wire id_8,
    output supply0 id_9,
    output wor id_10,
    output supply1 id_11
);
  parameter id_13 = 1;
  logic [-1 : id_3] id_14;
  assign id_14 = 1 - id_1;
  assign id_5  = -1;
  wire _id_15;
  assign id_6 = id_13 == id_13[id_15];
  wire [id_3 : id_0  >>  (  id_3  )] id_16;
  assign id_5 = id_7;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_8,
      id_2,
      id_8,
      id_8
  );
endmodule
