INFO: [XSIM 43-3496] Using init file passed via -initfile option "F:/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_convolution2D_top glbl -prj convolution2D.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile F:/Vivado/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s convolution2D -debug wave 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/verilog/AESL_axi_slave_conv_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_conv_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/verilog/convolution2D.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_convolution2D_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/verilog/convolution2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution2D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Workspace/Design-Conv2D-using-HLS/Convolution2D/Convolution2D/solution1/sim/verilog/convolution2D_conv_io_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution2D_conv_io_s_axi
INFO: [VRFC 10-311] analyzing module convolution2D_conv_io_s_axi_ram
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.convolution2D_conv_io_s_axi_ram(...
Compiling module xil_defaultlib.convolution2D_conv_io_s_axi_ram(...
Compiling module xil_defaultlib.convolution2D_conv_io_s_axi_ram(...
Compiling module xil_defaultlib.convolution2D_conv_io_s_axi
Compiling module xil_defaultlib.convolution2D
Compiling module xil_defaultlib.AESL_axi_slave_conv_io
Compiling module xil_defaultlib.apatb_convolution2D_top
Compiling module work.glbl
Built simulation snapshot convolution2D
