// Seed: 4289755375
module module_0 ();
  logic id_1;
  assign module_1.id_6 = 0;
endmodule
module module_0 #(
    parameter id_2 = 32'd28,
    parameter id_3 = 32'd26,
    parameter id_6 = 32'd23
) (
    output tri  id_0,
    output tri0 id_1,
    input  wire _id_2,
    output tri0 _id_3
);
  parameter id_5 = module_1 ? -1 : {-1};
  logic [1 : 1] _id_6 = 1;
  module_0 modCall_1 ();
  logic [-1 : id_3] id_7[1 : id_6];
  ;
  assign id_7[id_2==1] = 1;
endmodule
module module_2 (
    input wand id_0,
    input tri id_1,
    input wand id_2
    , id_17,
    output tri1 id_3,
    output tri1 id_4,
    input tri id_5,
    output wire id_6,
    output wor id_7,
    input uwire id_8,
    output wor id_9,
    input supply0 id_10,
    output wor id_11,
    input wand id_12,
    output wor id_13,
    output supply0 id_14,
    input supply0 id_15
);
  wire  id_18;
  logic id_19;
  module_0 modCall_1 ();
  generate
    assign id_9 = id_8;
  endgenerate
  wire id_20;
  ;
endmodule
