def configure(ctx):
    ctx.env.LDSCRIPT = '../ChibiOS-RT/os/ports/GCC/ARMCMx/STM32F3xx/ld/STM32F303xC.ld'

    ctx.env.append_value('PLATFORMINC', [
        'ChibiOS-RT/boards/ST_STM32F3_DISCOVERY',
        'ChibiOS-RT/os/hal/platforms/STM32F30x',
        'ChibiOS-RT/os/hal/platforms/STM32',
        'ChibiOS-RT/os/hal/platforms/STM32/GPIOv2',
        'ChibiOS-RT/os/hal/platforms/STM32/I2Cv2',
        'ChibiOS-RT/os/hal/platforms/STM32/RTCv2',
        'ChibiOS-RT/os/hal/platforms/STM32/SPIv2',
        'ChibiOS-RT/os/hal/platforms/STM32/TIMv1',
        'ChibiOS-RT/os/hal/platforms/STM32/USARTv2',
        'ChibiOS-RT/os/hal/platforms/STM32/USB'
    ])
    ctx.env.append_value('PLATFORMSRC', [
        'ChibiOS-RT/boards/ST_STM32F3_DISCOVERY/board.c',
        'ChibiOS-RT/os/hal/platforms/STM32F30x/stm32_dma.c',
        'ChibiOS-RT/os/hal/platforms/STM32F30x/hal_lld.c',
        'ChibiOS-RT/os/hal/platforms/STM32F30x/adc_lld.c',
        'ChibiOS-RT/os/hal/platforms/STM32F30x/ext_lld_isr.c',
        'ChibiOS-RT/os/hal/platforms/STM32/can_lld.c',
        'ChibiOS-RT/os/hal/platforms/STM32/ext_lld.c',
        'ChibiOS-RT/os/hal/platforms/STM32/GPIOv2/pal_lld.c',
        'ChibiOS-RT/os/hal/platforms/STM32/I2Cv2/i2c_lld.c',
        'ChibiOS-RT/os/hal/platforms/STM32/RTCv2/rtc_lld.c',
        'ChibiOS-RT/os/hal/platforms/STM32/SPIv2/spi_lld.c',
        'ChibiOS-RT/os/hal/platforms/STM32/TIMv1/gpt_lld.c',
        'ChibiOS-RT/os/hal/platforms/STM32/TIMv1/icu_lld.c',
        'ChibiOS-RT/os/hal/platforms/STM32/TIMv1/pwm_lld.c',
        'ChibiOS-RT/os/hal/platforms/STM32/USARTv2/serial_lld.c',
        'ChibiOS-RT/os/hal/platforms/STM32/USARTv2/uart_lld.c',
        'ChibiOS-RT/os/hal/platforms/STM32/USBv1/usb_lld.c'
    ])

    # print ctx.path.ant_glob('*.cpp')
    # ctx.env.append_value('OSUAR_PLATFORMSRC', 'platforms/stm32f3discovery/pwm_config.cpp')
    ctx.env.OSUAR_PLATFORMSRC = ctx.path.abspath()
