Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sun Jan 11 17:58:10 2026
| Host         : SaigesGamingPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file exp_1q_timing_summary_routed.rpt -pb exp_1q_timing_summary_routed.pb -rpx exp_1q_timing_summary_routed.rpx -warn_on_violation
| Design       : exp_1q
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   71          
LUTAR-1    Warning           LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (71)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (199)
5. checking no_input_delay (1)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: CLOCK_DIVIDER/count_reg[25]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: PRIME_CHECKER/count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: SEVEN_SEG/CLK_DIV/count_reg[13]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (199)
--------------------------------------------------
 There are 199 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.483        0.000                      0                   44        0.247        0.000                      0                   44        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.483        0.000                      0                   44        0.247        0.000                      0                   44        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.483ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 2.034ns (80.891%)  route 0.480ns (19.109%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    CLOCK_DIVIDER/CLK
    SLICE_X61Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.094    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  CLOCK_DIVIDER/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    CLOCK_DIVIDER/count_reg[20]_i_1_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.672 r  CLOCK_DIVIDER/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.672    CLOCK_DIVIDER/count_reg[24]_i_1_n_6
    SLICE_X61Y14         FDRE                                         r  CLOCK_DIVIDER/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    CLOCK_DIVIDER/CLK
    SLICE_X61Y14         FDRE                                         r  CLOCK_DIVIDER/count_reg[25]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y14         FDRE (Setup_fdre_C_D)        0.062    15.155    CLOCK_DIVIDER/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  7.483    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.923ns (80.009%)  route 0.480ns (19.991%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    CLOCK_DIVIDER/CLK
    SLICE_X61Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.094    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  CLOCK_DIVIDER/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    CLOCK_DIVIDER/count_reg[20]_i_1_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.561 r  CLOCK_DIVIDER/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.561    CLOCK_DIVIDER/count_reg[24]_i_1_n_7
    SLICE_X61Y14         FDRE                                         r  CLOCK_DIVIDER/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    CLOCK_DIVIDER/CLK
    SLICE_X61Y14         FDRE                                         r  CLOCK_DIVIDER/count_reg[24]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y14         FDRE (Setup_fdre_C_D)        0.062    15.155    CLOCK_DIVIDER/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.597ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    CLOCK_DIVIDER/CLK
    SLICE_X61Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.094    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.558 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.558    CLOCK_DIVIDER/count_reg[20]_i_1_n_6
    SLICE_X61Y13         FDRE                                         r  CLOCK_DIVIDER/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    CLOCK_DIVIDER/CLK
    SLICE_X61Y13         FDRE                                         r  CLOCK_DIVIDER/count_reg[21]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y13         FDRE (Setup_fdre_C_D)        0.062    15.155    CLOCK_DIVIDER/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  7.597    

Slack (MET) :             7.618ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.379ns  (logic 1.899ns (79.807%)  route 0.480ns (20.193%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    CLOCK_DIVIDER/CLK
    SLICE_X61Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.094    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.537 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.537    CLOCK_DIVIDER/count_reg[20]_i_1_n_4
    SLICE_X61Y13         FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    CLOCK_DIVIDER/CLK
    SLICE_X61Y13         FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y13         FDRE (Setup_fdre_C_D)        0.062    15.155    CLOCK_DIVIDER/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.537    
  -------------------------------------------------------------------
                         slack                                  7.618    

Slack (MET) :             7.692ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    CLOCK_DIVIDER/CLK
    SLICE_X61Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.094    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.463 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.463    CLOCK_DIVIDER/count_reg[20]_i_1_n_5
    SLICE_X61Y13         FDRE                                         r  CLOCK_DIVIDER/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    CLOCK_DIVIDER/CLK
    SLICE_X61Y13         FDRE                                         r  CLOCK_DIVIDER/count_reg[22]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y13         FDRE (Setup_fdre_C_D)        0.062    15.155    CLOCK_DIVIDER/count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.708ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    CLOCK_DIVIDER/CLK
    SLICE_X61Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.094    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  CLOCK_DIVIDER/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    CLOCK_DIVIDER/count_reg[16]_i_1_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.447 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.447    CLOCK_DIVIDER/count_reg[20]_i_1_n_7
    SLICE_X61Y13         FDRE                                         r  CLOCK_DIVIDER/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.513    14.854    CLOCK_DIVIDER/CLK
    SLICE_X61Y13         FDRE                                         r  CLOCK_DIVIDER/count_reg[20]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y13         FDRE (Setup_fdre_C_D)        0.062    15.155    CLOCK_DIVIDER/count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                  7.708    

Slack (MET) :             7.712ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    CLOCK_DIVIDER/CLK
    SLICE_X61Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.094    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.444 r  CLOCK_DIVIDER/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.444    CLOCK_DIVIDER/count_reg[16]_i_1_n_6
    SLICE_X61Y12         FDRE                                         r  CLOCK_DIVIDER/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    CLOCK_DIVIDER/CLK
    SLICE_X61Y12         FDRE                                         r  CLOCK_DIVIDER/count_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X61Y12         FDRE (Setup_fdre_C_D)        0.062    15.156    CLOCK_DIVIDER/count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  7.712    

Slack (MET) :             7.733ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    CLOCK_DIVIDER/CLK
    SLICE_X61Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.094    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.423 r  CLOCK_DIVIDER/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.423    CLOCK_DIVIDER/count_reg[16]_i_1_n_4
    SLICE_X61Y12         FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    CLOCK_DIVIDER/CLK
    SLICE_X61Y12         FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X61Y12         FDRE (Setup_fdre_C_D)        0.062    15.156    CLOCK_DIVIDER/count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  7.733    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    CLOCK_DIVIDER/CLK
    SLICE_X61Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.094    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.349 r  CLOCK_DIVIDER/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.349    CLOCK_DIVIDER/count_reg[16]_i_1_n_5
    SLICE_X61Y12         FDRE                                         r  CLOCK_DIVIDER/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    CLOCK_DIVIDER/CLK
    SLICE_X61Y12         FDRE                                         r  CLOCK_DIVIDER/count_reg[18]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X61Y12         FDRE (Setup_fdre_C_D)        0.062    15.156    CLOCK_DIVIDER/count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.823ns  (required time - arrival time)
  Source:                 CLOCK_DIVIDER/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.636     5.157    CLOCK_DIVIDER/CLK
    SLICE_X61Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  CLOCK_DIVIDER/count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.094    CLOCK_DIVIDER/count_reg_n_0_[1]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.768 r  CLOCK_DIVIDER/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.768    CLOCK_DIVIDER/count_reg[0]_i_1_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.882 r  CLOCK_DIVIDER/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    CLOCK_DIVIDER/count_reg[4]_i_1_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  CLOCK_DIVIDER/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    CLOCK_DIVIDER/count_reg[8]_i_1_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  CLOCK_DIVIDER/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    CLOCK_DIVIDER/count_reg[12]_i_1_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.333 r  CLOCK_DIVIDER/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.333    CLOCK_DIVIDER/count_reg[16]_i_1_n_7
    SLICE_X61Y12         FDRE                                         r  CLOCK_DIVIDER/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.514    14.855    CLOCK_DIVIDER/CLK
    SLICE_X61Y12         FDRE                                         r  CLOCK_DIVIDER/count_reg[16]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X61Y12         FDRE (Setup_fdre_C_D)        0.062    15.156    CLOCK_DIVIDER/count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                  7.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 PRIME_CHECKER/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRIME_CHECKER/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.562     1.445    PRIME_CHECKER/count_reg[0]_0
    SLICE_X35Y46         FDRE                                         r  PRIME_CHECKER/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  PRIME_CHECKER/count_reg[0]/Q
                         net (fo=4, routed)           0.170     1.756    PRIME_CHECKER/count_reg_n_0_[0]
    SLICE_X35Y46         LUT4 (Prop_lut4_I1_O)        0.043     1.799 r  PRIME_CHECKER/count[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.799    PRIME_CHECKER/p_0_in__0[3]
    SLICE_X35Y46         FDRE                                         r  PRIME_CHECKER/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.831     1.958    PRIME_CHECKER/count_reg[0]_0
    SLICE_X35Y46         FDRE                                         r  PRIME_CHECKER/count_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.107     1.552    PRIME_CHECKER/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.475    CLOCK_DIVIDER/CLK
    SLICE_X61Y10         FDRE                                         r  CLOCK_DIVIDER/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y10         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  CLOCK_DIVIDER/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.724    CLOCK_DIVIDER/count_reg_n_0_[11]
    SLICE_X61Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  CLOCK_DIVIDER/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    CLOCK_DIVIDER/count_reg[8]_i_1_n_4
    SLICE_X61Y10         FDRE                                         r  CLOCK_DIVIDER/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     1.989    CLOCK_DIVIDER/CLK
    SLICE_X61Y10         FDRE                                         r  CLOCK_DIVIDER/count_reg[11]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y10         FDRE (Hold_fdre_C_D)         0.105     1.580    CLOCK_DIVIDER/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.592     1.475    CLOCK_DIVIDER/CLK
    SLICE_X61Y11         FDRE                                         r  CLOCK_DIVIDER/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  CLOCK_DIVIDER/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.724    CLOCK_DIVIDER/count_reg_n_0_[15]
    SLICE_X61Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  CLOCK_DIVIDER/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.832    CLOCK_DIVIDER/count_reg[12]_i_1_n_4
    SLICE_X61Y11         FDRE                                         r  CLOCK_DIVIDER/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.862     1.989    CLOCK_DIVIDER/CLK
    SLICE_X61Y11         FDRE                                         r  CLOCK_DIVIDER/count_reg[15]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X61Y11         FDRE (Hold_fdre_C_D)         0.105     1.580    CLOCK_DIVIDER/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    CLOCK_DIVIDER/CLK
    SLICE_X61Y12         FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  CLOCK_DIVIDER/count_reg[19]/Q
                         net (fo=1, routed)           0.108     1.723    CLOCK_DIVIDER/count_reg_n_0_[19]
    SLICE_X61Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  CLOCK_DIVIDER/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    CLOCK_DIVIDER/count_reg[16]_i_1_n_4
    SLICE_X61Y12         FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     1.987    CLOCK_DIVIDER/CLK
    SLICE_X61Y12         FDRE                                         r  CLOCK_DIVIDER/count_reg[19]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X61Y12         FDRE (Hold_fdre_C_D)         0.105     1.579    CLOCK_DIVIDER/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    CLOCK_DIVIDER/CLK
    SLICE_X61Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y8          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CLOCK_DIVIDER/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.725    CLOCK_DIVIDER/count_reg_n_0_[3]
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  CLOCK_DIVIDER/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    CLOCK_DIVIDER/count_reg[0]_i_1_n_4
    SLICE_X61Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.990    CLOCK_DIVIDER/CLK
    SLICE_X61Y8          FDRE                                         r  CLOCK_DIVIDER/count_reg[3]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y8          FDRE (Hold_fdre_C_D)         0.105     1.581    CLOCK_DIVIDER/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.593     1.476    CLOCK_DIVIDER/CLK
    SLICE_X61Y9          FDRE                                         r  CLOCK_DIVIDER/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y9          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  CLOCK_DIVIDER/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.725    CLOCK_DIVIDER/count_reg_n_0_[7]
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  CLOCK_DIVIDER/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    CLOCK_DIVIDER/count_reg[4]_i_1_n_4
    SLICE_X61Y9          FDRE                                         r  CLOCK_DIVIDER/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.863     1.990    CLOCK_DIVIDER/CLK
    SLICE_X61Y9          FDRE                                         r  CLOCK_DIVIDER/count_reg[7]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X61Y9          FDRE (Hold_fdre_C_D)         0.105     1.581    CLOCK_DIVIDER/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEVEN_SEG/CLK_DIV/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/CLK_DIV/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X63Y16         FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  SEVEN_SEG/CLK_DIV/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.722    SEVEN_SEG/CLK_DIV/count_reg_n_0_[11]
    SLICE_X63Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  SEVEN_SEG/CLK_DIV/count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.830    SEVEN_SEG/CLK_DIV/count_reg[8]_i_1__0_n_4
    SLICE_X63Y16         FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X63Y16         FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y16         FDRE (Hold_fdre_C_D)         0.105     1.578    SEVEN_SEG/CLK_DIV/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEVEN_SEG/CLK_DIV/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/CLK_DIV/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X63Y14         FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  SEVEN_SEG/CLK_DIV/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.723    SEVEN_SEG/CLK_DIV/count_reg_n_0_[3]
    SLICE_X63Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  SEVEN_SEG/CLK_DIV/count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.831    SEVEN_SEG/CLK_DIV/count_reg[0]_i_1__0_n_4
    SLICE_X63Y14         FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.861     1.988    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X63Y14         FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y14         FDRE (Hold_fdre_C_D)         0.105     1.579    SEVEN_SEG/CLK_DIV/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 CLOCK_DIVIDER/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_DIVIDER/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.590     1.473    CLOCK_DIVIDER/CLK
    SLICE_X61Y13         FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  CLOCK_DIVIDER/count_reg[23]/Q
                         net (fo=1, routed)           0.108     1.722    CLOCK_DIVIDER/count_reg_n_0_[23]
    SLICE_X61Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  CLOCK_DIVIDER/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    CLOCK_DIVIDER/count_reg[20]_i_1_n_4
    SLICE_X61Y13         FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.859     1.986    CLOCK_DIVIDER/CLK
    SLICE_X61Y13         FDRE                                         r  CLOCK_DIVIDER/count_reg[23]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y13         FDRE (Hold_fdre_C_D)         0.105     1.578    CLOCK_DIVIDER/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SEVEN_SEG/CLK_DIV/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG/CLK_DIV/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.591     1.474    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X63Y15         FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  SEVEN_SEG/CLK_DIV/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.723    SEVEN_SEG/CLK_DIV/count_reg_n_0_[7]
    SLICE_X63Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  SEVEN_SEG/CLK_DIV/count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.831    SEVEN_SEG/CLK_DIV/count_reg[4]_i_1__0_n_4
    SLICE_X63Y15         FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.860     1.987    SEVEN_SEG/CLK_DIV/count_reg[13]_0
    SLICE_X63Y15         FDRE                                         r  SEVEN_SEG/CLK_DIV/count_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y15         FDRE (Hold_fdre_C_D)         0.105     1.579    SEVEN_SEG/CLK_DIV/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y8    CLOCK_DIVIDER/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y10   CLOCK_DIVIDER/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y10   CLOCK_DIVIDER/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y11   CLOCK_DIVIDER/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y11   CLOCK_DIVIDER/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y11   CLOCK_DIVIDER/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y11   CLOCK_DIVIDER/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y12   CLOCK_DIVIDER/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y12   CLOCK_DIVIDER/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y8    CLOCK_DIVIDER/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y8    CLOCK_DIVIDER/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y10   CLOCK_DIVIDER/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y10   CLOCK_DIVIDER/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y10   CLOCK_DIVIDER/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y10   CLOCK_DIVIDER/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y11   CLOCK_DIVIDER/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y11   CLOCK_DIVIDER/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y11   CLOCK_DIVIDER/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y11   CLOCK_DIVIDER/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y8    CLOCK_DIVIDER/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y8    CLOCK_DIVIDER/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y10   CLOCK_DIVIDER/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y10   CLOCK_DIVIDER/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y10   CLOCK_DIVIDER/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y10   CLOCK_DIVIDER/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y11   CLOCK_DIVIDER/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y11   CLOCK_DIVIDER/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y11   CLOCK_DIVIDER/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y11   CLOCK_DIVIDER/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           221 Endpoints
Min Delay           221 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.780ns  (logic 5.970ns (40.390%)  route 8.810ns (59.610%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[2]/C
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RAM_COUNTER/count_reg[2]/Q
                         net (fo=13, routed)          1.435     1.891    PRIME_RAM/memory_reg_0_31_3_3/A2
    SLICE_X60Y11         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115     2.006 f  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=8, routed)           1.294     3.299    nolabel_line73/seg_OBUF[7]_inst_i_60_2
    SLICE_X63Y7          LUT5 (Prop_lut5_I3_O)        0.124     3.423 r  nolabel_line73/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.000     3.423    SEVEN_SEG/CC_14/S[2]
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.821 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.821    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.155 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33/O[1]
                         net (fo=4, routed)           0.850     5.005    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33_n_6
    SLICE_X64Y7          LUT6 (Prop_lut6_I0_O)        0.303     5.308 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_64/O
                         net (fo=1, routed)           0.303     5.611    nolabel_line73/seg_OBUF[7]_inst_i_15_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I2_O)        0.124     5.735 r  nolabel_line73/seg_OBUF[7]_inst_i_41/O
                         net (fo=1, routed)           0.793     6.528    nolabel_line73/seg_OBUF[7]_inst_i_41_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.652 r  nolabel_line73/seg_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           1.015     7.668    nolabel_line73/seg_OBUF[7]_inst_i_15_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.792 r  nolabel_line73/seg_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.060     8.852    nolabel_line73/sel0[2]
    SLICE_X65Y12         LUT4 (Prop_lut4_I1_O)        0.154     9.006 r  nolabel_line73/seg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.061    11.066    seg_OBUF[7]
    W7                   OBUF (Prop_obuf_I_O)         3.714    14.780 r  seg_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.780    seg[7]
    W7                                                                r  seg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.483ns  (logic 5.989ns (41.353%)  route 8.494ns (58.647%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[2]/C
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RAM_COUNTER/count_reg[2]/Q
                         net (fo=13, routed)          1.435     1.891    PRIME_RAM/memory_reg_0_31_3_3/A2
    SLICE_X60Y11         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115     2.006 f  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=8, routed)           1.294     3.299    nolabel_line73/seg_OBUF[7]_inst_i_60_2
    SLICE_X63Y7          LUT5 (Prop_lut5_I3_O)        0.124     3.423 r  nolabel_line73/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.000     3.423    SEVEN_SEG/CC_14/S[2]
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.821 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.821    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.155 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33/O[1]
                         net (fo=4, routed)           0.850     5.005    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33_n_6
    SLICE_X64Y7          LUT6 (Prop_lut6_I0_O)        0.303     5.308 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_64/O
                         net (fo=1, routed)           0.303     5.611    nolabel_line73/seg_OBUF[7]_inst_i_15_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I2_O)        0.124     5.735 r  nolabel_line73/seg_OBUF[7]_inst_i_41/O
                         net (fo=1, routed)           0.793     6.528    nolabel_line73/seg_OBUF[7]_inst_i_41_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.652 r  nolabel_line73/seg_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           1.015     7.668    nolabel_line73/seg_OBUF[7]_inst_i_15_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.792 r  nolabel_line73/seg_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.887     8.679    nolabel_line73/sel0[2]
    SLICE_X65Y12         LUT4 (Prop_lut4_I3_O)        0.150     8.829 r  nolabel_line73/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.917    10.746    seg_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         3.737    14.483 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.483    seg[5]
    U8                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.419ns  (logic 5.755ns (39.913%)  route 8.664ns (60.087%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[2]/C
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RAM_COUNTER/count_reg[2]/Q
                         net (fo=13, routed)          1.435     1.891    PRIME_RAM/memory_reg_0_31_3_3/A2
    SLICE_X60Y11         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115     2.006 f  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=8, routed)           1.294     3.299    nolabel_line73/seg_OBUF[7]_inst_i_60_2
    SLICE_X63Y7          LUT5 (Prop_lut5_I3_O)        0.124     3.423 r  nolabel_line73/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.000     3.423    SEVEN_SEG/CC_14/S[2]
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.821 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.821    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.155 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33/O[1]
                         net (fo=4, routed)           0.850     5.005    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33_n_6
    SLICE_X64Y7          LUT6 (Prop_lut6_I0_O)        0.303     5.308 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_64/O
                         net (fo=1, routed)           0.303     5.611    nolabel_line73/seg_OBUF[7]_inst_i_15_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I2_O)        0.124     5.735 r  nolabel_line73/seg_OBUF[7]_inst_i_41/O
                         net (fo=1, routed)           0.793     6.528    nolabel_line73/seg_OBUF[7]_inst_i_41_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.652 r  nolabel_line73/seg_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           1.015     7.668    nolabel_line73/seg_OBUF[7]_inst_i_15_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.792 r  nolabel_line73/seg_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           1.060     8.852    nolabel_line73/sel0[2]
    SLICE_X65Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.976 r  nolabel_line73/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.915    10.890    seg_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.419 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.419    seg[6]
    W6                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.405ns  (logic 5.966ns (41.418%)  route 8.439ns (58.582%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[2]/C
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RAM_COUNTER/count_reg[2]/Q
                         net (fo=13, routed)          1.435     1.891    PRIME_RAM/memory_reg_0_31_3_3/A2
    SLICE_X60Y11         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115     2.006 f  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=8, routed)           1.294     3.299    nolabel_line73/seg_OBUF[7]_inst_i_60_2
    SLICE_X63Y7          LUT5 (Prop_lut5_I3_O)        0.124     3.423 r  nolabel_line73/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.000     3.423    SEVEN_SEG/CC_14/S[2]
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.821 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.821    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.155 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33/O[1]
                         net (fo=4, routed)           0.850     5.005    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33_n_6
    SLICE_X64Y7          LUT6 (Prop_lut6_I0_O)        0.303     5.308 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_64/O
                         net (fo=1, routed)           0.303     5.611    nolabel_line73/seg_OBUF[7]_inst_i_15_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I2_O)        0.124     5.735 r  nolabel_line73/seg_OBUF[7]_inst_i_41/O
                         net (fo=1, routed)           0.793     6.528    nolabel_line73/seg_OBUF[7]_inst_i_41_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.652 r  nolabel_line73/seg_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           1.015     7.668    nolabel_line73/seg_OBUF[7]_inst_i_15_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.792 r  nolabel_line73/seg_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.892     8.684    nolabel_line73/sel0[2]
    SLICE_X65Y12         LUT4 (Prop_lut4_I1_O)        0.152     8.836 r  nolabel_line73/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.857    10.693    seg_OBUF[2]
    V5                   OBUF (Prop_obuf_I_O)         3.712    14.405 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.405    seg[2]
    V5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.259ns  (logic 5.762ns (40.407%)  route 8.497ns (59.593%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[2]/C
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RAM_COUNTER/count_reg[2]/Q
                         net (fo=13, routed)          1.435     1.891    PRIME_RAM/memory_reg_0_31_3_3/A2
    SLICE_X60Y11         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115     2.006 f  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=8, routed)           1.294     3.299    nolabel_line73/seg_OBUF[7]_inst_i_60_2
    SLICE_X63Y7          LUT5 (Prop_lut5_I3_O)        0.124     3.423 r  nolabel_line73/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.000     3.423    SEVEN_SEG/CC_14/S[2]
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.821 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.821    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.155 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33/O[1]
                         net (fo=4, routed)           0.850     5.005    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33_n_6
    SLICE_X64Y7          LUT6 (Prop_lut6_I0_O)        0.303     5.308 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_64/O
                         net (fo=1, routed)           0.303     5.611    nolabel_line73/seg_OBUF[7]_inst_i_15_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I2_O)        0.124     5.735 r  nolabel_line73/seg_OBUF[7]_inst_i_41/O
                         net (fo=1, routed)           0.793     6.528    nolabel_line73/seg_OBUF[7]_inst_i_41_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.652 r  nolabel_line73/seg_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           1.015     7.668    nolabel_line73/seg_OBUF[7]_inst_i_15_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.792 r  nolabel_line73/seg_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.892     8.684    nolabel_line73/sel0[2]
    SLICE_X65Y12         LUT4 (Prop_lut4_I1_O)        0.124     8.808 r  nolabel_line73/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.916    10.723    seg_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.259 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.259    seg[4]
    V8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.225ns  (logic 5.746ns (40.394%)  route 8.479ns (59.606%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[2]/C
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RAM_COUNTER/count_reg[2]/Q
                         net (fo=13, routed)          1.435     1.891    PRIME_RAM/memory_reg_0_31_3_3/A2
    SLICE_X60Y11         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115     2.006 f  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=8, routed)           1.294     3.299    nolabel_line73/seg_OBUF[7]_inst_i_60_2
    SLICE_X63Y7          LUT5 (Prop_lut5_I3_O)        0.124     3.423 r  nolabel_line73/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.000     3.423    SEVEN_SEG/CC_14/S[2]
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.821 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.821    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.155 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33/O[1]
                         net (fo=4, routed)           0.850     5.005    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33_n_6
    SLICE_X64Y7          LUT6 (Prop_lut6_I0_O)        0.303     5.308 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_64/O
                         net (fo=1, routed)           0.303     5.611    nolabel_line73/seg_OBUF[7]_inst_i_15_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I2_O)        0.124     5.735 r  nolabel_line73/seg_OBUF[7]_inst_i_41/O
                         net (fo=1, routed)           0.793     6.528    nolabel_line73/seg_OBUF[7]_inst_i_41_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.652 r  nolabel_line73/seg_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           1.015     7.668    nolabel_line73/seg_OBUF[7]_inst_i_15_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.792 r  nolabel_line73/seg_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.887     8.679    nolabel_line73/sel0[2]
    SLICE_X65Y12         LUT4 (Prop_lut4_I2_O)        0.124     8.803 r  nolabel_line73/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.902    10.705    seg_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.225 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.225    seg[3]
    U5                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.809ns  (logic 5.608ns (40.608%)  route 8.201ns (59.392%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT5=2 LUT6=4 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[2]/C
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RAM_COUNTER/count_reg[2]/Q
                         net (fo=13, routed)          1.435     1.891    PRIME_RAM/memory_reg_0_31_3_3/A2
    SLICE_X60Y11         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115     2.006 f  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=8, routed)           1.294     3.299    nolabel_line73/seg_OBUF[7]_inst_i_60_2
    SLICE_X63Y7          LUT5 (Prop_lut5_I3_O)        0.124     3.423 r  nolabel_line73/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.000     3.423    SEVEN_SEG/CC_14/S[2]
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.821 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.821    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.043 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33/O[0]
                         net (fo=4, routed)           0.839     4.883    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33_n_7
    SLICE_X64Y7          LUT6 (Prop_lut6_I1_O)        0.299     5.182 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_66/O
                         net (fo=1, routed)           0.947     6.129    nolabel_line73/seg_OBUF[7]_inst_i_24_0
    SLICE_X63Y9          LUT5 (Prop_lut5_I2_O)        0.124     6.253 r  nolabel_line73/seg_OBUF[7]_inst_i_51/O
                         net (fo=1, routed)           0.154     6.407    nolabel_line73/seg_OBUF[7]_inst_i_51_n_0
    SLICE_X63Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.531 r  nolabel_line73/seg_OBUF[7]_inst_i_24/O
                         net (fo=1, routed)           0.833     7.364    nolabel_line73/seg_OBUF[7]_inst_i_24_n_0
    SLICE_X64Y10         LUT6 (Prop_lut6_I4_O)        0.124     7.488 r  nolabel_line73/seg_OBUF[7]_inst_i_5/O
                         net (fo=8, routed)           1.174     8.662    nolabel_line73/sel0[1]
    SLICE_X65Y11         LUT6 (Prop_lut6_I3_O)        0.124     8.786 r  nolabel_line73/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.525    10.311    seg_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         3.498    13.809 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.809    seg[0]
    V7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.768ns  (logic 5.757ns (41.819%)  route 8.010ns (58.181%))
  Logic Levels:           11  (CARRY4=2 FDCE=1 LUT4=1 LUT5=2 LUT6=3 OBUF=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[2]/C
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  RAM_COUNTER/count_reg[2]/Q
                         net (fo=13, routed)          1.435     1.891    PRIME_RAM/memory_reg_0_31_3_3/A2
    SLICE_X60Y11         RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115     2.006 f  PRIME_RAM/memory_reg_0_31_3_3/SP/O
                         net (fo=8, routed)           1.294     3.299    nolabel_line73/seg_OBUF[7]_inst_i_60_2
    SLICE_X63Y7          LUT5 (Prop_lut5_I3_O)        0.124     3.423 r  nolabel_line73/seg_OBUF[7]_inst_i_71/O
                         net (fo=1, routed)           0.000     3.423    SEVEN_SEG/CC_14/S[2]
    SLICE_X63Y7          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.821 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60/CO[3]
                         net (fo=1, routed)           0.000     3.821    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_60_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.155 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33/O[1]
                         net (fo=4, routed)           0.850     5.005    SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_33_n_6
    SLICE_X64Y7          LUT6 (Prop_lut6_I0_O)        0.303     5.308 r  SEVEN_SEG/CC_14/seg_OBUF[7]_inst_i_64/O
                         net (fo=1, routed)           0.303     5.611    nolabel_line73/seg_OBUF[7]_inst_i_15_0
    SLICE_X64Y8          LUT5 (Prop_lut5_I2_O)        0.124     5.735 r  nolabel_line73/seg_OBUF[7]_inst_i_41/O
                         net (fo=1, routed)           0.793     6.528    nolabel_line73/seg_OBUF[7]_inst_i_41_n_0
    SLICE_X64Y9          LUT6 (Prop_lut6_I0_O)        0.124     6.652 r  nolabel_line73/seg_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           1.015     7.668    nolabel_line73/seg_OBUF[7]_inst_i_15_n_0
    SLICE_X64Y11         LUT6 (Prop_lut6_I4_O)        0.124     7.792 r  nolabel_line73/seg_OBUF[7]_inst_i_3/O
                         net (fo=8, routed)           0.658     8.450    nolabel_line73/sel0[2]
    SLICE_X65Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.574 r  nolabel_line73/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.663    10.236    seg_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.768 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.768    seg[1]
    U7                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.544ns  (logic 4.124ns (48.265%)  route 4.420ns (51.735%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[1]/C
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  RAM_COUNTER/count_reg[1]/Q
                         net (fo=14, routed)          4.420     4.839    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.705     8.544 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.544    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.417ns  (logic 4.100ns (48.709%)  route 4.317ns (51.291%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[3]/C
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  RAM_COUNTER/count_reg[3]/Q
                         net (fo=12, routed)          4.317     4.736    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.681     8.417 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.417    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_RAM/memory_reg_0_31_4_4/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.296%)  route 0.164ns (53.704%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[4]/C
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RAM_COUNTER/count_reg[4]/Q
                         net (fo=11, routed)          0.164     0.305    PRIME_RAM/memory_reg_0_31_4_4/A4
    SLICE_X60Y12         RAMS32                                       r  PRIME_RAM/memory_reg_0_31_4_4/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_RAM/memory_reg_0_31_5_5/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.296%)  route 0.164ns (53.704%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[4]/C
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RAM_COUNTER/count_reg[4]/Q
                         net (fo=11, routed)          0.164     0.305    PRIME_RAM/memory_reg_0_31_5_5/A4
    SLICE_X60Y12         RAMS32                                       r  PRIME_RAM/memory_reg_0_31_5_5/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RAM_COUNTER/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_RAM/memory_reg_0_31_6_6/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.296%)  route 0.164ns (53.704%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y12         FDCE                         0.000     0.000 r  RAM_COUNTER/count_reg[4]/C
    SLICE_X58Y12         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  RAM_COUNTER/count_reg[4]/Q
                         net (fo=11, routed)          0.164     0.305    PRIME_RAM/memory_reg_0_31_6_6/A4
    SLICE_X60Y12         RAMS32                                       r  PRIME_RAM/memory_reg_0_31_6_6/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PRIME_CHECKER/FSM_sequential_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.189ns (58.804%)  route 0.132ns (41.196%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE                         0.000     0.000 r  PRIME_CHECKER/FSM_sequential_PS_reg[0]/C
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  PRIME_CHECKER/FSM_sequential_PS_reg[0]/Q
                         net (fo=12, routed)          0.132     0.273    PRIME_CHECKER/Q[0]
    SLICE_X56Y12         LUT5 (Prop_lut5_I2_O)        0.048     0.321 r  PRIME_CHECKER/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.321    PRIME_CHECKER/FSM_sequential_PS[1]_i_1_n_0
    SLICE_X56Y12         FDRE                                         r  PRIME_CHECKER/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_CHECKER/i_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE                         0.000     0.000 r  PRIME_CHECKER/i_cnt_reg[0]/C
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PRIME_CHECKER/i_cnt_reg[0]/Q
                         net (fo=8, routed)           0.128     0.292    PRIME_CHECKER/i_cnt_reg[0]
    SLICE_X57Y15         LUT4 (Prop_lut4_I1_O)        0.045     0.337 r  PRIME_CHECKER/i_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.337    PRIME_CHECKER/p_0_in__2[3]
    SLICE_X57Y15         FDCE                                         r  PRIME_CHECKER/i_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_CHECKER/i_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE                         0.000     0.000 r  PRIME_CHECKER/i_cnt_reg[0]/C
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PRIME_CHECKER/i_cnt_reg[0]/Q
                         net (fo=8, routed)           0.127     0.291    PRIME_CHECKER/i_cnt_reg[0]
    SLICE_X57Y15         LUT3 (Prop_lut3_I0_O)        0.048     0.339 r  PRIME_CHECKER/i_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.339    PRIME_CHECKER/p_0_in__2[2]
    SLICE_X57Y15         FDCE                                         r  PRIME_CHECKER/i_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/i_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_CHECKER/i_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDCE                         0.000     0.000 r  PRIME_CHECKER/i_cnt_reg[0]/C
    SLICE_X56Y15         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  PRIME_CHECKER/i_cnt_reg[0]/Q
                         net (fo=8, routed)           0.128     0.292    PRIME_CHECKER/i_cnt_reg[0]
    SLICE_X57Y15         LUT5 (Prop_lut5_I1_O)        0.049     0.341 r  PRIME_CHECKER/i_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.341    PRIME_CHECKER/p_0_in__2[4]
    SLICE_X57Y15         FDCE                                         r  PRIME_CHECKER/i_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line73/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line73/FSM_onehot_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.227ns (64.961%)  route 0.122ns (35.039%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE                         0.000     0.000 r  nolabel_line73/FSM_onehot_PS_reg[2]/C
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line73/FSM_onehot_PS_reg[2]/Q
                         net (fo=28, routed)          0.122     0.250    nolabel_line73/FSM_onehot_PS_reg[2]_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I2_O)        0.099     0.349 r  nolabel_line73/FSM_onehot_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.349    nolabel_line73/FSM_onehot_PS[1]_i_1_n_0
    SLICE_X58Y11         FDRE                                         r  nolabel_line73/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line73/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line73/FSM_onehot_PS_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.227ns (64.776%)  route 0.123ns (35.224%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y11         FDRE                         0.000     0.000 r  nolabel_line73/FSM_onehot_PS_reg[2]/C
    SLICE_X58Y11         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line73/FSM_onehot_PS_reg[2]/Q
                         net (fo=28, routed)          0.123     0.251    nolabel_line73/FSM_onehot_PS_reg[2]_0
    SLICE_X58Y11         LUT6 (Prop_lut6_I1_O)        0.099     0.350 r  nolabel_line73/FSM_onehot_PS[4]_i_1/O
                         net (fo=1, routed)           0.000     0.350    nolabel_line73/FSM_onehot_PS[4]_i_1_n_0
    SLICE_X58Y11         FDRE                                         r  nolabel_line73/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PRIME_CHECKER/i_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PRIME_CHECKER/i_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.226ns (63.636%)  route 0.129ns (36.364%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y15         FDCE                         0.000     0.000 r  PRIME_CHECKER/i_cnt_reg[4]/C
    SLICE_X57Y15         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  PRIME_CHECKER/i_cnt_reg[4]/Q
                         net (fo=4, routed)           0.129     0.257    PRIME_CHECKER/i_cnt_reg[4]
    SLICE_X57Y15         LUT6 (Prop_lut6_I4_O)        0.098     0.355 r  PRIME_CHECKER/i_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.355    PRIME_CHECKER/p_0_in__2[5]
    SLICE_X57Y15         FDCE                                         r  PRIME_CHECKER/i_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------





