from common.python.timing_plot import make_timing_plot
make_timing_plot('/__w/PandABlocks-FPGA/PandABlocks-FPGA/PandABlocks-fpga/modules/seq/seq_double_table.timing.ini', 'Test case for double table writting while running')