// This program was cloned from: https://github.com/Aryavardhan37/Verilog_codes
// License: MIT License

module and_gate(a,b,y);
input a,b;
output y;
and(y,a,b);
endmodule