Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot axis_ann_tb_behav xil_defaultlib.axis_ann_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:170]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:172]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:248]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:250]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:40]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:50]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:53]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:63]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:66]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:76]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:79]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:89]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:92]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:102]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'a_out' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/systolic1x6.v:105]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'web' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:689]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'dinb' [D:/Kuliah/SEM_7/magang/TUGAS/FInalProject/final_project/final_project.srcs/sources_1/new/ann.v:691]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
