$date
	Wed Jun 11 16:51:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_or $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # B $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! c $end
$var wire 1 $ gnd $end
$var wire 1 % vdd $end
$var wire 1 & x $end
$var wire 1 ' y $end
$scope module inv_net $end
$var wire 1 ' a $end
$var wire 1 ! b $end
$var wire 1 ( gnd $end
$var wire 1 ) vdd $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1)
0(
1'
1&
1%
0$
0#
0"
0!
$end
#7000
z&
1!
0'
1"
#11000
1#
#14000
1&
0"
#21000
z&
1"
#22000
0#
#28000
1&
0!
1'
0"
#33000
1!
0'
1#
#35000
z&
1"
#42000
1&
0"
#44000
0!
1'
0#
#49000
z&
1!
0'
1"
#50000
