
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
É
+Loading parts and site information from %s
36*device2?
+D:/Xilinx/Vivado/2013.4/data/parts/arch.xml2default:defaultZ21-36
ê
!Parsing RTL primitives file [%s]
14*netlist2U
AD:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
ô
*Finished parsing RTL primitives file [%s]
11*netlist2U
AD:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
5
Refreshing IP repositories
234*coregenZ19-234
>
"No user IP repositories specified
1154*coregenZ19-1704
s
"Loaded Vivado IP repository '%s'.
1332*coregen23
D:/Xilinx/Vivado/2013.4/data/ip2default:defaultZ19-2313
•
Command: %s
53*	vivadotcl2}
isynth_design -top histogram_axis_tmi_c_counter_binary_v12_0_0 -part xc7k160tfbg676-1 -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
—
%IP '%s' is locked. Locked reason: %s
1260*coregen2?
+histogram_axis_tmi_c_counter_binary_v12_0_02default:default2M
9Property 'IS_LOCKED' is set to true by the system or user2default:defaultZ19-2162
ñ
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7k160t2default:defaultZ17-347
Ü
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7k160t2default:defaultZ17-349
õ
%s*synth2ã
wStarting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 245.098 ; gain = 92.832
2default:default
Á
synthesizing module '%s'638*oasys2?
+histogram_axis_tmi_c_counter_binary_v12_0_02default:default2÷
ød:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/synth/histogram_axis_tmi_c_counter_binary_v12_0_0.vhd2default:default2
682default:default8@Z8-638
π
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2*
c_counter_binary_v12_02default:default2‘
ød:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd2default:default2
1062default:default2
U02default:default2*
c_counter_binary_v12_02default:default2÷
ød:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/synth/histogram_axis_tmi_c_counter_binary_v12_0_0.vhd2default:default2
1222default:default8@Z8-3491
„
synthesizing module '%s'638*oasys2:
&c_counter_binary_v12_0__parameterized02default:default2÷
ød:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd2default:default2
1472default:default8@Z8-638
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2.
c_counter_binary_v12_0_viv2default:default2ÿ
√d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_viv.vhd2default:default2
1222default:default2
i_synth2default:default2.
c_counter_binary_v12_0_viv2default:default2÷
ød:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd2default:default2
1532default:default8@Z8-3491
Î
synthesizing module '%s'638*oasys2>
*c_counter_binary_v12_0_viv__parameterized02default:default2⁄
√d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_viv.vhd2default:default2
1742default:default8@Z8-638
‚
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys21
c_counter_binary_v12_0_legacy2default:default2€
∆d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_legacy.vhd2default:default2
1142default:default2&
i_baseblox_counter2default:default21
c_counter_binary_v12_0_legacy2default:default2⁄
√d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_viv.vhd2default:default2
3002default:default8@Z8-3491
Ò
synthesizing module '%s'638*oasys2A
-c_counter_binary_v12_0_legacy__parameterized02default:default2›
∆d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_legacy.vhd2default:default2
1712default:default8@Z8-638
Ω
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2)
c_addsub_v12_0_legacy2default:default2À
∂d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd2default:default2
1402default:default2

the_addsub2default:default2)
c_addsub_v12_0_legacy2default:default2›
∆d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_legacy.vhd2default:default2
8902default:default8@Z8-3491
Ÿ
synthesizing module '%s'638*oasys29
%c_addsub_v12_0_legacy__parameterized02default:default2Õ
∂d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd2default:default2
2162default:default8@Z8-638
¬
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys20
c_addsub_v12_0_fabric_legacy2default:default2“
Ωd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd2default:default2
1512default:default2

the_addsub2default:default20
c_addsub_v12_0_fabric_legacy2default:default2Õ
∂d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd2default:default2
5072default:default8@Z8-3491
Á
synthesizing module '%s'638*oasys2@
,c_addsub_v12_0_fabric_legacy__parameterized02default:default2‘
Ωd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd2default:default2
2032default:default8@Z8-638
∆
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2.
c_addsub_v12_0_lut6_legacy2default:default2–
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
1422default:default2!
i_lut6_addsub2default:default2.
c_addsub_v12_0_lut6_legacy2default:default2‘
Ωd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd2default:default2
2202default:default8@Z8-3491
„
synthesizing module '%s'638*oasys2>
*c_addsub_v12_0_lut6_legacy__parameterized02default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
1942default:default8@Z8-638
£
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
c_reg_fd_v12_0_viv2default:default2»
≥d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd2default:default2
1342default:default2
qreg2default:default2&
c_reg_fd_v12_0_viv2default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
7912default:default8@Z8-3491
”
synthesizing module '%s'638*oasys26
"c_reg_fd_v12_0_viv__parameterized02default:default2 
≥d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd2default:default2
1642default:default8@Z8-638
˘
RTL assertion: "%s"63*oasys2c
OWARNING - reg : sinit_val will be padded with 0's or truncated to match c_width2default:default2 
≥d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd2default:default2
1862default:default8@Z8-63
é
%done synthesizing module '%s' (%s#%s)256*oasys26
"c_reg_fd_v12_0_viv__parameterized02default:default2
12default:default2
12default:default2 
≥d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd2default:default2
1642default:default8@Z8-256
Ú
,binding component instance '%s' to cell '%s'113*oasys2
	carrymux02default:default2
MUXCY2default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
11152default:default8@Z8-113
Ú
,binding component instance '%s' to cell '%s'113*oasys2
	carryxor02default:default2
XORCY2default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
11232default:default8@Z8-113
Ù
,binding component instance '%s' to cell '%s'113*oasys2
carryxortop2default:default2
XORCY2default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
11352default:default8@Z8-113
Ò
,binding component instance '%s' to cell '%s'113*oasys2
carrymux2default:default2
MUXCY2default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
11572default:default8@Z8-113
Ò
,binding component instance '%s' to cell '%s'113*oasys2
carryxor2default:default2
XORCY2default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
11652default:default8@Z8-113
Ò
,binding component instance '%s' to cell '%s'113*oasys2
carrymux2default:default2
MUXCY2default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
11572default:default8@Z8-113
Ò
,binding component instance '%s' to cell '%s'113*oasys2
carryxor2default:default2
XORCY2default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
11652default:default8@Z8-113
Ò
,binding component instance '%s' to cell '%s'113*oasys2
carrymux2default:default2
MUXCY2default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
11572default:default8@Z8-113
Ò
,binding component instance '%s' to cell '%s'113*oasys2
carryxor2default:default2
XORCY2default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
11652default:default8@Z8-113
Ò
,binding component instance '%s' to cell '%s'113*oasys2
carrymux2default:default2
MUXCY2default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
11572default:default8@Z8-113
Ò
,binding component instance '%s' to cell '%s'113*oasys2
carryxor2default:default2
XORCY2default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
11652default:default8@Z8-113
Ò
,binding component instance '%s' to cell '%s'113*oasys2
carrymux2default:default2
MUXCY2default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
11572default:default8@Z8-113
Ò
,binding component instance '%s' to cell '%s'113*oasys2
carryxor2default:default2
XORCY2default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
11652default:default8@Z8-113
û
%done synthesizing module '%s' (%s#%s)256*oasys2>
*c_addsub_v12_0_lut6_legacy__parameterized02default:default2
22default:default2
12default:default2“
ªd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd2default:default2
1942default:default8@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2@
,c_addsub_v12_0_fabric_legacy__parameterized02default:default2
32default:default2
12default:default2‘
Ωd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd2default:default2
2032default:default8@Z8-256
î
%done synthesizing module '%s' (%s#%s)256*oasys29
%c_addsub_v12_0_legacy__parameterized02default:default2
42default:default2
12default:default2Õ
∂d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd2default:default2
2162default:default8@Z8-256
¨
%done synthesizing module '%s' (%s#%s)256*oasys2A
-c_counter_binary_v12_0_legacy__parameterized02default:default2
52default:default2
12default:default2›
∆d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_legacy.vhd2default:default2
1712default:default8@Z8-256
¶
%done synthesizing module '%s' (%s#%s)256*oasys2>
*c_counter_binary_v12_0_viv__parameterized02default:default2
62default:default2
12default:default2⁄
√d:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0_viv.vhd2default:default2
1742default:default8@Z8-256
û
%done synthesizing module '%s' (%s#%s)256*oasys2:
&c_counter_binary_v12_0__parameterized02default:default2
72default:default2
12default:default2÷
ød:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/c_counter_binary_v12_0/hdl/c_counter_binary_v12_0.vhd2default:default2
1472default:default8@Z8-256
¢
%done synthesizing module '%s' (%s#%s)256*oasys2?
+histogram_axis_tmi_c_counter_binary_v12_0_02default:default2
82default:default2
12default:default2÷
ød:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/synth/histogram_axis_tmi_c_counter_binary_v12_0_0.vhd2default:default2
682default:default8@Z8-256
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 285.223 ; gain = 132.957
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ù
Loading clock regions from %s
13*device2f
RD:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockRegion.xml2default:defaultZ21-13
û
Loading clock buffers from %s
11*device2g
SD:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/kintex7/xc7k160t/ClockBuffers.xml2default:defaultZ21-11
ö
&Loading clock placement rules from %s
318*place2Z
FD:/Xilinx/Vivado/2013.4/data/parts/xilinx/kintex7/ClockPlacerRules.xml2default:defaultZ30-318
ò
)Loading package pin functions from %s...
17*device2V
BD:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/PinFunctions.xml2default:defaultZ21-17
ö
Loading package from %s
16*device2i
UD:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/kintex7/xc7k160t/fbg676/Package.xml2default:defaultZ21-16
ç
Loading io standards from %s
15*device2W
CD:/Xilinx/Vivado/2013.4/data\./parts/xilinx/kintex7/IOStandards.xml2default:defaultZ21-15
ô
+Loading device configuration modes from %s
14*device2U
AD:/Xilinx/Vivado/2013.4/data\parts/xilinx/kintex7/ConfigModes.xml2default:defaultZ21-14
5

Processing XDC Constraints
244*projectZ1-262
Ø
$Parsing XDC File [%s] for cell '%s'
848*designutils2“
Ωd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/histogram_axis_tmi_c_counter_binary_v12_0_0_ooc.xdc2default:default2
U02default:defaultZ20-848
∏
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2“
Ωd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/histogram_axis_tmi_c_counter_binary_v12_0_0_ooc.xdc2default:default2
U02default:defaultZ20-847
ﬂ
Parsing XDC File [%s]
179*designutils2®
ìD:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.runs/histogram_axis_tmi_c_counter_binary_v12_0_0_synth_1/dont_touch.xdc2default:defaultZ20-179
Ë
Finished Parsing XDC File [%s]
178*designutils2®
ìD:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.runs/histogram_axis_tmi_c_counter_binary_v12_0_0_synth_1/dont_touch.xdc2default:defaultZ20-178
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
µ
%s*synth2•
êFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 497.578 ; gain = 345.313
2default:default
ù
%s*synth2ç
yFinished RTL Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 497.578 ; gain = 345.313
2default:default
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
|
%s*synth2m
YPart Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 563.641 ; gain = 411.375
2default:default
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 563.641 ; gain = 411.375
2default:default
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 584.887 ; gain = 432.621
2default:default
≠
%s*synth2ù
àFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 584.887 ; gain = 432.621
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 584.887 ; gain = 432.621
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 584.895 ; gain = 432.629
2default:default
D
%s*synth25
!Gated Clock Conversion mode: off
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 584.895 ; gain = 432.629
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 584.895 ; gain = 432.629
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 584.895 ; gain = 432.629
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
:
%s*synth2+
+------+------+------+
2default:default
:
%s*synth2+
|      |Cell  |Count |
2default:default
:
%s*synth2+
+------+------+------+
2default:default
:
%s*synth2+
|1     |LUT1  |     1|
2default:default
:
%s*synth2+
|2     |MUXCY |     6|
2default:default
:
%s*synth2+
|3     |XORCY |     7|
2default:default
:
%s*synth2+
|4     |FDRE  |     7|
2default:default
:
%s*synth2+
+------+------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 584.895 ; gain = 432.629
2default:default
i
%s*synth2Z
FSynthesis finished with 0 errors, 0 critical warnings and 0 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 584.895 ; gain = 432.629
2default:default
Ø
$Parsing XDC File [%s] for cell '%s'
848*designutils2“
Ωd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/histogram_axis_tmi_c_counter_binary_v12_0_0_ooc.xdc2default:default2
U02default:defaultZ20-848
∏
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2“
Ωd:/Telops/FIR-00251-Proc/src/AEC/HDL/netlist/hdl_netlist/histogram_axis_tmi.srcs/sources_1/ip/histogram_axis_tmi_c_counter_binary_v12_0_0/histogram_axis_tmi_c_counter_binary_v12_0_0_ooc.xdc2default:default2
U02default:defaultZ20-847
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
¢
!Unisim Transformation Summary:
%s111*project2f
R  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 2 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
Ω
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
422default:default2
12default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:532default:default2
00:00:562default:default2
1013.4492default:default2
816.6132default:defaultZ17-268
G
Renamed %s cell refs.
330*coretcl2
22default:defaultZ2-1174
<
%Done setting XDC timing constraints.
35*timingZ38-35
Ä
treport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1013.449 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Thu Dec 04 09:36:06 20142default:defaultZ17-206