Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d28893bec00c4e9d8744390b3bd9e255 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_decoder_riscv_obf_behav xil_defaultlib.tb_decoder_riscv_obf xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Vivado_project/RISC_V_decoder/RISC_V_decoder.srcs/sources_1/new/decoder_riscv.v" Line 75. Module decoder_riscv doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder_riscv
Compiling module xil_defaultlib.tb_decoder_riscv_obf
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_decoder_riscv_obf_behav
