/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  reg [33:0] celloutsig_0_5z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [16:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = in_data[102] ? celloutsig_1_6z : celloutsig_1_15z[15];
  assign celloutsig_1_0z = ~(in_data[139] & in_data[136]);
  assign celloutsig_1_4z = ~(celloutsig_1_1z[6] & celloutsig_1_0z);
  assign celloutsig_1_8z = !(celloutsig_1_2z ? celloutsig_1_5z[12] : celloutsig_1_5z[10]);
  assign celloutsig_1_1z = { in_data[110:99], celloutsig_1_0z } / { 1'h1, in_data[132:121] };
  assign celloutsig_0_1z = in_data[17:10] && { in_data[35:29], celloutsig_0_0z };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } && { celloutsig_1_1z[11:10], celloutsig_1_2z };
  assign celloutsig_1_6z = { celloutsig_1_5z[4:0], celloutsig_1_2z } && in_data[150:145];
  assign celloutsig_1_11z = { in_data[146], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_7z } % { 1'h1, celloutsig_1_1z[11:0], celloutsig_1_4z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_4z } % { 1'h1, in_data[187:176], celloutsig_1_2z };
  assign celloutsig_1_15z = { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_9z } * { celloutsig_1_1z[6:4], celloutsig_1_5z };
  assign celloutsig_1_14z = { in_data[121:111], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_3z } != { celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_0z = & in_data[47:29];
  assign celloutsig_0_9z = | { celloutsig_0_4z[4], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_1_2z = | celloutsig_1_1z[4:0];
  assign celloutsig_1_12z = celloutsig_1_11z[0] & celloutsig_1_7z;
  assign celloutsig_1_18z = celloutsig_1_0z & celloutsig_1_3z;
  assign celloutsig_1_7z = | in_data[127:125];
  assign celloutsig_1_13z = | { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_3z = | { celloutsig_0_1z, in_data[27:22] };
  assign celloutsig_0_8z = ^ { celloutsig_0_5z[26:4], celloutsig_0_1z };
  assign celloutsig_1_10z = ^ { celloutsig_1_1z[10], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_4z = { in_data[9:7], celloutsig_0_0z, celloutsig_0_0z } >> { in_data[63:61], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = { celloutsig_1_5z[2:1], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z } << celloutsig_1_5z[7:3];
  always_latch
    if (!clkin_data[0]) celloutsig_0_5z = 34'h000000000;
    else if (celloutsig_1_19z) celloutsig_0_5z = in_data[52:19];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
