Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Nov 15 16:08:15 2018
| Host         : asus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.493        0.000                      0                   33        0.269        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.493        0.000                      0                   33        0.269        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 2.310ns (41.980%)  route 3.193ns (58.020%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    pwm_0/clk
    SLICE_X7Y17          FDCE                                         r  pwm_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pwm_0/count_reg[5]/Q
                         net (fo=5, routed)           1.299     6.902    pwm_0/count_reg[5]
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.026 r  pwm_0/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.026    pwm_0/count1_carry_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.424 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.424    pwm_0/count1_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.538    pwm_0/count1_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.652    pwm_0/count1_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.894     9.660    pwm_0/count1_carry__2_n_0
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.784 r  pwm_0/count[24]_i_5/O
                         net (fo=1, routed)           0.000     9.784    pwm_0/count[24]_i_5_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.316 r  pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.316    pwm_0/count_reg[24]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.650 r  pwm_0/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.650    pwm_0/count_reg[28]_i_1_n_6
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    pwm_0/clk
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[29]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y23          FDCE (Setup_fdce_C_D)        0.062    15.143    pwm_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.650    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.482ns  (logic 2.289ns (41.758%)  route 3.193ns (58.242%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    pwm_0/clk
    SLICE_X7Y17          FDCE                                         r  pwm_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pwm_0/count_reg[5]/Q
                         net (fo=5, routed)           1.299     6.902    pwm_0/count_reg[5]
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.026 r  pwm_0/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.026    pwm_0/count1_carry_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.424 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.424    pwm_0/count1_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.538    pwm_0/count1_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.652    pwm_0/count1_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.894     9.660    pwm_0/count1_carry__2_n_0
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.784 r  pwm_0/count[24]_i_5/O
                         net (fo=1, routed)           0.000     9.784    pwm_0/count[24]_i_5_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.316 r  pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.316    pwm_0/count_reg[24]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.629 r  pwm_0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.629    pwm_0/count_reg[28]_i_1_n_4
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    pwm_0/clk
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[31]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y23          FDCE (Setup_fdce_C_D)        0.062    15.143    pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.629    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 2.215ns (40.961%)  route 3.193ns (59.039%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    pwm_0/clk
    SLICE_X7Y17          FDCE                                         r  pwm_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pwm_0/count_reg[5]/Q
                         net (fo=5, routed)           1.299     6.902    pwm_0/count_reg[5]
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.026 r  pwm_0/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.026    pwm_0/count1_carry_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.424 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.424    pwm_0/count1_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.538    pwm_0/count1_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.652    pwm_0/count1_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.894     9.660    pwm_0/count1_carry__2_n_0
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.784 r  pwm_0/count[24]_i_5/O
                         net (fo=1, routed)           0.000     9.784    pwm_0/count[24]_i_5_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.316 r  pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.316    pwm_0/count_reg[24]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.555 r  pwm_0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.555    pwm_0/count_reg[28]_i_1_n_5
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    pwm_0/clk
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[30]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y23          FDCE (Setup_fdce_C_D)        0.062    15.143    pwm_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.555    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.604ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 2.199ns (40.786%)  route 3.193ns (59.214%))
  Logic Levels:           8  (CARRY4=6 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    pwm_0/clk
    SLICE_X7Y17          FDCE                                         r  pwm_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pwm_0/count_reg[5]/Q
                         net (fo=5, routed)           1.299     6.902    pwm_0/count_reg[5]
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.026 r  pwm_0/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.026    pwm_0/count1_carry_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.424 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.424    pwm_0/count1_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.538    pwm_0/count1_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.652    pwm_0/count1_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.894     9.660    pwm_0/count1_carry__2_n_0
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.784 r  pwm_0/count[24]_i_5/O
                         net (fo=1, routed)           0.000     9.784    pwm_0/count[24]_i_5_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.316 r  pwm_0/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.316    pwm_0/count_reg[24]_i_1_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.539 r  pwm_0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.539    pwm_0/count_reg[28]_i_1_n_7
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.502    14.843    pwm_0/clk
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[28]/C
                         clock pessimism              0.273    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X7Y23          FDCE (Setup_fdce_C_D)        0.062    15.143    pwm_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         15.143    
                         arrival time                         -10.539    
  -------------------------------------------------------------------
                         slack                                  4.604    

Slack (MET) :             4.754ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 2.050ns (39.103%)  route 3.193ns (60.897%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    pwm_0/clk
    SLICE_X7Y17          FDCE                                         r  pwm_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pwm_0/count_reg[5]/Q
                         net (fo=5, routed)           1.299     6.902    pwm_0/count_reg[5]
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.026 r  pwm_0/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.026    pwm_0/count1_carry_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.424 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.424    pwm_0/count1_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.538    pwm_0/count1_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.652    pwm_0/count1_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.894     9.660    pwm_0/count1_carry__2_n_0
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.784 r  pwm_0/count[24]_i_5/O
                         net (fo=1, routed)           0.000     9.784    pwm_0/count[24]_i_5_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    10.390 r  pwm_0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.390    pwm_0/count_reg[24]_i_1_n_4
    SLICE_X7Y22          FDCE                                         r  pwm_0/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.844    pwm_0/clk
    SLICE_X7Y22          FDCE                                         r  pwm_0/count_reg[27]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y22          FDCE (Setup_fdce_C_D)        0.062    15.144    pwm_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.390    
  -------------------------------------------------------------------
                         slack                                  4.754    

Slack (MET) :             4.813ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.991ns (38.410%)  route 3.193ns (61.590%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    pwm_0/clk
    SLICE_X7Y17          FDCE                                         r  pwm_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pwm_0/count_reg[5]/Q
                         net (fo=5, routed)           1.299     6.902    pwm_0/count_reg[5]
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.026 r  pwm_0/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.026    pwm_0/count1_carry_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.424 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.424    pwm_0/count1_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.538    pwm_0/count1_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.652    pwm_0/count1_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.894     9.660    pwm_0/count1_carry__2_n_0
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.784 r  pwm_0/count[24]_i_5/O
                         net (fo=1, routed)           0.000     9.784    pwm_0/count[24]_i_5_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    10.331 r  pwm_0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.331    pwm_0/count_reg[24]_i_1_n_5
    SLICE_X7Y22          FDCE                                         r  pwm_0/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.844    pwm_0/clk
    SLICE_X7Y22          FDCE                                         r  pwm_0/count_reg[26]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y22          FDCE (Setup_fdce_C_D)        0.062    15.144    pwm_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.331    
  -------------------------------------------------------------------
                         slack                                  4.813    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.061ns  (logic 1.868ns (36.913%)  route 3.193ns (63.087%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    pwm_0/clk
    SLICE_X7Y17          FDCE                                         r  pwm_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pwm_0/count_reg[5]/Q
                         net (fo=5, routed)           1.299     6.902    pwm_0/count_reg[5]
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.026 r  pwm_0/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.026    pwm_0/count1_carry_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.424 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.424    pwm_0/count1_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.538    pwm_0/count1_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.652    pwm_0/count1_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          1.894     9.660    pwm_0/count1_carry__2_n_0
    SLICE_X7Y22          LUT2 (Prop_lut2_I0_O)        0.124     9.784 r  pwm_0/count[24]_i_5/O
                         net (fo=1, routed)           0.000     9.784    pwm_0/count[24]_i_5_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    10.208 r  pwm_0/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.208    pwm_0/count_reg[24]_i_1_n_6
    SLICE_X7Y22          FDCE                                         r  pwm_0/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.844    pwm_0/clk
    SLICE_X7Y22          FDCE                                         r  pwm_0/count_reg[25]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y22          FDCE (Setup_fdce_C_D)        0.062    15.144    pwm_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.208    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 2.787ns (56.644%)  route 2.133ns (43.356%))
  Logic Levels:           13  (CARRY4=11 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    pwm_0/clk
    SLICE_X7Y17          FDCE                                         r  pwm_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pwm_0/count_reg[5]/Q
                         net (fo=5, routed)           1.299     6.902    pwm_0/count_reg[5]
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.026 r  pwm_0/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.026    pwm_0/count1_carry_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.424 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.424    pwm_0/count1_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.538    pwm_0/count1_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.652    pwm_0/count1_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          0.835     8.600    pwm_0/count1_carry__2_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I0_O)        0.124     8.724 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     8.724    pwm_0/count[0]_i_4_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.274 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.274    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.388 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.730 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.730    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.844 r  pwm_0/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.844    pwm_0/count_reg[20]_i_1_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.067 r  pwm_0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.067    pwm_0/count_reg[24]_i_1_n_7
    SLICE_X7Y22          FDCE                                         r  pwm_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.503    14.844    pwm_0/clk
    SLICE_X7Y22          FDCE                                         r  pwm_0/count_reg[24]/C
                         clock pessimism              0.273    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X7Y22          FDCE (Setup_fdce_C_D)        0.062    15.144    pwm_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 2.784ns (56.618%)  route 2.133ns (43.382%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    pwm_0/clk
    SLICE_X7Y17          FDCE                                         r  pwm_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pwm_0/count_reg[5]/Q
                         net (fo=5, routed)           1.299     6.902    pwm_0/count_reg[5]
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.026 r  pwm_0/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.026    pwm_0/count1_carry_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.424 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.424    pwm_0/count1_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.538    pwm_0/count1_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.652    pwm_0/count1_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          0.835     8.600    pwm_0/count1_carry__2_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I0_O)        0.124     8.724 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     8.724    pwm_0/count[0]_i_4_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.274 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.274    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.388 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.730 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.730    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.064 r  pwm_0/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.064    pwm_0/count_reg[20]_i_1_n_6
    SLICE_X7Y21          FDCE                                         r  pwm_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    pwm_0/clk
    SLICE_X7Y21          FDCE                                         r  pwm_0/count_reg[21]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y21          FDCE (Setup_fdce_C_D)        0.062    15.146    pwm_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.064    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 pwm_0/count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.763ns (56.432%)  route 2.133ns (43.568%))
  Logic Levels:           12  (CARRY4=10 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.626     5.147    pwm_0/clk
    SLICE_X7Y17          FDCE                                         r  pwm_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.456     5.603 r  pwm_0/count_reg[5]/Q
                         net (fo=5, routed)           1.299     6.902    pwm_0/count_reg[5]
    SLICE_X5Y15          LUT4 (Prop_lut4_I3_O)        0.124     7.026 r  pwm_0/count1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.026    pwm_0/count1_carry_i_6_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.424 r  pwm_0/count1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.424    pwm_0/count1_carry_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  pwm_0/count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.538    pwm_0/count1_carry__0_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.652 r  pwm_0/count1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.652    pwm_0/count1_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.766 r  pwm_0/count1_carry__2/CO[3]
                         net (fo=34, routed)          0.835     8.600    pwm_0/count1_carry__2_n_0
    SLICE_X7Y16          LUT2 (Prop_lut2_I0_O)        0.124     8.724 r  pwm_0/count[0]_i_4/O
                         net (fo=1, routed)           0.000     8.724    pwm_0/count[0]_i_4_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.274 r  pwm_0/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.274    pwm_0/count_reg[0]_i_1_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.388 r  pwm_0/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    pwm_0/count_reg[4]_i_1_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.502 r  pwm_0/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.502    pwm_0/count_reg[8]_i_1_n_0
    SLICE_X7Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.616 r  pwm_0/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.616    pwm_0/count_reg[12]_i_1_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.730 r  pwm_0/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.730    pwm_0/count_reg[16]_i_1_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.043 r  pwm_0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.043    pwm_0/count_reg[20]_i_1_n_4
    SLICE_X7Y21          FDCE                                         r  pwm_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.505    14.846    pwm_0/clk
    SLICE_X7Y21          FDCE                                         r  pwm_0/count_reg[23]/C
                         clock pessimism              0.273    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y21          FDCE (Setup_fdce_C_D)        0.062    15.146    pwm_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  5.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.464    pwm_0/clk
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  pwm_0/count_reg[30]/Q
                         net (fo=3, routed)           0.122     1.727    pwm_0/count_reg[30]
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.772 r  pwm_0/count[28]_i_3/O
                         net (fo=1, routed)           0.000     1.772    pwm_0/count[28]_i_3_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.838 r  pwm_0/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    pwm_0/count_reg[28]_i_1_n_5
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.976    pwm_0/clk
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[30]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y23          FDCE (Hold_fdce_C_D)         0.105     1.569    pwm_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.285ns (70.097%)  route 0.122ns (29.903%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.464    pwm_0/clk
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  pwm_0/count_reg[30]/Q
                         net (fo=3, routed)           0.122     1.727    pwm_0/count_reg[30]
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.772 r  pwm_0/count[28]_i_3/O
                         net (fo=1, routed)           0.000     1.772    pwm_0/count[28]_i_3_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.871 r  pwm_0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    pwm_0/count_reg[28]_i_1_n_4
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.976    pwm_0/clk
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[31]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y23          FDCE (Hold_fdce_C_D)         0.105     1.569    pwm_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    pwm_0/clk
    SLICE_X7Y21          FDCE                                         r  pwm_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  pwm_0/count_reg[23]/Q
                         net (fo=4, routed)           0.170     1.777    pwm_0/count_reg[23]
    SLICE_X7Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  pwm_0/count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.822    pwm_0/count[20]_i_2_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.885 r  pwm_0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.885    pwm_0/count_reg[20]_i_1_n_4
    SLICE_X7Y21          FDCE                                         r  pwm_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.852     1.979    pwm_0/clk
    SLICE_X7Y21          FDCE                                         r  pwm_0/count_reg[23]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y21          FDCE (Hold_fdce_C_D)         0.105     1.571    pwm_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.251ns (59.628%)  route 0.170ns (40.372%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.464    pwm_0/clk
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  pwm_0/count_reg[29]/Q
                         net (fo=3, routed)           0.170     1.775    pwm_0/count_reg[29]
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  pwm_0/count[28]_i_4/O
                         net (fo=1, routed)           0.000     1.820    pwm_0/count[28]_i_4_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.885 r  pwm_0/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.885    pwm_0/count_reg[28]_i_1_n_6
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.976    pwm_0/clk
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[29]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y23          FDCE (Hold_fdce_C_D)         0.105     1.569    pwm_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.343%)  route 0.168ns (39.657%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.583     1.466    pwm_0/clk
    SLICE_X7Y21          FDCE                                         r  pwm_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  pwm_0/count_reg[20]/Q
                         net (fo=5, routed)           0.168     1.775    pwm_0/count_reg[20]
    SLICE_X7Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.820 r  pwm_0/count[20]_i_5/O
                         net (fo=1, routed)           0.000     1.820    pwm_0/count[20]_i_5_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.890 r  pwm_0/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    pwm_0/count_reg[20]_i_1_n_7
    SLICE_X7Y21          FDCE                                         r  pwm_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.852     1.979    pwm_0/clk
    SLICE_X7Y21          FDCE                                         r  pwm_0/count_reg[20]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y21          FDCE (Hold_fdce_C_D)         0.105     1.571    pwm_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.581     1.464    pwm_0/clk
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  pwm_0/count_reg[28]/Q
                         net (fo=3, routed)           0.168     1.773    pwm_0/count_reg[28]
    SLICE_X7Y23          LUT2 (Prop_lut2_I1_O)        0.045     1.818 r  pwm_0/count[28]_i_5/O
                         net (fo=1, routed)           0.000     1.818    pwm_0/count[28]_i_5_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.888 r  pwm_0/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.888    pwm_0/count_reg[28]_i_1_n_7
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.849     1.976    pwm_0/clk
    SLICE_X7Y23          FDCE                                         r  pwm_0/count_reg[28]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y23          FDCE (Hold_fdce_C_D)         0.105     1.569    pwm_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.249ns (57.852%)  route 0.181ns (42.148%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.584     1.467    pwm_0/clk
    SLICE_X7Y20          FDCE                                         r  pwm_0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  pwm_0/count_reg[19]/Q
                         net (fo=5, routed)           0.181     1.790    pwm_0/count_reg[19]
    SLICE_X7Y20          LUT2 (Prop_lut2_I1_O)        0.045     1.835 r  pwm_0/count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.835    pwm_0/count[16]_i_2_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.898 r  pwm_0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    pwm_0/count_reg[16]_i_1_n_4
    SLICE_X7Y20          FDCE                                         r  pwm_0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.853     1.980    pwm_0/clk
    SLICE_X7Y20          FDCE                                         r  pwm_0/count_reg[19]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X7Y20          FDCE (Hold_fdce_C_D)         0.105     1.572    pwm_0/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.714%)  route 0.182ns (42.286%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    pwm_0/clk
    SLICE_X7Y17          FDCE                                         r  pwm_0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.141     1.611 r  pwm_0/count_reg[7]/Q
                         net (fo=5, routed)           0.182     1.794    pwm_0/count_reg[7]
    SLICE_X7Y17          LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  pwm_0/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.839    pwm_0/count[4]_i_2_n_0
    SLICE_X7Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.902 r  pwm_0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.902    pwm_0/count_reg[4]_i_1_n_4
    SLICE_X7Y17          FDCE                                         r  pwm_0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    pwm_0/clk
    SLICE_X7Y17          FDCE                                         r  pwm_0/count_reg[7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X7Y17          FDCE (Hold_fdce_C_D)         0.105     1.575    pwm_0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.714%)  route 0.182ns (42.286%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.586     1.469    pwm_0/clk
    SLICE_X7Y18          FDCE                                         r  pwm_0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  pwm_0/count_reg[11]/Q
                         net (fo=5, routed)           0.182     1.793    pwm_0/count_reg[11]
    SLICE_X7Y18          LUT2 (Prop_lut2_I1_O)        0.045     1.838 r  pwm_0/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.838    pwm_0/count[8]_i_2_n_0
    SLICE_X7Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.901 r  pwm_0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.901    pwm_0/count_reg[8]_i_1_n_4
    SLICE_X7Y18          FDCE                                         r  pwm_0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.855     1.982    pwm_0/clk
    SLICE_X7Y18          FDCE                                         r  pwm_0/count_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X7Y18          FDCE (Hold_fdce_C_D)         0.105     1.574    pwm_0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 pwm_0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.249ns (57.706%)  route 0.183ns (42.294%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    pwm_0/clk
    SLICE_X7Y16          FDCE                                         r  pwm_0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  pwm_0/count_reg[3]/Q
                         net (fo=5, routed)           0.183     1.795    pwm_0/count_reg[3]
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  pwm_0/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.840    pwm_0/count[0]_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.903 r  pwm_0/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.903    pwm_0/count_reg[0]_i_1_n_4
    SLICE_X7Y16          FDCE                                         r  pwm_0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    pwm_0/clk
    SLICE_X7Y16          FDCE                                         r  pwm_0/count_reg[3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X7Y16          FDCE (Hold_fdce_C_D)         0.105     1.576    pwm_0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y18    pwm_0/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y18    pwm_0/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y19    pwm_0/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y19    pwm_0/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y19    pwm_0/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y19    pwm_0/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y20    pwm_0/count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y20    pwm_0/count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y20    pwm_0/count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    pwm_0/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    pwm_0/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    pwm_0/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    pwm_0/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    pwm_0/count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y19    pwm_0/count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y20    pwm_0/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y20    pwm_0/count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y20    pwm_0/count_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y20    pwm_0/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    pwm_0/count_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    pwm_0/count_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    pwm_0/count_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y22    pwm_0/count_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    pwm_0/count_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    pwm_0/count_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    pwm_0/count_reg[30]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y23    pwm_0/count_reg[31]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y22    pwm_0/PWM_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y18    pwm_0/count_reg[10]/C



