<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ClockDiv.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ClockDiv.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ClockDiv2.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="ClockDiv2.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlLogicTest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ControlLogicTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ControlLogicTest_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlLogicTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControlLogicVHDL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ControlLogicVHDL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ControlLogicVHDL.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="SevenSegDriver.bld"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CHK" xil_pn:name="SevenSegDriver.chk"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SevenSegDriver.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CXT" xil_pn:name="SevenSegDriver.cxt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="SevenSegDriver.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="SevenSegDriver.jed"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="SevenSegDriver.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SevenSegDriver.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="SevenSegDriver.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="SevenSegDriver.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SevenSegDriver.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="SevenSegDriver.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SevenSegDriver.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="SevenSegDriver.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="SevenSegDriver.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SevenSegDriver.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SevenSegDriver.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SevenSegDriver.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SevenSegDriver.syr"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SevenSegDriver.tim"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SevenSegDriver.tspec"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="SevenSegDriver.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SevenSegDriver.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SevenSegDriver.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SevenSegDriverVHDL.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="SevenSegDriverVHDL.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SevenSegDriverVHDL.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="SevenSegDriverVHDL.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SevenSegDriverVHDL.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SevenSegDriverVHDL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SevenSegDriverVHDL_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="SevenSegDriver_build.xml"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SevenSegDriver_envsettings.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="SevenSegDriver_html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SevenSegDriver_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="SevenSegDriver_pad.csv"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SevenSegDriver_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SevenSegDriver_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SevenSegDriver_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SevenSegTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SevenSegTest_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TopLevel.bld"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CHK" xil_pn:name="TopLevel.chk"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TopLevel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CXT" xil_pn:name="TopLevel.cxt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="TopLevel.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="TopLevel.jed"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="TopLevel.jhd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="TopLevel.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TopLevel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="TopLevel.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="TopLevel.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TopLevel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TopLevel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TopLevel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="TopLevel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="TopLevel.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TopLevel.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TopLevel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TopLevel.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="TopLevel.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TopLevel.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TopLevel.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="TopLevelSchematic.bld"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CHK" xil_pn:name="TopLevelSchematic.chk"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="TopLevelSchematic.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_CXT" xil_pn:name="TopLevelSchematic.cxt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="TopLevelSchematic.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="TopLevelSchematic.jed"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="TopLevelSchematic.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="TopLevelSchematic.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="TopLevelSchematic.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="TopLevelSchematic.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="TopLevelSchematic.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="TopLevelSchematic.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="TopLevelSchematic.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="TopLevelSchematic.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevelSchematic.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="TopLevelSchematic.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="TopLevelSchematic.syr"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="TopLevelSchematic.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="TopLevelSchematic.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TopLevelSchematic.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="TopLevelSchematic.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TopLevelSchematic_build.xml"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TopLevelSchematic_pad.csv"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevelSchematic_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopLevelSchematic_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevelTest_fit.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopLevelTest_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TopLevelTest_isim_fit.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TopLevelTest_isim_fit.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevelTest_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="TopLevel_build.xml"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopLevel_envsettings.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="TopLevel_html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopLevel_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="TopLevel_pad.csv"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="TopLevel_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TopLevel_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="TopLevel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="UARTReceiver.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UARTReceiverVHDL.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="UARTReceiverVHDL.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UARTReceiverVHDL.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="UARTReceiverVHDL.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="UARTReceiverVHDL.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UARTReceiverVHDL.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UARTReceiverVHDL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UARTReceiverVHDL_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UARTReceiver_UARTReceiver_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UARTReceiver_UARTReceiver_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/fit/TopLevelSchematic_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/fit/TopLevelSchematic_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/fit/TopLevelSchematic_timesim.vhd"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/fit/TopLevel_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/fit/TopLevel_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/fit/TopLevel_timesim.vhd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_fit.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1644234526" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1644234526">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649344879" xil_pn:in_ck="-4877195208135293670" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1649344879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ControlLogicTest.vhd"/>
      <outfile xil_pn:name="ControlLogicVHDL.vhd"/>
      <outfile xil_pn:name="SevenSegDriver.vhd"/>
      <outfile xil_pn:name="SevenSegTest.vhd"/>
      <outfile xil_pn:name="TopLevel.vhd"/>
      <outfile xil_pn:name="TopLevelSchematicTest.vhd"/>
      <outfile xil_pn:name="TopLevelTest.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1649344880" xil_pn:in_ck="4079737268599498640" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-142989432484369607" xil_pn:start_ts="1649344879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ClockDiv.vhf"/>
      <outfile xil_pn:name="ClockDiv2.vhf"/>
      <outfile xil_pn:name="TopLevelSchematic.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1649344880" xil_pn:in_ck="3350907039111843615" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1649344880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ClockDiv.vhf"/>
      <outfile xil_pn:name="ClockDiv2.vhf"/>
      <outfile xil_pn:name="ControlLogicTest.vhd"/>
      <outfile xil_pn:name="ControlLogicVHDL.vhd"/>
      <outfile xil_pn:name="SevenSegDriver.vhd"/>
      <outfile xil_pn:name="SevenSegTest.vhd"/>
      <outfile xil_pn:name="TopLevel.vhd"/>
      <outfile xil_pn:name="TopLevelSchematic.vhf"/>
      <outfile xil_pn:name="TopLevelSchematicTest.vhd"/>
      <outfile xil_pn:name="TopLevelTest.vhd"/>
      <outfile xil_pn:name="UARTReceiver.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1649344884" xil_pn:in_ck="3350907039111843615" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5577508285662155424" xil_pn:start_ts="1649344880">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ControlLogicTest_beh.prj"/>
      <outfile xil_pn:name="ControlLogicTest_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1649344884" xil_pn:in_ck="-6187442475355017169" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4037700297526954419" xil_pn:start_ts="1649344884">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ControlLogicTest_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1644228307" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1644228306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649339249" xil_pn:in_ck="-7098199976866439095" xil_pn:name="TRANEXT_xstsynthesize_xbr" xil_pn:prop_ck="8674098649787036164" xil_pn:start_ts="1649339243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="SevenSegDriver.ngr"/>
      <outfile xil_pn:name="TopLevel.jhd"/>
      <outfile xil_pn:name="TopLevel.lso"/>
      <outfile xil_pn:name="TopLevel.ngc"/>
      <outfile xil_pn:name="TopLevel.ngr"/>
      <outfile xil_pn:name="TopLevel.prj"/>
      <outfile xil_pn:name="TopLevel.stx"/>
      <outfile xil_pn:name="TopLevel.syr"/>
      <outfile xil_pn:name="TopLevel.xst"/>
      <outfile xil_pn:name="TopLevelSchematic.prj"/>
      <outfile xil_pn:name="TopLevelSchematic_vhdl.prj"/>
      <outfile xil_pn:name="TopLevelTest_stx_beh.prj"/>
      <outfile xil_pn:name="TopLevel_stx_beh.prj"/>
      <outfile xil_pn:name="TopLevel_vhdl.prj"/>
      <outfile xil_pn:name="TopLevel_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1649336290" xil_pn:in_ck="-6716966819269858734" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5299430572891783389" xil_pn:start_ts="1649336290">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1649339254" xil_pn:in_ck="8629386454028369879" xil_pn:name="TRAN_ngdbuild" xil_pn:prop_ck="2260988109850707743" xil_pn:start_ts="1649339249">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TopLevel.bld"/>
      <outfile xil_pn:name="TopLevel.ngd"/>
      <outfile xil_pn:name="TopLevel_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1649339268" xil_pn:in_ck="-1381727353696403064" xil_pn:name="TRANEXT_vm6File_xbr" xil_pn:prop_ck="-7308472109636536132" xil_pn:start_ts="1649339254">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="TopLevel.chk"/>
      <outfile xil_pn:name="TopLevel.cxt"/>
      <outfile xil_pn:name="TopLevel.gyd"/>
      <outfile xil_pn:name="TopLevel.log"/>
      <outfile xil_pn:name="TopLevel.mfd"/>
      <outfile xil_pn:name="TopLevel.nga"/>
      <outfile xil_pn:name="TopLevel.pad"/>
      <outfile xil_pn:name="TopLevel.pnx"/>
      <outfile xil_pn:name="TopLevel.rpt"/>
      <outfile xil_pn:name="TopLevel.vm6"/>
      <outfile xil_pn:name="TopLevel.xml"/>
      <outfile xil_pn:name="TopLevelSchematic.xml"/>
      <outfile xil_pn:name="TopLevelSchematic_build.xml"/>
      <outfile xil_pn:name="TopLevelSchematic_pad.csv"/>
      <outfile xil_pn:name="TopLevel_build.xml"/>
      <outfile xil_pn:name="TopLevel_html"/>
      <outfile xil_pn:name="TopLevel_pad.csv"/>
    </transform>
    <transform xil_pn:end_ts="1649337200" xil_pn:in_ck="-4175590402435620504" xil_pn:name="TRANEXT_crtProg_xbr" xil_pn:prop_ck="5245363024343" xil_pn:start_ts="1649337198">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="TopLevel.jed"/>
    </transform>
    <transform xil_pn:end_ts="1649162271" xil_pn:in_ck="-7077887254469567227" xil_pn:name="TRAN_timRpt" xil_pn:prop_ck="111903974446" xil_pn:start_ts="1649162269">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1649339271" xil_pn:in_ck="-5334844699240393409" xil_pn:name="TRAN_postFitSimModel" xil_pn:prop_ck="-1767943067153913462" xil_pn:start_ts="1649339268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/fit/TopLevel_timesim.nlf"/>
      <outfile xil_pn:name="netgen/fit/TopLevel_timesim.sdf"/>
      <outfile xil_pn:name="netgen/fit/TopLevel_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1649342462" xil_pn:in_ck="6743481925234850302" xil_pn:name="TRAN_copyPost-FitAbstractToPreSimulation" xil_pn:start_ts="1649342462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="ControlLogicTest.vhd"/>
      <outfile xil_pn:name="SevenSegTest.vhd"/>
      <outfile xil_pn:name="TopLevelSchematicTest.vhd"/>
      <outfile xil_pn:name="TopLevelTest.vhd"/>
      <outfile xil_pn:name="netgen/fit/TopLevelSchematic_timesim.sdf"/>
      <outfile xil_pn:name="netgen/fit/TopLevelSchematic_timesim.vhd"/>
      <outfile xil_pn:name="netgen/fit/TopLevel_timesim.sdf"/>
      <outfile xil_pn:name="netgen/fit/TopLevel_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1649342469" xil_pn:in_ck="-8834737433568985937" xil_pn:name="TRAN_ISimulatePostFitModelRunFuse" xil_pn:prop_ck="-7611020525826214152" xil_pn:start_ts="1649342462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevelTest_fit.prj"/>
      <outfile xil_pn:name="TopLevelTest_isim_fit.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1649342469" xil_pn:in_ck="-1202688993210083471" xil_pn:name="TRAN_ISimulatePostFitModel" xil_pn:prop_ck="-5149053134942808286" xil_pn:start_ts="1649342469">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TopLevelTest_isim_fit.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
  </transforms>

</generated_project>
