Search.setIndex({"docnames": ["SpinalHDL/Data types/AFix", "SpinalHDL/Data types/Fix", "SpinalHDL/Data types/Floating", "SpinalHDL/Data types/Int", "SpinalHDL/Data types/Vec", "SpinalHDL/Data types/bits", "SpinalHDL/Data types/bool", "SpinalHDL/Data types/bundle", "SpinalHDL/Data types/enum", "SpinalHDL/Data types/index", "SpinalHDL/Design errors/assignment_overlap", "SpinalHDL/Design errors/clock_crossing_violation", "SpinalHDL/Design errors/combinatorial_loop", "SpinalHDL/Design errors/hierarchy_violation", "SpinalHDL/Design errors/index", "SpinalHDL/Design errors/iobundle", "SpinalHDL/Design errors/latch_detected", "SpinalHDL/Design errors/no_driver_on", "SpinalHDL/Design errors/nullpointerexception", "SpinalHDL/Design errors/out_of_range_constant", "SpinalHDL/Design errors/register_defined_as_component_input", "SpinalHDL/Design errors/scope_violation", "SpinalHDL/Design errors/spinal_cant_clone", "SpinalHDL/Design errors/unassigned_register", "SpinalHDL/Design errors/unreachable_is_statement", "SpinalHDL/Design errors/width_mismatch", "SpinalHDL/Developers area/bus_slave_factory_impl", "SpinalHDL/Developers area/howtodocument", "SpinalHDL/Developers area/index", "SpinalHDL/Developers area/mill support", "SpinalHDL/Developers area/spinalhdl_datamodel", "SpinalHDL/Developers area/types", "SpinalHDL/Examples/Advanced ones/index", "SpinalHDL/Examples/Advanced ones/jtag", "SpinalHDL/Examples/Advanced ones/memory_mapped_uart", "SpinalHDL/Examples/Advanced ones/pinesec", "SpinalHDL/Examples/Advanced ones/slots", "SpinalHDL/Examples/Advanced ones/timer", "SpinalHDL/Examples/Intermediates ones/fractal", "SpinalHDL/Examples/Intermediates ones/index", "SpinalHDL/Examples/Intermediates ones/uart", "SpinalHDL/Examples/Intermediates ones/vga", "SpinalHDL/Examples/Simple ones/apb3", "SpinalHDL/Examples/Simple ones/carry_adder", "SpinalHDL/Examples/Simple ones/color_summing", "SpinalHDL/Examples/Simple ones/counter_with_clear", "SpinalHDL/Examples/Simple ones/index", "SpinalHDL/Examples/Simple ones/pll_resetctrl", "SpinalHDL/Examples/Simple ones/rgb_to_gray", "SpinalHDL/Examples/Simple ones/sinus_rom", "SpinalHDL/Examples/index", "SpinalHDL/Foreword/index", "SpinalHDL/Formal verification/index", "SpinalHDL/Getting Started/Cheatsheets/core", "SpinalHDL/Getting Started/Cheatsheets/index", "SpinalHDL/Getting Started/Cheatsheets/lib", "SpinalHDL/Getting Started/Cheatsheets/symbolic", "SpinalHDL/Getting Started/Help for VHDL people/index", "SpinalHDL/Getting Started/Help for VHDL people/vhdl_comp", "SpinalHDL/Getting Started/Help for VHDL people/vhdl_perspective", "SpinalHDL/Getting Started/Install and setup", "SpinalHDL/Getting Started/IntelliJ", "SpinalHDL/Getting Started/SBT", "SpinalHDL/Getting Started/Scala Guide/basics", "SpinalHDL/Getting Started/Scala Guide/coding_conventions", "SpinalHDL/Getting Started/Scala Guide/index", "SpinalHDL/Getting Started/Scala Guide/interaction", "SpinalHDL/Getting Started/VSCodium", "SpinalHDL/Getting Started/index", "SpinalHDL/Introduction/A simple example", "SpinalHDL/Introduction/Contributing", "SpinalHDL/Introduction/Getting in touch", "SpinalHDL/Introduction/License", "SpinalHDL/Introduction/Other learning materials", "SpinalHDL/Introduction/Projects using SpinalHDL", "SpinalHDL/Introduction/SpinalHDL", "SpinalHDL/Introduction/faq", "SpinalHDL/Introduction/index", "SpinalHDL/Legacy/index", "SpinalHDL/Legacy/pinsec/hardware", "SpinalHDL/Legacy/pinsec/hardware_toplevel", "SpinalHDL/Legacy/pinsec/index", "SpinalHDL/Legacy/pinsec/introduction", "SpinalHDL/Legacy/pinsec/software", "SpinalHDL/Legacy/riscv", "SpinalHDL/Libraries/Bus/amba3/ahblite3", "SpinalHDL/Libraries/Bus/amba3/apb3", "SpinalHDL/Libraries/Bus/amba4/axi4", "SpinalHDL/Libraries/Bus/avalon/avalonmm", "SpinalHDL/Libraries/Bus/index", "SpinalHDL/Libraries/Bus/tilelink/tilelink", "SpinalHDL/Libraries/Bus/tilelink/tilelink_fabric", "SpinalHDL/Libraries/Com/index", "SpinalHDL/Libraries/Com/spiXdr", "SpinalHDL/Libraries/Com/uart", "SpinalHDL/Libraries/Com/usb_device", "SpinalHDL/Libraries/Com/usb_ohci", "SpinalHDL/Libraries/EDA/altera/qsysify", "SpinalHDL/Libraries/EDA/altera/quartus_flow", "SpinalHDL/Libraries/EDA/index", "SpinalHDL/Libraries/Graphics/colors", "SpinalHDL/Libraries/Graphics/index", "SpinalHDL/Libraries/Graphics/vga", "SpinalHDL/Libraries/IO/index", "SpinalHDL/Libraries/IO/readableOpenDrain", "SpinalHDL/Libraries/IO/tristate", "SpinalHDL/Libraries/Misc/PLIC/plic_mapper", "SpinalHDL/Libraries/Misc/index", "SpinalHDL/Libraries/Misc/service_plugin", "SpinalHDL/Libraries/Pipeline/index", "SpinalHDL/Libraries/Pipeline/introduction", "SpinalHDL/Libraries/binarySystem", "SpinalHDL/Libraries/bus_slave_factory", "SpinalHDL/Libraries/fiber", "SpinalHDL/Libraries/flow", "SpinalHDL/Libraries/fragment", "SpinalHDL/Libraries/fsm", "SpinalHDL/Libraries/index", "SpinalHDL/Libraries/regIf", "SpinalHDL/Libraries/stream", "SpinalHDL/Libraries/utils", "SpinalHDL/Libraries/vexriscv", "SpinalHDL/Other language features/analog_inout", "SpinalHDL/Other language features/assertion", "SpinalHDL/Other language features/index", "SpinalHDL/Other language features/report", "SpinalHDL/Other language features/scope_property", "SpinalHDL/Other language features/stub", "SpinalHDL/Other language features/utils", "SpinalHDL/Other language features/vhdl_generation", "SpinalHDL/Semantic/assignments", "SpinalHDL/Semantic/index", "SpinalHDL/Semantic/rules", "SpinalHDL/Semantic/when_switch", "SpinalHDL/Sequential logic/index", "SpinalHDL/Sequential logic/memory", "SpinalHDL/Sequential logic/registers", "SpinalHDL/Simulation/bootstraps", "SpinalHDL/Simulation/clock", "SpinalHDL/Simulation/engine", "SpinalHDL/Simulation/examples/asynchronous", "SpinalHDL/Simulation/examples/dual_clock_fifo", "SpinalHDL/Simulation/examples/index", "SpinalHDL/Simulation/examples/single_clock_fifo", "SpinalHDL/Simulation/examples/synchronous", "SpinalHDL/Simulation/examples/uart_decoder", "SpinalHDL/Simulation/examples/uart_encoder", "SpinalHDL/Simulation/index", "SpinalHDL/Simulation/install/GHDL", "SpinalHDL/Simulation/install/Icarus Verilog", "SpinalHDL/Simulation/install/VCS", "SpinalHDL/Simulation/install/Verilator", "SpinalHDL/Simulation/install/index", "SpinalHDL/Simulation/sensitive", "SpinalHDL/Simulation/signal", "SpinalHDL/Simulation/simulator_specifics", "SpinalHDL/Simulation/threadFull", "SpinalHDL/Simulation/threadLess", "SpinalHDL/Structuring/area", "SpinalHDL/Structuring/blackbox", "SpinalHDL/Structuring/clock_domain", "SpinalHDL/Structuring/components_hierarchy", "SpinalHDL/Structuring/function", "SpinalHDL/Structuring/index", "SpinalHDL/Structuring/naming", "SpinalHDL/Structuring/parametrization", "SpinalHDL/miscelenea/chisel", "SpinalHDL/miscelenea/core/core_components", "SpinalHDL/miscelenea/core/elements", "SpinalHDL/miscelenea/frequent_errors", "SpinalHDL/miscelenea/index", "index"], "filenames": ["SpinalHDL/Data types/AFix.rst", "SpinalHDL/Data types/Fix.rst", "SpinalHDL/Data types/Floating.rst", "SpinalHDL/Data types/Int.rst", "SpinalHDL/Data types/Vec.rst", "SpinalHDL/Data types/bits.rst", "SpinalHDL/Data types/bool.rst", "SpinalHDL/Data types/bundle.rst", "SpinalHDL/Data types/enum.rst", "SpinalHDL/Data types/index.rst", "SpinalHDL/Design errors/assignment_overlap.rst", "SpinalHDL/Design errors/clock_crossing_violation.rst", "SpinalHDL/Design errors/combinatorial_loop.rst", "SpinalHDL/Design errors/hierarchy_violation.rst", "SpinalHDL/Design errors/index.rst", "SpinalHDL/Design errors/iobundle.rst", "SpinalHDL/Design errors/latch_detected.rst", "SpinalHDL/Design errors/no_driver_on.rst", "SpinalHDL/Design errors/nullpointerexception.rst", "SpinalHDL/Design errors/out_of_range_constant.rst", "SpinalHDL/Design errors/register_defined_as_component_input.rst", "SpinalHDL/Design errors/scope_violation.rst", "SpinalHDL/Design errors/spinal_cant_clone.rst", "SpinalHDL/Design errors/unassigned_register.rst", "SpinalHDL/Design errors/unreachable_is_statement.rst", "SpinalHDL/Design errors/width_mismatch.rst", "SpinalHDL/Developers area/bus_slave_factory_impl.rst", "SpinalHDL/Developers area/howtodocument.rst", "SpinalHDL/Developers area/index.rst", "SpinalHDL/Developers area/mill support.rst", "SpinalHDL/Developers area/spinalhdl_datamodel.rst", "SpinalHDL/Developers area/types.rst", "SpinalHDL/Examples/Advanced ones/index.rst", "SpinalHDL/Examples/Advanced ones/jtag.rst", "SpinalHDL/Examples/Advanced ones/memory_mapped_uart.rst", "SpinalHDL/Examples/Advanced ones/pinesec.rst", "SpinalHDL/Examples/Advanced ones/slots.rst", "SpinalHDL/Examples/Advanced ones/timer.rst", "SpinalHDL/Examples/Intermediates ones/fractal.rst", "SpinalHDL/Examples/Intermediates ones/index.rst", "SpinalHDL/Examples/Intermediates ones/uart.rst", "SpinalHDL/Examples/Intermediates ones/vga.rst", "SpinalHDL/Examples/Simple ones/apb3.rst", "SpinalHDL/Examples/Simple ones/carry_adder.rst", "SpinalHDL/Examples/Simple ones/color_summing.rst", "SpinalHDL/Examples/Simple ones/counter_with_clear.rst", "SpinalHDL/Examples/Simple ones/index.rst", "SpinalHDL/Examples/Simple ones/pll_resetctrl.rst", "SpinalHDL/Examples/Simple ones/rgb_to_gray.rst", "SpinalHDL/Examples/Simple ones/sinus_rom.rst", "SpinalHDL/Examples/index.rst", "SpinalHDL/Foreword/index.rst", "SpinalHDL/Formal verification/index.rst", "SpinalHDL/Getting Started/Cheatsheets/core.rst", "SpinalHDL/Getting Started/Cheatsheets/index.rst", "SpinalHDL/Getting Started/Cheatsheets/lib.rst", "SpinalHDL/Getting Started/Cheatsheets/symbolic.rst", "SpinalHDL/Getting Started/Help for VHDL people/index.rst", "SpinalHDL/Getting Started/Help for VHDL people/vhdl_comp.rst", "SpinalHDL/Getting Started/Help for VHDL people/vhdl_perspective.rst", "SpinalHDL/Getting Started/Install and setup.rst", "SpinalHDL/Getting Started/IntelliJ.rst", "SpinalHDL/Getting Started/SBT.rst", "SpinalHDL/Getting Started/Scala Guide/basics.rst", "SpinalHDL/Getting Started/Scala Guide/coding_conventions.rst", "SpinalHDL/Getting Started/Scala Guide/index.rst", "SpinalHDL/Getting Started/Scala Guide/interaction.rst", "SpinalHDL/Getting Started/VSCodium.rst", "SpinalHDL/Getting Started/index.rst", "SpinalHDL/Introduction/A simple example.rst", "SpinalHDL/Introduction/Contributing.rst", "SpinalHDL/Introduction/Getting in touch.rst", "SpinalHDL/Introduction/License.rst", "SpinalHDL/Introduction/Other learning materials.rst", "SpinalHDL/Introduction/Projects using SpinalHDL.rst", "SpinalHDL/Introduction/SpinalHDL.rst", "SpinalHDL/Introduction/faq.rst", "SpinalHDL/Introduction/index.rst", "SpinalHDL/Legacy/index.rst", "SpinalHDL/Legacy/pinsec/hardware.rst", "SpinalHDL/Legacy/pinsec/hardware_toplevel.rst", "SpinalHDL/Legacy/pinsec/index.rst", "SpinalHDL/Legacy/pinsec/introduction.rst", "SpinalHDL/Legacy/pinsec/software.rst", "SpinalHDL/Legacy/riscv.rst", "SpinalHDL/Libraries/Bus/amba3/ahblite3.rst", "SpinalHDL/Libraries/Bus/amba3/apb3.rst", "SpinalHDL/Libraries/Bus/amba4/axi4.rst", "SpinalHDL/Libraries/Bus/avalon/avalonmm.rst", "SpinalHDL/Libraries/Bus/index.rst", "SpinalHDL/Libraries/Bus/tilelink/tilelink.rst", "SpinalHDL/Libraries/Bus/tilelink/tilelink_fabric.rst", "SpinalHDL/Libraries/Com/index.rst", "SpinalHDL/Libraries/Com/spiXdr.rst", "SpinalHDL/Libraries/Com/uart.rst", "SpinalHDL/Libraries/Com/usb_device.rst", "SpinalHDL/Libraries/Com/usb_ohci.rst", "SpinalHDL/Libraries/EDA/altera/qsysify.rst", "SpinalHDL/Libraries/EDA/altera/quartus_flow.rst", "SpinalHDL/Libraries/EDA/index.rst", "SpinalHDL/Libraries/Graphics/colors.rst", "SpinalHDL/Libraries/Graphics/index.rst", "SpinalHDL/Libraries/Graphics/vga.rst", "SpinalHDL/Libraries/IO/index.rst", "SpinalHDL/Libraries/IO/readableOpenDrain.rst", "SpinalHDL/Libraries/IO/tristate.rst", "SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst", "SpinalHDL/Libraries/Misc/index.rst", "SpinalHDL/Libraries/Misc/service_plugin.rst", "SpinalHDL/Libraries/Pipeline/index.rst", "SpinalHDL/Libraries/Pipeline/introduction.rst", "SpinalHDL/Libraries/binarySystem.rst", "SpinalHDL/Libraries/bus_slave_factory.rst", "SpinalHDL/Libraries/fiber.rst", "SpinalHDL/Libraries/flow.rst", "SpinalHDL/Libraries/fragment.rst", "SpinalHDL/Libraries/fsm.rst", "SpinalHDL/Libraries/index.rst", "SpinalHDL/Libraries/regIf.rst", "SpinalHDL/Libraries/stream.rst", "SpinalHDL/Libraries/utils.rst", "SpinalHDL/Libraries/vexriscv.rst", "SpinalHDL/Other language features/analog_inout.rst", "SpinalHDL/Other language features/assertion.rst", "SpinalHDL/Other language features/index.rst", "SpinalHDL/Other language features/report.rst", "SpinalHDL/Other language features/scope_property.rst", "SpinalHDL/Other language features/stub.rst", "SpinalHDL/Other language features/utils.rst", "SpinalHDL/Other language features/vhdl_generation.rst", "SpinalHDL/Semantic/assignments.rst", "SpinalHDL/Semantic/index.rst", "SpinalHDL/Semantic/rules.rst", "SpinalHDL/Semantic/when_switch.rst", "SpinalHDL/Sequential logic/index.rst", "SpinalHDL/Sequential logic/memory.rst", "SpinalHDL/Sequential logic/registers.rst", "SpinalHDL/Simulation/bootstraps.rst", "SpinalHDL/Simulation/clock.rst", "SpinalHDL/Simulation/engine.rst", "SpinalHDL/Simulation/examples/asynchronous.rst", "SpinalHDL/Simulation/examples/dual_clock_fifo.rst", "SpinalHDL/Simulation/examples/index.rst", "SpinalHDL/Simulation/examples/single_clock_fifo.rst", "SpinalHDL/Simulation/examples/synchronous.rst", "SpinalHDL/Simulation/examples/uart_decoder.rst", "SpinalHDL/Simulation/examples/uart_encoder.rst", "SpinalHDL/Simulation/index.rst", "SpinalHDL/Simulation/install/GHDL.rst", "SpinalHDL/Simulation/install/Icarus Verilog.rst", "SpinalHDL/Simulation/install/VCS.rst", "SpinalHDL/Simulation/install/Verilator.rst", "SpinalHDL/Simulation/install/index.rst", "SpinalHDL/Simulation/sensitive.rst", "SpinalHDL/Simulation/signal.rst", "SpinalHDL/Simulation/simulator_specifics.rst", "SpinalHDL/Simulation/threadFull.rst", "SpinalHDL/Simulation/threadLess.rst", "SpinalHDL/Structuring/area.rst", "SpinalHDL/Structuring/blackbox.rst", "SpinalHDL/Structuring/clock_domain.rst", "SpinalHDL/Structuring/components_hierarchy.rst", "SpinalHDL/Structuring/function.rst", "SpinalHDL/Structuring/index.rst", "SpinalHDL/Structuring/naming.rst", "SpinalHDL/Structuring/parametrization.rst", "SpinalHDL/miscelenea/chisel.rst", "SpinalHDL/miscelenea/core/core_components.rst", "SpinalHDL/miscelenea/core/elements.rst", "SpinalHDL/miscelenea/frequent_errors.rst", "SpinalHDL/miscelenea/index.rst", "index.rst"], "titles": ["AFix", "UFix/SFix", "\u6d6e\u70b9\u5c0f\u6570", "UInt/SInt", "Vec", "\u4f4d", "Bool", "Bundle", "SpinalEnum", "\u6570\u636e\u7c7b\u578b", "\u8d4b\u503c\u8986\u76d6(Assignment overlap)", "\u8de8\u65f6\u949f\u57df\u8fdd\u4f8b(Clock crossing violation)", "\u7ec4\u5408\u903b\u8f91\u73af(Combinatorial loop)", "\u5c42\u6b21\u8fdd\u4f8b(Hierarchy violation)", "\u8bbe\u8ba1\u9519\u8bef", "IO\u7ebf\u675f", "\u9501\u5b58\u5668\u68c0\u6d4b(Latch detected)", "\u65e0\u9a71\u52a8\u68c0\u6d4b(No driver on)", "\u7a7a\u6307\u9488\u5f02\u5e38(NullPointerException)", "\u8d85\u51fa\u8303\u56f4\u7684\u5e38\u6570(Out of Range Constant)", "\u5b9a\u4e49\u4e3a\u7ec4\u4ef6\u8f93\u5165\u7684\u5bc4\u5b58\u5668(Register defined as component input)", "\u4f5c\u7528\u57df\u8fdd\u4f8b(Scope violation)", "Spinal\u65e0\u6cd5\u514b\u9686\u7c7b(Spinal can\u2019t clone class)", "\u672a\u8d4b\u503c\u7684\u5bc4\u5b58\u5668(Unassigned register)", "\u65e0\u6cd5\u8bbf\u95ee\u7684is\u8bed\u53e5(Unreachable is statement)", "\u4f4d\u5bbd\u4e0d\u5339\u914d(Width mismatch)", "\u603b\u7ebf\u4ece\u7aef\uff08Factory\uff09\u5b9e\u73b0", "\u5982\u4f55\u4fee\u6539\u672c\u6587\u6863", "\u5f00\u53d1\u8005\u4e13\u533a", "\u901a\u8fc7Mill\u6784\u5efa\uff08\u8f93\u51fa\uff09", "SpinalHDL \u5185\u90e8\u6570\u636e\u6a21\u578b", "\u7c7b\u578b", "\u9ad8\u7ea7\u793a\u4f8b", "JTAG TAP", "\u5185\u5b58\u6620\u5c04UART", "Pinesec", "\u63d2\u69fd(Slots)", "\u8ba1\u65f6\u5668", "\u5206\u5f62\u8ba1\u7b97\u5668", "\u4e2d\u7ea7\u793a\u4f8b", "\u4e32\u53e3", "VGA", "APB3\u5b9a\u4e49", "\u8fdb\u4f4d\u52a0\u6cd5\u5668", "\u989c\u8272\u6c42\u548c", "\u5e26\u6e05\u96f6\u7684\u8ba1\u6570\u5668", "\u7b80\u5355\u793a\u4f8b", "\u9501\u76f8\u73af\u9ed1\u76d2\u548c\u590d\u4f4d\u63a7\u5236\u5668", "RGB\u4fe1\u53f7\u8f6c\u7070\u5ea6\u4fe1\u53f7", "\u6b63\u5f26rom", "\u793a\u4f8b", "\u524d\u8a00", "\u5f62\u5f0f\u5316\u9a8c\u8bc1", "Core", "\u5feb\u901f\u53c2\u8003", "Lib", "Symbolic", "VHDL \u7528\u6237\u5165\u95e8", "\u4e0eVHDL\u5bf9\u6bd4", "VHDL \u7b49\u6548\u8bed\u6cd5", "\u5b89\u88c5\u548c\u8bbe\u7f6e", "\u4ece IntelliJ IDEA \u4f7f\u7528 Spinal", "\u5728 CLI \uff08\u547d\u4ee4\u884c\uff09\u4e2d\u7ed3\u5408 SBT \u4f7f\u7528 Spinal", "\u57fa\u7840\u5185\u5bb9", "\u7f16\u7801\u89c4\u8303", "Scala \u4f7f\u7528\u6307\u5357", "\u4ea4\u4e92", "\u5728 VSCodium \u4e2d\u4f7f\u7528 Spinal", "\u5165\u95e8", "\u4e00\u4e2a\u7b80\u5355\u7684\u4f8b\u5b50", "\u8d21\u732e", "\u8054\u7cfb\u65b9\u5f0f", "\u8bb8\u53ef\u8bc1", "\u5176\u4ed6\u5b66\u4e60\u8d44\u6599", "\u4f7f\u7528 SpinalHDL \u7684\u9879\u76ee", "\u5173\u4e8e SpinalHDL", "\u5e38\u89c1\u95ee\u9898", "\u7b80\u4ecb", "\u5386\u53f2\u9057\u7559", "\u786c\u4ef6", "SoC\u9876\u5c42(Pinsec)", "pinsec", "\u7b80\u4ecb", "\u8f6f\u4ef6", "RiscV", "AHB-Lite3", "Apb3", "Axi4", "AvalonMM", "\u603b\u7ebf", "Tilelink", "tilelink.fabric.Node", "\u901a\u4fe1\u63a5\u53e3", "SPI XDR", "\u4e32\u53e3", "USB\u8bbe\u5907", "USB OHCI", "QSysify", "QuartusFlow", "\u81ea\u52a8\u8bbe\u8ba1\u5de5\u5177(EDA)", "\u989c\u8272", "\u56fe\u5f62", "VGA", "IO\u53e3", "\u53ef\u8bfb\u5f00\u6f0fIO(ReadableOpenDrain)", "\u4e09\u6001", "Plic\u6620\u5c04\u5668", "\u6742\u9879", "\u63d2\u4ef6", "Pipeline", "\u7b80\u4ecb", "\u4e8c\u8fdb\u5236\u7cfb\u7edf", "\u603b\u7ebf\u4ece\u7aef\u751f\u6210\u5668", "\u7ea4\u7a0b\u6846\u67b6", "Flow", "Fragment", "\u72b6\u6001\u673a", "\u6a21\u5757\u5e93", "RegIf", "Stream", "\u5b9e\u7528\u5de5\u5177", "VexRiscv\uff08RV32IM CPU\uff09", "\u6a21\u62df\u4fe1\u53f7\u548c\u8f93\u5165\u8f93\u51fa", "Assertions", "\u5176\u4ed6\u8bed\u8a00\u529f\u80fd", "Report", "ScopeProperty", "\u5b58\u6839\uff08Stub\uff09", "\u5b9e\u7528\u5de5\u5177", "VHDL \u548c Verilog \u751f\u6210", "\u8d4b\u503c", "\u8bed\u4e49", "\u89c4\u5219", "When/Switch/Mux", "\u65f6\u5e8f\u903b\u8f91", "RAM/ROM\u5b58\u50a8\u5668", "\u5bc4\u5b58\u5668", "\u542f\u52a8\u4eff\u771f\u5668", "\u65f6\u949f\u57df", "\u4eff\u771f\u5f15\u64ce", "\u5f02\u6b65\u52a0\u6cd5\u5668", "\u53cc\u65f6\u949f\u57dfFIFO", "\u793a\u4f8b", "\u5355\u65f6\u949f\u57dfFIFO", "\u540c\u6b65\u52a0\u6cd5\u5668", "\u4e32\u53e3\u89e3\u7801\u5668", "\u4e32\u53e3\u7f16\u7801\u5668", "\u4eff\u771f", "GHDL \u7684\u8bbe\u7f6e\u548c\u5b89\u88c5", "Icarus Verilog \u7684\u8bbe\u7f6e\u548c\u5b89\u88c5", "VCS \u4eff\u771f\u914d\u7f6e", "Verilator \u7684\u8bbe\u7f6e\u548c\u5b89\u88c5", "\u7528\u4e8e\u4eff\u771f\u7684 SBT \u8bbe\u7f6e", "\u654f\u611fAPI", "\u4eff\u771f\u8fc7\u7a0b\u4e2d\u8bbf\u95ee\u4fe1\u53f7", "\u4eff\u771f\u5668\u7684\u5177\u4f53\u7ec6\u8282", "\u5168\u7ebf\u7a0bAPI", "\u65e0\u7ebf\u7a0bAPI", "Area", "\u5b9e\u4f8b\u5316 VHDL \u548c Verilog IP", "\u65f6\u949f\u57df", "\u7ec4\u4ef6\u548c\u5c42\u6b21\u7ed3\u6784", "\u51fd\u6570", "\u7ed3\u6784\u8bbe\u8ba1", "\u4fdd\u7559\u540d\u79f0\u7684\u65b9\u6cd5", "\u53c2\u6570\u5316", "&lt;no title&gt;", "<code class=\"docutils literal notranslate\"><span class=\"pre\">spinal.core</span></code> \u7ec4\u4ef6", "Element", "\u5e38\u89c1\u9519\u8bef", "\u6742\u9879", "Spinal\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00"], "terms": {"api": [0, 3, 9, 30, 36, 91, 108, 110, 126, 147, 154, 155, 164, 165, 171], "12": [0, 6, 34, 41, 60, 75, 76, 85, 86, 91, 93, 95, 96, 102, 118, 128, 130], "bit": [0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 30, 33, 34, 36, 37, 38, 40, 41, 42, 43, 44, 45, 47, 48, 49, 51, 52, 58, 59, 64, 66, 69, 80, 85, 86, 91, 93, 94, 100, 102, 104, 105, 108, 110, 111, 112, 114, 115, 116, 118, 119, 120, 122, 127, 128, 129, 130, 132, 133, 135, 136, 137, 140, 141, 143, 144, 154, 158, 159, 160, 161, 162, 164, 165, 167, 169], "u12": 0, "uq": 0, "u8": 0, "exp": [0, 1, 38], "s11": 0, "sign": [0, 1, 3, 4, 59], "sq": 0, "s8": 0, "to": [0, 1, 3, 4, 5, 6, 7, 8, 9, 11, 13, 22, 26, 27, 30, 31, 34, 36, 37, 40, 47, 51, 52, 58, 59, 60, 62, 66, 80, 91, 93, 94, 96, 97, 108, 110, 111, 113, 114, 118, 119, 120, 128, 129, 130, 132, 133, 136, 137, 138, 141, 145, 146, 148, 151, 154, 158, 159, 160, 161, 162, 164, 165, 167, 168, 169], "4095": 0, "4096": [0, 58, 62, 80], "256": [0, 110, 135, 140, 144], "255": [0, 48, 140, 144, 162, 167], "9375": 0, "class": [0, 7, 10, 11, 12, 13, 14, 15, 16, 17, 18, 20, 21, 23, 24, 25, 26, 30, 31, 33, 34, 36, 37, 38, 40, 41, 42, 43, 44, 45, 47, 48, 49, 51, 52, 58, 59, 63, 64, 66, 69, 85, 86, 87, 88, 91, 94, 95, 96, 97, 100, 102, 104, 105, 108, 110, 114, 116, 118, 119, 122, 123, 125, 127, 128, 129, 133, 136, 137, 140, 144, 154, 158, 159, 160, 161, 162, 164, 165, 167, 169], "val": [0, 1, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 30, 31, 33, 34, 36, 37, 38, 40, 41, 42, 43, 44, 45, 47, 48, 49, 51, 52, 58, 59, 63, 64, 66, 69, 76, 80, 85, 86, 87, 88, 90, 91, 94, 95, 96, 97, 98, 100, 102, 104, 105, 108, 110, 113, 114, 116, 118, 119, 120, 122, 123, 125, 127, 128, 129, 130, 132, 133, 135, 136, 137, 140, 141, 143, 144, 146, 150, 154, 156, 158, 159, 160, 161, 162, 164, 165, 167, 169], "maxvalu": [0, 1, 3], "bigint": [0, 1, 3, 5, 26, 37, 91, 110, 116, 118, 120, 128, 154, 161, 167], "minvalu": [0, 1, 3], "expnumb": [0, 1], "new": [0, 6, 7, 11, 13, 15, 20, 22, 26, 30, 31, 33, 34, 36, 37, 38, 40, 41, 42, 43, 44, 45, 47, 48, 49, 50, 51, 52, 58, 59, 63, 64, 66, 69, 79, 80, 91, 95, 96, 97, 98, 102, 104, 105, 108, 110, 113, 114, 116, 118, 119, 122, 127, 128, 129, 135, 136, 137, 140, 141, 143, 144, 154, 156, 158, 159, 160, 161, 162, 164, 165, 167, 169], "16": [0, 1, 3, 4, 5, 27, 30, 31, 36, 37, 40, 41, 42, 48, 60, 63, 76, 80, 95, 96, 110, 111, 118, 119, 122, 128, 135, 137, 154, 159, 160, 164], "75": 0, "25": [0, 1, 5, 118, 160], "32": [0, 3, 5, 26, 31, 33, 34, 37, 42, 51, 58, 63, 80, 85, 86, 87, 90, 91, 93, 95, 96, 104, 105, 108, 110, 111, 112, 118, 122, 127, 128, 133, 135, 141, 143, 159, 161], "36": 0, "40": [0, 116, 128], "44": [0, 121], "48": [0, 41, 95, 96], "52": 0, "56": 0, "60": [0, 80, 128], "64": [0, 3, 5, 34, 51, 63, 80, 90, 91, 96, 111, 151, 154, 161, 164], "int": [0, 1, 2, 3, 4, 5, 7, 22, 26, 31, 33, 34, 36, 37, 38, 40, 41, 42, 43, 44, 45, 49, 51, 52, 58, 59, 63, 64, 66, 85, 86, 87, 88, 94, 100, 102, 110, 112, 113, 114, 118, 119, 120, 122, 126, 128, 133, 135, 136, 137, 150, 154, 159, 160, 161, 162, 164, 165, 167, 168], "integ": [0, 4, 58, 135], "and": [0, 3, 5, 6, 30, 34, 40, 47, 52, 58, 62, 63, 80, 85, 88, 91, 93, 108, 110, 113, 114, 119, 129, 130, 132, 133, 137, 138, 141, 143, 145, 146, 151, 159, 160, 164, 167], "fraction": 0, "expans": 0, "15": [0, 3, 52, 80, 84, 95, 110, 118, 154], "77": 0, "19": [0, 62, 95], "00": [0, 9, 31], "308": 0, "3125": 0, "616": 0, "38": 0, "50": [0, 80, 128, 160], "11": [0, 1, 3, 62], "without": [0, 91, 133, 141], "aa": 0, "bb": [0, 159], "cc": [0, 95], "31": [0, 3, 5, 30, 34, 58, 60, 95, 100, 108, 118, 122, 127, 129], "63": [0, 3, 5], "sat": [0, 3], "the": [0, 1, 3, 4, 5, 6, 7, 8, 9, 10, 11, 13, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 26, 30, 31, 34, 36, 37, 38, 40, 43, 47, 49, 51, 52, 58, 59, 60, 63, 66, 80, 88, 91, 93, 97, 98, 102, 108, 110, 113, 119, 120, 122, 128, 129, 130, 132, 133, 136, 137, 138, 141, 143, 145, 146, 151, 154, 156, 158, 159, 160, 162, 164, 167], "follow": 0, "requir": [0, 22, 40, 91, 110, 136, 161], "floor": [0, 3], "or": [0, 3, 5, 6, 7, 22, 25, 31, 50, 52, 62, 69, 76, 110, 118, 129, 133, 159, 161, 164, 167], "truncat": [0, 1, 5, 38], "ceil": [0, 3, 128], "floortozero": [0, 3], "ceiltoinf": [0, 3], "roundhalfup": [0, 3], "roundhalfdown": [0, 3], "roundhalftozero": [0, 3], "roundhalftoinf": [0, 3], "roundhalftoeven": [0, 3], "roundhalftoodd": [0, 3], "round": [0, 3], "wikipedia": [0, 3], "def": [0, 7, 22, 26, 30, 31, 33, 34, 37, 38, 40, 41, 42, 44, 48, 49, 50, 51, 58, 63, 64, 66, 76, 79, 80, 85, 87, 91, 94, 97, 100, 102, 104, 105, 110, 116, 118, 119, 122, 128, 129, 130, 132, 135, 136, 140, 141, 143, 144, 154, 159, 160, 161, 162, 164, 167], "satur": [0, 3], "boolean": [0, 3, 5, 6, 31, 33, 40, 42, 51, 58, 63, 66, 86, 87, 88, 128, 129, 130, 135, 138, 154, 159, 160, 165, 167, 168], "fals": [0, 3, 5, 6, 12, 16, 19, 26, 30, 31, 36, 37, 38, 40, 41, 42, 43, 48, 51, 52, 58, 59, 63, 80, 86, 87, 88, 90, 91, 93, 110, 114, 116, 119, 123, 129, 130, 132, 133, 136, 138, 141, 143, 145, 146, 158, 160, 164, 167], "overflow": [0, 3, 37, 58, 118, 120], "true": [0, 3, 5, 6, 16, 19, 26, 30, 31, 33, 36, 37, 38, 40, 41, 42, 48, 51, 52, 58, 59, 63, 66, 80, 87, 88, 90, 91, 95, 96, 105, 110, 114, 115, 116, 119, 120, 128, 129, 130, 132, 133, 135, 136, 138, 141, 143, 145, 146, 151, 152, 153, 154, 160, 164, 165, 167], "roundtyp": [0, 3], "this": [0, 5, 7, 12, 13, 22, 26, 30, 31, 33, 34, 37, 40, 41, 44, 47, 51, 58, 66, 80, 88, 91, 95, 102, 108, 110, 113, 114, 118, 119, 120, 122, 129, 130, 132, 133, 136, 141, 150, 159, 160, 161, 162, 164, 167, 169], "roundup": [0, 3, 128], "rounddown": [0, 3], "roundtozero": [0, 3], "roundtoinf": [0, 3], "roundtoeven": [0, 3], "roundtoodd": [0, 3], "spinalhdl": [1, 2, 3, 4, 6, 7, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 27, 28, 31, 33, 34, 36, 37, 50, 51, 52, 53, 55, 56, 58, 59, 62, 63, 64, 65, 67, 68, 69, 71, 72, 73, 77, 79, 80, 82, 84, 85, 86, 87, 91, 93, 95, 96, 97, 105, 110, 113, 116, 118, 119, 121, 124, 125, 128, 130, 132, 133, 135, 136, 147, 148, 149, 150, 151, 154, 158, 159, 160, 161, 163, 164, 165, 167, 169, 171], "github": [1, 2, 30, 36, 52, 53, 55, 56, 60, 76, 80, 83, 84, 93, 95, 96, 97, 106, 117, 121, 129, 135, 148, 171], "issu": [1, 2, 36, 60, 91, 160, 167], "peak": [1, 38], "resolut": [1, 38], "width": [1, 2, 3, 5, 14, 22, 31, 37, 45, 63, 80, 91, 96, 105, 119, 128, 133, 161, 165, 167], "bitcount": [1, 6, 26, 31, 40, 105, 120, 161], "q8": 1, "spinal": [1, 2, 3, 4, 5, 7, 8, 9, 14, 29, 30, 31, 33, 36, 40, 47, 50, 52, 68, 72, 79, 80, 90, 91, 93, 95, 96, 97, 98, 108, 110, 111, 113, 114, 116, 117, 119, 120, 122, 124, 128, 129, 130, 135, 136, 137, 140, 141, 143, 144, 151, 152, 154, 160, 161, 164], "core": [1, 8, 30, 31, 36, 47, 50, 52, 54, 58, 72, 80, 91, 95, 96, 108, 110, 111, 113, 114, 119, 120, 124, 128, 129, 137, 140, 141, 143, 144, 151, 152, 154], "unsign": [1, 4, 51, 58, 59, 122, 129, 135], "fix": [1, 9, 31, 88, 91, 141], "point": [1, 7, 9, 31, 51, 130], "uq_8_2": 1, "10": [1, 3, 4, 5, 9, 30, 31, 41, 52, 58, 60, 62, 63, 80, 96, 110, 111, 114, 118, 119, 120, 128, 130, 135, 137, 138, 141, 143, 144, 146, 154], "q_8_2": 1, "i16_m2": 1, "i16_0": 1, "i8_m2": 1, "o16_m2": 1, "o16_m0": 1, "o14_m2": 1, "14": [1, 63, 95], "ok": [1, 40, 128], "not": [1, 3, 5, 6, 36, 40, 52, 58, 66, 80, 91, 133, 136, 164, 167, 169], "loss": 1, "as": [1, 3, 5, 6, 14, 31, 34, 36, 40, 52, 63, 66, 80, 108, 110, 113, 119, 122, 127, 128, 132, 136, 137, 159, 160, 164, 169], "it": [1, 26, 30, 34, 37, 40, 60, 66, 91, 97, 108, 110, 128, 132, 141, 143, 154, 164, 167], "is": [1, 3, 4, 5, 6, 7, 8, 13, 14, 16, 19, 20, 21, 26, 30, 31, 33, 36, 37, 38, 40, 47, 51, 52, 58, 59, 63, 64, 66, 80, 91, 93, 102, 108, 110, 113, 116, 119, 120, 122, 128, 129, 130, 132, 133, 135, 136, 137, 146, 154, 156, 159, 160, 161, 164, 167, 169], "resiz": [1, 3, 5, 25, 26, 31, 58, 130, 167], "match": [1, 5, 26, 30, 36, 114, 119, 130, 141, 143], "assign": [1, 3, 4, 5, 6, 9, 13, 14, 18, 21, 31, 38, 40, 43, 110, 127, 130, 132, 136, 160, 164], "target": [1, 83, 84, 106, 110, 129], "o18_m2": 1, "18": [1, 95, 118], "o18_22b": 1, "22": [1, 60, 95], "doubl": [1, 40, 63, 159, 160], "i4_m2": 1, "will": [1, 5, 9, 30, 34, 36, 47, 52, 58, 60, 63, 66, 80, 91, 93, 108, 110, 113, 118, 128, 132, 133, 136, 141, 145, 146, 150, 160, 161, 164, 169], "load": [1, 40, 60, 83, 91, 113], "in": [1, 3, 4, 5, 8, 13, 15, 16, 18, 19, 20, 22, 24, 30, 31, 33, 37, 40, 41, 42, 43, 44, 45, 47, 48, 51, 52, 58, 59, 66, 69, 76, 80, 85, 91, 94, 95, 102, 104, 105, 108, 110, 116, 118, 119, 120, 122, 123, 128, 129, 133, 135, 136, 137, 138, 140, 144, 146, 154, 159, 160, 161, 162, 164, 167, 169], "raw": [1, 3, 60, 118], "valu": [1, 3, 4, 5, 6, 9, 19, 22, 26, 30, 31, 33, 37, 40, 43, 45, 48, 49, 52, 58, 59, 63, 64, 66, 91, 110, 113, 120, 128, 129, 130, 132, 133, 136, 137, 156, 158, 159, 160, 162, 164, 167], "correspond": [1, 36, 129], "17": [1, 60, 62, 95, 98], "min": [1, 3, 26], "max": [1, 3, 5, 30, 31, 40, 62, 91], "amplitud": 1, "bool": [1, 2, 3, 4, 5, 7, 8, 9, 11, 12, 16, 21, 26, 28, 30, 33, 34, 37, 40, 41, 42, 45, 47, 48, 51, 52, 58, 59, 66, 69, 80, 85, 86, 94, 98, 102, 105, 110, 114, 115, 116, 118, 119, 120, 122, 123, 128, 129, 132, 133, 136, 154, 159, 160, 161, 162, 164, 165, 167, 168, 169], "asbit": [1, 2, 3, 4, 5, 6, 7, 8, 26, 31, 33, 37, 118, 130], "asuint": [1, 3, 5, 6, 8, 31], "uint": [1, 2, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 28, 30, 34, 36, 37, 38, 40, 41, 42, 43, 44, 45, 47, 48, 49, 51, 52, 58, 59, 64, 66, 69, 80, 85, 86, 100, 102, 108, 110, 114, 116, 118, 119, 120, 128, 129, 130, 132, 133, 136, 137, 140, 144, 154, 158, 159, 160, 161, 162, 164, 165, 167, 169], "assint": [1, 3, 5, 6, 8, 31], "sint": [1, 2, 4, 5, 6, 8, 9, 28, 49, 59, 64, 118, 128, 130, 154, 161, 164, 167], "asbool": [1, 2, 3, 5, 31], "vec": [1, 2, 3, 5, 9, 12, 28, 36, 44, 58, 59, 66, 98, 110, 118, 119, 120, 136, 164], "touint": [1, 2], "tosint": [1, 2], "toufix": 1, "tosfix": 1, "float": [2, 9, 48, 52, 63, 162, 167], "recfloat": 2, "import": [2, 4, 8, 30, 31, 33, 36, 38, 40, 47, 50, 52, 67, 79, 90, 91, 95, 96, 108, 110, 111, 113, 114, 116, 117, 118, 119, 124, 129, 137, 140, 141, 143, 144, 151, 152, 154, 167], "lib": [2, 4, 30, 31, 36, 40, 47, 50, 54, 72, 79, 80, 90, 91, 93, 95, 96, 97, 98, 108, 110, 111, 114, 116, 117, 118, 119, 124, 128, 137, 150, 155, 160, 161, 164, 167], "experiment": 2, "math": [2, 3, 26, 40, 49, 64], "107": 2, "130": 2, "exponents": 2, "mantissas": 2, "floating16": 2, "floating32": 2, "floating64": 2, "floating128": 2, "recfloating16": 2, "recfloating32": 2, "recfloating64": 2, "recfloating128": 2, "size": [2, 3, 4, 5, 31, 43, 58, 80, 91, 119, 120, 135, 162, 164, 167], "fromuint": 2, "fromsint": 2, "base": [3, 5, 31, 60, 80, 119, 120, 151, 159], "element": [3, 4, 5, 7, 8, 26, 31, 34, 51, 133, 164], "myuint": [3, 31, 59], "0000_0101": [3, 31], "per": [3, 26, 31, 93], "default": [3, 5, 16, 31, 33, 38, 52, 59, 64, 118, 120, 129, 133, 167, 168], "binari": [3, 31], "h1a": [3, 31], "could": [3, 5, 31], "be": [3, 5, 26, 30, 31, 34, 36, 40, 47, 51, 52, 58, 59, 80, 91, 93, 108, 110, 113, 118, 119, 132, 133, 141, 150, 160, 161, 164, 167], "you": [3, 5, 7, 8, 22, 31, 58, 59, 60, 66, 80, 91, 136, 151, 159, 160], "can": [3, 5, 8, 14, 31, 36, 40, 47, 51, 52, 58, 59, 66, 80, 91, 93, 108, 110, 113, 151, 159], "use": [3, 5, 6, 22, 31, 34, 36, 37, 40, 47, 51, 52, 58, 66, 80, 88, 91, 93, 94, 97, 108, 110, 113, 118, 132, 133, 136, 137, 148, 151, 159, 160, 164, 167], "scala": [3, 4, 5, 6, 11, 12, 18, 30, 31, 34, 36, 37, 42, 50, 58, 60, 61, 62, 63, 64, 67, 68, 75, 76, 80, 93, 97, 110, 113, 114, 118, 123, 126, 128, 130, 131, 136, 137, 140, 141, 143, 144, 147, 152, 154, 155, 161, 162, 163, 165, 167, 169], "liter": [3, 31, 57], "mybool": [3, 4, 5, 6, 7, 31, 59], "downto": [3, 5, 26, 31, 34, 51, 58, 59, 110, 112, 118, 122, 129, 133, 159, 168], "rang": [3, 5, 9, 14, 31, 59, 80, 91, 120, 168], "for": [3, 4, 5, 9, 16, 26, 31, 34, 36, 40, 43, 44, 49, 51, 52, 58, 60, 62, 80, 91, 93, 110, 118, 119, 129, 133, 136, 137, 141, 143, 144, 145, 146, 151, 154, 160, 164, 165], "purpos": [3, 5, 31, 91, 160, 164], "omit": [3, 5, 31], "which": [3, 30, 31, 36, 37, 47, 51, 52, 58, 80, 91, 108, 110, 113, 130, 137, 145, 146, 160, 161, 164], "also": [3, 5, 8, 31, 37, 52, 58, 80, 110, 113], "allow": [3, 20, 36, 37, 52, 58, 80, 91, 108, 110, 119], "of": [3, 4, 5, 6, 7, 8, 10, 11, 12, 13, 14, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 26, 30, 31, 34, 36, 37, 40, 47, 51, 52, 58, 63, 66, 80, 88, 91, 93, 98, 108, 110, 113, 114, 116, 119, 120, 122, 128, 129, 130, 132, 133, 136, 137, 138, 141, 146, 150, 156, 159, 160, 161, 162, 164, 167], "with": [3, 4, 5, 7, 8, 26, 31, 33, 34, 37, 40, 41, 42, 51, 52, 58, 59, 62, 66, 85, 86, 87, 88, 91, 94, 102, 104, 105, 108, 110, 114, 116, 122, 128, 130, 132, 136, 137, 141, 143, 160, 162, 167], "11111111": [3, 5, 31], "10000000": [3, 5, 31], "00011110": [3, 31], "xorr": [3, 5, 31], "orr": [3, 5, 31, 36, 37, 164], "andr": [3, 5, 31], "rotateleft": [3, 5, 31], "log2up": [3, 8, 31, 38, 40, 49, 88, 119, 128, 133, 154, 159, 167], "rotateright": [3, 5], "clearal": [3, 5, 31], "setal": [3, 5, 31], "setallto": [3, 5, 31], "bitwis": [3, 5], "oper": [3, 5, 6, 19, 25, 30, 31, 51, 164], "invers": [3, 5], "assert": [3, 26, 40, 52, 137, 140, 141, 143, 144, 145, 154, 160], "getwidth": [3, 5, 26, 31, 41, 64, 100], "shift": [3, 5], "arithshift": 3, "left": [3, 5, 19, 25, 30, 51, 130], "result": [3, 5, 17, 19, 23, 24, 25, 30, 43, 44, 47, 51, 58, 59, 110, 113, 116, 132, 137, 140, 144, 160, 161, 164, 167], "logicshift": 3, "rotat": [3, 5], "set": [3, 5, 6, 7, 31, 36, 40, 51, 52, 66, 91, 108, 118, 122, 126, 128, 129, 130, 132, 136, 145, 154, 165], "all": [3, 4, 5, 7, 9, 26, 30, 31, 47, 51, 52, 58, 66, 80, 91, 110, 114, 159, 164, 167], "when": [3, 5, 6, 8, 10, 16, 21, 26, 30, 31, 33, 36, 37, 38, 40, 41, 42, 45, 48, 51, 52, 58, 59, 66, 69, 80, 85, 86, 87, 91, 93, 102, 104, 105, 110, 113, 114, 116, 118, 120, 122, 123, 124, 129, 130, 131, 132, 135, 136, 154, 158, 160, 163], "are": [3, 4, 5, 13, 36, 52, 58, 80, 91, 108, 113, 130, 132, 160, 164], "xf0": 3, "x0f": 3, "xff": [3, 5], "x0ff": 3, "0xf0": 3, "0x20": [3, 164], "would": [3, 52, 91, 120, 130, 136], "therefor": 3, "x20": 3, "elsewhen": [3, 40, 59, 64, 133, 167], "01": [3, 5], "otherwis": [3, 38, 40, 58, 59, 64, 110, 133, 167], "wrap": 3, "lsb": [3, 5, 6, 7, 31, 33, 120, 128, 130], "intosint": 3, "twocompl": 3, "en": [3, 52, 135, 159, 167], "mysint": [3, 5, 6], "abs": 3, "abswithsym": 3, "someth": [3, 5, 6, 10, 23, 30, 63, 66, 110, 132, 136, 160], "cast": [3, 5, 120], "an": [3, 6, 7, 13, 26, 34, 36, 37, 47, 51, 52, 58, 63, 66, 80, 88, 91, 110, 120, 122, 127, 128, 130, 132, 159, 160, 161, 164, 167, 169], "mybit": [3, 5, 6, 7, 8, 9, 31], "creat": [3, 4, 5, 6, 22, 26, 31, 34, 36, 43, 47, 66, 80, 88, 91, 108, 110, 113, 118, 120, 130, 138, 141, 151, 156, 159, 161, 167], "vector": [3, 4, 5], "myvec": [3, 5], "convers": 3, "uint_30": 3, "30": [3, 62, 128], "sint_30": 3, "booleandoinvert": 3, "if": [3, 5, 16, 23, 30, 31, 40, 42, 51, 58, 59, 86, 110, 118, 120, 129, 130, 132, 133, 136, 137, 141, 143, 145, 146, 151, 154, 159, 160, 164, 165, 167], "then": [3, 34, 51, 58, 91, 129, 132, 138], "we": [3, 5, 6, 7, 13, 36, 52, 91, 108, 110, 151, 154, 164], "get": [3, 4, 5, 26, 27, 30, 31, 36, 60, 91, 108, 110, 113, 126, 146, 148, 149, 151], "absolut": 3, "sint_n_4": 3, "abs_en": 3, "sint_n_3": 3, "booleandoab": 3, "b101": 3, "pattern": 3, "sint_n_128": 3, "128": [3, 4, 58, 96, 119, 133], "sym_ab": 3, "127": [3, 5], "hdl": [3, 5, 6, 7, 33, 50, 60, 62, 76, 82, 111, 124, 128, 129, 132, 135, 136, 147, 150, 155, 161, 163, 165], "offset": [3, 5, 26, 31, 37, 59, 91, 95, 118], "subdividein": [3, 5, 133], "slice": [3, 5], "strict": [3, 5, 133], "msb": [3, 5, 7, 31, 111, 120, 128], "at": [3, 5, 6, 11, 12, 16, 17, 21, 23, 24, 25, 30, 34, 52, 62, 91, 108, 110, 111, 114, 118, 130, 132, 137, 164, 169], "index": [3, 4, 5, 27, 36, 58, 63, 119, 133], "dynam": [3, 5, 8, 58, 80], "myuint_8bit": 3, "myuint_16bit": 3, "myuint_7bit": 3, "myuint_6bit": 3, "until": [3, 5, 26, 31, 36, 43, 44, 49, 52, 64, 108, 110, 113, 120, 133, 141, 143, 144, 145, 156, 165, 168], "myuint_4bit": 3, "equival": [3, 4, 5, 6, 7, 29, 110, 114, 128, 146, 165], "no": [3, 5, 14, 52, 60, 91, 133, 136], "revers": [3, 5, 31, 120], "occur": [3, 5, 52, 59, 130, 136], "read": [3, 5, 26, 33, 34, 36, 37, 40, 52, 91, 94, 104, 105, 112, 118, 122, 130, 135, 137, 146, 154, 167, 169], "leftmost": [3, 5], "high": [3, 5, 31, 40, 58, 80, 102, 118, 120, 160], "isneg": [3, 5], "mysint_16bit": 3, "slicescount": [3, 5], "subdivid": [3, 5], "sel": [3, 5, 24, 58, 120, 130, 133], "myuintword": 3, "myuint_128bit": 3, "96": [3, 5, 41], "95": [3, 5], "want": [3, 5, 58, 110, 160], "access": [3, 5, 13, 26, 30, 52, 58, 80, 91, 154], "order": [3, 5, 6, 119], "do": [3, 5, 6, 30, 34, 38, 47, 80, 91, 93, 110, 133, 141, 154, 160, 161, 164, 167], "myvector": [3, 5], "myrevuintword": 3, "through": [3, 5, 11, 91, 110], "output8": [3, 5], "piec": [3, 5, 37], "0xf": [3, 5, 95, 136], "0x5": [3, 5], "bitsrang": [3, 5], "valuerang": [3, 5], "expand": [3, 5], "getzero": [3, 5, 31], "getalltru": [3, 5], "validrang": [3, 5], "collect": [3, 5, 26, 141, 143], "immut": [3, 5], "concaten": [3, 5, 6], "mysint_1": 3, "myuint_32bit": 3, "x112233344": [3, 5], "automat": [3, 5, 16, 51, 80, 98, 130], "0x44": [3, 5], "lowest_8bit": 3, "https": [3, 30, 36, 52, 53, 55, 56, 60, 76, 80, 83, 84, 91, 93, 95, 96, 97, 106, 110, 121, 148, 149], "org": [3, 60, 91, 151], "wiki": [3, 83, 149], "align": [3, 111], "rountoodd": 3, "matlab": 3, "python2": 3, "roundtoup": 3, "carri": [3, 6, 43, 110, 167], "got": [3, 137, 164], "return": [3, 30, 31, 37, 51, 58, 63, 66, 91, 119, 128, 162, 164, 167], "so": [3, 91, 95, 119, 155], "mode": [3, 93, 129, 162], "b0": [3, 110, 118, 127, 160, 164], "equal": [3, 4, 5], "b1": [3, 4, 110, 164], "top": [3, 159, 160], "trim": 3, "symmetri": [3, 51], "highest": 3, "discard": 3, "rtl": [3, 18, 58, 59, 72, 78, 81, 99, 113, 116, 125, 129, 132, 135, 136, 137, 141, 143, 161, 163, 164, 169], "way1": 3, "section": 3, "symmetr": 3, "sym": 3, "20": [3, 30, 40, 51, 80, 95, 98, 128, 137], "fill": [4, 52, 96, 110, 111, 136, 141, 143, 161, 167], "type": [4, 6, 8, 27, 31, 63, 66, 114, 119, 128, 133, 135, 136, 146, 159], "data": [4, 7, 26, 27, 28, 30, 33, 34, 40, 48, 51, 52, 58, 60, 64, 66, 85, 91, 93, 95, 96, 104, 105, 110, 114, 119, 122, 128, 133, 135, 136, 141, 143, 154, 159, 160, 161, 162, 164, 167], "myvecofsint": [4, 31], "popul": [4, 80, 91], "differ": [4, 91], "myvecofmixeduint": [4, 31], "myvecof_xyz_ref": [4, 31], "iter": [4, 38, 120, 128], "on": [4, 14, 25, 26, 31, 36, 40, 91, 93, 95, 98, 108, 110, 119, 130, 146, 151, 154, 159, 160, 164], "map": [4, 26, 36, 51, 58, 64, 66, 91, 93, 106, 110, 118, 159, 165], "first": [4, 6, 36, 91, 115, 120, 128, 141, 151], "vec2": 4, "vec1": 4, "compar": [4, 7, 164], "mybits_16bit": [4, 5], "getbitswidth": [4, 7, 26, 33, 130], "println": [4, 5, 30, 63, 91, 98, 113, 126, 128, 137, 150, 154, 164], "widthof": [4, 26, 112, 128], "scount": 4, "condit": [4, 110, 130, 133, 136, 138, 164, 167], "sexist": 4, "scontain": 4, "sfindfirst": 4, "reducebalancedtre": 4, "op": [4, 30, 58], "reduc": [4, 66, 164], "shuffl": 4, "indexmap": 4, "actual": 4, "somewher": 4, "c1": 4, "how": [4, 36, 91, 108], "mani": [4, 36, 58, 91], "lower": 4, "than": [4, 26, 34, 36, 118, 156], "c2": 4, "zero": [4, 31, 40, 59, 111], "250": 4, "there": [4, 36, 52, 80, 91, 154, 164], "bigger": [4, 93, 156], "b2": 4, "u1found": 4, "u1": [4, 16], "u2": 4, "sum": [4, 44, 110, 161, 167], "togeth": 4, "sxxx": 4, "lambda": [4, 110, 113, 165], "mybits1": 5, "mybits2": 5, "mybits3": 5, "mybits4": 5, "1001_0011": 5, "readabl": [5, 26, 33, 34], "one": [5, 6, 10, 36, 40, 52, 58, 66, 80, 91, 93, 110, 141], "mybits5": 5, "initi": [5, 52, 59, 60, 91, 136], "10111000": 5, "few": [5, 52, 110], "mybits6": 5, "101": [5, 60, 133], "mybits7": 5, "declar": [5, 11, 15, 21, 22, 58, 161, 167], "infer": [5, 31, 63, 91, 128, 136], "from": [5, 7, 11, 13, 16, 26, 60, 91, 108, 110, 136, 137, 158, 167], "widest": 5, "need": [5, 16, 31, 52, 60, 91, 128, 133, 151], "prevent": [5, 108], "mismatch": [5, 14, 160], "error": [5, 13, 15, 22, 27, 41, 102, 123, 128, 130, 133, 151], "constant": [5, 14, 26, 130], "doe": [5, 110, 136], "that": [5, 22, 26, 30, 34, 40, 41, 44, 51, 52, 58, 59, 60, 63, 64, 66, 91, 93, 110, 112, 120, 128, 129, 130, 136, 141, 143, 162, 164, 167, 169], "below": [5, 110, 116], "1010": 5, "auto": [5, 9, 37, 118, 135], "widen": 5, "condxmayb": 5, "110000": 5, "xy": [5, 38], "all_1": 5, "check": [5, 19, 30, 52, 62, 120, 137, 141, 143, 154], "logic": [5, 27, 30, 36, 37, 43, 58, 69, 80, 91, 108, 123, 129, 161, 164, 167], "bits_10bit": 5, "bits_8bit": 5, "shift_8bit": 5, "clear": [5, 6, 31, 37, 44, 45, 48, 58, 59, 118, 120, 132, 141], "x42": [5, 13, 21], "cond": [5, 6, 16, 21, 31, 51, 58, 59, 64, 114, 119, 129, 132, 133, 135, 136, 164, 167], "notmyspecialvalu": 5, "mybits_32": 5, "x44332211": 5, "same": [5, 34, 66, 110, 113, 119, 128, 130, 133, 164], "but": [5, 13, 20, 30, 34, 52, 58, 80, 91, 110, 113, 132, 164], "necessari": [5, 136], "retain": [5, 108], "mybits_8bit": 5, "mybits_7bit": 5, "mybits_6bit": 5, "mybits_4bit": 5, "mybitsword": 5, "mybits_128bit": 5, "myrevbitsword": 5, "resizeleft": [5, 31, 130], "mybits_32bit": 5, "mybits_24bit": 5, "bits_8bits_1": 5, "bits_8bits_2": 5, "bits_8bits_3": 5, "cat": [5, 31], "0x11": 5, "maskedliter": [5, 6], "switch": [5, 8, 14, 24, 30, 33, 40, 51, 58, 59, 116, 124, 129, 130, 131, 164], "mux": [5, 16, 31, 33, 124, 130, 131], "1101": 5, "test1": 5, "test2": 5, "test3": 5, "wire": [6, 31, 52, 108, 110, 120, 129, 132, 161, 164], "net": 6, "list": [6, 37, 51, 80, 91, 96, 110, 111, 120, 128, 150, 165], "mybool_1": 6, "like": [6, 43, 66, 91, 129, 167], "verilog": [6, 8, 14, 18, 30, 37, 60, 62, 66, 67, 68, 79, 97, 108, 110, 116, 122, 124, 125, 127, 130, 132, 133, 135, 136, 137, 139, 147, 150, 151, 152, 156, 158, 160, 162, 163, 165, 169, 171], "mybool_2": 6, "code": [6, 30, 36, 52, 67, 91, 95, 108, 113, 137, 150, 159, 164], "abov": [6, 34, 113, 132], "mybool_3": 6, "unit": [6, 7, 26, 30, 31, 33, 40, 41, 42, 51, 58, 63, 85, 87, 94, 104, 105, 110, 118, 122, 129, 132, 136, 137, 138, 140, 141, 143, 144, 156, 159, 162, 164, 167], "none": [6, 40, 91, 133, 167], "setwhen": [6, 31, 37, 41, 118], "clearwhen": [6, 31, 41], "risewhen": 6, "fallwhen": 6, "res": 6, "xor": 6, "reginit": [6, 36, 40, 41, 123, 136, 164], "ack": [6, 95], "req": 6, "mind": 6, "last": [6, 40, 115, 119, 120, 132, 136, 164], "win": [6, 132, 136, 167], "regnext": [6, 11, 20, 22, 30, 33, 40, 48, 49, 58, 80, 136, 144, 160, 167], "clk": [6, 30, 51, 58, 108, 110, 118, 122, 127, 129, 135, 159, 160, 164, 167], "clockdomain": [6, 7, 11, 30, 40, 47, 52, 58, 80, 95, 96, 97, 110, 114, 119, 120, 129, 137, 138, 141, 143, 144, 154, 157, 158, 159, 160, 167], "edg": [6, 141], "initat": [6, 31], "rise": [6, 31, 58, 160, 167], "fall": [6, 31, 123, 160, 167], "booledg": 6, "toggl": [6, 93, 138, 141, 164], "detect": [6, 14, 161, 169], "edgebundl": 6, "each": [6, 7, 36, 40, 51, 59, 80, 91, 93, 110, 136, 137, 138], "add": [6, 16, 30, 58, 60, 80, 93, 97, 108, 110, 114, 119, 133, 151, 154, 159, 160], "three": [6, 63, 110, 132], "into": [6, 15, 34, 51, 58, 80, 91, 110, 132, 133, 145, 146, 159, 167], "singl": [6, 135, 160], "don": [6, 9, 31, 164], "care": [6, 9, 91], "argument": [6, 62, 113, 136, 164], "second": [6, 91, 108, 128, 167], "express": [6, 30, 136], "mask": [6, 36, 37, 118, 135], "maskedboolean": 6, "case": [7, 16, 22, 26, 30, 31, 33, 34, 36, 37, 38, 40, 41, 42, 43, 44, 45, 47, 48, 49, 51, 59, 63, 64, 66, 69, 85, 86, 87, 88, 91, 94, 95, 97, 100, 102, 104, 105, 114, 116, 118, 119, 122, 128, 129, 133, 136, 154, 161, 162, 165], "mybundl": [7, 128, 136], "extend": [7, 8, 10, 11, 12, 13, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 26, 30, 31, 33, 34, 36, 37, 38, 40, 41, 42, 43, 44, 45, 47, 48, 49, 51, 52, 58, 59, 63, 64, 66, 69, 85, 86, 87, 91, 94, 95, 96, 97, 100, 102, 104, 105, 108, 110, 114, 116, 118, 119, 122, 123, 125, 126, 127, 128, 129, 133, 136, 137, 140, 144, 154, 158, 159, 160, 161, 162, 164, 165, 167, 169], "bundleitem0": 7, "anytyp": 7, "bundleitem1": 7, "bundleitemn": 7, "color": [7, 31, 41, 44, 58, 63, 64, 100, 102, 110, 162, 167], "channelwidth": [7, 31, 44, 59, 119], "exampl": [7, 27, 31, 36, 91, 110, 114, 118, 119, 122, 128, 133, 137, 138, 154, 161, 164], "apb3": [7, 34, 37, 46, 51, 58, 78, 81, 82, 89, 93, 99, 112, 118, 122, 136], "definit": [7, 11, 15, 16, 17, 20, 22, 23, 24, 36, 58, 69, 116, 129, 167], "datawidth": [7, 26, 31, 34, 37, 42, 51, 58, 80, 85, 86, 87, 88, 90, 91, 93, 95, 96, 122, 161], "generat": [7, 30, 33, 37, 62, 66, 91, 97, 108, 110, 113, 129, 138, 159, 165], "color1": 7, "color2": 7, "assignfrombit": [7, 8, 26, 31, 33], "hi": [7, 31], "lo": [7, 31], "commondatabus": 7, "testbundl": 7, "compon": [7, 10, 11, 12, 13, 14, 15, 16, 17, 18, 21, 22, 23, 24, 25, 26, 30, 31, 33, 34, 36, 37, 38, 40, 41, 42, 43, 44, 45, 47, 48, 49, 51, 52, 58, 59, 62, 64, 66, 80, 95, 96, 97, 102, 108, 110, 114, 116, 118, 119, 122, 123, 125, 127, 128, 129, 133, 135, 136, 137, 138, 140, 141, 143, 144, 154, 158, 159, 160, 161, 162, 164, 165, 167, 169], "addrwr": 7, "datain": [7, 160], "addrrd": 7, "dataout": [7, 160], "mm": 7, "ram3rdparty_1w_1r": 7, "g_data_width": 7, "g_addr_width": 7, "g_vendor": 7, "intel_arria10_m20k": 7, "clk_in": 7, "readclockwir": [7, 160], "clk_out": 7, "addr_wr": 7, "addr_rd": 7, "input": [7, 13, 14, 30, 34, 37, 47, 52, 96, 108, 110, 114, 119, 120, 127, 128, 129, 136, 137, 160, 162, 164, 167], "output": [7, 13, 34, 52, 80, 96, 110, 114, 119, 127, 128, 129, 136, 137, 162, 164, 167], "imasterslav": [7, 31, 33, 40, 41, 42, 51, 58, 85, 86, 87, 94, 102, 104, 105, 122, 161, 162], "asmast": [7, 31, 33, 40, 41, 42, 51, 85, 87, 94, 102, 104, 105, 122, 162], "toxxx": 7, "flow": [7, 26, 34, 36, 40, 94, 98, 110, 112, 115, 117, 119, 136], "tostream": [7, 34, 40], "fromxxx": 7, "handshak": [7, 51], "payloadwidth": [7, 162, 167], "valid": [7, 26, 30, 31, 34, 36, 38, 40, 41, 51, 58, 87, 110, 112, 114, 119, 123, 133, 136, 141, 143, 163, 164], "readi": [7, 26, 36, 38, 40, 41, 51, 58, 91, 110, 119, 123, 141, 143, 159, 163, 164], "payload": [7, 26, 34, 36, 40, 41, 51, 58, 109, 112, 114, 119, 141, 143, 163, 164], "have": [7, 8, 22, 31, 40, 80, 91, 108, 118, 136, 160, 164], "implement": [7, 26, 36, 40, 51, 58, 80, 160, 164], "function": [7, 8, 22, 30, 37, 63, 66, 80, 91, 113, 116, 128, 129, 136, 159, 162, 167], "should": [7, 26, 59, 60, 91, 119, 132], "direct": [7, 15, 52, 58, 59, 80, 129, 162, 169], "signal": [7, 13, 14, 15, 16, 27, 36, 37, 47, 51, 52, 58, 59, 66, 96, 108, 119, 122, 128, 129, 130, 132, 136, 141, 159, 160, 164], "view": 7, "overrid": [7, 22, 26, 30, 31, 33, 40, 41, 42, 51, 63, 85, 87, 91, 94, 102, 104, 105, 122, 128, 162, 164], "enumer": [8, 31], "object": [8, 26, 30, 31, 33, 34, 36, 40, 42, 43, 50, 52, 64, 67, 79, 80, 91, 95, 96, 97, 114, 118, 119, 125, 126, 129, 136, 137, 140, 141, 143, 144, 154, 159, 161, 164, 167], "element0": 8, "element1": 8, "elementn": 8, "newel": [8, 31, 33, 40, 118, 125], "vhdl": [8, 14, 18, 31, 37, 40, 43, 47, 50, 60, 66, 67, 68, 78, 116, 122, 124, 130, 132, 133, 135, 136, 139, 147, 150, 155, 156, 158, 162, 163, 165, 169, 171], "defaultencod": [8, 31, 118], "encodingofyourchoic": [8, 31], "out": [8, 13, 14, 17, 23, 30, 31, 33, 37, 40, 41, 42, 43, 44, 45, 47, 48, 49, 51, 52, 58, 59, 69, 85, 91, 94, 95, 102, 104, 105, 110, 114, 116, 118, 122, 125, 128, 129, 135, 136, 137, 140, 144, 154, 159, 160, 161, 162, 164, 167, 169], "myenum": 8, "nativ": [8, 31, 83], "binarysequenti": [8, 40], "statecount": [8, 31, 48, 120], "binaryonehot": [8, 31, 116, 118], "graysequenti": [8, 116], "static": [8, 63], "encod": [8, 31], "myenumstat": 8, "e0": 8, "e1": 8, "e2": 8, "e3": 8, "spinalenumencod": [8, 116], "staticencod": 8, "dynamicencod": 8, "myenumdynam": 8, "uartctrltxstat": [8, 31, 40, 118], "sidl": [8, 31, 118], "sstart": [8, 31, 118], "sdata": [8, 31, 118], "spariti": [8, 31, 118], "sstop": [8, 31, 118], "statenext": [8, 31, 33], "visibl": [8, 31, 154], "its": [8, 21, 31, 59, 80, 91, 108, 110, 120, 164], "spinalenumel": [8, 154], "spinalenumcraft": [8, 154], "enum": [9, 28, 59, 125, 129], "bundl": [9, 13, 15, 20, 22, 28, 30, 33, 34, 36, 37, 39, 40, 41, 42, 43, 44, 45, 47, 48, 49, 51, 58, 59, 64, 66, 69, 80, 85, 86, 87, 94, 97, 100, 102, 104, 105, 110, 114, 116, 118, 119, 122, 127, 128, 129, 136, 137, 140, 144, 154, 159, 160, 161, 162, 163, 165, 167, 169], "assigndontcar": 9, "bitvector": [9, 28, 30, 120, 128, 130, 154, 167], "itmatch": [9, 31], "toplevel": [10, 11, 12, 13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 30, 46, 52, 59, 91, 97, 98, 108, 110, 116, 123, 125, 127, 129, 135, 137, 154, 159, 160, 161], "42": [10, 12, 16, 17, 18, 19, 23, 58, 59, 63, 66, 104, 105, 133, 136, 137, 154, 156], "66": 10, "eras": 10, "complet": [10, 62, 106, 137], "previous": [10, 47], "sourc": [10, 11, 13, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 44, 58, 60, 62, 91, 119, 155, 159, 164], "file": [10, 11, 13, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 60, 62, 67, 98, 118, 151, 159, 164, 167], "locat": [10, 11, 13, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25], "via": [10, 11, 13, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 51, 110], "stack": [10, 11, 13, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25], "trace": [10, 11, 13, 15, 16, 17, 18, 20, 21, 22, 23, 24, 25, 137], "allowoverrid": 10, "clka": [11, 141, 159, 160], "extern": [11, 30, 37, 95, 96, 141, 160, 161, 167], "clkb": [11, 141, 159, 160], "rega": [11, 30], "reg": [11, 20, 23, 26, 27, 33, 36, 37, 38, 40, 41, 45, 47, 49, 51, 52, 58, 59, 64, 66, 69, 75, 80, 108, 110, 112, 114, 116, 118, 129, 130, 132, 136, 137, 154, 158, 160, 164, 167], "playdev": [11, 12], "834": [11, 12], "regb": [11, 30], "835": 11, "tmp": [11, 13, 21, 22, 98, 133, 137, 164, 167], "838": 11, "regist": [11, 14, 34, 36, 40, 45, 51, 52, 59, 108, 110, 118, 130, 132, 136, 154, 160, 164, 167], "addtag": [11, 97, 159, 160, 167], "asyncfifo": 11, "poptopushgray": 11, "ptrwidth": 11, "pushtopopgray": 11, "pushcc": 11, "clockingarea": [11, 47, 58, 80, 136, 158, 160, 167], "pushclock": [11, 119, 141], "pushptr": 11, "counter": [11, 30, 37, 40, 41, 45, 47, 51, 58, 59, 64, 66, 69, 80, 116, 118, 120, 132, 137, 154, 158, 159, 160, 164, 167], "depth": [11, 51, 52, 58, 60, 64, 76, 119, 128, 136, 141, 143, 150, 162], "pushptrgray": 11, "togray": [11, 120], "valuenext": [11, 120], "init": [11, 14, 37, 38, 40, 41, 45, 47, 49, 51, 52, 58, 59, 60, 69, 80, 91, 110, 115, 116, 118, 129, 130, 135, 136, 137, 144, 154, 160, 167], "popptrgray": 11, "full": [11, 12, 37], "isful": 11, "popcc": 11, "popclock": [11, 119, 141], "popptr": 11, "empti": [11, 30, 113, 127], "isempti": 11, "line": [12, 164, 167], "831": 12, "832": 12, "partial": 12, "chain": [12, 98], "posit": 12, "becaus": [12, 36, 40, 66, 108, 167, 169], "nocombloopcheck": 12, "veril": [12, 75, 137, 139, 147, 152, 164], "inout": [13, 105, 122], "io": [13, 14, 20, 22, 30, 31, 33, 34, 37, 38, 39, 40, 42, 43, 44, 45, 47, 48, 49, 51, 52, 58, 59, 60, 69, 78, 81, 91, 94, 95, 96, 97, 102, 105, 110, 114, 116, 118, 119, 122, 127, 128, 129, 130, 133, 135, 136, 137, 138, 140, 141, 143, 144, 148, 154, 156, 158, 160, 161, 162, 163, 164, 167, 169, 171], "current": [13, 30, 33, 40, 52, 62, 96, 119, 120, 159, 160], "attempt": 13, "io_a": [13, 15, 16, 20], "driven": [13, 52, 164], "by": [13, 22, 26, 30, 31, 34, 36, 40, 47, 48, 51, 52, 58, 66, 80, 88, 91, 93, 97, 108, 110, 113, 128, 136, 160, 162, 164, 167], "isn": [13, 20, 22, 164, 169], "chang": [13, 26, 52, 91], "now": [13, 30, 113, 133], "overlap": [14, 130], "clock": [14, 30, 40, 47, 58, 80, 93, 97, 118, 132, 138, 141, 143, 159, 160, 167], "cross": 14, "hierarchi": [14, 52, 66], "violat": [14, 66], "combinatori": [14, 16, 131], "loop": [14, 43, 66, 131], "latch": [14, 52, 58, 75], "undriven": 14, "unreach": [14, 133], "statement": [14, 30, 133], "crossclockdomain": [14, 160, 167], "setsynchronouswith": 14, "buffercc": [14, 40, 80, 120, 160], "driver": [14, 93, 95], "nullpointerexcept": 14, "defin": [14, 15, 16, 17, 23, 36, 38, 51, 58, 59, 66, 80, 91, 108, 110, 116, 129, 130, 132, 159, 160, 162, 164, 167], "scope": [14, 43, 110], "clone": [14, 60, 64, 76, 128, 148, 151], "unassign": 14, "less": [15, 167], "was": [15, 22, 30, 120, 122, 123, 132, 164], "provid": [15, 40, 91, 110, 113, 128, 164], "allowdirectionlessio": [15, 30], "muxlist": [16, 133], "miss": [16, 133], "muxlistdc": [16, 133], "seq": [16, 37, 106, 110, 119, 120, 125, 128], "except": [18, 118, 169], "thread": [18, 91, 138, 141, 156, 169], "main": [18, 30, 36, 37, 50, 61, 79, 80, 91, 93, 97, 118, 129, 135, 137, 140, 141, 143, 144, 154, 159, 160, 161, 167], "java": [18, 60, 63, 66, 75, 146, 148, 149, 151], "lang": 18, "operand": [19, 25, 51], "right": [19, 25, 30, 51, 66, 130], "101010": [19, 154], "against": 19, "allowoutofrangeliter": 19, "spinalconfig": [19, 30, 40, 52, 129, 135, 137, 160], "var": [21, 43, 44, 63, 108, 130, 140, 144, 145, 167], "null": [21, 30, 31, 40, 42, 51, 58, 80, 86, 90, 93, 123, 129, 150, 160, 165, 169], "outsid": [21, 119], "cloneof": [22, 30, 51, 58, 66, 128], "abl": 22, "retriev": [22, 66], "construct": [22, 66, 80, 164], "itself": [22, 136], "rgb": [22, 28, 39, 46, 51, 59, 64, 101, 102, 110, 119, 135, 163], "stream": [22, 26, 34, 36, 38, 39, 41, 51, 58, 64, 79, 80, 87, 94, 102, 110, 115, 117, 127, 164], "capabl": [22, 88, 91, 93], "tester": [22, 29, 164], "playdevmessag": 22, "datatyp": [22, 26, 51, 58, 64, 104, 105, 112, 119, 128, 136, 141, 143, 161], "two": [22, 40, 63, 108, 110, 113, 130, 132, 160, 164], "way": [22, 58, 133, 136], "solv": 22, "place": [22, 26], "arg": [22, 30, 50, 63, 66, 79, 91, 97, 119, 129, 135, 140, 141, 143, 144, 154, 159, 160, 161, 167], "your": [22, 47, 60, 66, 110, 151], "self": [22, 110, 164], "xlen": [22, 126], "memoryaddress": 22, "implicit": [22, 110, 120, 138], "xlenconfig": 22, "address": [22, 26, 34, 36, 48, 52, 80, 85, 91, 92, 112, 118, 135, 154], "debugmemori": 22, "config": [22, 27, 30, 31, 34, 40, 42, 51, 58, 60, 80, 85, 86, 87, 92, 94, 100, 120, 150, 160, 161, 167], "inputaddress": 22, "someaddress": 22, "debug": [22, 58, 67, 80, 83, 118, 129], "scopeproperti": [22, 165], "somethingels": [23, 110], "allowunsetregtoavoidlatch": 23, "duplic": [24, 133], "here": [26, 36, 47, 52, 60, 69, 80, 91, 108, 118, 130, 132, 135, 137, 154, 160, 164, 165], "busdatawidth": [26, 112, 118], "bitoffset": [26, 112], "write": [26, 33, 34, 37, 40, 52, 87, 88, 91, 94, 104, 105, 112, 118, 122, 135, 154], "onwrit": [26, 112], "dothat": [26, 112], "onread": [26, 112], "nonstopwrit": [26, 112], "readandwrit": [26, 112], "readmultiword": [26, 112], "writemultiword": [26, 112], "createwriteon": [26, 112], "createreadwrit": [26, 112], "createanddriveflow": [26, 34, 112], "drive": [26, 34, 47, 51, 52, 84, 91, 112, 114, 119], "driveandread": [26, 34, 37, 112], "driveflow": [26, 112], "readstreamnonblock": [26, 34, 112], "validbitoffset": [26, 34, 112], "payloadbitoffset": [26, 34, 112], "dobitsaccumulationandclearonread": [26, 112], "busslavefactoryel": 26, "hashmap": [26, 30], "trait": [26, 33, 91, 110, 118], "area": [26, 27, 33, 36, 37, 40, 41, 47, 52, 58, 64, 66, 80, 91, 102, 108, 110, 160, 163, 164, 165], "wordcount": [26, 52, 135, 154, 159, 167], "valuebit": 26, "word": [26, 30, 52, 80, 88], "id": [26, 79, 80, 91, 93, 95, 110, 119], "wordid": 26, "datawrapp": 26, "ask": [26, 34, 110, 120, 151], "make": [26, 31, 34, 60, 108, 113, 148, 151, 152, 154], "done": [26, 30, 31, 38, 62, 91, 113, 119, 120, 137, 151, 156, 160], "specifi": [26, 80, 91, 93, 97, 110, 169], "where": [26, 36, 80, 91, 160, 161, 167], "answer": [26, 114], "busslavefactoryread": 26, "writabl": [26, 34], "request": [26, 36, 60, 91, 110, 114, 120], "busslavefactorywrit": 26, "execut": [26, 30, 36, 91, 108, 110, 133, 136, 156, 159, 167], "busslavefactoryonwrit": 26, "busslavefactoryonread": 26, "bus": [26, 31, 34, 36, 37, 51, 88, 90, 91, 95, 96, 97, 106, 115, 118, 122, 165], "busslavefactorynonstopwrit": 26, "array": [26, 30, 31, 50, 58, 59, 63, 79, 91, 97, 110, 129, 135, 140, 141, 143, 144, 154, 159, 160, 161, 167], "arraybuff": 26, "elementsperaddress": 26, "more": [26, 36, 62, 129], "structur": [26, 27], "group": 26, "mutabl": [26, 30, 141, 143], "privat": [26, 159], "addaddressableel": 26, "getorelseupd": [26, 30], "onli": [26, 31, 36, 52, 58, 80, 88, 91, 118, 119, 136, 151, 159], "thing": [26, 27, 34, 47, 52, 91, 110, 133], "build": [26, 52, 60, 67, 76, 80, 91, 108, 110, 148, 149, 151, 152], "addprepoptask": [26, 33, 159], "avalonmm": [26, 89, 99, 112], "addresswidth": [26, 31, 34, 37, 42, 51, 58, 80, 85, 86, 87, 88, 90, 91, 95, 96, 161], "writedata": [26, 80, 118, 135], "readdatavalid": [26, 88], "readdata": [26, 135], "getavalonconfig": 26, "avalonmmconfig": [26, 88], "pipelin": [26, 80, 88, 110], "simpl": [26, 34, 90, 110, 114, 119, 129, 135, 167], "configur": [26, 31, 51, 80, 88, 91, 148, 151, 160], "avalon": [26, 84, 88, 97, 117], "copi": [26, 88, 91], "some": [26, 36, 38, 43, 47, 51, 52, 91, 97, 110, 118, 123, 129, 154, 161, 167], "paramet": [26, 66, 80, 91, 93, 118, 136, 159, 160, 163, 164], "usebyteen": [26, 88], "usewaitrequestn": [26, 88], "appli": [26, 38, 40, 52, 58, 64, 91, 107, 128, 137, 160, 164], "readatcmd": 26, "readatrsp": 26, "stage": [26, 34, 40, 110, 119, 160, 167], "job": 26, "apb3slavefactori": [26, 34, 37, 112], "apb3uartctrl": [26, 34, 51, 80], "rst": 27, "sphinx": 27, "sphinxcontrib": 27, "wavejson": 27, "name": [27, 37, 47, 66, 91, 98, 116, 118, 129, 136, 159, 160, 164], "pclk": 27, "wave": [27, 137], "nclk": 27, "clk0": 27, "phnlphnl": 27, "clk1": 27, "xhlhlhl": 27, "clk2": 27, "hphplnln": 27, "clk3": 27, "nhnhplpl": 27, "clk4": 27, "xlh": 27, "hx": 27, "pdf": [27, 53, 55, 56, 73, 74, 118, 171], "non": [27, 34], "relax": 27, "json": [27, 118], "javascript": 27, "stuff": [27, 47, 52], "lane": [27, 110], "chees": 27, "toctre": 27, "glob": 27, "introduct": 27, "cheddar": 27, "stilton": 27, "welcom": 27, "document": 27, "maxdepth": 27, "titleson": 27, "about": [27, 110], "start": [27, 40, 52, 60, 91, 120, 132, 159], "semant": 27, "sequenti": 27, "design": [27, 80, 145, 160, 167], "other": [27, 30, 58, 108, 119, 129], "languag": [27, 36, 114], "featur": [27, 31, 58, 80, 136, 164], "librari": [27, 114, 137, 167], "simul": [27, 116, 137, 140, 141, 143, 145, 146, 154, 156], "legaci": 27, "develop": 27, "factori": [28, 34, 66, 80, 91, 118], "busslavefactori": [28, 37, 58, 102, 106, 112], "busslavefactorydelay": 28, "avalonmmslavefactori": 28, "wavedrom": 28, "mill": [28, 60], "app": [28, 30, 36, 40, 42, 43, 52, 67, 95, 96, 114, 119, 126, 137, 164], "vga": [28, 39, 78, 81, 82, 84, 101, 117], "apb": [28, 33, 37, 42, 51, 80, 86, 88, 118, 122, 136], "sbt": [29, 61, 67, 68, 76, 79, 151], "introduction_to_mil": 29, "__": 29, "compil": [29, 62, 63, 98, 110, 114, 119, 137, 140, 141, 143, 144, 148, 150, 154, 164], "altern": [29, 160], "test": [29, 66, 114, 119, 137, 164], "teston": 29, "xxxxx": 29, "runmain": [29, 62], "dev": [29, 30, 60, 76, 93, 95, 96, 110, 148, 149], "ivy2": 29, "publishloc": [29, 76], "uml": 30, "foreachexpress": 30, "foreachxxx": 30, "walkxxx": 30, "myexpress": 30, "walkexpress": 30, "remapexpress": 30, "graph": [30, 91], "com": [30, 36, 52, 53, 55, 56, 60, 71, 76, 80, 83, 84, 93, 95, 96, 97, 106, 110, 121, 148, 149, 171], "blob": [30, 36, 53, 55, 56, 80, 83, 84, 93, 95, 97, 106], "src": [30, 36, 61, 80, 93, 97, 118, 151], "intern": [30, 47, 91, 160], "phase": [30, 49, 108], "findalladdersmanuali": 30, "printbasetyp": 30, "messag": [30, 123], "string": [30, 31, 50, 63, 79, 97, 118, 123, 129, 135, 140, 141, 143, 144, 150, 154, 159, 160, 161, 164, 167, 168], "impl": 30, "pc": [30, 60, 80, 110, 129], "phasecontext": 30, "reccompon": 30, "children": 30, "foreach": [30, 136, 159], "dslbodi": 30, "foreachstat": 30, "recstat": 30, "recexpress": 30, "ts": 30, "treestat": 30, "found": 30, "hasnetlistimpact": 30, "tostr": 30, "super": 30, "earli": 30, "addtransformationphas": 30, "late": 30, "phasesinsert": 30, "insert": [30, 36, 110], "indexwher": 30, "isinstanceof": 30, "phaseverilog": 30, "generateverilog": 30, "runtim": [30, 62], "v1": [30, 62, 121], "git": [30, 60, 62, 110, 148, 151], "head": [30, 62, 95, 110], "3100c81b37a04715d05d9b9873c3df07a0786a9b": 30, "jvm": [30, 62, 75, 155, 157, 165], "memori": [30, 36, 51, 52, 62, 91, 154], "8044": 30, "0mib": [30, 62], "date": [30, 62, 151], "2021": 30, "33": [30, 41, 128], "progress": [30, 62], "000": [30, 62, 133], "elabor": [30, 62, 66, 91, 108, 130, 132, 165], "163": 30, "transform": [30, 34, 62, 91], "191": 30, "218": [30, 151], "ec8cd9f513566b43cbbdb08d0df4dee1f0fee655": 30, "l2487": 30, "myphas": 30, "phaseinferwidth": 30, "mysign": [30, 51, 58, 165], "removeassign": 30, "removestat": 30, "setasdirectionless": 30, "setnam": [30, 118, 159, 161, 164], "mysubcompon": [30, 59], "pull": [30, 151, 161, 167], "mycompon": [30, 31, 59, 164, 165], "rework": 30, "mycod": 30, "ffio": 30, "buf1": [30, 160], "keepattribut": 30, "addattribut": [30, 98, 129, 135], "dont_touch": 30, "buf": 30, "ios": 30, "getallio": 30, "tolist": 30, "getnam": [30, 159, 161, 164], "noth": [30, 91, 159], "els": [30, 31, 42, 51, 64, 86, 110, 118, 128, 130, 141, 146, 160, 161, 164, 165, 167], "isinput": 30, "disabl": 30, "lint": [30, 58, 62, 68, 75], "_wrap": 30, "isoutput": 30, "spinalverilog": [30, 36, 42, 50, 52, 79, 95, 96, 97, 110, 118, 127, 129, 160], "mytoplevel": [30, 61, 62, 67, 69, 129, 159, 167], "atbeginingofcurrentcompon": 30, "bodi": [30, 108, 113, 156], "symbol": [30, 54, 88, 118], "tree": [30, 95, 96], "ast": 30, "ctx": 30, "push": [30, 51, 58, 63, 114, 119, 141, 143, 162, 164, 167], "append": 30, "instead": [30, 91, 110, 160], "context": [30, 108], "swapcontext": 30, "swap": 30, "keep": [30, 37, 80, 91, 129], "refer": [30, 40, 91, 130, 138, 158, 164, 167], "old": 30, "content": [30, 91], "ret": [30, 164], "block": [30, 34, 52, 58, 113, 150], "added": 30, "recent": [30, 40, 91], "restor": 30, "origin": [30, 91, 122], "call": [30, 37, 40, 63, 80, 108, 154, 161, 167], "appendback": 30, "modifi": [30, 108, 119], "databas": 30, "ani": [30, 60, 91, 110, 151], "key": [30, 33, 64], "somehow": 30, "vexriscv": [30, 74, 82, 84, 108, 165], "fpu": 30, "cpudecod": 30, "fpudispatch": 30, "latencyanalysi": [30, 120], "vex": 30, "decod": [30, 51, 110], "arbitr": 30, "isvalid": [30, 110], "cpursp": 30, "plugin": [30, 58, 80, 108, 164], "port": [30, 47, 58, 69, 96, 122, 129, 135, 136, 154, 159, 161], "rsp": [30, 31, 38], "cpuwriteback": 30, "fpuadd": 30, "writeback": 30, "fpu_commit": 30, "commitlog": 30, "rs1": 30, "mantissa": 30, "merg": [30, 159], "mul": [30, 79, 82, 84, 110, 121], "fma": 30, "short": [30, 136], "shortpip": 30, "3b87c898cb94dc08456b4fe2b1e8b145e6c86f63": 30, "util": [30, 52, 91, 140, 144], "l620": 30, "mytoplevelverilog": [30, 62, 67], "cda": 30, "rawrr": [30, 125, 164], "sub": [30, 58, 108], "cdb": 30, "miaou": [30, 98, 125, 164], "clkc": 30, "combinit": [30, 131], "cdc": 30, "regc": 30, "report": [30, 98, 159, 161], "linkedhashset": 30, "walkcompon": 30, "walkstat": 30, "foreachclockdomain": 30, "cd": [30, 60, 67, 76, 148, 151], "mkstring": 30, "filter": 30, "rawrr_clk": 30, "miaou_clk": 30, "xyz": [31, 168], "alow": 31, "red": [31, 119], "green": [31, 119], "blue": [31, 63, 119], "isblack": [31, 119], "iswhit": 31, "hsync": [31, 41, 102], "vsync": [31, 41, 102], "vgain": 31, "instanc": [31, 34, 88, 108, 127, 128, 161, 167], "vgaout": 31, "whole": 31, "vgainrgbisblack": 31, "black": 31, "cmd": [31, 36, 38, 58, 60, 119], "forget": 31, "bracket": 31, "around": 31, "selwidth": [31, 42, 51, 86], "useslaveerror": [31, 42, 51, 86], "paddr": [31, 42, 51, 58, 86, 136], "psel": [31, 42, 51, 58, 86], "penabl": [31, 42, 51, 58, 86], "preadi": [31, 42, 51, 58, 86], "pwrite": [31, 42, 51, 58, 86, 136], "pwdata": [31, 42, 51, 58, 86], "prdata": [31, 42, 51, 58, 86], "pslverror": [31, 42, 51, 86], "usag": [31, 91, 118, 129], "apbconfig": [31, 42, 86], "public": 31, "busa": [31, 90], "busb": [31, 90], "asslav": [31, 51], "flip": [31, 110, 119], "masterbus": 31, "slavebus": 31, "spine": 31, "master": [31, 34, 38, 40, 41, 42, 51, 52, 53, 55, 56, 58, 60, 80, 87, 91, 94, 97, 98, 102, 104, 105, 106, 110, 114, 115, 119, 122, 127, 136, 161, 162, 164, 171], "slave": [31, 33, 34, 37, 38, 40, 41, 42, 51, 52, 58, 80, 87, 91, 94, 97, 102, 110, 114, 118, 119, 122, 127, 161, 162, 164], "version": [31, 60, 118], "spinalenum": [31, 33, 40, 59, 118, 125, 133], "encodingofyouchoic": 31, "sumofwidth": 31, "0100": 31, "0001": [31, 129], "due": [31, 132, 136], "jtag": [32, 58, 78, 81, 82, 84, 117, 121], "tap": 32, "idcod": 32, "uart": [32, 39, 78, 81, 82, 94, 97, 112, 114, 115, 117, 119, 129, 130, 160], "pinesec": 32, "slot": 32, "led": [33, 40, 110], "uid": 33, "0x87654321": [33, 105], "simplejtagtap": 33, "jtagtap": 33, "idcodearea": 33, "x87654321": 33, "instructionid": 33, "switchsarea": 33, "keysarea": 33, "ledsarea": 33, "builder": [33, 109], "tms": 33, "tdi": 33, "tdo": 33, "tck": [33, 80], "jtagstat": 33, "reset": [33, 40, 47, 51, 52, 58, 59, 80, 83, 95, 108, 110, 120, 122, 127, 129, 130, 136, 138, 141, 145, 158, 159, 160, 164, 167], "idl": [33, 40, 114, 116], "ir_select": 33, "ir_captur": 33, "ir_shift": 33, "ir_exit1": 33, "ir_paus": 33, "ir_exit2": 33, "ir_upd": 33, "dr_select": 33, "dr_captur": 33, "dr_shift": 33, "dr_exit1": 33, "dr_paus": 33, "dr_exit2": 33, "dr_updat": 33, "jtagfsm": 33, "state": [33, 38, 40, 51, 52, 69, 114, 116, 118, 120], "randboot": [33, 136], "ir": 33, "instructionwidth": 33, "jtagtapaccess": 33, "fsm": [33, 51, 58, 114, 116], "instruct": [33, 110, 133], "instructionshift": 33, "bypass": [33, 110], "ip": [33, 51, 60, 75, 79, 84, 97, 124, 135, 150, 155, 163, 165], "altera": [33, 97, 98], "gettdi": 33, "gettm": 33, "settdo": 33, "getstat": 33, "getinstruct": 33, "setinstruct": 33, "docaptur": 33, "doshift": 33, "doupdat": 33, "doreset": 33, "jtaginstruct": 33, "instructionhit": 33, "jtaginstructionread": 33, "shifter": [33, 40], "jtaginstructionwrit": 33, "cleanupd": 33, "store": [33, 164], "jtaginstructionidcod": 33, "end": [33, 47, 51, 58, 108, 110, 118, 120, 122, 129, 130, 135, 159, 160, 164], "ahb": [33, 88, 89], "axi": [33, 75, 80, 88, 112, 115], "uartctrl": [34, 39, 51, 80, 92, 129, 130, 158, 160, 167], "rx": [34, 40, 118, 129], "fifo": [34, 51, 58, 64, 117, 119, 128, 129, 142, 162, 164, 167], "clockdivid": [34, 40, 160], "rw": [34, 37, 95, 110, 118], "frame": [34, 40, 92, 94, 102, 118], "uartctrlframeconfig": [34, 40], "writecmd": [34, 40], "writebusi": 34, "apb3config": [34, 37, 42, 51, 86, 118, 136], "getapb3config": [34, 122], "uartctrlconfig": [34, 40, 51, 80, 94, 165], "uartctrlgener": [34, 40, 80, 94], "rxfifodepth": [34, 80], "instanti": [34, 47, 51, 52, 58, 80, 138, 159, 160, 169], "control": [34, 80, 85, 91, 93], "busctrl": [34, 37, 102], "convert": [34, 91, 110], "connect": [34, 51, 80, 91, 110, 130, 159, 161, 162, 167], "datawidthmax": [34, 40, 80, 94], "avoid": [34, 137, 146, 160, 164, 167], "lose": 34, "command": 34, "between": [34, 52, 80, 110, 130, 160, 164], "just": [34, 60, 91, 164], "occup": [34, 119], "take": [34, 91, 110, 130, 136, 137], "protocol": 34, "br": 34, "queue": [34, 40, 51, 58, 63, 119, 141, 143, 162, 164, 167], "xd": [35, 36], "ohmask": [36, 120], "onmask": 36, "reader": 36, "packag": [36, 60, 114, 137], "spinaldoc": [36, 53, 55, 56, 114, 137, 171], "advanc": 36, "postfixop": [36, 114], "slotsdemo": 36, "slotscount": 36, "hardwar": [36, 51, 66, 91, 108, 110, 132, 165, 167], "note": [36, 110, 123, 125, 130, 164], "yield": [36, 49, 110, 133, 165], "mix": 36, "age": 36, "count": [36, 40, 59, 119, 133, 160, 164], "sinc": 36, "cycl": [36, 40, 52, 59, 80, 93, 110, 120, 132, 136, 137], "behaviour": [36, 51], "removeit": 36, "interfac": [36, 51, 83, 93, 130], "later": [36, 37, 80, 110, 164], "alloc": 36, "free": [36, 160], "freeoh": 36, "hot": 36, "fire": [36, 115, 119], "remov": [36, 159], "given": [36, 51, 113, 160, 164], "assum": [36, 52], "oh": 36, "mean": [36, 59, 91, 110], "facil": 36, "select": [36, 93, 119, 129], "tilelink": [36, 89], "hub": 36, "008c73f1ce18e294f137efe7a1442bd3f8fa2ee0": 36, "coher": [36, 91], "l376": 36, "dram": 36, "sdr": [36, 82, 93], "ddr": [36, 93], "1edba1890b5f629b28e5171b3c449155337d2548": 36, "sdram": [36, 78, 81, 82], "xdr": [36, 92], "tasker": 36, "l202": 36, "naxriscv": [36, 74, 108], "cpu": [36, 51, 58, 74, 75, 76, 78, 79, 81, 82, 83, 91, 95, 96, 108, 109, 129, 161, 165], "timer": [37, 93, 158, 167], "tick": [37, 40, 120, 158, 167], "limit": 37, "baseaddress": [37, 102], "ticksen": 37, "len": 37, "clearsen": 37, "prototyp": 37, "curri": 37, "funcnam": 37, "arg1": 37, "arg2": 37, "arg3": 37, "nice": [37, 40], "syntax": 37, "inner": 37, "drivefrom": [37, 102, 110], "createreadandwrit": 37, "length": [37, 40, 91, 95, 119, 120], "busclear": 37, "iswrit": 37, "pinsec": [37, 78, 79, 82, 83, 127], "soc": [37, 74, 78, 79, 81, 82, 83, 84, 90, 91, 113, 155, 165], "interrupt": [37, 62, 80, 92, 96, 97, 118], "prescal": 37, "veri": 37, "similar": 37, "integr": 37, "reload": 37, "timera": 37, "timerb": 37, "timerc": 37, "timerd": 37, "0x00": 37, "0x40": [37, 118], "0x50": 37, "0x60": 37, "0x70": 37, "interruptctrl": 37, "0x10": 37, "pend": 37, "mandelbrot": [38, 129], "pixeltask": 38, "pixelresult": 38, "sfix": 38, "pixelsolvergener": 38, "fixamplitud": 38, "fixresolut": 38, "iterationlimit": 38, "iterationwidth": 38, "iterationtyp": 38, "fixtyp": 38, "typedef": [38, 66, 128], "pixelsolv": 38, "share": [38, 60, 79, 84, 150], "calcul": [38, 40, 47, 49, 113, 162, 167], "xx": [38, 118], "yy": 38, "uartctrltx": 39, "uartctrlrx": 39, "testbench": [39, 111, 114, 119, 138], "pariti": 40, "stopbit": 40, "datalength": 40, "rxd": [40, 94], "txd": [40, 94], "clockdividerwidth": [40, 80, 94], "presamplings": [40, 80, 94], "samplings": [40, 80, 94], "postsamplings": [40, 80, 94], "baudrat": 40, "fclk": 40, "rxsampleperbit": 40, "ispow2": [40, 128, 167], "spinalwarn": 40, "odd": 40, "major": 40, "vote": 40, "uartparitytyp": 40, "even": 40, "uartstoptyp": 40, "tobitcount": 40, "stop": 40, "see": 40, "setclockdivid": 40, "clkfrequenc": 40, "hertznumb": [40, 120, 128, 161], "frequenc": [40, 47, 80, 95, 96, 120, 128, 141, 160], "getvalu": [40, 160], "todoubl": 40, "toint": [40, 48, 49, 64, 91, 114, 119, 137, 140, 144, 154, 160, 162, 167], "configfram": 40, "samplingtick": [40, 94], "puls": [40, 118], "statemachin": [40, 51, 114, 158, 167], "baud": 40, "rate": [40, 93], "time": [40, 41, 62, 80, 102, 108, 120, 125, 130, 132, 137, 138, 151, 156, 169], "up": [40, 52, 59, 91, 93, 96, 110, 151], "machin": [40, 51], "tickcount": [40, 158, 167], "uartctrlrxstat": 40, "sampl": [40, 52, 136, 160], "over": [40, 110], "sampler": 40, "syncronis": 40, "histori": [40, 120], "majorityvot": [40, 63, 64, 120], "bittim": 40, "synchron": [40, 113, 119, 135], "tx": [40, 118, 129], "divid": [40, 58, 93, 133], "uartctrlinitconfig": 40, "initreg": 40, "isreg": 40, "readon": [40, 60], "115200": 40, "921600": 40, "2000": 40, "uartctrlusageexampl": 40, "manual": [40, 52, 130], "show": 40, "still": 40, "byte": [40, 80, 88, 91, 111, 118, 128, 145], "receiv": [40, 94], "toreg": [40, 114], "counterfreerun": [40, 48, 120, 160], "willoverflow": [40, 120], "defaultclockdomainfrequ": [40, 129, 137, 160], "fixedfrequ": [40, 47, 80, 95, 96, 137, 160], "100": [40, 58, 79, 80, 95, 110, 114, 118, 119, 128, 133, 140, 144, 158, 160, 167], "mhz": [40, 47, 79, 80, 84, 95, 96, 98, 121, 127, 128, 137, 160], "generatevhdl": [40, 135, 160], "queuedread": 40, "stopit": 40, "haltwhen": [40, 110, 119], "0x55": 40, "fragment": [40, 41, 117], "4000": 40, "inserthead": [40, 115], "tostreamoffrag": [40, 41], "rgbconfig": [41, 64, 80, 100, 102, 135], "rwidth": [41, 64, 66, 100], "gwidth": [41, 64, 66, 100], "bwidth": [41, 64, 66, 100], "coloren": [41, 102], "asoutput": [41, 102], "vgatim": [41, 102], "timingswidth": [41, 102], "hsyncstart": 41, "hsyncend": 41, "hcolorstart": 41, "hcolorend": 41, "vsyncstart": 41, "vsyncend": 41, "vcolorstart": 41, "vcolorend": 41, "vgatimingshv": [41, 102], "colorstart": [41, 102], "colorend": [41, 102], "syncstart": [41, 102], "syncend": [41, 102], "setas_h640_v480_r60": [41, 102], "800": 41, "525": 41, "setas_h64_v64_r60": 41, "288": 41, "208": 41, "softreset": [41, 102, 138, 160], "pixel": [41, 102, 115], "framestart": [41, 102], "vgactrl": [41, 51, 80, 102], "pwm": 41, "hvarea": 41, "timingshv": 41, "enabl": [41, 52, 80, 88, 95, 118, 135, 136, 159, 160, 164, 167], "sync": [41, 58, 80, 160, 167], "feedwith": 41, "islast": [41, 115], "arm": [42, 87], "1bit": 42, "apb3us": 42, "carryadd": 43, "variabl": [43, 108, 159], "intermedi": [43, 91, 110], "adder": [43, 110, 144, 161, 167], "asynchron": [43, 113, 129, 135, 141, 144, 167], "carryadderproject": 43, "spinalvhdl": [43, 50, 79, 122, 129, 159, 161, 167], "colorsum": 44, "sourcecount": 44, "pll": [46, 160], "blackbox": [46, 75, 124, 135, 152, 159, 160, 161, 165, 167], "rom": [46, 64, 134, 167], "clkin": [47, 160], "clkout": 47, "islock": 47, "noioprefix": [47, 159], "std_logic": [47, 51, 58, 59, 122, 129, 135, 159], "areset": [47, 160], "clk100mhz": 47, "manag": [47, 96, 141], "clkctrl": 47, "domain": [47, 97, 138, 141, 159, 160, 167], "coreclockdomain": [47, 58, 80, 160, 167], "200": 47, "specif": [47, 91, 159], "user": [47, 60], "resetctrl": [47, 80, 120], "asyncassertsyncdeassert": 47, "under": [47, 135, 137], "effect": [47, 91, 95, 145], "wr": [48, 135, 159, 167], "rgbtogray": 48, "scale": [48, 110], "gray": [48, 162, 167], "3f": [48, 63, 162, 167], "4f": [48, 63, 162, 167], "resolutionwidth": [49, 64], "samplecount": [49, 64], "sin": [49, 64], "sinfilt": 49, "sinerom": 49, "lookup": 49, "tabl": 49, "sintabl": [49, 64], "sampleindex": [49, 64], "sinvalu": [49, 64], "pi": [49, 64], "mem": [49, 64, 110, 135, 154, 162], "initialcont": [49, 64, 135], "readsync": [49, 135], "mymainobject": 50, "thecomponentthatiwanttogener": 50, "constructionargu": 50, "process": [51, 57, 110, 129, 136, 145, 146, 156, 162, 167], "alway": [51, 52, 108, 110, 116, 118, 130, 136, 156, 160, 162, 164, 167], "myregist": [51, 58, 59], "myregisterwithreset": [51, 58], "begin": [51, 58, 108, 110, 118, 129, 130, 160, 164], "rising_edg": [51, 58, 129], "elsif": [51, 58, 129], "eda": [51, 75, 76, 97, 98, 136], "2008": [51, 58], "repres": 51, "option": [51, 62, 129, 165], "setup": [51, 60, 95, 108, 150], "host": [51, 108], "modport": 51, "ctrl": [51, 62, 80, 95, 96, 118, 160], "axi4": [51, 78, 81, 82, 89, 112], "bridg": [51, 80, 91, 119], "apbbridg": [51, 80], "axi4toapb3bridg": 51, "idwidth": [51, 80, 87], "peripher": [51, 80, 91], "gpioactrl": [51, 80], "apb3gpio": [51, 80, 122], "gpiowidth": [51, 80, 122], "gpiobctrl": [51, 80], "timerctrl": [51, 80], "pinsectimerctrl": [51, 80], "axi4vgactrl": [51, 80], "vgactrlconfig": [51, 80], "region": [51, 91], "apbdecod": [51, 80], "apb3decod": [51, 80], "0x00000": [51, 80], "kib": [51, 80, 118, 128], "0x01000": [51, 80], "0x10000": [51, 80, 91], "0x20000": [51, 80, 91], "0x30000": [51, 80], "myhandshakebus": 51, "concept": 51, "streamfifo": [51, 58, 143, 164], "pop": [51, 58, 63, 119, 141, 143, 162, 164, 167], "statea": [51, 116], "stateb": [51, 116], "statec": [51, 116], "entri": 51, "setentri": [51, 116], "whenisact": [51, 114, 116], "goto": [51, 114, 116], "onentri": [51, 116], "onexit": [51, 116], "vhd": [51, 61, 98, 159], "systemverilog": [52, 60, 75, 155, 156], "sva": 52, "cover": [52, 133], "symbi": 52, "yosi": [52, 60], "formal": 52, "formalconfig": 52, "withbmc": 52, "doverifi": 52, "verifi": 52, "withprov": 52, "withcov": 52, "yosyshq": 52, "oss": [52, 60, 148, 149, 151], "cad": [52, 60, 148, 149, 151], "suit": [52, 60, 148, 149, 151], "releas": [52, 60, 108], "fpga": [52, 74, 78, 79, 80, 82, 88, 108, 121, 135, 160], "toolchain": [52, 60, 151], "eol": 52, "symbiyosi": [52, 60], "readthedoc": 52, "latest": 52, "instal": [52, 60, 148, 149, 151], "html": [52, 118, 148, 171], "our": [52, 91, 110], "dut": [52, 110, 114, 119, 127, 137, 138, 139, 140, 141, 143, 144, 147, 154, 155, 156], "limitedcount": 52, "limitedcounterform": 52, "run": [52, 60, 61, 62, 67, 79, 108, 141, 143, 150], "verif": 52, "describ": 52, "explor": [52, 137], "space": 52, "find": [52, 60, 98], "failur": [52, 123, 137], "formaldut": 52, "ensur": 52, "indirect": 52, "everi": [52, 91, 132, 136], "across": 52, "proper": [52, 164], "assumeiniti": 52, "isresetact": [52, 160], "limitedcounterembed": 52, "netlist": 52, "includeform": 52, "generationflag": 52, "limitedcounterembeddedform": 52, "anyseq": 52, "anyconst": 52, "allseq": 52, "allconst": 52, "limitedcounterinc": 52, "increment": [52, 108, 120, 136, 159], "inc": [52, 118, 120, 132], "limitedcounterincform": 52, "random": [52, 114, 119, 136, 140, 141, 143, 144, 154], "haspast": 52, "had": 52, "least": 52, "pastvalid": 52, "dutwithram": 52, "ram": [52, 78, 81, 91, 95, 134, 159, 167], "writeport": 52, "readasyncport": 52, "formalram": 52, "has": [52, 58, 80, 91, 120, 136], "anyth": 52, "withoutreset": 52, "dure": [52, 63, 66, 108, 138, 154], "too": [52, 146], "wuff": [52, 164], "readresetwir": [52, 160], "formalcontain": 52, "formalcount": 52, "duringreset": 52, "rawrrr": 52, "delay": [52, 91, 110, 120, 137, 157], "rose": 52, "fell": 52, "stabl": 52, "initst": 52, "pastvalidafterreset": 52, "composit": [52, 163], "formalxxxx": 52, "formalcontext": 52, "formalassert": 52, "formalassum": 52, "formalcov": 52, "formalassertsmast": 52, "formalassertsslav": 52, "formalassumesmast": 52, "formalassumesslav": 52, "cheatsheet": [53, 55, 56], "cheatsheet_core_oo": 53, "cheatsheet_lib_oo": 55, "cheatsheet_symbol": 56, "std_logic_vector": [58, 59, 122, 129, 135, 159], "coreclk": [58, 138, 160], "corereset": [58, 80, 138, 160, 167], "clockdomainconfig": [58, 80, 129, 138, 160, 167], "clockedg": [58, 160, 167], "resetkind": [58, 80, 160, 167], "async": [58, 160, 167], "resetactivelevel": [58, 120, 160, 167], "corearea": [58, 160, 167], "mycoreclockedregist": 58, "timeout": [58, 120, 138], "simplealupipelin": 58, "datacarri": 58, "p_m": 58, "apb_m": 58, "p_s": 58, "apb_": 58, "coreconfig": [58, 80], "pcwidth": [58, 80], "addrwidth": [58, 80], "startaddress": [58, 80], "0x00000000": [58, 80], "regfilereadykind": [58, 80], "branchpredict": [58, 80], "bypassexecute0": [58, 80], "bypassexecute1": [58, 80], "bypasswriteback": [58, 80], "bypasswritebackbuff": [58, 80], "collapsebubbl": [58, 80], "fastfetchcmdpccalcul": [58, 80], "dynamicbranchpredictorcachesizelog2": [58, 80], "system": [58, 75, 80, 91, 146, 155, 159], "adding": [58, 60], "those": [58, 80, 91, 110], "extens": [58, 80], "kind": [58, 80, 91], "addit": [58, 80], "patch": [58, 80, 110], "separ": [58, 80], "mulextens": [58, 80], "divextens": [58, 80], "barrelshifterfullextens": [58, 80], "icacheconfig": [58, 80], "instructioncacheconfig": [58, 80, 161], "caches": [58, 80], "byteperlin": [58, 80], "waycount": [58, 80], "moment": [58, 80], "wrappedmemaccess": [58, 80], "cpudatawidth": [58, 80], "memdatawidth": [58, 80, 88], "riscvcoreaxi4": 58, "dcacheconfig": [58, 80], "interruptcount": [58, 80], "divider_cmd_valid": 58, "divider_cmd_readi": 58, "divider_cmd_numer": 58, "divider_cmd_denomin": 58, "divider_rsp_valid": 58, "divider_rsp_readi": 58, "divider_rsp_quoti": 58, "divider_rsp_remaind": 58, "entiti": [58, 122, 129, 159], "work": [58, 119, 150], "unsigneddivid": 58, "cmd_valid": 58, "cmd_readi": 58, "cmd_numer": 58, "cmd_denomin": 58, "rsp_valid": 58, "rsp_readi": 58, "rsp_quotient": 58, "rsp_remaind": 58, "numer": 58, "myvalu": [58, 133], "valuebiggerthantwo": 58, "arraysel": 58, "my8bitssign": 58, "my4bitssign": 58, "tradit": 58, "smart": 58, "colorstream": 58, "colorfifo": 58, "arbit": 58, "payloadtyp": [58, 164], "portcount": [58, 96, 119], "sink": [58, 119, 164], "generic": [59, 135, 159, 163, 167], "record": [59, 129, 167], "mycolor": 59, "ab": 59, "abc": 59, "76": 59, "79": 59, "65": 59, "0001_1100": 59, "xee": 59, "54": 59, "mycombinatori": 59, "vm": 60, "jdk": [60, 61, 151], "ide": [60, 75], "intellij": [60, 68], "metal": [60, 67], "vscodium": [60, 68], "gtkwave": 60, "shell": [60, 62, 151, 155], "coursier": 60, "lts": 60, "debian": [60, 148, 149], "ubuntu": 60, "sudo": [60, 148, 149, 151], "apt": [60, 148, 149, 151], "updat": [60, 136], "openjdk": [60, 148, 149], "headless": 60, "curl": 60, "fl": 60, "launcher": 60, "cs": [60, 159], "x86_64": [60, 151], "gz": 60, "gzip": 60, "chmod": 60, "agre": [60, 91], "question": 60, "path": [60, 120, 137, 150, 151, 155], "profil": 60, "iverilog": [60, 149], "ghdl": [60, 79, 137, 147, 152], "python": [60, 75], "perman": 60, "2023": [60, 62], "gcc": [60, 83, 151], "zlib1g": 60, "flo": 60, "download": 60, "link": [60, 109], "tar": [60, 151], "xzf": 60, "souc": 60, "environ": [60, 159], "homebrew": 60, "21": [60, 62], "spinaltemplatesbt": [60, 62], "whichjdk": 60, "brew": 60, "export": [60, 150, 151, 155], "opt": 60, "bin": [60, 98, 150, 151, 155], "jenv": 60, "bash_profil": 60, "home": [60, 98], "eval": 60, "sx": 60, "1216": 60, "wsl": 60, "vscode": 60, "adoptium": 60, "mingw64": [60, 151], "termin": [60, 145, 146], "tabbi": 60, "msys2_root": 60, "msys2_shel": 60, "defterm": 60, "www": [60, 110], "chocolatey": 60, "scoop": 60, "mingw": [60, 152], "pacman": [60, 151], "228": [60, 151], "syuu": [60, 151], "close": [60, 151], "down": [60, 91, 93, 110], "open": [60, 67, 74], "menu": 60, "devel": [60, 151], "w64": [60, 151], "llvm": 60, "repo": [60, 151], "pkg": [60, 151], "zst": 60, "bashrc": 60, "verilator_root": [60, 151], "program": [60, 98, 151], "eclips": [60, 78, 81, 121], "hotspot": 60, "appdata": 60, "local": 60, "bat": 60, "sbi": 60, "z3": 60, "yice": 60, "smtbmc": 60, "autotool": 60, "python3": 60, "pip": 60, "click": 60, "ol": 60, "v0": [60, 148], "ghcr": 60, "docker": 60, "podman": 60, "codespac": 60, "ci": 60, "workspac": [60, 137], "neovid": 60, "cach": [60, 91], "jna": 60, "cli": [60, 68, 98], "myspinalproject": 60, "rm": 60, "rf": 60, "commit": 60, "templat": [60, 62], "sc": [60, 76], "hw": [60, 62, 67, 118], "project": [60, 79, 98, 167], "readm": 60, "md": 60, "text": 60, "markdown": 60, "gitignor": 60, "scalafmt": 60, "conf": 60, "gen": [60, 62, 67], "yourprojectnam": 60, "idea": [60, 68], "gui": [61, 98], "mylib": [61, 62], "firstcommand": 62, "secondcommand": 62, "tab": 62, "projectnam": [62, 67], "mytoplevelform": 62, "mytoplevelvhdl": 62, "mytoplevelsim": 62, "info": [62, 92], "fork": [62, 137, 138, 141, 143, 145, 146, 151, 152, 156], "aeaeece704fe43c766e0d36a93f2ecbb8a9f2003": 62, "3968": 62, "2022": [62, 155], "35": 62, "029104c77a54c53f1edda327a3bea333f7d65fd9": 62, "05": 62, "508": 62, "560": 62, "603": 62, "success": 62, "total": [62, 119], "oct": 62, "pm": 62, "monitor": [62, 83], "press": 62, "enter": [62, 129], "0x32": 63, "14f": 63, "hello": [63, 150], "world": [63, 66], "utf": 63, "number": [63, 93, 110, 137], "six": 63, "sumbiggerthanzero": 63, "void": 63, "printer": [63, 113], "1234": 63, "5678": 63, "0f": 63, "interpret": 63, "pow2": 63, "mathutil": 63, "mytoplevelmain": 63, "getgraylevel": 63, "graylevelofblu": 63, "redlevelofblu": 63, "rectangl": 63, "squar": 63, "shape": 63, "getarea": 63, "sidelength": 63, "height": 63, "dosometh": 63, "log2": 64, "buffer": [64, 145, 146], "myrgbsign": 66, "anoth": [66, 91, 93, 161], "preced": [66, 133, 167], "myrgbclon": 66, "myrgbtypedef": 66, "myrgbfromtypedef": 66, "myfunct": 66, "temp": [66, 128, 129], "000001": 66, "myfunctioncal": 66, "myfunctioncall_temp": 66, "wrong": 66, "caus": [66, 118, 130], "subcompon": [66, 108], "activehigh": 66, "parameter": 66, "generateaclearwhenhit42": 66, "evalu": [66, 108, 130, 132], "idx": [66, 140, 144], "valuesare42": 66, "valuesareall42": 66, "valuesareequaltotheirindex": 66, "zipwithindex": 66, "visual": 67, "studio": 67, "microsoft": 67, "folder": [67, 84], "codium": 67, "bloopinstal": 67, "cond0": 69, "cond1": [69, 133, 167], "flag": [69, 120, 150, 165], "go": [69, 110], "goe": 69, "uppercamelcas": 69, "matrix": 71, "googl": [71, 84], "gmail": [71, 84], "lgpl": 72, "mit": 72, "jupyt": 73, "youtub": [73, 110], "si": [73, 91], "peertub": [73, 91], "datenlord": 73, "j1sc": 74, "saxonsoc": [74, 93, 95, 96, 113], "rdma": 74, "microrv32": 74, "roce": 74, "v2": 74, "wavebpf": 74, "wbpf": 74, "ebpf": 74, "vexrisc": 74, "leaflab": 74, "qspin": 74, "tiempo": 74, "secur": 74, "asic": [74, 108, 118], "2014": [75, 76], "hls": [75, 76], "3klut": 76, "2016": [76, 129], "clean": [76, 91], "13": [76, 80, 151], "thisbuild": 76, "scalavers": 76, "spinalvers": 76, "becom": [76, 128], "riscv": [78, 81, 82, 106, 121, 129], "todo": 78, "gpio": [78, 81, 82, 91, 105, 118, 122], "crossbar": [78, 81], "openocd": [78, 81, 84, 121], "gdb": [78, 81, 84, 121], "34": [79, 84, 111], "div": [79, 82, 84, 121], "arw": [79, 80], "ar": [79, 80, 87], "aw": [79, 80, 87], "rreadi": 79, "breadi": 79, "xreadi": 79, "pinsecmain": 79, "cocotb": 79, "asyncreset": [80, 160], "axiclk": 80, "vgaclk": 80, "sdraminterfac": [80, 122], "is42x320d": 80, "layout": 80, "gpioa": [80, 91], "tristatearray": [80, 91, 105, 122], "pin": [80, 91, 93, 159, 160], "individu": 80, "gpiob": [80, 91], "axiclock": 80, "vgaclock": 80, "resetctrlclockdomain": 80, "axiclockdomain": 80, "vgaclockdomain": 80, "jtagclockdomain": 80, "boot": [80, 116, 160], "axiresetunbuff": 80, "coreresetunbuff": 80, "axiresetord": 80, "axiresetcount": 80, "happen": 80, "well": 80, "axireset": 80, "vgareset": 80, "inform": [80, 97], "come": [80, 114], "rest": 80, "riscvaxi4": 80, "axi4shar": [80, 87], "axi4sharedonchipram": 80, "bytecount": 80, "de1": [80, 82, 84], "sdramlayout": [80, 122], "bankwidth": [80, 122], "columnwidth": 80, "rowwidth": 80, "timinggrade7": 80, "sdramtim": 80, "bootrefreshcount": 80, "tpow": 80, "us": [80, 91, 128], "tref": 80, "ms": [80, 120, 128], "trc": 80, "ns": [80, 128], "trfc": 80, "tras": 80, "37": [80, 148], "trp": 80, "trcd": 80, "cmrd": 80, "twr": 80, "cwr": 80, "sdramctrl": 80, "axi4sharedsdramctrl": 80, "axidatawidth": 80, "axiidwidth": 80, "cas": 80, "jtagctrl": 80, "jtagaxi4shareddebugg": 80, "systemdebuggerconfig": 80, "memaddresswidth": 80, "remotecmdwidth": 80, "uartctrlmemorymappedconfig": [80, 97], "txfifodepth": 80, "axi4vgactrlgener": 80, "axiaddresswidth": 80, "burstlength": 80, "framesizemax": 80, "2048": 80, "1512": 80, "fifos": 80, "512": [80, 128], "axi4sharedtoapb3bridg": 80, "axicrossbar": 80, "axi4crossbarfactori": 80, "addslav": 80, "0x00000000l": 80, "0x40000000l": 80, "mib": [80, 128], "0xf0000000l": 80, "addconnect": 80, "fmax": [80, 84, 110], "halfpip": [80, 119], "addpipelin": 80, "sharedcmd": 80, "writersp": 80, "readrsp": 80, "debugbus": 80, "0xf0000": 80, "debugresetin": 80, "debugresetout": 80, "risc": [82, 83, 84, 121], "demo": [82, 164], "asm": 83, "softwar": [83, 93], "status": [83, 118], "dolu1990": [83, 84, 121], "openocd_riscv": [83, 84], "pinsecsoftwar": 83, "riscv_spin": [83, 84], "tcl": [83, 84, 97], "cfg": [83, 84], "ftdi": 83, "ft2232h_breakout": 83, "zylin": 83, "zynlin": 83, "embed": 83, "remot": 83, "localhost": 83, "3333": 83, "halt": [83, 92, 110], "continu": [83, 156], "cyclon": [84, 98], "ii": 84, "846": 84, "le": 84, "dmip": [84, 121], "240": 84, "238": 84, "2200": 84, "100mhz": [84, 160], "0b": 84, "cqlxdtambknkktb2k3t3lzcuk": 84, "usp": 84, "quartus": [84, 98], "prime": 84, "spinhdl": 84, "ahblite3config": 85, "haddr": 85, "hwdata": 85, "hrdata": 85, "ahblite3": 85, "hsel": 85, "hreadi": 85, "hwrite": 85, "hsize": 85, "hburst": 85, "hprot": 85, "htran": 85, "hmastlock": 85, "transfer": [85, 91, 93, 119], "respons": 85, "hreadyout": 85, "hresp": 85, "ahbconfig": 85, "ahbx": 85, "ahbi": 85, "ahblite3mast": 85, "amba3": 86, "apbx": 86, "apbi": 86, "axi4config": 87, "usexxx": 87, "xxx": [87, 118, 151], "userwidth": 87, "useid": 87, "useregion": 87, "useburst": 87, "uselock": [87, 88], "usecach": 87, "uses": 87, "useqo": 87, "uselen": 87, "uselast": 87, "useresp": 87, "useprot": 87, "usestrb": 87, "useus": 87, "axi4aw": 87, "axi4w": 87, "axi4b": 87, "axi4ar": 87, "axi4r": 87, "axiconfig": 87, "axix": 87, "axiy": 87, "axi4readon": 87, "axi4writeon": 87, "awr": 87, "towriteon": 87, "toreadon": 87, "burstcountwidth": 88, "usedebugaccess": 88, "useread": 88, "usewrit": 88, "userespons": 88, "usereaddatavalid": 88, "useburstcount": 88, "useendofpacket": 88, "addressunit": 88, "burstcountunit": 88, "burstonburstboundarieson": 88, "constantburstbehavior": 88, "holdtim": 88, "linewrapburst": 88, "maximumpendingreadtransact": 88, "maximumpendingwritetransact": 88, "unlimit": 88, "readlat": 88, "readwaittim": 88, "setuptim": 88, "writewaittim": 88, "getreadonlyconfig": 88, "getwriteonlyconfig": 88, "burst": [88, 91], "myavalonconfig": 88, "burstsiz": 88, "lite3": 89, "fabric": [89, 90], "node": [89, 90, 109, 120], "gpiofib": 89, "ramfib": 89, "cpufib": 89, "widthadapt": 89, "param": 90, "busparamet": 90, "sizebyt": 90, "sourcewidth": [90, 95, 96], "sinkwidth": 90, "withbc": 90, "withdataa": 90, "withdatab": 90, "withdatac": 90, "withdatad": 90, "fiber": [91, 108, 113], "dma": [91, 96], "handl": 91, "m2s": 91, "propos": [91, 164], "m2ssupport": 91, "support": [91, 93], "m2sparamet": 91, "s2m": 91, "youtu": 91, "hvi9xoguuek": 91, "video": 91, "watch": [91, 110], "bcf49c84": 91, "d21d": 91, "4571": 91, "a73": 91, "96d7eb89e907": 91, "0x200": 91, "0x101ff": 91, "own": 91, "0x20fff": 91, "4kb": 91, "being": 91, "namespac": [91, 164], "interconnect": 91, "0x0000": [91, 92, 118], "0x1000": [91, 137], "face": 91, "upward": 91, "toward": 91, "what": [91, 110, 164], "transact": [91, 119, 141, 143], "putful": 91, "m2stransfer": 91, "sizerang": 91, "final": 91, "writeen": [91, 105, 122], "slavefactori": 91, "easili": 91, "allowburst": 91, "writeenablereg": 91, "0x0": [91, 95], "writereg": 91, "0x4": [91, 110], "0x8": 91, "ideali": 91, "put": [91, 110], "doesn": [91, 110, 130], "atom": 91, "restrict": 91, "sort": 91, "intersect": 91, "allgetput": 91, "look": [91, 164], "ups": [91, 110], "highestbound": 91, "lowerbound": 91, "finali": 91, "regular": [91, 93, 128], "downward": 91, "forc": [91, 118, 164], "forceparamet": 91, "traffic": 91, "m2sagent": 91, "agent": 91, "multipl": [91, 110, 136], "let": [91, 108, 110], "say": [91, 110], "emit": [91, 93, 94], "m2ssourc": 91, "sizemap": [91, 96], "power": [91, 95], "s2msupport": 91, "useful": 91, "setidl": [91, 114], "tag": [91, 97, 154], "memoryconnect": 91, "getmemorytransf": 91, "print": [91, 145, 164], "stdout": [91, 137], "ram_up": 91, "sm": 91, "ot": 91, "gf": 91, "peripherals_gpioa_up": 91, "peripherals_gpiob_up": 91, "0x21000": 91, "offsettransform": 91, "pma": 91, "cachabl": 91, "may": 91, "traceabl": 91, "been": 91, "uncach": 91, "yet": [91, 169], "possibl": 91, "idempot": 91, "most": 91, "fetch": [91, 110], "volatil": 91, "write_effect": 91, "produc": [91, 113], "side": [91, 130], "must": [91, 136, 161], "combin": [91, 130, 132, 136, 160], "read_effect": 91, "specul": 91, "spinaltag": 91, "nameabl": [91, 163], "spinaltagreadi": 91, "addressmap": 91, "befor": [91, 108, 110, 150, 156], "addresstransform": 91, "alter": 91, "ex": [91, 93], "interleav": 91, "stom": 91, "memorytransf": 91, "mappednod": 91, "widthadapterfib": 91, "nil": 91, "negoci": 91, "propag": [91, 96], "hop": 91, "actuali": 91, "missmatch": 91, "third": 91, "spi": 92, "usb": 92, "0xff00": 92, "0xff04": 92, "0xff08": 92, "0xff0c": 92, "0xff10": 92, "0xff20": 92, "endpoint": 92, "0x003f": 92, "setup_data": 92, "0x0040": 92, "0x0047": 92, "ohci": 92, "68b6158700fc2440ea7980406f927262c004faca": 93, "apb3spixdrmasterctrl": 93, "l43": 93, "spixdrmasterctrl": 93, "memorymappingparamet": 93, "timerwidth": 93, "slow": [93, 160], "transmit": [93, 145, 146], "spixdrparamet": 93, "physic": 93, "iorat": 93, "sswidth": 93, "chip": 93, "addfullduplex": 93, "miso": 93, "mosi": 93, "addhalfduplex": 93, "ignor": [93, 151], "transit": 93, "spiwidth": 93, "serialis": 93, "cmdfifodepth": 93, "rspfifodepth": 93, "xip": 93, "standalon": 93, "spidemo": 93, "rs232": 94, "rs485": 94, "12mbps": [95, 96], "linux": [95, 96, 152, 155], "gadget": 95, "udc": 95, "spinal_udc": 95, "bmb": [95, 96, 112], "artya7": [95, 96], "mbps": [95, 96], "bsp": [95, 96], "digil": [95, 96], "artya7smplinux": [95, 96], "radiona": [95, 96], "ulx3": [95, 96], "smp": [95, 96], "usbframeid": 95, "ro": [95, 110, 118], "wo": [95, 118], "trigger": [95, 118], "ep0": 95, "set_address": 95, "w1c": [95, 118], "ep0setup": 95, "suspend": [95, 137], "resum": 95, "disconnect": 95, "nak": 95, "endpointid": 95, "pullupset": 95, "dp": [95, 108], "pullupclear": 95, "interruptenableset": 95, "interruptenableclear": 95, "ramsiz": 95, "stall": 95, "nack": 95, "dataphas": 95, "pid": 95, "data0": 95, "isochron": 95, "maxpackets": 95, "next": [95, 120], "completiononful": 95, "data1oncomplet": 95, "data1": 95, "sim": [95, 96, 110, 114, 119, 137, 140, 141, 143, 144, 150, 151, 152, 154], "bmbparamet": [95, 96], "phi": [95, 96], "usbdevicephyn": 95, "usblsfsphyabstractioag": 95, "usbdevicectrl": 95, "usbdevicectrlparamet": 95, "usbdevicetop": 95, "ctrlcd": 95, "phycd": [95, 96], "ctrladdresswidth": 95, "contextwidth": [95, 96], "lengthwidth": [95, 96], "toio": [95, 96], "pullup": 95, "usbdevicegen": 95, "openhci": 96, "uboot": 96, "tinyusb": 96, "5mbps": 96, "gbps": 96, "misc": [96, 108, 110, 137], "usbhublsf": 96, "ctrlcc": 96, "usbohcitop": 96, "usbohciparamet": 96, "usbohci": 96, "usblsfsphi": 96, "phycc": 96, "irq": 96, "usbhostgen": 96, "nopowerswitch": 96, "powerswitchingmod": 96, "noovercurrentprotect": 96, "powerontopowergoodtim": 96, "portsconfig": 96, "ohciportparamet": 96, "qsys": [97, 117], "avalonmmuartctrl": 97, "getavalonmmconfig": 97, "clockdomaintag": 97, "script": [97, 151], "busclockdomain": 97, "interruptreceivertag": 97, "relatedmemoryinterfacei": 97, "interruptclockdomain": 97, "resetoutput": 97, "resetemittertag": 97, "resetoutputclockdomain": 97, "emitt": 97, "764193013f84cfe4f82d7d1f1739c4561ef65860": 97, "l12": 97, "qsysifyinterfaceemit": 97, "quartuspath": 98, "intelfpga_lit": 98, "workspacepath": [98, 137, 150], "spinalvm": 98, "toplevelpath": 98, "famili": 98, "devic": [98, 118, 135, 137], "5csema5f31c6": 98, "frequencytarget": 98, "virtual_pin": 98, "666": 98, "altera_attribut": 98, "quartusproject": 98, "qpf": 98, "cdf": 98, "prj": 98, "bin64": 98, "descript": 98, "qsysifi": 99, "quartusflow": 99, "insid": 102, "readableopendrain": [103, 122], "hardtyp": [104, 105, 110, 128, 136, 164], "databus": [104, 105], "0x12345678": [104, 105], "tristat": [105, 122], "analog": [105, 122], "gateway": 106, "plicgateway": 106, "plictarget": 106, "spec": 106, "adoc": 106, "e31": 106, "claim": 106, "plic": 107, "plicmapp": 107, "plicmap": 107, "sifiv": 107, "light": 107, "pcplugin": 108, "fetchplugin": 108, "decoderplugin": 108, "regfileplugin": 108, "intaluplugin": 108, "callback": [108, 138, 153, 157, 164], "fiberplugin": 108, "myplugin": 108, "awaitbuild": 108, "myplugin2": 108, "pluginhost": 108, "stateplugin": 108, "driverplugin": 108, "lazi": 108, "bind": [108, 110], "sp": 108, "emb": 108, "them": [108, 110, 137, 146], "sethost": 108, "modul": [108, 110, 127, 159, 161, 164], "endmodul": [108, 110, 127, 164], "stateplugin_logic_sign": 108, "posedg": [108, 110, 118, 160, 164], "h00000001": 108, "setupplugin": 108, "incrementbi": 108, "lock": 108, "wait": [108, 137, 145, 156], "await": 108, "spawn": 108, "reach": 108, "mutat": 108, "ashostof": 108, "h00000002": 108, "jump": [108, 110], "flush": [108, 110, 119, 167], "directlink": 109, "stagelink": 109, "s2mlink": 109, "ctrllink": 109, "compos": 109, "74h_": 110, "fmwwim": 110, "n0": 110, "n1": 110, "n2": 110, "s01": 110, "s12": 110, "0x1200": 110, "nodesbuild": 110, "arbitratefrom": 110, "arbitrateto": 110, "relat": 110, "genstagedpipelin": 110, "pc_plus_4": 110, "0x42": [110, 125], "cancel": 110, "isreadi": 110, "iscancel": 110, "isfir": 110, "ismov": 110, "0x666": 110, "0xee": 110, "myhardwaresign": 110, "0xffaa": 110, "driveto": 110, "good": [110, 167], "aswel": 110, "plus_on": 110, "represent": 110, "n1stuff": 110, "c01": 110, "throwwhen": [110, 114, 119], "forgetonewhen": 110, "ignorereadywhen": 110, "duplicatewhen": 110, "terminatewhen": 110, "haltit": 110, "duplicateit": 110, "terminateit": 110, "forgetonenow": 110, "ignorereadynow": 110, "throwit": 110, "explicit": [110, 136], "sensit": [110, 157], "hazard": 110, "fixedvalu": 110, "d2e": 110, "joinlink": 110, "forklink": 110, "propagatedown": 110, "propagateup": 110, "know": 110, "useless": 110, "pretend": 110, "reason": 110, "plus3": 110, "stage1": 110, "stage2": 110, "stage3": 110, "lanescount": 110, "parallel": 110, "lanes_input": 110, "reusabl": 110, "rgbtosometh": 110, "addat": 110, "invat": 110, "mulat": 110, "resultat": 110, "graphic": 110, "part": 110, "insertnod": 110, "addnod": 110, "invnod": 110, "mulnod": 110, "resultnod": 110, "feed": 110, "invert": [110, 164], "inv": 110, "multipli": [110, 162, 167], "sequenciali": 110, "flop": [110, 119], "1259510dd72697a4f2c388ad22b269d4d2600df7": 110, "hash": 110, "63da021a1cd082d22124888dd6c1e5017d4a37b2": 110, "timescal": 110, "1ns": 110, "1ps": 110, "io_up_valid": 110, "io_up_readi": 110, "io_up_payload_r": 110, "io_up_payload_g": 110, "io_up_payload_b": 110, "io_down_valid": 110, "io_down_readi": 110, "io_down_payload": 110, "_zz_nodes_0_adder_sum": 110, "nodes_3_multiplier_mul": 110, "nodes_2_multiplier_mul": 110, "nodes_2_inverter_inv": 110, "nodes_1_inverter_inv": 110, "nodes_1_adder_sum": 110, "nodes_0_adder_sum": 110, "nodes_0_inserter_rgb_r": 110, "nodes_0_inserter_rgb_g": 110, "nodes_0_inserter_rgb_b": 110, "nodes_0_valid": 110, "nodes_0_readi": 110, "nodes_1_valid": 110, "nodes_1_readi": 110, "nodes_2_valid": 110, "nodes_2_readi": 110, "nodes_3_valid": 110, "nodes_3_readi": 110, "when_stagelink_l56": 110, "when_stagelink_l56_1": 110, "when_stagelink_l56_2": 110, "hee": 110, "necess": 110, "unfortunat": 110, "replac": [110, 159], "workaround": 110, "nodearea": 110, "nodemirror": 110, "depend": [110, 159], "payoff": 110, "f2d": 110, "fetcher": 110, "pcreg": 110, "simpubl": [110, 154], "readasync": [110, 135], "opcod": 110, "is_add": 110, "0x1": 110, "is_jump": 110, "0x2": 110, "is_l": 110, "0x3": 110, "is_delay": 110, "alu": 110, "regfil": 110, "usingreadi": 110, "delaycount": 110, "simconfig": [110, 114, 119, 137, 140, 141, 143, 144, 150, 154], "withfstwav": [110, 137], "dosim": [110, 114, 119, 137, 140, 144, 154], "seed": [110, 137], "nop": 110, "setbigint": [110, 154], "forkstimulus": [110, 114, 119, 137, 138, 143, 144, 154], "waitsampl": [110, 138, 141, 143, 144, 154], "ashex": 111, "asdec": 111, "asoct": 111, "asbin": 111, "hexstr": 111, "octstr": 111, "binstr": 111, "bitsiz": 111, "tobinint": 111, "binarylist": 111, "todecint": 111, "decimallist": 111, "tooctint": 111, "octallist": 111, "num": 111, "3f2a": 111, "hextobinint": 111, "hextobinintsalign": 111, "binintstohex": 111, "binintstooct": 111, "binintstohexalignhigh": 111, "binintstooctalignhigh": 111, "binintstoint": 111, "binintstolong": 111, "binintstobigint": 111, "tobigint": [111, 154], "3233113232l": 111, "tobyt": 111, "32ff190": 111, "12384798999999": 111, "123456777777700": 111, "10100011100111111": 111, "32323239988l": 111, "7869d8034": 111, "3239988l": 111, "14270064": 111, "100010": 111, "1302309988l": 111, "100101110": 111, "123456789abcdef0": 111, "1234567": 111, "123451118": 111, "39": 111, "1302309988": 111, "27": 111, "9c": 111, "47": 111, "3211323244l": 111, "3211323244": 111, "ahb3": 112, "lite": 112, "apb4": 112, "wishbon": 112, "pipelinedmemorybus": 112, "makefil": 113, "futur": 113, "they": [113, 130], "unblock": 113, "xplus2": 113, "xplus3": 113, "deriv": 113, "contain": [113, 159, 167], "starvat": 113, "m2spipe": [114, 119, 164], "newpayload": 114, "flowexampl": 114, "storag": 114, "entrypoint": [114, 116], "sendecho": 114, "behav": 114, "flowmonitor": 114, "flowdriv": 114, "scoreboardinord": [114, 119], "somedut": 114, "withwav": [114, 119, 137, 140, 141, 143, 144, 150], "simtimeout": [114, 119, 137, 143], "10000": [114, 119, 137], "scoreboard": [114, 119], "interv": 114, "pushref": [114, 119], "pushdut": [114, 119], "waitactiveedgewher": [114, 119, 138], "axireadrespons": 115, "regnextwhen": [115, 136], "tail": 115, "isfirst": 115, "istail": 115, "header": [115, 118], "myfsm": 116, "isact": 116, "isent": 116, "nextstat": 116, "exit": 116, "yourstat": 116, "setencod": 116, "0x23": 116, "0x22": 116, "whenisnext": 116, "whencomplet": 116, "stateg": 116, "cyclescount": [116, 138], "stateh": 116, "internalfsm": 116, "internalfsma": 116, "internalfsmb": 116, "makeinstantentri": 116, "sequanc": 116, "state_a": 116, "state_b": 116, "state_c": 116, "amba": 117, "uvm": 118, "regbankexampl": 118, "busif": 118, "apb3businterfac": 118, "m_reg0": 118, "newreg": 118, "doc": 118, "reg0": 118, "m_reg1": 118, "reg1": [118, 136], "m_reg2": 118, "reg2": [118, 136], "m_regn": 118, "newregat": 118, "regn": 118, "m_regn1": 118, "regn1": 118, "accept": 118, "htmlgener": 118, "ap": 118, "cheadergener": 118, "jsongener": 118, "ralfgener": 118, "regbank": 118, "systemrdlgener": 118, "fd0": 118, "field": 118, "reserv": 118, "fd1": 118, "fd2": 118, "fd3": 118, "fieldat": 118, "pos": 118, "r1fd0": 118, "r1fd2": 118, "rc": 118, "rs": 118, "wrc": 118, "wrs": 118, "wc": 118, "ws": 118, "wsrc": 118, "wcrs": 118, "w1s": 118, "w1t": 118, "w0c": 118, "w0s": 118, "w0t": 118, "w1src": 118, "w1crs": 118, "w0src": 118, "w0crs": 118, "woc": 118, "wos": 118, "w1": 118, "wo1": 118, "na": 118, "w1p": 118, "w0p": 118, "hsrw": 118, "rwhs": 118, "rov": 118, "cstm": 118, "titl": 118, "cheader": 118, "ralf": 118, "systemrdl": 118, "addrmap_nam": 118, "desc": 118, "latex": 118, "docx": 118, "htm": 118, "cnt": 118, "xxstate": 118, "asinput": 118, "ovfreg": 118, "couter": 118, "f000a801": 118, "xxx_set": 118, "xxx_set_val": 118, "fieldhsrw": 118, "fieldrwh": 118, "0x0004": 118, "negedg": 118, "rstn": 118, "hit_0x0000": 118, "wdata": 118, "prioriti": [118, 130, 136], "sw": 118, "hit_0x0004": 118, "registeratonlyreadlog": 118, "bmrw": 118, "resetvalu": [118, 136], "custom": 118, "dowrit": 118, "parasitefield": 118, "m_cg_ens_set": 118, "gate": [118, 160], "m_cg_ens_clr": 118, "m_cg_ens_ro": 118, "0x0008": 118, "xx_sys_cg_en": 118, "enalb": 118, "event": 118, "accesstyp": 118, "withstrb": 118, "stat": 118, "iq": 118, "0x000": 118, "regpr": 118, "give": [118, 137], "uniq": 118, "real": [118, 160], "complex": 118, "imag": 118, "acceler": 118, "gendoc": 118, "interupt": 118, "cpinterruptexampl": 118, "tx_done": 118, "rx_done": 118, "frame_end": 118, "m_cp_int_raw": 118, "cp": [118, 151], "tx_int_raw": 118, "rx_int_raw": 118, "frame_int_raw": 118, "m_cp_int_forc": 118, "tx_int_forc": 118, "rx_int_forc": 118, "frame_int_forc": 118, "m_cp_int_mask": 118, "tx_int_mask": 118, "rx_int_mask": 118, "frame_int_mask": 118, "m_cp_int_status": 118, "tx_int_status": 118, "rx_int_status": 118, "frame_int_status": 118, "interruptfactori": 118, "easyinterrupt": 118, "businterfac": 118, "intrreg": 118, "int_level": 118, "interruptlevelfactori": 118, "sys_int0": 118, "sys_int1": 118, "regnamepr": 118, "interruptfactorynoforc": 118, "level_int": 118, "interruptfactoryat": 118, "addroffset": 118, "interruptfactorynoforceat": 118, "interrupt_w1scmask_factoryat": 118, "clr": 118, "interruptlevel_w1scmask_factoryat": 118, "level": [118, 159, 160, 162, 167], "leveel": 118, "regfileintrexampl": 118, "int_pulse0": 118, "int_pulse1": 118, "int_pulse2": 118, "int_pulse3": 118, "int_level0": 118, "int_level1": 118, "int_level2": 118, "sys_int": 118, "gpio_int": 118, "intr": 118, "readerror": 118, "setreservedaddressreadvalu": 118, "0x0000ef00": 118, "busif_rdata": 118, "h0000ef00": 118, "busif_rderr": 118, "busifvistor": 118, "filenam": [118, 150, 164], "busifvisitor": 118, "reginst": 118, "visit": 118, "descr": 118, "fifodescr": 118, "regdescr": 118, "isstal": 119, "cost": 119, "s2mpipe": 119, "mux2": 119, "streama": 119, "streamb": 119, "myfifo": 119, "clocka": 119, "clockb": 119, "pushoccup": 119, "popoccup": 119, "inputclock": 119, "outputclock": 119, "outstream": 119, "instream": 119, "adapt": 119, "slicesord": 119, "higher_first": 119, "endian": 119, "littl": [119, 146], "lower_first": 119, "big": 119, "pad": 119, "streamarbiterfactori": 119, "streamc": 119, "arbitredabc": 119, "roundrobin": [119, 120], "onarg": 119, "streamd": 119, "streamf": 119, "arbitreddef": 119, "lowerfirst": 119, "nolock": 119, "sequentialord": 119, "transactionlock": 119, "fragmentlock": 119, "cmdjoin": 119, "arbitrationfrom": 119, "cmdabuff": 119, "cmdbbuffer": 119, "inputstream": 119, "outputstream1": 119, "outputstream2": 119, "streamfork2": 119, "outputstream": 119, "outputcount": 119, "dispatchedstream": 119, "far": 119, "indic": 119, "translat": 119, "streamtransactioncount": 119, "streammonitor": 119, "streamdriv": 119, "streamreadyrandm": 119, "streamreadyrandom": 119, "randmiz": 119, "fromgray": 120, "ohtouint": 120, "counton": 120, "endiannessswap": 120, "ohprior": 120, "1001": [120, 129], "0010": 120, "1000": [120, 129, 137, 156], "muxoh": 120, "onehot": 120, "indexedseq": 120, "prioritymux": 120, "cyclecount": [120, 138], "method": [120, 128, 164], "willoverflowifinc": 120, "timenumb": [120, 128], "who": 120, "after": [120, 137, 159], "inputpolar": 120, "polar": 120, "low": [120, 123, 160, 167], "outputpolar": 120, "bufferdepth": [120, 160], "asyncassertsyncdeassertdr": 120, "isa": 121, "mmu": 121, "privileg": 121, "shiftnumb": 121, "freerto": 121, "dq": 122, "bidirect": 122, "dqm": 122, "byteperword": [122, 161], "addr": [122, 135, 159, 167], "chipaddresswidth": 122, "ba": 122, "cke": 122, "csn": 122, "casn": 122, "rasn": 122, "wen": 122, "inoutwrapp": 122, "io_gpio": 122, "io_apb_paddr": 122, "io_apb_psel": 122, "io_apb_pen": 122, "io_apb_preadi": 122, "io_apb_pwrit": 122, "io_apb_pwdata": 122, "io_apb_prdata": 122, "io_apb_pslverror": 122, "io_gpio_read": 122, "io_gpio_writ": 122, "io_gpio_writeen": 122, "tri": 122, "sever": 123, "assertnodesever": 123, "warn": [123, 161], "drop": 123, "display": 125, "a_str": 125, "c_string": 125, "report_tim": 125, "threadloc": 126, "scopepropertymiaou": 126, "subsysmodul": 127, "dx": 127, "dy": 127, "io_dx_valid": 127, "io_dx_readi": 127, "io_dx_payload": 127, "io_dy_valid": 127, "io_dy_readi": 127, "io_dy_payload": 127, "h0": [127, 164], "500": 127, "bit0": 128, "bit1": 128, "bit2": 128, "pluson": 128, "treepluson": 128, "ppp": 128, "shiftregist": [128, 136], "shiftreg": 128, "timeoutlimit": 128, "period": [128, 137, 138, 143, 144], "periodcycl": 128, "bigdecim": 128, "timeoutcycl": 128, "fs": 128, "ps": 128, "sec": 128, "mn": 128, "hr": 128, "hz": 128, "khz": 128, "ghz": 128, "thz": 128, "physicalnumb": 128, "iec": 128, "memsiz": 128, "dpramsiz": 128, "1024": 128, "gib": 128, "tib": 128, "pib": 128, "eib": 128, "zib": 128, "70": 128, "yib": 128, "80": 128, "byteunit": 128, "536870912": 128, "512mib": 128, "123456789": 128, "4gib": 128, "564mib": 128, "345kib": 128, "905byte": 128, "223": 128, "32mib": 128, "12kib": 128, "223byte": 128, "yourcompon": 129, "struct": [129, 167], "mymain": [129, 167], "spinalmod": 129, "defaultconfigforclockdomain": 129, "risingedgeclock": 129, "asynchronousreset": 129, "resetactivehigh": [129, 167], "clockenableactivehigh": [129, 167], "onlystdlogicvectorattoplevelio": 129, "iclockdomainfrequ": [129, 160], "unknownfrequ": [129, 160], "targetdirectori": 129, "mydesign": [129, 159], "scalabl": 129, "format": [129, 136], "spinalcor": 129, "directori": 129, "withoutprocess": 129, "withprocess": 129, "0000": [129, 136], "io_cond": 129, "io_valu": 129, "io_withoutprocess": 129, "io_withprocess": 129, "architectur": 129, "arch": 129, "pkg_unsign": 129, "resulta": 129, "resultb": 129, "regwithreset": 129, "regwithoutreset": 129, "io_resulta": 129, "io_resultb": 129, "pcplus4": 129, "attribut": 129, "overridden": 130, "both": 130, "hand": 130, "newwidth": [130, 167], "somewidth": 130, "myuintof_8bit": [130, 167], "0x100": 130, "h01": [130, 164], "h02": 130, "invertedif": 130, "a2": 130, "a1": 130, "oop": 131, "paramisfals": 132, "never": 132, "rule": [132, 136], "setcount": 132, "setcounterwhen": 132, "setsomethingwhen": 132, "cond2": [133, 136, 167], "value1": [133, 167], "value2": [133, 167], "met": 133, "aluop": 133, "immedi": 133, "immi": 133, "signextend": 133, "slt": 133, "sltu": 133, "sll": 133, "shamt": 133, "sra": 133, "coverunreach": 133, "my2bit": 133, "pars": 133, "001": 133, "010": 133, "011": 133, "110": 133, "111": 133, "okay": 133, "whentru": 133, "whenfals": 133, "muxoutput": 133, "muxoutput2": 133, "bitwiseselect": 133, "bitwiseresult": 133, "src0": 133, "src1": 133, "muxtlistdc": 133, "wide": 133, "smaller": 133, "chunk": 133, "dataword": 133, "shorter": 133, "databyt": 133, "readunderwrit": 135, "clockcross": 135, "readwritesync": 135, "writevalid": 135, "writeaddress": 135, "readvalid": 135, "readaddress": 135, "rdata": [135, 164], "rdena": 135, "dontcar": 135, "readfirst": 135, "writefirst": 135, "writemixedwidth": 135, "readasyncmixedwidth": 135, "readsyncmixedwidth": 135, "readwritesyncmixedwidth": 135, "addstandardmemblackbox": 135, "blackboxal": 135, "blackboxallwhatsyoucan": 135, "blackboxrequestedanduninfer": 135, "blackboxonlyifrequest": 135, "generateasblackbox": 135, "memblackboxingpolici": 135, "dual": [135, 143], "ram_1w_1ra": 135, "wordwidth": [135, 159, 167], "technolog": 135, "wraddresswidth": 135, "wrdatawidth": 135, "wrmaskwidth": 135, "wrmasken": 135, "rdaddresswidth": 135, "rddatawidth": 135, "wr_en": 135, "wr_mask": 135, "wr_addr": 135, "wr_data": 135, "rd_addr": 135, "rd_data": 135, "ram_1w_1r": [135, 159, 167], "rdenen": 135, "wr_clk": 135, "rd_clk": 135, "rd_en": 135, "readwrit": 135, "ram_1wr": 135, "wrdata": 135, "rddata": 135, "ram_2wr": 135, "porta_readunderwrit": 135, "porta_addresswidth": 135, "porta_datawidth": 135, "porta_maskwidth": 135, "porta_masken": 135, "portb_readunderwrit": 135, "portb_addresswidth": 135, "portb_datawidth": 135, "portb_maskwidth": 135, "portb_masken": 135, "porta_clk": 135, "porta_en": 135, "porta_wr": 135, "porta_mask": 135, "porta_addr": 135, "porta_wrdata": 135, "porta_rddata": 135, "portb_clk": 135, "portb_en": 135, "portb_wr": 135, "portb_mask": 135, "portb_addr": 135, "portb_wrdata": 135, "portb_rddata": 135, "settechnolog": 135, "ramblock": 135, "distributedlut": 135, "registerfil": 135, "setdevic": 135, "ram_styl": 135, "distribut": 135, "ramsyl": 135, "no_rw_check": 135, "clock_domain": 136, "nextvalu": 136, "reg3": 136, "reg4": 136, "standard": 136, "my": 136, "reg3en": 136, "preconfigur": 136, "99": 136, "impli": 136, "constructor": 136, "reg4en": 136, "exist": 136, "newvalu": 136, "validrgb": 136, "vecreg1": 136, "vecreg2": 136, "initfunc": 136, "srconsum": 136, "initidleflow": 136, "sr": 136, "setasreg": 136, "somecondit": 136, "ident": 137, "back": 137, "testident": 137, "b000": 137, "b111": 137, "includ": [137, 151], "sleep": [137, 138, 140, 141, 145, 146, 156], "expect": 137, "withvcdwav": [137, 154], "vcd": [137, 150], "fst": 137, "withconfig": 137, "alloptimis": [137, 141, 143], "withveril": 137, "withghdl": 137, "withiverilog": 137, "icarus": [137, 147, 152], "withvc": [137, 150], "synopsi": 137, "vcs": [137, 147, 152], "simcompil": 137, "simnam": 137, "stimulus": 137, "dosimuntilvoid": [137, 141, 143], "simsuccess": [137, 141, 143], "simfailur": 137, "waitsamplingwher": [137, 138], "simthread": 137, "simworkspac": [137, 150], "spinalsim_workspac": 137, "settestpath": 137, "currenttestpath": 137, "testa": 137, "testb": 137, "maxdur": 137, "simtim": 137, "disablesimwav": 137, "timefromwhichiwanttocaptur": 137, "enablesimwav": 137, "dualsimtrac": 137, "window": [137, 148, 149, 152, 155], "onsampl": [137, 138], "0x": 137, "throw": 137, "64k": 137, "0xffff": 137, "log": 137, "ahead": 137, "tracer": 137, "doing": 137, "waveform": 137, "clocken": [138, 160], "forksimspeedprint": 138, "printperiod": 138, "clocktoggl": [138, 141], "fallingedg": [138, 141], "risingedg": 138, "assertreset": [138, 141], "deassertreset": [138, 141], "assertclocken": 138, "deassertclocken": 138, "assertsoftreset": 138, "deassertsoftreset": 138, "waitrisingedg": 138, "waitfallingedg": 138, "waitactiveedg": 138, "waitrisingedgewher": 138, "waitfallingedgewher": 138, "onnextsampl": 138, "onactiveedg": 138, "onedg": 138, "onrisingedg": 138, "onfallingedg": 138, "onsamplingwhil": 138, "while": [138, 140, 141, 143, 145, 146], "simasynchronousexampl": 140, "nextint": [140, 144], "timestep": 140, "0xff": [140, 144], "streamfifocc": [141, 160], "simstreamfifoccexampl": 141, "withreset": [141, 160], "queuemodel": [141, 143], "long": [141, 143, 154], "clocksthread": 141, "sure": [141, 151], "captur": 141, "their": 141, "forev": 141, "nextboolean": 141, "pushthread": [141, 143], "toboolean": [141, 143, 145, 154], "enqueu": [141, 143], "tolong": [141, 143, 154], "popthread": [141, 143], "100000": [141, 143], "dequeu": [141, 143], "simstreamfifoexampl": 143, "1000000": 143, "simsynchronousexampl": 144, "resultmodel": 144, "analyz": 145, "uartpin": [145, 146], "waituntil": [145, 156], "baudperiod": [145, 146], "bitid": [145, 146], "tochar": 145, "char": 146, "stdin": 146, "avail": 146, "poll": 146, "often": 146, "xsim": 147, "boost": [148, 149, 150], "interprocess": [148, 149], "libboost": [148, 149], "essenti": [148, 149], "gnat": 148, "ada": 148, "buid": 148, "mkdir": 148, "fandom": 149, "installation_guid": 149, "vcs_home": 150, "verdi_hom": 150, "verdi": 150, "ld_library_path": 150, "pli": 150, "linux64": 150, "ius": 150, "modelsim": 150, "sharedmemifac": 150, "cpp": 150, "fail": 150, "cplus_include_path": [150, 151], "library_path": 150, "synopsys_sim": 150, "withvcssimsetup": 150, "setupfil": 150, "myproj": 150, "beforeanalysi": 150, "analysi": 150, "step": 150, "pwd": 150, "vlogan": 150, "vhdlan": 150, "vcsflag": 150, "sdf": 150, "compileflag": 150, "elaborateflag": 150, "runflag": 150, "kdb": 150, "withfsdbwav": 150, "tb": 150, "uintadd": 150, "vpd": 150, "fsdb": [150, 155], "spinalsimconfig": 150, "withvpdwav": 150, "withwavedepth": 150, "addrtlpath": [150, 159], "spinalreport": [150, 161], "mergertlsourc": [150, 159], "spinalsim": [151, 152, 156], "v4": 151, "urandom": 151, "v5": 151, "autoconf": 151, "flex": 151, "bison": 151, "prerequisit": 151, "http": 151, "veripool": 151, "unsetenv": 151, "csh": 151, "bash": 151, "unset": 151, "re": 151, "checkout": 151, "newer": 151, "nproc": 151, "echo": 151, "msys2": [151, 155], "usr": 151, "msys64": 151, "java_hom": 151, "onc": 151, "cmake": 151, "032": 151, "xz": 151, "core_perl": 151, "flexlex": 151, "jre": 151, "gmake": 152, "openbsd": 152, "spinal_make_cmd": 152, "forksensit": 153, "forksensitivewhil": 153, "toenum": 154, "42l": 154, "0123456789abcdef": 154, "simaccesssubsign": 154, "getbigint": 154, "memoryexampl": 154, "0xaf": 154, "written": 154, "0xfe": 154, "jni": 155, "ffi": 155, "vpi": 155, "xsi": 155, "vivado": 155, "2019": 155, "vivado_hom": 155, "win64": 155, "settings64": 155, "sh": 155, "murax": 155, "i7": 155, "4720hq": 155, "120": 155, "mynewthread": 156, "join": 156, "addgener": 159, "rd": [159, 167], "mapclockdomain": [159, 167], "std_ulog": 159, "blackboxulog": 159, "mapcurrentclockdomain": 159, "myram": 159, "clkdomain": 159, "io_": 159, "_wordcount": [159, 167], "_wordwidth": [159, 167], "porta": 159, "rwn": 159, "din": 159, "dout": 159, "portb": 159, "prefix": [159, 164], "renam": 159, "renameio": 159, "flatten": 159, "bt": 159, "porta_": 159, "_a": 159, "portb_": 159, "_b": 159, "creation": 159, "these": 159, "cs_a": 159, "rwn_a": 159, "din_a": 159, "dout_a": 159, "cs_b": 159, "rwn_b": 159, "din_b": 159, "dout_b": 159, "myblackbox": 159, "registerbank": 159, "sys": 159, "env": 159, "my_project": 159, "getenv": 159, "mergertl": 159, "nonumerictyp": 159, "initvalu": 159, "ebnf": [160, 167], "coreclock": [160, 167], "coreclockedregist": [160, 167], "freecount": 160, "gatedcount": 160, "gatedcount2": 160, "consid": 160, "glitch": 160, "clkgate": 160, "primit": 160, "gatedclk": 160, "gatedcounter2": 160, "ff": 160, "softresetactivelevel": 160, "clockenableactivelevel": 160, "customclockexampl": [160, 167], "resetn": [160, 167], "myclockdomain": [160, 167], "myarea": [160, 167], "myreg": [160, 167], "defaultcc": 160, "withsoftreset": 160, "withclocken": 160, "internalclockwithpllexampl": 160, "clk100m": 160, "myclockname_clk": 160, "myclockname_reset": 160, "myclocknam": [160, 167], "probabl": [160, 167], "clockout": 160, "whatev": 160, "readxxx": 160, "externalclockexampl": [160, 167], "syncreset": 160, "clockedarea": 160, "clockenablearea": 160, "clockedarea_newclocken": 160, "clockedarea_reg": 160, "io_input": 160, "hasreset": 160, "hassoftreset": 160, "hasclocken": 160, "readsoftresetwir": 160, "readclockenablewir": 160, "issoftresetact": 160, "isclockenableact": 160, "100e6": 160, "57": 160, "6e3": 160, "_____": 160, "rsta": 160, "rstb": 160, "crossingexampl": 160, "area_clka": 160, "metast": [160, 167], "area_clkb": 160, "buf0": 160, "streamccbytoggl": 160, "slowarea": 160, "areastd": 160, "areadiv4": 160, "50mhz": 160, "area50mhz": 160, "withbootreset": 160, "withsyncreset": 160, "withasyncreset": 160, "resetarea": 160, "specialreset": 160, "arearst_1": 160, "arearst_2": 160, "area_1": 160, "addercel": [161, 167], "recommend": 161, "cin": [161, 167], "cout": [161, 167], "cell0": [161, 167], "cell1": [161, 167], "arraycel": 161, "cellarray": [161, 167], "cell": 161, "thesign": [161, 167], "printprun": 161, "printprunedio": 161, "unusedsign": 161, "unusedsignal2": 161, "unus": 161, "myadder": 161, "mysocconfig": 161, "axifrequ": 161, "onchiprams": 161, "risccoreconfig": 161, "icach": 161, "mysoc": 161, "mybusconfig": 161, "addresstyp": 161, "io_clockdomain_reset": 161, "setpartialnam": 161, "getpartialnam": 161, "setdefinitionnam": 161, "coef": [162, 167], "mybus": [162, 165, 167], "mybusfifo": 162, "weak": 164, "stronger": 164, "alreadi": 164, "setcompositenam": 164, "postfix": 164, "toto": [164, 167], "_wuff": 164, "rawrr_wuff": 164, "idslplugin": 164, "valcallback": 164, "ref": 164, "debug3": 164, "sandbox": 164, "691a7f8f": 164, "161b062a": 164, "dostuff": 164, "anywher": 164, "solut": 164, "explain": 164, "shortcut": 164, "unam": 164, "technicali": 164, "h20": 164, "logica": 164, "logica_toggl": 164, "iszero": 164, "somelog": 164, "somelogic_compar": 164, "basicali": 164, "interest": 164, "value_compar": 164, "value_comparator_invert": 164, "spin": 164, "bore": 164, "rvalid": 164, "source_valid": 164, "source_readi": 164, "source_payload": 164, "sink_valid": 164, "sink_readi": 164, "sink_payload": 164, "source_fifo_io_pop_readi": 164, "source_fifo_io_push_readi": 164, "source_fifo_io_pop_valid": 164, "source_fifo_io_pop_payload": 164, "source_fifo_io_occup": 164, "source_fifo_io_avail": 164, "source_fifo_io_pop_m2spipe_valid": 164, "source_fifo_io_pop_m2spipe_readi": 164, "source_fifo_io_pop_m2spipe_payload": 164, "source_fifo_io_pop_rvalid": 164, "source_fifo_io_pop_rdata": 164, "source_fifo": 164, "io_push_valid": 164, "io_push_readi": 164, "io_push_payload": 164, "io_pop_valid": 164, "io_pop_readi": 164, "io_pop_payload": 164, "io_flush": 164, "io_occup": 164, "io_avail": 164, "_zz_": 164, "drivensign": 164, "_zz_result": 164, "_zz_result_1": 164, "perform": 164, "reduct": 164, "conditions_0": 164, "conditions_1": 164, "conditions_2": 164, "conditions_3": 164, "conditions_58": 164, "conditions_59": 164, "conditions_60": 164, "conditions_61": 164, "conditions_62": 164, "conditions_63": 164, "_zz_result_2": 164, "conditions_32": 164, "conditions_33": 164, "conditions_34": 164, "conditions_35": 164, "conditions_36": 164, "conditions_37": 164, "conditions_38": 164, "conditions_39": 164, "conditions_40": 164, "conditions_41": 164, "conditions_42": 164, "conditions_43": 164, "conditions_44": 164, "conditions_45": 164, "conditions_46": 164, "conditions_47": 164, "conditions_16": 164, "conditions_17": 164, "conditions_18": 164, "conditions_19": 164, "conditions_20": 164, "conditions_21": 164, "conditions_22": 164, "conditions_23": 164, "conditions_24": 164, "conditions_25": 164, "conditions_26": 164, "conditions_27": 164, "conditions_28": 164, "conditions_29": 164, "conditions_30": 164, "conditions_31": 164, "conditions_4": 164, "conditions_5": 164, "conditions_6": 164, "conditions_7": 164, "conditions_8": 164, "conditions_9": 164, "conditions_10": 164, "conditions_11": 164, "conditions_12": 164, "conditions_13": 164, "conditions_14": 164, "conditions_15": 164, "conditions_48": 164, "conditions_49": 164, "conditions_50": 164, "conditions_51": 164, "conditions_52": 164, "conditions_53": 164, "conditions_54": 164, "conditions_55": 164, "conditions_56": 164, "conditions_57": 164, "when_": 164, "117": 164, "when_test_l117": 164, "resort": 164, "_zz_valu": 164, "monad": 165, "spimasterctrlconfig": 165, "myhardwar": 165, "amount": 165, "myclockdomainconfig": 167, "asynchronoussign": 167, "buffer0": 167, "buffer1": 167, "delta": 167, "concurr": 167, "meet": 167, "titi": 167, "practic": 167, "basic": 167, "spindl": 167, "componentx": 169, "componenti": 169, "legal": 169, "forgot": 169, "componentxi": 169, "rtd": 171, "thucgra": 171, "spinalhdl_chinese_doc": 171}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"afix": 0, "ufix": 1, "sfix": 1, "scala": [1, 65, 66, 129, 132, 151, 164], "ieee": 2, "754": 2, "nan": 2, "uint": [3, 31], "sint": [3, 31], "fixto": 3, "vec": [4, 31], "bool": [6, 31], "bundl": [7, 31, 38, 164], "io": [7, 15, 41, 80, 103, 104, 159], "in": 7, "out": [7, 19], "master": 7, "slave": 7, "spinalenum": 8, "assign": [10, 169], "overlap": 10, "clock": 11, "cross": 11, "violat": [11, 13, 21, 169], "crossclockdomain": 11, "setsynchronouswith": 11, "buffercc": 11, "combinatori": [12, 130], "loop": [12, 130], "hierarchi": [13, 169], "latch": 16, "detect": 16, "no": 17, "driver": 17, "on": 17, "nullpointerexcept": [18, 169], "of": 19, "rang": 19, "constant": 19, "regist": [20, 23], "defin": 20, "as": 20, "compon": [20, 69], "input": [20, 169], "scope": 21, "spinal": [22, 60, 61, 62, 67, 75, 118, 167, 171], "can": [22, 169], "clone": 22, "class": 22, "unassign": 23, "init": 23, "is": 24, "unreach": 24, "statement": 24, "width": 25, "mismatch": 25, "factori": 26, "busslavefactori": 26, "busslavefactorydelay": 26, "avalonmmslavefactori": 26, "wavedrom": 27, "mill": 29, "spinalhdl": [29, 30, 60, 66, 74, 75, 76, 129, 155], "app": 29, "bitvector": 31, "bit": 31, "rgb": [31, 41, 48, 66, 100, 162, 167], "vga": [31, 41, 80, 102], "apb": 31, "enum": 31, "data": 31, "jtag": [33, 80], "tap": 33, "idcod": 33, "uart": [34, 40, 80], "pinesec": 35, "slot": 36, "uartctrl": [40, 94], "uartctrltx": 40, "uartctrlrx": 40, "testbench": 40, "stream": [40, 119], "apb3": [42, 79, 80, 86, 97], "pll": 47, "blackbox": [47, 150], "toplevel": 47, "rom": [49, 135], "hdl": [51, 160], "vhdl": [51, 57, 58, 59, 75, 76, 84, 129, 159, 161, 167], "verilog": [51, 75, 76, 129, 149, 155, 159, 161, 164, 167], "rtl": [51, 66, 76, 79, 98, 159], "record": 51, "struct": 51, "systemverilog": [51, 76], "past": 52, "mem": 52, "imasterslav": 52, "core": [53, 167], "lib": 55, "symbol": 56, "process": 58, "liter": 59, "linux": [60, 148, 149, 151], "mac": 60, "os": 60, "window": [60, 151], "msys2": 60, "veril": [60, 151, 155], "oci": 60, "sbt": [60, 62, 152], "intellij": 61, "idea": 61, "cli": 62, "appli": [63, 106], "object": 63, "main": [63, 169], "if": [64, 66], "when": [64, 133, 164, 167], "switch": [64, 133, 167], "api": [66, 138, 153, 156, 157], "for": 66, "vscodium": 67, "git": 76, "riscv": [79, 80, 83, 84], "axi4": [79, 80, 87], "soc": 80, "pinsec": [80, 81], "cpu": [80, 84, 110, 121], "ram": [80, 135], "sdram": 80, "gpio": 80, "crossbar": 80, "openocd": 83, "gdb": 83, "eclips": 83, "fpga": 84, "todo": 84, "ahb": 85, "lite3": 85, "avalonmm": [88, 97], "tilelink": [90, 91], "fabric": 91, "node": [91, 110], "gpiofib": 91, "ramfib": 91, "cpufib": 91, "widthadapt": 91, "spi": 93, "xdr": 93, "usb": [95, 96], "frame": 95, "0xff00": 95, "address": 95, "0xff04": 95, "interrupt": 95, "0xff08": 95, "halt": 95, "0xff0c": 95, "config": 95, "0xff10": 95, "info": 95, "0xff20": 95, "endpoint": 95, "0x0000": 95, "0x003f": 95, "setup_data": 95, "0x0040": 95, "0x0047": 95, "ohci": 96, "qsysifi": 97, "quartusflow": 98, "eda": 99, "readableopendrain": 104, "plic": 106, "plicmapp": 106, "plicmap": 106, "sifiv": 106, "light": 106, "pipelin": 109, "payload": [110, 162, 167], "link": 110, "directlink": 110, "stagelink": 110, "s2mlink": 110, "ctrllink": 110, "builder": 110, "compos": 110, "string": 111, "int": 111, "long": 111, "bigint": 111, "handl": 113, "soon": 113, "flow": 114, "fragment": 115, "statemachin": 116, "statedelay": 116, "statefsm": 116, "stateparallelfsm": 116, "regif": 118, "28": 118, "ip": [118, 159, 167], "sys": 118, "streamfifo": 119, "streamfifocc": 119, "streamccbytoggl": 119, "streamwidthadapt": 119, "streamarbit": 119, "streamjoin": 119, "streamfork": 119, "streammux": 119, "streamdemux": 119, "streamdispatchersequenci": 119, "streamtransactionextend": 119, "asyncassertsyncdeassert": 120, "vexriscv": 121, "rv32im": 121, "assert": 123, "report": 125, "scopeproperti": 126, "stub": 127, "cat": 128, "shell": 129, "combinit": 130, "oop": 132, "mux": 133, "fifo": [141, 143], "ghdl": [148, 155], "icarus": [149, 155], "vcs": [150, 155], "mingw": 151, "synopsi": 155, "xilinx": 155, "xsim": 155, "area": [158, 167], "generic": 161, "paramet": 161, "valid": [162, 167], "readi": [162, 167], "nameabl": 164, "composit": 164, "element": 168, "java": 169, "lang": 169, "signal": 169, "be": 169, "by": 169, "output": 169}, "envversion": {"sphinx.domains.c": 2, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 8, "sphinx.domains.index": 1, "sphinx.domains.javascript": 2, "sphinx.domains.math": 2, "sphinx.domains.python": 3, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 57}, "alltitles": {"AFix": [[0, "afix"]], "\u63cf\u8ff0": [[0, "description"], [1, "description"], [2, "description"], [4, "description"], [6, "description"], [7, "description"], [8, "description"], [159, "description"]], "\u58f0\u660e": [[0, "declaration"], [1, "declaration"], [2, "declaration"], [3, "declaration"], [4, "declaration"], [5, "declaration"], [6, "declaration"], [7, "declaration"], [8, "declaration"], [31, "declaration"]], "\u6570\u5b66\u8fd0\u7b97": [[0, "mathematical-operations"]], "\u4e0d\u7b49\u5f0f\u8fd0\u7b97": [[0, "inequality-operations"]], "\u4f4d\u79fb\u64cd\u4f5c": [[0, "bitshifting"]], "\u9971\u548c\u4e0e\u820d\u5165": [[0, "saturation-and-rounding"]], "\u8d4b\u503c": [[0, "assignment"], [1, "assignments"], [59, "assignments"], [130, "assignments"], [167, "assignments"]], "UFix/SFix": [[1, "ufix-sfix"]], "\u65e0\u7b26\u53f7\u5b9a\u70b9\u5c0f\u6570": [[1, "unsigned-fixed-point"]], "\u6709\u7b26\u53f7\u5b9a\u70b9\u5c0f\u6570": [[1, "signed-fixed-point"]], "\u683c\u5f0f": [[1, "format"]], "\u793a\u4f8b": [[1, "examples"], [1, "example"], [1, "id1"], [1, "id2"], [4, "examples"], [8, "example"], [10, "example"], [11, "example"], [12, "example"], [13, "example"], [15, "example"], [16, "example"], [17, "example"], [18, "example"], [19, "example"], [20, "example"], [21, "example"], [23, "example"], [24, "example"], [27, "example"], [50, "examples"], [52, "example"], [97, "example"], [98, "example"], [98, "id1"], [118, "example"], [133, "example"], [133, "id1"], [142, "examples"]], "\u6709\u6548\u8d4b\u503c": [[1, "valid-assignments"]], "\u6765\u81ea Scala \u5e38\u91cf": [[1, "from-a-scala-constant"]], "\u539f\u59cb\u503c": [[1, "raw-value"]], "\u8fd0\u7b97\u7b26": [[1, "operators"], [2, "operators"], [3, "operators"], [4, "operators"], [5, "operators"], [6, "operators"], [7, "operators"], [8, "operators"], [31, "operators"], [31, "id1"]], "\u7b97\u672f\u8fd0\u7b97": [[1, "arithmetic"], [3, "arithmetic"]], "\u6bd4\u8f83\u8fd0\u7b97": [[1, "comparison"], [3, "comparison"], [4, "comparison"], [5, "comparison"], [6, "comparison"], [7, "comparison"], [8, "comparison"]], "\u7c7b\u578b\u8f6c\u6362": [[1, "type-cast"], [2, "type-cast"], [3, "type-cast"], [4, "type-cast"], [5, "type-cast"], [6, "type-cast"], [7, "type-cast"], [8, "type-cast"], [58, "casting"]], "\u6742\u9879": [[1, "misc"], [3, "misc"], [4, "misc"], [5, "misc"], [6, "misc"], [80, "misc"], [107, "misc"], [170, "miscellaneous"]], "\u6d6e\u70b9\u5c0f\u6570": [[2, "floating"]], "IEEE-754 \u6d6e\u70b9\u5c0f\u6570\u683c\u5f0f": [[2, "ieee-754-floating-format"]], "\u91cd\u65b0\u7f16\u7801\u7684\u6d6e\u52a8\u5c0f\u6570\u683c\u5f0f": [[2, "recoded-floating-format"]], "\u96f6": [[2, "zero"]], "\u975e\u89c4\u8303\u5316\u503c": [[2, "denormalized-values"]], "\u6807\u51c6\u5316\u503c": [[2, "normalized-values"]], "\u65e0\u7a77\u5927": [[2, "infinity"]], "\u65e0\u6548\u6570\uff08NaN\uff09": [[2, "nan"]], "IEEE-754 \u7f16\u7801\u6570": [[2, "ieee-754-number"]], "\u91cd\u65b0\u7f16\u7801\u7684\u6d6e\u70b9\u6570": [[2, "recoded-floating-point-number"]], "UInt/SInt": [[3, "uint-sint"]], "\u903b\u8f91\u8fd0\u7b97": [[3, "logic"], [5, "logic"], [6, "logic"]], "\u4f4d\u63d0\u53d6": [[3, "bit-extraction"], [5, "bit-extraction"]], "\u5206\u5272\u7ec6\u8282": [[3, "subdivide-details"], [5, "subdivide-details"]], "\u5b9a\u70b9\u5c0f\u6570\u64cd\u4f5c": [[3, "fixpoint-operations"]], "\u4f4e\u4f4d\u8fd0\u7b97": [[3, "lower-bit-operations"]], "\u9ad8\u4f4d\u64cd\u4f5c": [[3, "high-bit-operations"]], "fixTo \u51fd\u6570": [[3, "fixto-function"]], "Vec": [[4, "vec"], [31, "vec"]], "\u5e93\u8f85\u52a9\u51fd\u6570": [[4, "lib-helper-functions"]], "\u4f4d": [[5, "bits"], [31, "bits"]], "\u63a9\u7801\u5b57\u9762\u91cf": [[5, "maskedliteral"]], "Bool": [[6, "bool"], [31, "bool"]], "\u8fb9\u7f18\u68c0\u6d4b": [[6, "edge-detection"]], "\u63a9\u7801\u5e03\u5c14\u503c": [[6, "maskedboolean"]], "Bundle": [[7, "bundle"], [31, "bundle"]], "\u6761\u4ef6\u4fe1\u53f7": [[7, "conditional-signals"]], "\u5c06\u4f4d\u8f6c\u6362\u56de\u7ebf\u675f": [[7, "convert-bits-back-to-bundle"]], "IO\u5143\u4ef6\u65b9\u5411": [[7, "io-element-direction"]], "in/out": [[7, "in-out"]], "master/slave": [[7, "master-slave"]], "SpinalEnum": [[8, "spinalenum"]], "\u7f16\u7801": [[8, "encoding"]], "\u7c7b\u578b": [[8, "types"], [31, "types"], [63, "types"]], "\u6570\u636e\u7c7b\u578b": [[9, "data-types"], [59, "data-types"]], "\u8d4b\u503c\u8986\u76d6(Assignment overlap)": [[10, "assignment-overlap"]], "\u7b80\u4ecb": [[10, "introduction"], [11, "introduction"], [12, "introduction"], [13, "introduction"], [15, "introduction"], [16, "introduction"], [17, "introduction"], [18, "introduction"], [19, "introduction"], [20, "introduction"], [21, "introduction"], [22, "introduction"], [23, "introduction"], [24, "introduction"], [25, "introduction"], [26, "introduction"], [30, "introduction"], [31, "introduction"], [33, "introduction"], [34, "introduction"], [36, "introduction"], [37, "introduction"], [38, "introduction"], [41, "introduction"], [42, "introduction"], [58, "introduction"], [64, "introduction"], [65, "introduction"], [66, "introduction"], [77, "introduction"], [79, "introduction"], [80, "introduction"], [82, "introduction"], [82, "id1"], [108, "introduction"], [110, "introduction"], [112, "introduction"], [116, "introduction"], [122, "introduction"], [137, "introduction"], [160, "introduction"]], "\u8de8\u65f6\u949f\u57df\u8fdd\u4f8b(Clock crossing violation)": [[11, "clock-crossing-violation"]], "crossClockDomain\u6807\u7b7e": [[11, "crossclockdomain-tag"]], "setSynchronousWith": [[11, "setsynchronouswith"]], "BufferCC": [[11, "buffercc"]], "\u7ec4\u5408\u903b\u8f91\u73af(Combinatorial loop)": [[12, "combinatorial-loop"]], "\u8bef\u62a5": [[12, "false-positives"]], "\u5c42\u6b21\u8fdd\u4f8b(Hierarchy violation)": [[13, "hierarchy-violation"], [169, "hierarchy-violation"]], "\u8bbe\u8ba1\u9519\u8bef": [[14, "design-errors"]], "IO\u7ebf\u675f": [[15, "io-bundle"]], "\u9501\u5b58\u5668\u68c0\u6d4b(Latch detected)": [[16, "latch-detected"]], "\u56e0\u591a\u8def\u590d\u7528\u5668\u4ea7\u751f\u7684\u9519\u8bef": [[16, "due-to-mux"]], "\u65e0\u9a71\u52a8\u68c0\u6d4b(No driver on)": [[17, "no-driver-on"]], "\u7a7a\u6307\u9488\u5f02\u5e38(NullPointerException)": [[18, "nullpointerexception"]], "\u95ee\u9898\u8bf4\u660e": [[18, "issue-explanation"]], "\u8d85\u51fa\u8303\u56f4\u7684\u5e38\u6570(Out of Range Constant)": [[19, "out-of-range-constant"]], "\u7279\u6b8a\u60c5\u51b5": [[19, "specifying-exceptions"]], "\u5b9a\u4e49\u4e3a\u7ec4\u4ef6\u8f93\u5165\u7684\u5bc4\u5b58\u5668(Register defined as component input)": [[20, "register-defined-as-component-input"]], "\u4f5c\u7528\u57df\u8fdd\u4f8b(Scope violation)": [[21, "scope-violation"]], "Spinal\u65e0\u6cd5\u514b\u9686\u7c7b(Spinal can\u2019t clone class)": [[22, "spinal-can-t-clone-class"]], "\u4f8b\u5b501": [[22, "example-1"]], "\u4f8b\u5b502": [[22, "example-2"]], "\u672a\u8d4b\u503c\u7684\u5bc4\u5b58\u5668(Unassigned register)": [[23, "unassigned-register"]], "\u53ea\u6709\u521d\u59cb\u5316(init)\u7684\u5bc4\u5b58\u5668": [[23, "register-with-only-init"]], "\u65e0\u6cd5\u8bbf\u95ee\u7684is\u8bed\u53e5(Unreachable is statement)": [[24, "unreachable-is-statement"]], "\u4f4d\u5bbd\u4e0d\u5339\u914d(Width mismatch)": [[25, "width-mismatch"]], "\u8d4b\u503c\u793a\u4f8b": [[25, "assignment-example"]], "\u8fd0\u7b97\u64cd\u4f5c\u793a\u4f8b": [[25, "operator-example"]], "\u603b\u7ebf\u4ece\u7aef\uff08Factory\uff09\u5b9e\u73b0": [[26, "bus-slave-factory-implementation"]], "\u89c4\u8303": [[26, "specification"], [34, "specification"], [37, "specification"], [37, "id3"], [38, "specification"], [40, "specification"], [41, "specification"], [42, "specification"], [111, "specification"], [114, "specification"], [115, "specification"], [119, "specification"]], "\u5b9e\u73b0": [[26, "implementation"], [34, "implementation"], [36, "implementation"], [37, "implementation"], [37, "id4"], [40, "implementation"], [42, "implementation"]], "BusSlaveFactory": [[26, "busslavefactory"]], "BusSlaveFactoryDelayed": [[26, "busslavefactorydelayed"]], "AvalonMMSlaveFactory": [[26, "avalonmmslavefactory"]], "\u7ed3\u8bba": [[26, "conclusion"]], "\u5982\u4f55\u4fee\u6539\u672c\u6587\u6863": [[27, "how-to-hack-this-documentation"]], "\u6807\u9898\u7ea6\u5b9a": [[27, "title-convention"]], "Wavedrom \u7684\u96c6\u6210": [[27, "wavedrom-integration"]], "\u65b0\u7ae0\u8282": [[27, "new-section"]], "\u5f00\u53d1\u8005\u4e13\u533a": [[28, "developers-area"]], "\u901a\u8fc7Mill\u6784\u5efa\uff08\u8f93\u51fa\uff09": [[29, "build-through-mill"]], "\u7f16\u8bd1SpinalHDL\u5e93": [[29, "compile-the-library"]], "\u8fd0\u884c\u6240\u6709\u6d4b\u8bd5\u5957\u4ef6": [[29, "run-all-test-suites"]], "\u8fd0\u884c\u6307\u5b9a\u7684\u6d4b\u8bd5\u5957\u4ef6": [[29, "run-a-specified-test-suite"]], "\u8fd0\u884c\u6307\u5b9a\u7a0b\u5e8f\uff08App\uff09": [[29, "run-a-specified-app"]], "\u672c\u5730\u53d1\u5e03": [[29, "publish-locally"]], "SpinalHDL \u5185\u90e8\u6570\u636e\u6a21\u578b": [[30, "spinalhdl-internal-datamodel"]], "\u603b\u4f53\u7ed3\u6784": [[30, "general-structure"]], "\u63a2\u7d22\u6570\u636e\u6a21\u578b": [[30, "exploring-the-datamodel"]], "\u7f16\u8bd1\u73af\u8282": [[30, "compilation-phases"]], "\u5728\u4e0d\u4f7f\u7528\u63d2\u4ef6\u7684\u60c5\u51b5\u4e0b\uff0c\u4ee5\u7528\u6237\u8eab\u4efd\u4fee\u6539\u7f51\u8868": [[30, "modifying-a-netlist-as-a-user-without-plugins"]], "\u7528\u6237\u7a7a\u95f4\u7f51\u8868\u5206\u6790": [[30, "user-space-netlist-analysis"]], "\u904d\u5386\u3001\u679a\u4e3e\u6b63\u5728\u4f7f\u7528\u7684\u6bcf\u4e2a\u65f6\u949f\u57df": [[30, "enumerating-every-clockdomain-in-use"]], "BitVector \u7cfb\u5217 - (Bits, UInt, SInt)": [[31, "the-bitvector-family-bits-uint-sint"]], "\u58f0\u660e\u8bed\u6cd5": [[31, "declaration-syntax"]], "\u63a9\u7801\u8fc7\u6ee4\u7ed3\u679c\u6bd4\u8f83": [[31, "masked-comparison"]], "UInt\u3001SInt": [[31, "uint-sint"]], "Bool, Bits, UInt, SInt": [[31, "bool-bits-uint-sint"]], "\u7b80\u5355\u793a\u4f8b\uff08RGB/VGA\uff09": [[31, "simple-example-rgb-vga"]], "\u63a5\u53e3\u793a\u4f8b\uff08APB\uff09": [[31, "interface-example-apb"]], "Enum": [[31, "enum"]], "Data (Bool, Bits, UInt, SInt, Enum, Bundle, Vec)": [[31, "data-bool-bits-uint-sint-enum-bundle-vec"]], "\u4f7f\u7528\u5b57\u9762\u91cf\u58f0\u660e\u4fe1\u53f7": [[31, "literals-as-signal-declaration"]], "\u7528\u8fde\u7eed\u8d4b\u503c\u5b57\u9762\u91cf\u4f5c\u6765\u58f0\u660e\u4fe1\u53f7": [[31, "continuous-assignment-literals-as-signal-declaration"]], "\u9ad8\u7ea7\u793a\u4f8b": [[32, "advanced-ones"]], "JTAG TAP": [[33, "jtag-tap"], [33, "id1"]], "JTAG\u603b\u7ebf": [[33, "jtag-bus"]], "JTAG\u72b6\u6001\u673a": [[33, "jtag-state-machine"]], "Jtag\u6307\u4ee4": [[33, "jtag-instructions"]], "JTAG TAP\u7c7b\u63a5\u53e3": [[33, "jtag-tap-class-interface"]], "\u57fa\u7c7b": [[33, "base-class"]], "\u8bfb\u6307\u4ee4": [[33, "read-instruction"]], "\u5199\u6307\u4ee4": [[33, "write-instruction"]], "Idcode\u6307\u4ee4": [[33, "idcode-instruction"]], "\u7528\u6237\u53cb\u597d\u578b\u5305\u88c5": [[33, "user-friendly-wrapper"]], "\u4f7f\u7528\u6f14\u793a": [[33, "usage-demonstration"]], "\u5185\u5b58\u6620\u5c04UART": [[34, "memory-mapped-uart"]], "Pinesec": [[35, "pinesec"]], "\u63d2\u69fd(Slots)": [[36, "slots"]], "\u5e94\u7528": [[36, "in-practice"]], "\u8ba1\u65f6\u5668": [[37, "timer"], [37, "id2"], [80, "timer"]], "\u6865\u63a5\u51fd\u6570": [[37, "bridging-function"]], "\u7528\u6cd5": [[37, "usage"], [42, "usage"], [95, "usage"], [96, "usage"]], "\u5206\u5f62\u8ba1\u7b97\u5668": [[38, "fractal-calculator"]], "\u7ec6\u5316\u53c2\u6570\uff08\u6cdb\u578b\uff09": [[38, "elaboration-parameters-generics"]], "Bundle\u5b9a\u4e49": [[38, "bundle-definition"]], "\u7ec4\u4ef6\u5b9e\u73b0": [[38, "component-implementation"]], "\u4e2d\u7ea7\u793a\u4f8b": [[39, "intermediates-ones"]], "\u4e32\u53e3": [[40, "uart"], [94, "uart"]], "\u6570\u636e\u7ed3\u6784": [[40, "data-structures"], [41, "data-structures"]], "\u63a7\u5236\u5668\u6784\u9020\u53c2\u6570": [[40, "controller-construction-parameters"]], "UART\u63a5\u53e3": [[40, "uart-interface"]], "UART\u914d\u7f6e\u679a\u4e3e": [[40, "uart-configuration-enums"]], "UartCtrl\u914d\u7f6e\u7ebf\u675f": [[40, "uartctrl-configuration-bundles"]], "UARTCtrlTx": [[40, "uartctrltx"]], "UartCtrlRx": [[40, "uartctrlrx"]], "UartCtrl": [[40, "uartctrl"], [94, "uartctrl"]], "\u7b80\u5355\u5e94\u7528": [[40, "simple-usage"]], "\u5e26TestBench\u7684\u4f8b\u5b50": [[40, "example-with-test-bench"]], "\u989d\u5916\u5956\u52b1\uff1a\u4eab\u53d7 Stream \u5e26\u6765\u7684\u4e50\u8da3": [[40, "bonus-having-fun-with-stream"]], "VGA": [[41, "vga"], [102, "vga"]], "RGB\u989c\u8272": [[41, "rgb-color"]], "VGA\u603b\u7ebf": [[41, "vga-bus"], [102, "vga-bus"]], "VGA\u65f6\u5e8f": [[41, "vga-timings"], [102, "vga-timings"]], "VGA\u63a7\u5236\u5668": [[41, "vga-controller"], [80, "vga-controller"], [102, "vga-controller"]], "\u7ec4\u4ef6\u53caio\u5b9a\u4e49": [[41, "component-and-io-definition"]], "\u6c34\u5e73\u548c\u5782\u76f4\u903b\u8f91": [[41, "horizontal-and-vertical-logic"]], "\u4e92\u8fde": [[41, "interconnections"]], "\u989d\u5916\u5956\u52b1": [[41, "bonus"]], "APB3\u5b9a\u4e49": [[42, "apb3-definition"]], "\u8fdb\u4f4d\u52a0\u6cd5\u5668": [[43, "carry-adder"]], "\u989c\u8272\u6c42\u548c": [[44, "color-summing"]], "\u5e26\u6e05\u96f6\u7684\u8ba1\u6570\u5668": [[45, "counter-with-clear"]], "\u7b80\u5355\u793a\u4f8b": [[46, "simple-ones"], [108, "simple-example"], [110, "simple-example"]], "\u9501\u76f8\u73af\u9ed1\u76d2\u548c\u590d\u4f4d\u63a7\u5236\u5668": [[47, "pll-blackbox-and-reset-controller"]], "PLL BlackBox\u5b9a\u4e49": [[47, "the-pll-blackbox-definition"]], "TopLevel\u5b9a\u4e49": [[47, "toplevel-definition"]], "RGB\u4fe1\u53f7\u8f6c\u7070\u5ea6\u4fe1\u53f7": [[48, "rgb-to-gray"], [162, "rgb-to-gray"], [167, "rgb-to-gray"]], "\u6b63\u5f26rom": [[49, "sinus-rom"]], "\u5165\u95e8": [[50, "getting-started"], [68, "getting-started"]], "\u524d\u8a00": [[51, "foreword"]], "\u4e3a\u4ec0\u4e48\u8981\u653e\u5f03\u4f20\u7edf\u7684 HDL": [[51, "why-moving-away-from-traditional-hdl"]], "VHDL/Verilog \u4e0d\u662f\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00": [[51, "vhdl-verilog-aren-t-hardware-description-languages"]], "\u4e8b\u4ef6\u9a71\u52a8\u8303\u5f0f\u5bf9\u4e8e RTL \u6ca1\u6709\u4efb\u4f55\u610f\u4e49": [[51, "event-driven-paradigm-doesn-t-make-any-sense-for-rtl"]], "VHDL \u548c Verilog \u7684\u6700\u65b0\u7248\u672c\u4e0d\u53ef\u7528": [[51, "recent-revisions-of-vhdl-and-verilog-aren-t-usable"]], "VHDL \u7ed3\u6784\u8bb0\u5f55\uff08record\uff09\uff0cVerilog \u7ed3\u6784\uff08struct\uff09\u5df2\u7ecf\u7834\u788e\uff08SystemVerilog \u5728\u8fd9\u65b9\u9762\u5f88\u597d\uff0c\u5982\u679c\u60a8\u53ef\u4ee5\u4f7f\u7528\u5b83\uff09": [[51, "vhdl-records-verilog-struct-are-broken-systemverilog-is-good-on-this-if-you-can-use-it"]], "VHDL \u548c Verilog \u592a\u5197\u957f\u4e86": [[51, "vhdl-and-verilog-are-so-verbose"]], "\u5143\u786c\u4ef6\u63cf\u8ff0\u80fd\u529b": [[51, "meta-hardware-description-capabilities"]], "\u5f62\u5f0f\u5316\u9a8c\u8bc1": [[52, "formal-verification"]], "\u4ecb\u7ecd": [[52, "general"], [128, "general"]], "\u5f62\u5f0f\u5316\u9a8c\u8bc1\u540e\u7aef": [[52, "formal-backend"]], "\u5b89\u88c5\u8981\u6c42": [[52, "installing-requirements"]], "\u5916\u90e8\u65ad\u8a00": [[52, "external-assertions"]], "\u5185\u90e8\u65ad\u8a00": [[52, "internal-assertions"]], "\u5916\u90e8\u6fc0\u52b1": [[52, "external-stimulus"]], "\u66f4\u591a\u5173\u4e8e\u65ad\u8a00/past\uff08\u4ee5\u524d\u67d0\u4e2a\u65f6\u949f\u5185\u7684\u72b6\u6001\uff09\u7684\u4f8b\u5b50": [[52, "more-assertions-past"]], "\u5047\u8bbe\u5185\u5b58\u4e2d\u7684\u5185\u5bb9": [[52, "assuming-memory-content"]], "\u5b9e\u7528\u5de5\u5177\u548c\u539f\u8bed": [[52, "utilities-and-primitives"]], "\u65ad\u8a00/\u65f6\u949f/\u590d\u4f4d": [[52, "assertions-clock-reset"]], "\u6307\u5b9a\u4fe1\u53f7\u7684\u521d\u59cb\u503c": [[52, "specifying-the-initial-value-of-a-signal"]], "\u6307\u5b9a\u521d\u59cb\u5047\u8bbe": [[52, "specifying-a-initial-assumption"]], "\u5185\u5b58\u5185\u5bb9\uff08Mem\uff09\u68c0\u67e5": [[52, "memory-content-mem"]], "\u5728\u590d\u4f4d\u7684\u65f6\u5019\u8fdb\u884c\u65ad\u8a00\u68c0\u67e5\uff0c\u53ef\u4ee5\u8fd9\u6837\u505a": [[52, "specifying-assertion-in-the-reset-scope"]], "\u5f62\u5f0f\u5316\u9a8c\u8bc1\u7684\u539f\u8bed": [[52, "formal-primitives"]], "\u5c40\u9650\u6027": [[52, "limitations"]], "\u547d\u540d\u7b56\u7565": [[52, "naming-polices"]], "\u5bf9\u4e8e\u7ec4\u4ef6": [[52, "for-component"]], "\u5bf9\u4e8e\u5b9e\u73b0 IMasterSlave\u7684\u63a5\u53e3": [[52, "for-interfaces-implement-imasterslave"]], "Core": [[53, "core"]], "\u5feb\u901f\u53c2\u8003": [[54, "cheatsheets"]], "Lib": [[55, "lib"]], "Symbolic": [[56, "symbolic"]], "VHDL \u7528\u6237\u5165\u95e8": [[57, "help-for-vhdl-people"]], "\u4e0eVHDL\u5bf9\u6bd4": [[58, "vhdl-comparison"]], "\u8fc7\u7a0b\uff08Process\uff09": [[58, "process"]], "\u9690\u5f0f\u4e0e\u663e\u5f0f\u5b9a\u4e49\u5bf9\u6bd4": [[58, "implicit-vs-explicit-definitions"]], "\u65f6\u949f\u57df": [[58, "clock-domains"], [138, "clock-domains"], [160, "clock-domains"]], "\u7ec4\u4ef6\u7684\u5185\u90e8\u7ec4\u7ec7\u65b9\u5f0f": [[58, "component-s-internal-organization"]], "\u5b89\u5168\u6027": [[58, "safety"]], "\u529f\u80fd\u4e0e\u6d41\u7a0b": [[58, "functions-and-procedures"]], "\u603b\u7ebf\u548c\u63a5\u53e3": [[58, "buses-and-interfaces"]], "\u4fe1\u53f7\u58f0\u660e": [[58, "signal-declaration"]], "\u7ec4\u4ef6\u5b9e\u4f8b\u5316": [[58, "component-instantiation"]], "\u8c03\u6574\u4f4d\u5bbd": [[58, "resizing"]], "\u53c2\u6570\u5316": [[58, "parameterization"], [165, "parametrization"]], "\u5143\u786c\u4ef6\u63cf\u8ff0": [[58, "meta-hardware-description"]], "VHDL \u7b49\u6548\u8bed\u6cd5": [[59, "vhdl-equivalences"]], "\u5b9e\u4f53\u548c\u67b6\u6784": [[59, "entity-and-architecture"]], "\u4fe1\u53f7": [[59, "signal"]], "\u5b57\u9762\u91cf\uff08Literals\uff09": [[59, "literals"]], "\u5bc4\u5b58\u5668": [[59, "registers"], [95, "registers"], [136, "registers"]], "\u8fc7\u7a0b\u5757": [[59, "process-blocks"]], "\u5b89\u88c5\u548c\u8bbe\u7f6e": [[60, "install-and-setup"]], "\u5fc5\u9700/\u63a8\u8350\u7684\u5de5\u5177": [[60, "required-recommended-tools"]], "Linux\u5b89\u88c5": [[60, "linux-installation"]], "Mac OS X \u5b89\u88c5": [[60, "mac-os-x-installation"]], "Windows\u5b89\u88c5": [[60, "windows-installation"]], "\u7528\u4e8e\u4eff\u771f\u7684 MSYS2 verilator\u5de5\u5177": [[60, "msys2-verilator-for-simulation"]], "\u7528 MSYS2 \u5b9e\u65bd\u5f62\u5f0f\u5316\u9a8c\u8bc1": [[60, "msys2-for-formal-verification"]], "OCI\u5bb9\u5668": [[60, "oci-container"]], "\u5728\u65e0\u7f51\u7edc\u7684 Linux \u73af\u5883\u4e2d\u5b89\u88c5 SBT": [[60, "installing-sbt-in-an-internet-free-linux-environment"]], "\u521b\u5efa\u7b2c\u4e00\u4e2a SpinalHDL \u9879\u76ee": [[60, "create-a-first-spinalhdl-project"]], "\u9879\u76ee\u7684\u76ee\u5f55\u7ed3\u6784": [[60, "the-directory-structure-of-a-project"]], "\u5728 SpinalHDL \u4ee3\u7801\u4e2d\u4f7f\u7528 Spinal": [[60, "using-spinal-on-spinalhdl-code"]], "\u4ece IntelliJ IDEA \u4f7f\u7528 Spinal": [[61, "using-spinal-from-intellij-idea"]], "\u5728 CLI \uff08\u547d\u4ee4\u884c\uff09\u4e2d\u7ed3\u5408 SBT \u4f7f\u7528 Spinal": [[62, "using-spinal-from-cli-with-sbt"]], "\u57fa\u7840\u5185\u5bb9": [[63, "basics"]], "\u53d8\u91cf": [[63, "variables"]], "\u51fd\u6570": [[63, "functions"], [64, "function"], [114, "functions"], [115, "functions"], [119, "functions"], [162, "function"], [167, "function"]], "\u8fd4\u56de\u7c7b\u578b": [[63, "return"]], "\u8fd4\u56de\u7c7b\u578b\u63a8\u65ad": [[63, "return-type-inferation"]], "\u5927\u62ec\u53f7": [[63, "curly-braces"]], "\u4e0d\u8fd4\u56de\u4efb\u4f55\u5185\u5bb9\u7684\u51fd\u6570": [[63, "function-that-returns-nothing"]], "\u53c2\u6570\u9ed8\u8ba4\u503c": [[63, "argument-default-values"]], "Apply\u51fd\u6570": [[63, "apply"]], "\u5bf9\u8c61\uff08Object\uff09": [[63, "object"]], "\u5165\u53e3\u70b9\uff08main\uff09": [[63, "entry-point-main"]], "\u7c7b": [[63, "class"]], "\u7ee7\u627f": [[63, "inheritance"]], "\u6837\u4f8b\u7c7b": [[63, "case-class"]], "\u6a21\u677f/\u7c7b\u578b\u53c2\u6570\u5316": [[63, "templates-type-parameterization"]], "\u7f16\u7801\u89c4\u8303": [[64, "coding-conventions"]], "\u7c7b\u4e0e\u6837\u4f8b\u7c7b": [[64, "class-vs-case-class"]], "\u6837\u4f8b\u7c7b/\u7c7b": [[64, "case-class"]], "\u4f34\u751f\u5bf9\u8c61": [[64, "companion-object"]], "\u5b9e\u4f8b": [[64, "instances"]], "if / when": [[64, "if-when"]], "switch": [[64, "switch"]], "\u53c2\u6570": [[64, "parameters"]], "Scala \u4f7f\u7528\u6307\u5357": [[65, "scala-guide"], [65, "id1"]], "\u4ea4\u4e92": [[66, "interaction"]], "SpinalHDL \u5728 API \u9690\u85cf\u540e\u7684\u5de5\u4f5c\u539f\u7406": [[66, "how-spinalhdl-works-behind-the-api"]], "\u4e00\u5207\u90fd\u662f\u5f15\u7528": [[66, "everything-is-a-reference"]], "\u786c\u4ef6\u7c7b\u578b": [[66, "hardware-types"]], "RGB \u793a\u4f8b": [[66, "rgb-example"]], "\u751f\u6210\u7684 RTL \u4e2d\u7684\u4fe1\u53f7\u540d\u79f0": [[66, "names-of-signals-in-the-generated-rtl"]], "Scala \u7528\u4e8e\u5b9e\u4f8b\u7ec6\u5316\uff0cSpinalHDL \u7528\u4e8e\u786c\u4ef6\u63cf\u8ff0": [[66, "scala-is-for-elaboration-spinalhdl-for-hardware-description"]], "Scala \u5b9e\u4f8b\u7ec6\u5316\u80fd\u529b\uff08if\u3001for\u3001\u51fd\u6570\u5f0f\u7f16\u7a0b\uff09": [[66, "scala-elaboration-capabilities-if-for-functional-programming"]], "\u5728 VSCodium \u4e2d\u4f7f\u7528 Spinal": [[67, "using-spinal-from-vscodium"]], "\u4e00\u4e2a\u7b80\u5355\u7684\u4f8b\u5b50": [[69, "a-simple-example"]], "Component": [[69, "component"]], "\u7aef\u53e3": [[69, "ports"]], "\u5185\u90e8\u903b\u8f91": [[69, "internal-logic"]], "\u8d21\u732e": [[70, "contributing"]], "\u8054\u7cfb\u65b9\u5f0f": [[71, "getting-in-touch"]], "\u8bb8\u53ef\u8bc1": [[72, "license"]], "\u5176\u4ed6\u5b66\u4e60\u8d44\u6599": [[73, "other-learning-materials"]], "\u4f7f\u7528 SpinalHDL \u7684\u9879\u76ee": [[74, "projects-using-spinalhdl"]], "\u4ed3\u5e93": [[74, "repositories"]], "\u516c\u53f8": [[74, "companies"]], "\u5927\u5b66": [[74, "universities"]], "\u5173\u4e8e SpinalHDL": [[75, "about-spinalhdl"]], "\u4ec0\u4e48\u662fSpinalHDL\uff1f": [[75, "what-is-spinalhdl"]], "SpinalHDL \u4e0d\u662f\u4ec0\u4e48": [[75, "what-spinalhdl-is-not"]], "Spinal\u5f00\u53d1\u6d41\u7a0b": [[75, "the-spinal-development-flow"]], "SpinalHDL \u76f8\u5bf9\u4e8e VHDL / Verilog \u7684\u4f18\u52bf": [[75, "advantages-of-using-spinalhdl-over-vhdl-verilog"]], "\u5e38\u89c1\u95ee\u9898": [[76, "faq"]], "\u4e0e\u4eba\u5de5\u7f16\u5199\u7684 VHDL/Verilog \u76f8\u6bd4\uff0cSpinalHDL \u751f\u6210\u7684 RTL \u7684\u5f00\u9500\u662f\u591a\u5c11\uff1f": [[76, "what-is-the-overhead-of-spinalhdl-generated-rtl-compared-to-human-written-vhdl-verilog"]], "\u5982\u679c SpinalHDL \u5c06\u6765\u6ca1\u6709\u652f\u6301\u4e86\u600e\u4e48\u529e\uff1f": [[76, "what-if-spinalhdl-becomes-unsupported-in-the-future"]], "SpinalHDL \u662f\u5426\u5728\u751f\u6210\u7684 VHDL/Verilog \u4e2d\u4fdd\u7559\u6ce8\u91ca\uff1f": [[76, "does-spinalhdl-keep-comments-in-generated-vhdl-verilog"]], "SpinalHDL \u53ef\u4ee5\u6269\u5c55\u5230\u5927\u578b\u9879\u76ee\u5417\uff1f": [[76, "could-spinalhdl-scale-up-to-big-projects"]], "SpinalHDL \u662f\u5982\u4f55\u8bde\u751f\u7684": [[76, "how-spinalhdl-came-to-be"]], "\u65e2\u7136\u6709\u4e86VHDL/Verilog/SystemVerilog\uff0c\u4e3a\u4ec0\u4e48\u8fd8\u8981\u5f00\u53d1\u65b0\u7684\u8bed\u8a00\u5462\uff1f": [[76, "why-develop-a-new-language-when-there-is-vhdl-verilog-systemverilog"]], "\u5982\u4f55\u4f7f\u7528 SpinalHDL \u7684\u672a\u53d1\u5e03\u7248\u672c\uff08\u4f46\u5728 git \u4e0a\u63d0\u4ea4\uff09\uff1f": [[76, "how-to-use-an-unreleased-version-of-spinalhdl-but-committed-on-git"]], "\u5386\u53f2\u9057\u7559": [[78, "legacy"]], "\u786c\u4ef6": [[79, "hardware"]], "RISCV": [[79, "riscv"]], "AXI4": [[79, "axi4"]], "APB3": [[79, "apb3"]], "\u751f\u6210RTL": [[79, "generate-the-rtl"]], "SoC\u9876\u5c42(Pinsec)": [[80, "soc-toplevel-pinsec"]], "\u5b9a\u4e49\u6240\u6709IO": [[80, "defining-all-io"]], "\u65f6\u949f\u548c\u590d\u4f4d": [[80, "clock-and-resets"]], "\u590d\u4f4d\u63a7\u5236\u5668": [[80, "reset-controller"]], "\u6bcf\u4e2a\u7cfb\u7edf\u7684\u65f6\u949f\u57df\u8bbe\u7f6e": [[80, "clock-domain-setup-for-each-system"]], "\u4e3b\u8981\u7ec4\u4ef6": [[80, "main-components"]], "RISCV CPU": [[80, "riscv-cpu"]], "\u7247\u4e0aRAM": [[80, "on-chip-ram"]], "SDRAM\u63a7\u5236\u5668": [[80, "sdram-controller"]], "JTAG\u63a7\u5236\u5668": [[80, "jtag-controller"]], "\u5916\u8bbe": [[80, "peripherals"]], "GPIO": [[80, "gpio"]], "UART\u63a7\u5236\u5668": [[80, "uart-controller"]], "\u603b\u7ebf\u4e92\u8fde": [[80, "bus-interconnects"]], "AXI4\u6865\u63a5\u5230APB3": [[80, "axi4-to-apb3-bridge"]], "AXI4\u4ea4\u53c9\u5f00\u5173(crossbar)": [[80, "axi4-crossbar"]], "APB3\u89e3\u7801\u5668": [[80, "apb3-decoder"]], "pinsec": [[81, "pinsec"]], "\u677f\u7ea7\u652f\u6301": [[82, "board-support"]], "\u8f6f\u4ef6": [[83, "software"]], "RISCV\u5de5\u5177\u94fe": [[83, "riscv-tool-chain"]], "OpenOCD/GDB/Eclipse\u914d\u7f6e": [[83, "openocd-gdb-eclipse-configuration"]], "RiscV": [[84, "riscv"]], "\u7279\u6027": [[84, "features"]], "\u57fa\u7840FPGA\u9879\u76ee": [[84, "base-fpga-project"]], "\u5982\u4f55\u751f\u6210CPU VHDL": [[84, "how-to-generate-the-cpu-vhdl"]], "\u5982\u4f55\u8c03\u8bd5": [[84, "how-to-debug"]], "Todo": [[84, "todo"]], "AHB-Lite3": [[85, "ahb-lite3"]], "\u914d\u7f6e\u548c\u5b9e\u4f8b\u5316": [[85, "configuration-and-instanciation"], [86, "configuration-and-instanciation"], [87, "configuration-and-instanciation"], [88, "configuration-and-instanciation"], [90, "configuration-and-instanciation"]], "\u53d8\u4f53": [[85, "variations"], [87, "variations"]], "Apb3": [[86, "apb3"]], "\u51fd\u6570\u548c\u8fd0\u7b97\u7b26": [[86, "functions-and-operators"], [87, "functions-and-operators"]], "Axi4": [[87, "axi4"]], "AvalonMM": [[88, "avalonmm"]], "\u603b\u7ebf": [[89, "bus"]], "Tilelink": [[90, "tilelink"]], "tilelink.fabric.Node": [[91, "tilelink-fabric-node"]], "\u9876\u5c42\u793a\u4f8b": [[91, "example-toplevel"]], "GPIOFiber\u793a\u4f8b": [[91, "example-gpiofiber"]], "RamFiber\u793a\u4f8b": [[91, "example-ramfiber"]], "CpuFiber\u793a\u4f8b": [[91, "example-cpufiber"]], "\u4f4d\u5bbd\u9002\u914d\u5668(WidthAdapter)\u793a\u4f8b": [[91, "example-widthadapter"]], "\u901a\u4fe1\u63a5\u53e3": [[92, "com"]], "SPI XDR": [[93, "spi-xdr"]], "\u914d\u7f6e": [[93, "configuration"], [137, "configuration"], [160, "configuration"]], "\u8f6f\u4ef6\u9a71\u52a8": [[93, "software-driver"]], "\u603b\u7ebf\u5b9a\u4e49": [[94, "bus-definition"]], "USB\u8bbe\u5907": [[95, "usb-device"]], "\u67b6\u6784": [[95, "architecture"]], "\u5e27FRAME (0xFF00)": [[95, "frame-0xff00"]], "\u5730\u5740ADDRESS (0xFF04)": [[95, "address-0xff04"]], "\u4e2d\u65adINTERRUPT (0xFF08)": [[95, "interrupt-0xff08"]], "\u6682\u505cHALT (0xFF0C)": [[95, "halt-0xff0c"]], "\u914d\u7f6eCONFIG (0xFF10)": [[95, "config-0xff10"]], "\u4fe1\u606fINFO (0xFF20)": [[95, "info-0xff20"]], "\u7aef\u70b9ENDPOINTS (0x0000 - 0x003F)": [[95, "endpoints-0x0000-0x003f"]], "\u8bbe\u7f6e\u6570\u636eSETUP_DATA (0x0040 - 0x0047)": [[95, "setup-data-0x0040-0x0047"]], "\u63cf\u8ff0\u7b26": [[95, "descriptors"]], "USB OHCI": [[96, "usb-ohci"]], "QSysify": [[97, "qsysify"]], "\u6807\u7b7e": [[97, "tags"]], "AvalonMM / APB3": [[97, "avalonmm-apb3"]], "\u4e2d\u65ad\u8f93\u5165": [[97, "interrupt-input"]], "\u590d\u4f4d\u8f93\u51fa": [[97, "reset-output"]], "\u6dfb\u52a0\u65b0\u7684\u63a5\u53e3\u652f\u6301": [[97, "adding-new-interface-support"]], "QuartusFlow": [[98, "quartusflow"]], "\u5bf9\u4e8e\u5355\u4e2artl\u6587\u4ef6": [[98, "for-a-single-rtl-file"]], "\u5c0f\u8d34\u58eb": [[98, "tip"]], "\u5bf9\u4e8e\u4e00\u4e2a\u73b0\u6709\u9879\u76ee": [[98, "for-an-existing-project"]], "\u81ea\u52a8\u8bbe\u8ba1\u5de5\u5177(EDA)": [[99, "eda"]], "\u989c\u8272": [[100, "colors"]], "RGB": [[100, "rgb"]], "\u56fe\u5f62": [[101, "graphics"]], "IO\u53e3": [[103, "io"]], "\u53ef\u8bfb\u5f00\u6f0fIO(ReadableOpenDrain)": [[104, "readableopendrain"]], "\u4e09\u6001": [[105, "tristate"], [105, "id1"]], "\u4e09\u6001\u9635\u5217": [[105, "tristatearray"]], "Plic\u6620\u5c04\u5668": [[106, "plic-mapper"]], "PlicMapper.apply": [[106, "plicmapper-apply"]], "PlicMapping.sifive": [[106, "plicmapping-sifive"]], "PlicMapping.light": [[106, "plicmapping-light"]], "\u63d2\u4ef6": [[108, "plugin"]], "\u6267\u884c\u987a\u5e8f": [[108, "execution-order"]], "\u8054\u9501/\u6392\u5e8f": [[108, "interlocking-ordering"]], "Pipeline": [[109, "pipeline"]], "Payload": [[110, "payload"]], "Node": [[110, "node"]], "Links": [[110, "links"]], "DirectLink": [[110, "directlink"]], "StageLink": [[110, "stagelink"]], "S2mLink": [[110, "s2mlink"]], "CtrlLink": [[110, "ctrllink"]], "\u5176\u4ed6\u94fe\u63a5": [[110, "other-links"]], "\u60a8\u7684\u81ea\u5b9a\u4e49\u94fe\u63a5": [[110, "your-custom-link"]], "Builder": [[110, "builder"]], "\u7ec4\u5408\u80fd\u529b\uff08Composability\uff09": [[110, "composability"]], "\u91cd\u5b9a\u65f6/\u53ef\u53d8\u957f\u5ea6": [[110, "retiming-variable-lenth"]], "\u7b80\u5355\u7684CPU\u793a\u4f8b": [[110, "simple-cpu-example"]], "\u4e8c\u8fdb\u5236\u7cfb\u7edf": [[111, "binarysystem"]], "String\u8f6c\u4e3aInt/Long/BigInt": [[111, "string-to-int-long-bigint"]], "Int/Long/BigInt\u8f6c\u4e3aString": [[111, "int-long-bigint-to-string"]], "Int/Long/BigInt\u8f6c\u4e3a\u4e8c\u8fdb\u5236\u5217\u8868": [[111, "int-long-bigint-to-binary-list"]], "\u4e8c\u8fdb\u5236\u5217\u8868\u8f6c\u4e3aInt/Long/BigInt": [[111, "binary-list-to-int-long-bigint"]], "BigInt\u653e\u5927\u5668": [[111, "bigint-enricher"]], "\u603b\u7ebf\u4ece\u7aef\u751f\u6210\u5668": [[112, "bus-slave-factory"]], "\u529f\u80fd": [[112, "functionality"]], "\u7ea4\u7a0b\u6846\u67b6": [[113, "fiber-framework"]], "\u7b80\u5355\u7684\u793a\u4f8b": [[113, "simple-dummy-example"]], "Handle[T]": [[113, "handle-t"]], "soon(handle)": [[113, "soon-handle"]], "Flow": [[114, "flow"]], "\u4ee3\u7801\u793a\u4f8b": [[114, "code-example"]], "\u4eff\u771f\u652f\u6301": [[114, "simulation-support"], [119, "simulation-support"]], "Fragment": [[115, "fragment"]], "\u72b6\u6001\u673a": [[116, "state-machine"]], "StateMachine": [[116, "statemachine"]], "\u5165\u53e3\u70b9": [[116, "entry-point"]], "\u8f6c\u6362": [[116, "transitions"]], "\u72b6\u6001\u7f16\u7801": [[116, "state-encoding"]], "\u72b6\u6001": [[116, "states"]], "StateDelay\uff08\u72b6\u6001\u5ef6\u8fdf\uff09": [[116, "statedelay"]], "StateFsm": [[116, "statefsm"]], "StateParallelFsm": [[116, "stateparallelfsm"]], "\u5173\u4e8e\u5165\u53e3\u72b6\u6001\u7684\u6ce8\u91ca": [[116, "notes-about-the-entry-state"]], "\u6a21\u5757\u5e93": [[117, "libraries"]], "RegIf": [[118, "regif"]], "\u81ea\u52a8\u5206\u914d": [[118, "automatic-allocation"]], "28\u79cd\u8bbf\u95ee\u7c7b\u578b": [[118, "access-types"]], "\u81ea\u52a8\u751f\u6210\u6587\u6863": [[118, "automatic-documentation-generation"]], "\u7279\u6b8a\u8bbf\u95ee\u7528\u9014": [[118, "special-access-usage"]], "\u5b57\u8282\u63a9\u7801": [[118, "byte-mask"]], "\u5178\u578b\u4f8b\u5b50": [[118, "typical-example"]], "\u4e2d\u65ad\u751f\u6210\u5668": [[118, "interrupt-factory"]], "IP\u7ea7\u4e2d\u65ad\u751f\u6210\u5668": [[118, "ip-level-interrupt-factory"]], "SYS\u7ea7\u4e2d\u65ad\u5408\u5e76": [[118, "sys-level-interrupt-merge"]], "Spinal\u7684\u751f\u6210\u5668": [[118, "spinal-factory"]], "\u9ed8\u8ba4\u8bfb\u53d6\u503c": [[118, "defaultreadvalue"]], "\u5f00\u53d1\u8005\u533a\u57df": [[118, "developers-area"]], "Stream": [[119, "stream"]], "\u8bed\u4e49": [[119, "semantics"], [131, "semantic"]], "\u5b9e\u7528\u5de5\u5177": [[119, "utils"], [120, "utils"], [128, "utils"], [167, "utils"]], "StreamFifo": [[119, "streamfifo"]], "StreamFifoCC": [[119, "streamfifocc"]], "StreamCCByToggle": [[119, "streamccbytoggle"]], "StreamWidthAdapter\uff08\u53cd\u538b\u6d41\u4f4d\u5bbd\u9002\u5e94\u5668\uff09": [[119, "streamwidthadapter"]], "StreamArbiter\uff08\u53cd\u538b\u6d41\u4ef2\u88c1\u5668\uff09": [[119, "streamarbiter"]], "StreamJoin": [[119, "streamjoin"]], "StreamFork": [[119, "streamfork"]], "StreamMux": [[119, "streammux"]], "StreamDemux": [[119, "streamdemux"]], "StreamDispatcherSequencial": [[119, "streamdispatchersequencial"]], "StreamTransactionExtender": [[119, "streamtransactionextender"]], "\u514d\u72b6\u6001\u5de5\u5177": [[120, "state-less-utilities"]], "\u5168\u72b6\u6001\u5de5\u5177": [[120, "state-full-utilities"]], "\u8ba1\u6570\u5668": [[120, "counter"]], "\u8d85\u65f6": [[120, "timeout"]], "\u590d\u4f4d\u63a7\u5236": [[120, "resetctrl"]], "asyncAssertSyncDeassert": [[120, "asyncassertsyncdeassert"]], "\u7279\u6b8a\u5de5\u5177": [[120, "special-utilities"]], "VexRiscv\uff08RV32IM CPU\uff09": [[121, "vexriscv-rv32im-cpu"]], "\u6a21\u62df\u4fe1\u53f7\u548c\u8f93\u5165\u8f93\u51fa": [[122, "analog-and-inout"]], "\u6a21\u62df\u4fe1\u53f7": [[122, "analog"]], "\u8f93\u5165/\u51fa": [[122, "inout"]], "\u8f93\u5165/\u51fa\u5305\u88c5\u5668": [[122, "inoutwrapper"]], "\u624b\u52a8\u9a71\u52a8\u6a21\u62df\u7ebf\u675f": [[122, "manually-driving-analog-bundles"]], "Assertions": [[123, "assertions"]], "\u5176\u4ed6\u8bed\u8a00\u529f\u80fd": [[124, "other-language-features"]], "Report": [[125, "report"]], "ScopeProperty": [[126, "scopeproperty"]], "\u5b58\u6839\uff08Stub\uff09": [[127, "stub"]], "Cat": [[128, "cat"]], "\u514b\u9686\u786c\u4ef6\u6570\u636e\u7c7b\u578b": [[128, "cloning-hardware-datatypes"]], "\u5c06\u6570\u636e\u7c7b\u578b\u4f5c\u4e3a\u6784\u9020\u51fd\u6570\u53c2\u6570\u4f20\u9012": [[128, "passing-a-datatype-as-construction-parameter"]], "\u8001\u529e\u6cd5": [[128, "the-old-way"]], "\u5b89\u5168\u7684\u65b9\u6cd5": [[128, "the-safe-way"]], "\u9891\u7387\u548c\u65f6\u95f4": [[128, "frequency-and-time"]], "\u4e8c\u8fdb\u5236\u524d\u7f00": [[128, "binary-prefix"]], "VHDL \u548c Verilog \u751f\u6210": [[129, "vhdl-and-verilog-generation"]], "\u4ece SpinalHDL \u7ec4\u4ef6\u751f\u6210 VHDL \u548c Verilog": [[129, "generate-vhdl-and-verilog-from-a-spinalhdl-component"]], "Scala \u7684\u53c2\u6570\u5316": [[129, "parametrization-from-scala"]], "\u6765\u81ea shell \u7684\u53c2\u6570\u5316": [[129, "parametrization-from-shell"]], "\u751f\u6210\u7684 VHDL \u548c Verilog": [[129, "generated-vhdl-and-verilog"]], "\u7ec4\u7ec7": [[129, "organization"]], "\u7ec4\u5408\u903b\u8f91": [[129, "combinational-logic"]], "\u65f6\u5e8f\u903b\u8f91": [[129, "sequential-logic"], [134, "sequential-logic"]], "VHDL \u548c Verilog \u5c5e\u6027": [[129, "vhdl-and-verilog-attributes"]], "\u4f4d\u5bbd\u68c0\u67e5": [[130, "width-checking"]], "\u7ec4\u5408\u903b\u8f91\u73af(Combinatorial loops)": [[130, "combinatorial-loops"]], "CombInit": [[130, "combinit"]], "\u89c4\u5219": [[132, "rules"]], "\u5e76\u53d1": [[132, "concurrency"]], "\u6700\u540e\u6709\u6548\u8d4b\u503c\u751f\u6548": [[132, "last-valid-assignment-wins"]], "\u4fe1\u53f7\u548c\u5bc4\u5b58\u5668\u4e0e Scala \u8bed\u8a00\u7684\u534f\u4f5c\uff08OOP \u5f15\u7528 + \u51fd\u6570\uff09": [[132, "signal-and-register-interactions-with-scala-oop-reference-functions"]], "When/Switch/Mux": [[133, "when-switch-mux"]], "When": [[133, "when"]], "Switch": [[133, "switch"]], "\u5176\u4ed6\u9009\u9879": [[133, "additional-options"]], "\u672c\u5730\u58f0\u660e": [[133, "local-declaration"]], "Mux": [[133, "mux"]], "\u6309\u4f4d\u9009\u62e9": [[133, "bitwise-selection"]], "RAM/ROM\u5b58\u50a8\u5668": [[135, "ram-rom-memory"]], "\u540c\u6b65\u4f7f\u80fd\u6ce8\u610f\u4e8b\u9879": [[135, "synchronous-enable-quirk"]], "\u5199\u5165\u65f6\u8bfb\u53d6\u7b56\u7565": [[135, "read-under-write-policy"]], "\u6df7\u5408\u4f4d\u5bbd\u5b58\u50a8\u5668": [[135, "mixed-width-ram"]], "\u81ea\u52a8\u9ed1\u76d2\u5316": [[135, "automatic-blackboxing"]], "\u9ed1\u76d2\u7b56\u7565": [[135, "blackboxing-policy"]], "\u6807\u51c6\u5b58\u50a8\u5668\u9ed1\u76d2": [[135, "standard-memory-blackboxes"]], "\u5b9e\u4f8b\u5316": [[136, "instantiation"], [160, "instantiation"]], "\u590d\u4f4d\u503c": [[136, "reset-value"]], "\u7528\u4e8e\u4eff\u771f\u76ee\u7684\u7684\u521d\u59cb\u5316\u503c": [[136, "initialization-value-for-simulation-purposes"]], "\u5bc4\u5b58\u5668\u7ec4": [[136, "register-vectors"]], "\u5c06\u7ebf\u7f06/\u4fe1\u53f7\u8f6c\u6362\u4e3a\u5bc4\u5b58\u5668": [[136, "transforming-a-wire-into-a-register"]], "\u542f\u52a8\u4eff\u771f\u5668": [[137, "boot-a-simulation"]], "\u5728\u540c\u4e00\u786c\u4ef6\u4e0a\u8fd0\u884c\u591a\u4e2a\u6d4b\u8bd5": [[137, "running-multiple-tests-on-the-same-hardware"]], "\u4ece\u7ebf\u7a0b\u4e2d\u629b\u51fa\u4eff\u771f\u6210\u529f\u6216\u5931\u8d25\u7ed3\u679c": [[137, "throw-success-or-failure-of-the-simulation-from-a-thread"]], "\u5728\u5931\u8d25\u4e4b\u524d\u6355\u83b7\u7ed9\u5b9a\u65f6\u95f4\u7a97\u5185\u7684\u6ce2\u5f62": [[137, "capturing-wave-for-a-given-window-before-failure"]], "\u6fc0\u52b1\u51fd\u6570API": [[138, "stimulus-api"]], "\u7b49\u5f85\u76f8\u5173API": [[138, "wait-api"]], "\u56de\u8c03\u51fd\u6570API": [[138, "callback-api"]], "\u9ed8\u8ba4\u65f6\u949f\u57df": [[138, "default-clockdomain"]], "\u65b0\u65f6\u949f\u57df": [[138, "new-clockdomain"]], "\u4eff\u771f\u5f15\u64ce": [[139, "simulation-engine"]], "\u5f02\u6b65\u52a0\u6cd5\u5668": [[140, "asynchronous-adder"]], "\u53cc\u65f6\u949f\u57dfFIFO": [[141, "dual-clock-fifo"]], "\u5355\u65f6\u949f\u57dfFIFO": [[143, "single-clock-fifo"]], "\u540c\u6b65\u52a0\u6cd5\u5668": [[144, "synchronous-adder"]], "\u4e32\u53e3\u89e3\u7801\u5668": [[145, "uart-decoder"]], "\u4e32\u53e3\u7f16\u7801\u5668": [[146, "uart-encoder"]], "\u4eff\u771f": [[147, "simulation"]], "GHDL \u7684\u8bbe\u7f6e\u548c\u5b89\u88c5": [[148, "setup-and-installation-of-ghdl"]], "Linux": [[148, "linux"], [149, "linux"], [151, "linux"]], "Icarus Verilog \u7684\u8bbe\u7f6e\u548c\u5b89\u88c5": [[149, "setup-and-installation-of-icarus-verilog"]], "VCS \u4eff\u771f\u914d\u7f6e": [[150, "vcs-simulation-configuration"]], "\u73af\u5883\u53d8\u91cf": [[150, "environment-variable"]], "\u7528\u6237\u5b9a\u4e49\u7684\u73af\u5883\u8bbe\u7f6e": [[150, "user-defined-environment-setup"]], "VCS \u6807\u5fd7": [[150, "vcs-flags"]], "\u6ce2\u5f62\u751f\u6210": [[150, "waveform-generation"]], "Blackbox \u4eff\u771f": [[150, "simulation-with-blackbox"]], "Verilator \u7684\u8bbe\u7f6e\u548c\u5b89\u88c5": [[151, "setup-and-installation-of-verilator"]], "Scala": [[151, "scala"]], "Windows": [[151, "windows"]], "\u4ece MinGW \u5305\u7ba1\u7406\u5668\u5b89\u88c5": [[151, "from-the-mingw-package-manager"]], "\u4ece\u6e90\u7801\u5b89\u88c5": [[151, "from-source"]], "\u7528\u4e8e\u4eff\u771f\u7684 SBT \u8bbe\u7f6e": [[152, "sbt-setup-for-simulation"]], "\u540e\u53f0\u4f9d\u8d56\u7684\u5b89\u88c5\u8bf4\u660e": [[152, "backend-dependent-installation-instructions"]], "\u654f\u611fAPI": [[153, "sensitive-api"]], "\u4eff\u771f\u8fc7\u7a0b\u4e2d\u8bbf\u95ee\u4fe1\u53f7": [[154, "accessing-signals-of-the-simulation"]], "\u8bfb\u5199\u4fe1\u53f7": [[154, "read-and-write-signals"]], "\u8bbf\u95ee\u7ec4\u4ef6\u5c42\u6b21\u7ed3\u6784\u5185\u90e8\u7684\u4fe1\u53f7": [[154, "accessing-signals-inside-the-component-s-hierarchy"]], "\u4eff\u771f\u4e2d\u5185\u5b58\u7684\u52a0\u8f7d\u548c\u5b58\u50a8": [[154, "load-and-store-of-memory-in-simulation"]], "\u4eff\u771f\u5668\u7684\u5177\u4f53\u7ec6\u8282": [[155, "simulator-specific-details"]], "SpinalHDL \u5982\u4f55\u4f7f\u7528 Verilator \u540e\u7aef\u8fdb\u884c\u786c\u4ef6\u4eff\u771f": [[155, "how-spinalhdl-simulates-the-hardware-with-verilator-backend"]], "SpinalHDL \u5982\u4f55\u4f7f\u7528 GHDL/Icarus Verilog \u540e\u7aef\u8fdb\u884c\u786c\u4ef6\u4eff\u771f": [[155, "how-spinalhdl-simulates-the-hardware-with-ghdl-icarus-verilog-backend"]], "SpinalHDL \u5982\u4f55\u4f7f\u7528 Synopsys VCS \u540e\u7aef\u8fdb\u884c\u786c\u4ef6\u4eff\u771f": [[155, "how-spinalhdl-simulates-the-hardware-with-synopsys-vcs-backend"]], "SpinalHDL \u5982\u4f55\u4f7f\u7528 Xilinx XSim \u540e\u7aef\u8fdb\u884c\u786c\u4ef6\u4eff\u771f": [[155, "how-spinalhdl-simulates-the-hardware-with-xilinx-xsim-backend"]], "\u6027\u80fd": [[155, "performance"]], "\u5168\u7ebf\u7a0bAPI": [[156, "thread-full-api"]], "\u5206\u88c2\u548c\u5408\u5e76\u4eff\u771f\u7ebf\u7a0b": [[156, "fork-and-join-simulation-threads"]], "\u4f11\u7720\u548c\u7b49\u5f85": [[156, "sleep-and-waituntil"]], "\u65e0\u7ebf\u7a0bAPI": [[157, "thread-less-api"]], "Area": [[158, "area"], [167, "area"]], "\u5b9e\u4f8b\u5316 VHDL \u548c Verilog IP": [[159, "instantiate-vhdl-and-verilog-ip"], [167, "instantiate-vhdl-and-verilog-ip"]], "\u5b9a\u4e49\u4e00\u4e2a\u9ed1\u76d2": [[159, "defining-an-blackbox"]], "\u6cdb\u578b": [[159, "generics"]], "\u5b9e\u4f8b\u5316\u9ed1\u76d2": [[159, "instantiating-a-blackbox"]], "\u65f6\u949f\u548c\u590d\u4f4d\u4fe1\u53f7\u7684\u6620\u5c04": [[159, "clock-and-reset-mapping"]], "io\u524d\u7f00": [[159, "io-prefix"]], "\u91cd\u547d\u540d\u9ed1\u76d2\u4e2d\u7684\u6240\u6709io": [[159, "rename-all-io-of-a-blackbox"]], "\u6dfb\u52a0 RTL \u6e90": [[159, "add-rtl-source"]], "VHDL - \u65e0\u6570\u503c\u7c7b\u578b": [[159, "vhdl-no-numeric-type"]], "\u5185\u90e8\u65f6\u949f": [[160, "internal-clock"]], "\u5916\u90e8\u65f6\u949f": [[160, "external-clock"], [167, "external-clock"]], "\u751f\u6210 HDL \u65f6\u7684\u4fe1\u53f7\u4f18\u5148\u7ea7": [[160, "signal-priorities-in-hdl-generation"]], "\u8bed\u5883": [[160, "context"]], "\u8de8\u65f6\u949f\u57df\u8bbe\u8ba1": [[160, "clock-domain-crossing"], [167, "cross-clock-domain"]], "\u7279\u6b8a\u8ba1\u65f6\u903b\u8f91\u533a": [[160, "special-clocking-areas"]], "\u6162\u65f6\u949f\u903b\u8f91\u533a": [[160, "slow-area"]], "\u542f\u52a8\u590d\u4f4d": [[160, "bootreset"]], "\u590d\u4f4d\u65f6\u949f\u57df": [[160, "resetarea"]], "\u65f6\u949f\u4f7f\u80fd\u903b\u8f91\u533a": [[160, "clockenablearea"]], "\u7ec4\u4ef6\u548c\u5c42\u6b21\u7ed3\u6784": [[161, "components-and-hierarchy"]], "\u8f93\u5165/\u8f93\u51fa\u5b9a\u4e49": [[161, "input-output-definition"]], "\u88c1\u526a\u4fe1\u53f7": [[161, "pruned-signals"]], "\u53c2\u6570\u5316\u786c\u4ef6\uff08VHDL \u4e2d\u7684\u201cGeneric\u201d\uff0cVerilog \u4e2d\u7684\u201cParameter\u201d\uff09": [[161, "parametrized-hardware-generic-in-vhdl-parameter-in-verilog"]], "\u7efc\u5408\u540e\u7ec4\u4ef6\u540d\u79f0": [[161, "synthesized-component-names"]], "Valid Ready Payload \u603b\u7ebf": [[162, "valid-ready-payload-bus"], [167, "valid-ready-payload-bus"]], "\u7ed3\u6784\u8bbe\u8ba1": [[163, "structuring"]], "\u4fdd\u7559\u540d\u79f0\u7684\u65b9\u6cd5": [[164, "preserving-names"]], "Nameable \u57fa\u7c7b": [[164, "nameable-base-class"]], "\u4ece Scala \u4e2d\u63d0\u53d6\u540d\u79f0": [[164, "name-extraction-from-scala"]], "\u7ec4\u4ef6\u4e2d\u7684\u533a\u57df": [[164, "area-in-a-component"]], "\u51fd\u6570\u4e2d\u7684\u903b\u8f91\u533a": [[164, "area-in-a-function"]], "\u51fd\u6570\u4e2d\u7684\u590d\u5408\u533a\uff08Composite\uff09": [[164, "composite-in-a-function"]], "\u590d\u5408\u533a\u7ea7\u8054\u94fe": [[164, "composite-chains"]], "\u5728\u4e00\u4e2a\u7ebf\u675f\uff08Bundle\uff09\u7684\u51fd\u6570\u4e2d\u7684\u590d\u5408\u533a": [[164, "composite-in-a-bundle-s-function"]], "\u672a\u547d\u540d\u4fe1\u53f7\u5904\u7406": [[164, "unamed-signal-handling"]], "Verilog \u8868\u8fbe\u5f0f\u5206\u5272": [[164, "verilog-expression-splitting"]], "Verilog \u957f\u8868\u8fbe\u5f0f\u5206\u5272": [[164, "verilog-long-expression-splitting"]], "When \u8bed\u53e5\u6761\u4ef6": [[164, "when-statement-condition"]], "\u6700\u540e\u4e00\u62db": [[164, "in-last-resort"]], "\u5b9e\u4f8b\u7ec6\u5316\u65f6\u53c2\u6570": [[165, "elaboration-time-parameters"]], "\u53ef\u9009\u786c\u4ef6": [[165, "optional-hardware"]], "spinal.core \u7ec4\u4ef6": [[167, "the-spinal-core-components"]], "\u65f6\u949f\u57df\u5b9a\u4e49": [[167, "clock-domains-definitions"]], "\u65f6\u949f\u57df\u8bed\u6cd5": [[167, "clock-domain-syntax"]], "\u65f6\u949f\u914d\u7f6e": [[167, "clock-configuration"]], "When / Switch": [[167, "when-switch"]], "\u7ec4\u4ef6/\u5c42\u6b21\u7ed3\u6784": [[167, "component-hierarchy"]], "VHDL\u751f\u6210": [[167, "vhdl-generation"]], "Element": [[168, "element"]], "\u8303\u56f4": [[168, "range"]], "\u5e38\u89c1\u9519\u8bef": [[169, "frequent-errors"]], "\u201cmain\u201d\u7ebf\u7a0b\u4e2d\u5f02\u5e38 java.lang.NullPointerException": [[169, "exception-in-thread-main-java-lang-nullpointerexception"]], "Signal X can\u2019t be assigned by Y": [[169, "signal-x-can-t-be-assigned-by-y"]], "Input signal X can\u2019t be assigned by Y": [[169, "input-signal-x-can-t-be-assigned-by-y"]], "Output signal X can\u2019t be assigned by Y": [[169, "output-signal-x-can-t-be-assigned-by-y"]], "Spinal\u786c\u4ef6\u63cf\u8ff0\u8bed\u8a00": [[171, "spinal-hardware-description-language"]]}, "indexentries": {}})