#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000026f4d1d8ba0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000026f4d1d8d30 .scope module, "tb_pwm_module" "tb_pwm_module" 3 1;
 .timescale 0 0;
P_0000026f4d1a3270 .param/l "CLK_PERIOD" 1 3 5, +C4<00000000000000000000000000001010>;
P_0000026f4d1a32a8 .param/l "bit_width" 1 3 4, +C4<00000000000000000000000000001000>;
v0000026f4d1a2cc0_0 .var/real "avg_pwm", 0 0;
v0000026f4d1a2d60_0 .var "clk", 0 0;
v0000026f4d1a2e00_0 .var/i "clk_cycles", 31 0;
v0000026f4d1a2ea0_0 .var "duty", 7 0;
v0000026f4d1a2f40_0 .var/i "i", 31 0;
v0000026f4d1d4310_0 .net "pwm_out", 0 0, v0000026f4d1c5300_0;  1 drivers
v0000026f4d1d43b0_0 .var "rst_n", 0 0;
v0000026f4d1d4450_0 .var/i "sum_pwm", 31 0;
S_0000026f4d1a2b30 .scope module, "dut" "pwm_module" 3 24, 4 1 0, S_0000026f4d1d8d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "duty";
    .port_info 3 /INPUT 8 "max_value";
    .port_info 4 /OUTPUT 1 "pwm_out";
P_0000026f4d1196e0 .param/l "bit_width" 0 4 2, +C4<00000000000000000000000000001000>;
v0000026f4d1d8ec0_0 .net "clk", 0 0, v0000026f4d1a2d60_0;  1 drivers
v0000026f4d1d8f60_0 .var "counter", 8 0;
v0000026f4d1c51c0_0 .net "duty", 7 0, v0000026f4d1a2ea0_0;  1 drivers
L_0000026f4d221008 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0000026f4d1c5260_0 .net "max_value", 7 0, L_0000026f4d221008;  1 drivers
v0000026f4d1c5300_0 .var "pwm_out", 0 0;
v0000026f4d1c53a0_0 .net "rst_n", 0 0, v0000026f4d1d43b0_0;  1 drivers
E_0000026f4d118f60 .event posedge, v0000026f4d1d8ec0_0;
    .scope S_0000026f4d1a2b30;
T_0 ;
    %wait E_0000026f4d118f60;
    %load/vec4 v0000026f4d1c53a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026f4d1d8f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026f4d1c5300_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026f4d1d8f60_0;
    %load/vec4 v0000026f4d1c5260_0;
    %pad/u 9;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000026f4d1d8f60_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000026f4d1d8f60_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000026f4d1d8f60_0, 0;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0000026f4d1d8f60_0;
    %load/vec4 v0000026f4d1c51c0_0;
    %pad/u 9;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0000026f4d1c5300_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000026f4d1d8d30;
T_1 ;
    %delay 5, 0;
    %load/vec4 v0000026f4d1a2d60_0;
    %inv;
    %store/vec4 v0000026f4d1a2d60_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026f4d1d8d30;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f4d1a2d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026f4d1d43b0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000026f4d1a2ea0_0, 0, 8;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026f4d1d43b0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000026f4d1d8d30;
T_3 ;
    %delay 100, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f4d1a2f40_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000026f4d1a2f40_0;
    %cmpi/s 255, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0000026f4d1a2f40_0;
    %pad/s 8;
    %store/vec4 v0000026f4d1a2ea0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f4d1d4450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f4d1a2e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026f4d1a2e00_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000026f4d1a2e00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.3, 5;
    %wait E_0000026f4d118f60;
    %load/vec4 v0000026f4d1d4450_0;
    %load/vec4 v0000026f4d1d4310_0;
    %pad/u 32;
    %add;
    %store/vec4 v0000026f4d1d4450_0, 0, 32;
    %load/vec4 v0000026f4d1a2e00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026f4d1a2e00_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %load/vec4 v0000026f4d1d4450_0;
    %cvt/rv/s;
    %load/vec4 v0000026f4d1a2e00_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0000026f4d1a2cc0_0;
    %vpi_call/w 3 62 "$display", "Duty: %0d, PWM_SUM: %0d, Average PWM Output: %0f", v0000026f4d1a2ea0_0, v0000026f4d1d4450_0, v0000026f4d1a2cc0_0 {0 0 0};
    %load/vec4 v0000026f4d1a2f40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026f4d1a2f40_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %delay 50, 0;
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\src\tb\tb_pwm_module.v";
    ".\src\pwm_module.v";
