{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698811347781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698811347789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 12:02:27 2023 " "Processing started: Wed Nov 01 12:02:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698811347789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698811347789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Ultrasonic_instrument -c Ultrasonic_instrument " "Command: quartus_sta Ultrasonic_instrument -c Ultrasonic_instrument" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698811347789 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1698811347951 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dcfifo_6tn1 2 " "Ignored 2 assignments for entity \"dcfifo_6tn1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_pe9:dffpipe14\|dffe15a\" -entity dcfifo_6tn1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_pe9:dffpipe14\|dffe15a\" -entity dcfifo_6tn1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698811348164 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_qe9:dffpipe17\|dffe18a\" -entity dcfifo_6tn1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_qe9:dffpipe17\|dffe18a\" -entity dcfifo_6tn1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698811348164 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1698811348164 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "dcfifo_d4n1 2 " "Ignored 2 assignments for entity \"dcfifo_d4n1\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_se9:dffpipe15\|dffe16a\" -entity dcfifo_d4n1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from delayed_wrptr_g -to \"rs_dgwp\|dffpipe_se9:dffpipe15\|dffe16a\" -entity dcfifo_d4n1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698811348164 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_te9:dffpipe18\|dffe19a\" -entity dcfifo_d4n1 -tag quartusii " "Assignment for entity set_instance_assignment -name CUT ON -from rdptr_g -to \"ws_dgrp\|dffpipe_te9:dffpipe18\|dffe19a\" -entity dcfifo_d4n1 -tag quartusii was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698811348164 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1698811348164 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698811348349 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698811348349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811348399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811348399 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1698811348617 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_gjf1 " "Entity dcfifo_gjf1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698811348670 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698811348670 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698811348670 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h7k1 " "Entity dcfifo_h7k1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe20\|dffe21a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_h09:dffpipe20\|dffe21a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698811348670 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe17\|dffe18a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_g09:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698811348670 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698811348670 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698811348670 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1698811348670 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1698811348670 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1698811348670 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1698811348678 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_c09:dffpipe15\|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1698811348679 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698811348680 ""}  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698811348680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698811348680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1698811348681 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_b09:dffpipe12\|dffe13a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1698811348682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698811348682 ""}  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698811348682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698811348682 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *ws_dgrp\|dffpipe_h09:dffpipe20\|dffe21a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp\|dffpipe_h09:dffpipe20\|dffe21a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1698811348682 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698811348683 ""}  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698811348683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698811348683 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qsta_default_script.tcl 1297 *rs_dgwp\|dffpipe_g09:dffpipe17\|dffe18a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qsta_default_script.tcl(1297): *rs_dgwp\|dffpipe_g09:dffpipe17\|dffe18a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1698811348683 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <from> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "read_sdc " "read_sdc" {  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1698811348684 ""}  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698811348684 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qsta_default_script.tcl 1297 Argument <to> is not an object ID " "Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID" {  } { { "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" "" { Text "D:/intelFPGA/18.0/quartus/common/tcl/internal/qsta_default_script.tcl" 1297 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1698811348684 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Ultrasonic_instrument.sdc " "Synopsys Design Constraints File file not found: 'Ultrasonic_instrument.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1698811348684 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "encode\|position\[0\]~1\|combout " "Node \"encode\|position\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811348688 ""} { "Warning" "WSTA_SCC_NODE" "encode\|position\[0\]~1\|datac " "Node \"encode\|position\[0\]~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1698811348688 ""}  } { { "rtl/encode.v" "" { Text "F:/Desktop/Ultrasonic instrument scanning device/FPGA_code/Ultrasonic_instrument/rtl/encode.v" 13 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1698811348688 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[2\] Clk " "Register DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[2\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698811348691 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698811348691 "|top_level|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|mdc_clk " "Node: AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|cnt\[11\] AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|mdc_clk " "Register AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|cnt\[11\] is being clocked by AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698811348691 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698811348691 "|top_level|AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|mdc_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "in_a " "Node: in_a was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch encode:encode\|position\[6\] in_a " "Latch encode:encode\|position\[6\] is being clocked by in_a" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698811348691 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698811348691 "|top_level|in_a"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698811348697 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698811348697 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1698811348697 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698811348697 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698811348710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.282 " "Worst-case setup slack is 43.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348754 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.282               0.000 altera_reserved_tck  " "   43.282               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348754 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811348754 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811348765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.615 " "Worst-case recovery slack is 95.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348776 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.615               0.000 altera_reserved_tck  " "   95.615               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348776 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811348776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.312 " "Worst-case removal slack is 1.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.312               0.000 altera_reserved_tck  " "    1.312               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811348788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.382 " "Worst-case minimum pulse width slack is 49.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.382               0.000 altera_reserved_tck  " "   49.382               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811348791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811348791 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811348881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811348881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811348881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811348881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 341.656 ns " "Worst Case Available Settling Time: 341.656 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811348881 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811348881 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698811348881 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698811348888 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698811348914 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698811349199 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[2\] Clk " "Register DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[2\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698811349333 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698811349333 "|top_level|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|mdc_clk " "Node: AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|cnt\[11\] AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|mdc_clk " "Register AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|cnt\[11\] is being clocked by AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698811349333 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698811349333 "|top_level|AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|mdc_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "in_a " "Node: in_a was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch encode:encode\|position\[6\] in_a " "Latch encode:encode\|position\[6\] is being clocked by in_a" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698811349334 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698811349334 "|top_level|in_a"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698811349336 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698811349336 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1698811349336 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.719 " "Worst-case setup slack is 43.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.719               0.000 altera_reserved_tck  " "   43.719               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811349349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349356 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349356 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811349356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.948 " "Worst-case recovery slack is 95.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.948               0.000 altera_reserved_tck  " "   95.948               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811349360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.220 " "Worst-case removal slack is 1.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.220               0.000 altera_reserved_tck  " "    1.220               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811349365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.228 " "Worst-case minimum pulse width slack is 49.228" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.228               0.000 altera_reserved_tck  " "   49.228               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811349367 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811349410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811349410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811349410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811349410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.309 ns " "Worst Case Available Settling Time: 342.309 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811349410 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811349410 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698811349410 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698811349415 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Clk " "Node: Clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[2\] Clk " "Register DDS:DDS\|DDS_Module:DDS_Module\|ddsrom:ddsrom\|altsyncram:altsyncram_component\|altsyncram_ia91:auto_generated\|q_a\[2\] is being clocked by Clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698811349535 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698811349535 "|top_level|Clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|mdc_clk " "Node: AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|mdc_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|cnt\[11\] AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|mdc_clk " "Register AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|cnt\[11\] is being clocked by AD9226_RGMII:AD9226_RGMII\|phy_config:phy_config_inst\|mdc_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698811349535 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698811349535 "|top_level|AD9226_RGMII:AD9226_RGMII|phy_config:phy_config_inst|mdc_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "in_a " "Node: in_a was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch encode:encode\|position\[6\] in_a " "Latch encode:encode\|position\[6\] is being clocked by in_a" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1698811349535 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1698811349535 "|top_level|in_a"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698811349537 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1698811349537 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1698811349537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.311 " "Worst-case setup slack is 47.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349544 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.311               0.000 altera_reserved_tck  " "   47.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349544 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811349544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811349549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.931 " "Worst-case recovery slack is 97.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.931               0.000 altera_reserved_tck  " "   97.931               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811349554 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.554 " "Worst-case removal slack is 0.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.554               0.000 altera_reserved_tck  " "    0.554               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811349560 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.275 " "Worst-case minimum pulse width slack is 49.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.275               0.000 altera_reserved_tck  " "   49.275               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698811349563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698811349563 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811349606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811349606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811349606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811349606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.767 ns " "Worst Case Available Settling Time: 346.767 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811349606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1698811349606 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698811349606 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698811349890 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698811349891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 44 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698811349978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 12:02:29 2023 " "Processing ended: Wed Nov 01 12:02:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698811349978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698811349978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698811349978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698811349978 ""}
