# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name imINPUT \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename imINPUT \
    op interface \
    ports { imINPUT_address0 { O 21 vector } imINPUT_ce0 { O 1 bit } imINPUT_d0 { O 32 vector } imINPUT_q0 { I 32 vector } imINPUT_we0 { O 1 bit } imINPUT_address1 { O 21 vector } imINPUT_ce1 { O 1 bit } imINPUT_d1 { O 32 vector } imINPUT_q1 { I 32 vector } imINPUT_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'imINPUT'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name tplINPUT \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename tplINPUT \
    op interface \
    ports { tplINPUT_address0 { O 21 vector } tplINPUT_ce0 { O 1 bit } tplINPUT_d0 { O 32 vector } tplINPUT_q0 { I 32 vector } tplINPUT_we0 { O 1 bit } tplINPUT_address1 { O 21 vector } tplINPUT_ce1 { O 1 bit } tplINPUT_d1 { O 32 vector } tplINPUT_q1 { I 32 vector } tplINPUT_we1 { O 1 bit } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'tplINPUT'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name imHeight \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_imHeight \
    op interface \
    ports { imHeight { I 32 vector } imHeight_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name imWidth \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_imWidth \
    op interface \
    ports { imWidth { I 32 vector } imWidth_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name tplHeight \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tplHeight \
    op interface \
    ports { tplHeight { I 32 vector } tplHeight_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name tplWidth \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_tplWidth \
    op interface \
    ports { tplWidth { I 32 vector } tplWidth_ap_vld { I 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name output_struct \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_struct \
    op interface \
    ports { output_struct { O 96 vector } output_struct_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


