Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Jan  3 22:44:54 2022
| Host         : HALx1 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_drc -file chip_test_env_wrapper_drc_opted.rpt -pb chip_test_env_wrapper_drc_opted.pb -rpx chip_test_env_wrapper_drc_opted.rpx
| Design       : chip_test_env_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 0
+------+----------+-------------+------------+
| Rule | Severity | Description | Violations |
+------+----------+-------------+------------+
+------+----------+-------------+------------+

2. REPORT DETAILS
-----------------

