// Seed: 2555139351
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  parameter id_4 = (1) <-> 1;
  logic id_5;
  assign module_1._id_9 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd74
) (
    output wand id_0,
    output uwire id_1,
    output supply0 id_2,
    output tri id_3,
    input wor id_4,
    input supply1 id_5,
    input supply1 id_6,
    output wand id_7,
    input tri0 id_8,
    input supply1 _id_9,
    input wand id_10
);
  wire [1 : id_9  +  1 'b0] id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
  wire id_13;
endmodule
