{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698581668970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698581668976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 20:14:28 2023 " "Processing started: Sun Oct 29 20:14:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698581668976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698581668976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ds1302_test -c ds1302_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ds1302_test -c ds1302_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698581668976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1698581669435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "D:/my_file/project_fpga/ds1302/src/uart_tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/uart_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/uart_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_top " "Found entity 1: uart_top" {  } { { "../src/uart_top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/uart_top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../src/uart_rx.v" "" { Text "D:/my_file/project_fpga/ds1302/src/uart_rx.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/dotpoint.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/dotpoint.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotPoint " "Found entity 1: DotPoint" {  } { { "../src/DotPoint.v" "" { Text "D:/my_file/project_fpga/ds1302/src/DotPoint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/beep.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/beep.v" { { "Info" "ISGN_ENTITY_NAME" "1 beep " "Found entity 1: beep" {  } { { "../src/beep.v" "" { Text "D:/my_file/project_fpga/ds1302/src/beep.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/keyvalue.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/keyvalue.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyValue " "Found entity 1: KeyValue" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/keypress.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/keypress.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyPress " "Found entity 1: KeyPress" {  } { { "../src/keyPress.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyPress.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../src/top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/seg_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/seg_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_top " "Found entity 1: seg_top" {  } { { "../src/seg_top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/seg_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/seg_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/seg_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_scan " "Found entity 1: seg_scan" {  } { { "../src/seg_scan.v" "" { Text "D:/my_file/project_fpga/ds1302/src/seg_scan.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Found entity 1: seg_decoder" {  } { { "../src/seg_decoder.v" "" { Text "D:/my_file/project_fpga/ds1302/src/seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../src/spi_master.v" "" { Text "D:/my_file/project_fpga/ds1302/src/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/ds1302_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/ds1302_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_test " "Found entity 1: ds1302_test" {  } { { "../src/ds1302_test.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302_test.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/ds1302_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/ds1302_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302_io " "Found entity 1: ds1302_io" {  } { { "../src/ds1302_io.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302_io.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_file/project_fpga/ds1302/src/ds1302.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/ds1302.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds1302 " "Found entity 1: ds1302" {  } { { "../src/ds1302.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581676806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581676806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698581676948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_top uart_top:uart_top_ins1 " "Elaborating entity \"uart_top\" for hierarchy \"uart_top:uart_top_ins1\"" {  } { { "../src/top.v" "uart_top_ins1" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581676980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_top:uart_top_ins1\|uart_rx:uart_rx_uut " "Elaborating entity \"uart_rx\" for hierarchy \"uart_top:uart_top_ins1\|uart_rx:uart_rx_uut\"" {  } { { "../src/uart_top.v" "uart_rx_uut" { Text "D:/my_file/project_fpga/ds1302/src/uart_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581676992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_rx.v(72) " "Verilog HDL assignment warning at uart_rx.v(72): truncated value with size 32 to match size of target (16)" {  } { { "../src/uart_rx.v" "" { Text "D:/my_file/project_fpga/ds1302/src/uart_rx.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698581677002 "|top|uart_top:uart_top_ins1|uart_rx:uart_rx_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_rx.v(87) " "Verilog HDL assignment warning at uart_rx.v(87): truncated value with size 32 to match size of target (4)" {  } { { "../src/uart_rx.v" "" { Text "D:/my_file/project_fpga/ds1302/src/uart_rx.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698581677002 "|top|uart_top:uart_top_ins1|uart_rx:uart_rx_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_top:uart_top_ins1\|uart_tx:uart_tx_uut " "Elaborating entity \"uart_tx\" for hierarchy \"uart_top:uart_top_ins1\|uart_tx:uart_tx_uut\"" {  } { { "../src/uart_top.v" "uart_tx_uut" { Text "D:/my_file/project_fpga/ds1302/src/uart_top.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581677003 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 uart_tx.v(60) " "Verilog HDL assignment warning at uart_tx.v(60): truncated value with size 32 to match size of target (16)" {  } { { "../src/uart_tx.v" "" { Text "D:/my_file/project_fpga/ds1302/src/uart_tx.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698581677017 "|top|uart_top:uart_top_ins1|uart_tx:uart_tx_uut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart_tx.v(74) " "Verilog HDL assignment warning at uart_tx.v(74): truncated value with size 32 to match size of target (4)" {  } { { "../src/uart_tx.v" "" { Text "D:/my_file/project_fpga/ds1302/src/uart_tx.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698581677017 "|top|uart_top:uart_top_ins1|uart_tx:uart_tx_uut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_top seg_top:seg_bcd_m0 " "Elaborating entity \"seg_top\" for hierarchy \"seg_top:seg_bcd_m0\"" {  } { { "../src/top.v" "seg_bcd_m0" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581677018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_decoder seg_top:seg_bcd_m0\|seg_decoder:seg_decoder_m0 " "Elaborating entity \"seg_decoder\" for hierarchy \"seg_top:seg_bcd_m0\|seg_decoder:seg_decoder_m0\"" {  } { { "../src/seg_top.v" "seg_decoder_m0" { Text "D:/my_file/project_fpga/ds1302/src/seg_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581677028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_scan seg_top:seg_bcd_m0\|seg_scan:seg_scan_m0 " "Elaborating entity \"seg_scan\" for hierarchy \"seg_top:seg_bcd_m0\|seg_scan:seg_scan_m0\"" {  } { { "../src/seg_top.v" "seg_scan_m0" { Text "D:/my_file/project_fpga/ds1302/src/seg_top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581677036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyValue KeyValue:keyValue1 " "Elaborating entity \"KeyValue\" for hierarchy \"KeyValue:keyValue1\"" {  } { { "../src/top.v" "keyValue1" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581677045 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 keyValue.v(96) " "Verilog HDL assignment warning at keyValue.v(96): truncated value with size 4 to match size of target (2)" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698581677047 "|top|KeyValue:keyValue1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 keyValue.v(108) " "Verilog HDL assignment warning at keyValue.v(108): truncated value with size 4 to match size of target (2)" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698581677047 "|top|KeyValue:keyValue1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 keyValue.v(120) " "Verilog HDL assignment warning at keyValue.v(120): truncated value with size 4 to match size of target (2)" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698581677047 "|top|KeyValue:keyValue1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 keyValue.v(131) " "Verilog HDL assignment warning at keyValue.v(131): truncated value with size 4 to match size of target (2)" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1698581677047 "|top|KeyValue:keyValue1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyPress KeyValue:keyValue1\|KeyPress:u0 " "Elaborating entity \"KeyPress\" for hierarchy \"KeyValue:keyValue1\|KeyPress:u0\"" {  } { { "../src/keyValue.v" "u0" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581677055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beep beep:beep_ins1 " "Elaborating entity \"beep\" for hierarchy \"beep:beep_ins1\"" {  } { { "../src/top.v" "beep_ins1" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581677061 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "beep_r1 beep.v(22) " "Verilog HDL warning at beep.v(22): object beep_r1 used but never assigned" {  } { { "../src/beep.v" "" { Text "D:/my_file/project_fpga/ds1302/src/beep.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1698581677062 "|top|beep:beep_ins1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "beep_r1 0 beep.v(22) " "Net \"beep_r1\" at beep.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "../src/beep.v" "" { Text "D:/my_file/project_fpga/ds1302/src/beep.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1698581677067 "|top|beep:beep_ins1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_test ds1302_test:ds1302_test_m0 " "Elaborating entity \"ds1302_test\" for hierarchy \"ds1302_test:ds1302_test_m0\"" {  } { { "../src/top.v" "ds1302_test_m0" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581677087 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_en2 ds1302_test.v(76) " "Verilog HDL or VHDL warning at ds1302_test.v(76): object \"clock_en2\" assigned a value but never read" {  } { { "../src/ds1302_test.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302_test.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698581677087 "|top|ds1302_test:ds1302_test_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302 ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0 " "Elaborating entity \"ds1302\" for hierarchy \"ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\"" {  } { { "../src/ds1302_test.v" "ds1302_m0" { Text "D:/my_file/project_fpga/ds1302/src/ds1302_test.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581677113 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(80) " "Verilog HDL Case Statement information at ds1302.v(80): all case item expressions in this case statement are onehot" {  } { { "../src/ds1302.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 80 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698581677114 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(99) " "Verilog HDL Case Statement information at ds1302.v(99): all case item expressions in this case statement are onehot" {  } { { "../src/ds1302.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 99 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698581677114 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(170) " "Verilog HDL Case Statement information at ds1302.v(170): all case item expressions in this case statement are onehot" {  } { { "../src/ds1302.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 170 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698581677114 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ds1302.v(199) " "Verilog HDL Case Statement information at ds1302.v(199): all case item expressions in this case statement are onehot" {  } { { "../src/ds1302.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 199 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1698581677114 "|top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds1302_io ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0 " "Elaborating entity \"ds1302_io\" for hierarchy \"ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\"" {  } { { "../src/ds1302.v" "ds1302_io_m0" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581677126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\|spi_master:spi_master_m0 " "Elaborating entity \"spi_master\" for hierarchy \"ds1302_test:ds1302_test_m0\|ds1302:ds1302_m0\|ds1302_io:ds1302_io_m0\|spi_master:spi_master_m0\"" {  } { { "../src/ds1302_io.v" "spi_master_m0" { Text "D:/my_file/project_fpga/ds1302/src/ds1302_io.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581677138 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ds1302_test:ds1302_test_m0\|WideOr18_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ds1302_test:ds1302_test_m0\|WideOr18_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1698581677988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1698581677988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1698581677988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1698581677988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1698581677988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1698581677988 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE ds1302_test.top0.rtl.mif " "Parameter INIT_FILE set to ds1302_test.top0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1698581677988 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698581677988 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1698581677988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ds1302_test:ds1302_test_m0\|altsyncram:WideOr18_rtl_0 " "Elaborated megafunction instantiation \"ds1302_test:ds1302_test_m0\|altsyncram:WideOr18_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698581678329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ds1302_test:ds1302_test_m0\|altsyncram:WideOr18_rtl_0 " "Instantiated megafunction \"ds1302_test:ds1302_test_m0\|altsyncram:WideOr18_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581678330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581678330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581678330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581678330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581678330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581678330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ds1302_test.top0.rtl.mif " "Parameter \"INIT_FILE\" = \"ds1302_test.top0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698581678330 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1698581678330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2dv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2dv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2dv " "Found entity 1: altsyncram_2dv" {  } { { "db/altsyncram_2dv.tdf" "" { Text "D:/my_file/project_fpga/ds1302/prj/db/altsyncram_2dv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698581678400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698581678400 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/seg_scan.v" "" { Text "D:/my_file/project_fpga/ds1302/src/seg_scan.v" 56 -1 0 } } { "../src/beep.v" "" { Text "D:/my_file/project_fpga/ds1302/src/beep.v" 102 -1 0 } } { "../src/ds1302.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 117 -1 0 } } { "../src/ds1302.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302.v" 124 -1 0 } } { "../src/keyPress.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyPress.v" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1698581678647 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1698581678648 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "beep1 GND " "Pin \"beep1\" is stuck at GND" {  } { { "../src/top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698581678859 "|top|beep1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1698581678859 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698581678953 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1698581680258 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698581680579 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698581680579 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key1 " "No output dependent on input pin \"key1\"" {  } { { "../src/top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698581681027 "|top|key1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key4 " "No output dependent on input pin \"key4\"" {  } { { "../src/top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698581681027 "|top|key4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_rx " "No output dependent on input pin \"uart_rx\"" {  } { { "../src/top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698581681027 "|top|uart_rx"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "uart_tx " "No output dependent on input pin \"uart_tx\"" {  } { { "../src/top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698581681027 "|top|uart_tx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1698581681027 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1044 " "Implemented 1044 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698581681029 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698581681029 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1698581681029 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1006 " "Implemented 1006 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698581681029 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1698581681029 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698581681029 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698581681088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 20:14:41 2023 " "Processing ended: Sun Oct 29 20:14:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698581681088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698581681088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698581681088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698581681088 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698581683715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698581683721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 20:14:42 2023 " "Processing started: Sun Oct 29 20:14:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698581683721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698581683721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ds1302_test -c ds1302_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ds1302_test -c ds1302_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698581683721 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698581683855 ""}
{ "Info" "0" "" "Project  = ds1302_test" {  } {  } 0 0 "Project  = ds1302_test" 0 0 "Fitter" 0 0 1698581683855 ""}
{ "Info" "0" "" "Revision = ds1302_test" {  } {  } 0 0 "Revision = ds1302_test" 0 0 "Fitter" 0 0 1698581683856 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1698581683947 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ds1302_test EP4CE40F23C8 " "Selected device EP4CE40F23C8 for design \"ds1302_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698581683991 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698581684032 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698581684032 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698581684270 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698581684549 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698581684549 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698581684549 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698581684549 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698581684549 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698581684549 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2253 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698581684568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2255 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698581684568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2257 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698581684568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2259 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698581684568 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/my_app/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2261 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698581684568 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698581684568 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698581684571 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1698581684614 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ds1302_test.sdc " "Synopsys Design Constraints File file not found: 'ds1302_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698581685254 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698581685256 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698581685267 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1698581685267 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698581685268 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN T2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698581685334 ""}  } { { "../src/top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2239 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698581685334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Automatically promoted node rst_n~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1698581685334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeyValue:keyValue1\|rowIndex\[0\] " "Destination node KeyValue:keyValue1\|rowIndex\[0\]" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 621 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698581685334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeyValue:keyValue1\|rowIndex\[1\] " "Destination node KeyValue:keyValue1\|rowIndex\[1\]" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 620 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698581685334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KeyValue:keyValue1\|KEY_Value\[0\]~0 " "Destination node KeyValue:keyValue1\|KEY_Value\[0\]~0" {  } { { "../src/keyValue.v" "" { Text "D:/my_file/project_fpga/ds1302/src/keyValue.v" 154 -1 0 } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 1643 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698581685334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "beep:beep_ins1\|state2\[15\]~33 " "Destination node beep:beep_ins1\|state2\[15\]~33" {  } { { "../src/beep.v" "" { Text "D:/my_file/project_fpga/ds1302/src/beep.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 1671 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698581685334 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds1302_test:ds1302_test_m0\|adj_hour\[7\]~1 " "Destination node ds1302_test:ds1302_test_m0\|adj_hour\[7\]~1" {  } { { "../src/ds1302_test.v" "" { Text "D:/my_file/project_fpga/ds1302/src/ds1302_test.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2056 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1698581685334 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1698581685334 ""}  } { { "../src/top.v" "" { Text "D:/my_file/project_fpga/ds1302/src/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 0 { 0 ""} 0 2240 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1698581685334 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698581685649 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698581685651 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698581685652 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698581685653 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698581685655 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698581685657 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698581685657 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698581685658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698581685701 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1698581685703 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698581685703 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_C\[0\] " "Node \"Dot_C\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_C\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_C\[1\] " "Node \"Dot_C\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_C\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_C\[2\] " "Node \"Dot_C\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_C\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_C\[3\] " "Node \"Dot_C\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_C\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[0\] " "Node \"Dot_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[10\] " "Node \"Dot_R\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[11\] " "Node \"Dot_R\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[12\] " "Node \"Dot_R\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[13\] " "Node \"Dot_R\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[14\] " "Node \"Dot_R\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[15\] " "Node \"Dot_R\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[1\] " "Node \"Dot_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[2\] " "Node \"Dot_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[3\] " "Node \"Dot_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[4\] " "Node \"Dot_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[5\] " "Node \"Dot_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[6\] " "Node \"Dot_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[7\] " "Node \"Dot_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[8\] " "Node \"Dot_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "Dot_R\[9\] " "Node \"Dot_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/my_app/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Dot_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1698581685766 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1698581685766 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698581685768 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1698581685779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698581686516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698581686669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698581686698 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698581688926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698581688926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698581689209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "D:/my_file/project_fpga/ds1302/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 12 { 0 ""} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698581690248 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698581690248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698581690844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698581690845 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698581690845 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1698581690877 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698581690929 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698581691090 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698581691128 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698581691312 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698581691655 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1698581691923 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/my_file/project_fpga/ds1302/prj/output_files/ds1302_test.fit.smsg " "Generated suppressed messages file D:/my_file/project_fpga/ds1302/prj/output_files/ds1302_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698581692038 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6756 " "Peak virtual memory: 6756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698581692431 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 20:14:52 2023 " "Processing ended: Sun Oct 29 20:14:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698581692431 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698581692431 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698581692431 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698581692431 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698581694106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698581694112 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 20:14:54 2023 " "Processing started: Sun Oct 29 20:14:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698581694112 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698581694112 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ds1302_test -c ds1302_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ds1302_test -c ds1302_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698581694112 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698581695116 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698581695147 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698581695442 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 20:14:55 2023 " "Processing ended: Sun Oct 29 20:14:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698581695442 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698581695442 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698581695442 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698581695442 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698581696156 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698581697224 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698581697230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 20:14:56 2023 " "Processing started: Sun Oct 29 20:14:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698581697230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698581697230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ds1302_test -c ds1302_test " "Command: quartus_sta ds1302_test -c ds1302_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698581697230 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1698581697385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1698581697486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698581697527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698581697527 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ds1302_test.sdc " "Synopsys Design Constraints File file not found: 'ds1302_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1698581697740 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1698581697741 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698581697745 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1698581697745 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1698581697839 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698581697839 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1698581697841 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1698581697861 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698581697915 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698581697915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.109 " "Worst-case setup slack is -6.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581697918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581697918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.109           -1521.388 clk  " "   -6.109           -1521.388 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581697918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698581697918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.431 " "Worst-case hold slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581697924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581697924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 clk  " "    0.431               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581697924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698581697924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698581697926 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698581697928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581697932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581697932 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -824.051 clk  " "   -3.201            -824.051 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581697932 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698581697932 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1698581698004 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1698581698030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1698581698342 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698437 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698581698447 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698581698447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.601 " "Worst-case setup slack is -5.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.601           -1381.376 clk  " "   -5.601           -1381.376 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698581698450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.381 " "Worst-case hold slack is 0.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.381               0.000 clk  " "    0.381               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698581698456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698581698458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698581698461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.201 " "Worst-case minimum pulse width slack is -3.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.201            -824.051 clk  " "   -3.201            -824.051 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698581698465 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1698581698513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698653 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1698581698656 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1698581698656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.973 " "Worst-case setup slack is -1.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698658 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.973            -354.887 clk  " "   -1.973            -354.887 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698658 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698581698658 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 clk  " "    0.177               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698581698664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698581698666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698581698669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -584.396 clk  " "   -3.000            -584.396 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1698581698674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1698581698674 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698581698971 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698581698972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5072 " "Peak virtual memory: 5072 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698581699040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 20:14:59 2023 " "Processing ended: Sun Oct 29 20:14:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698581699040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698581699040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698581699040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698581699040 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698581700635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698581700640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 29 20:15:00 2023 " "Processing started: Sun Oct 29 20:15:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698581700640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698581700640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ds1302_test -c ds1302_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ds1302_test -c ds1302_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698581700640 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ds1302_test_8_1200mv_85c_slow.vo D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/ simulation " "Generated file ds1302_test_8_1200mv_85c_slow.vo in folder \"D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698581701162 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ds1302_test_8_1200mv_0c_slow.vo D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/ simulation " "Generated file ds1302_test_8_1200mv_0c_slow.vo in folder \"D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698581701254 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ds1302_test_min_1200mv_0c_fast.vo D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/ simulation " "Generated file ds1302_test_min_1200mv_0c_fast.vo in folder \"D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698581701352 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ds1302_test.vo D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/ simulation " "Generated file ds1302_test.vo in folder \"D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698581701452 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ds1302_test_8_1200mv_85c_v_slow.sdo D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/ simulation " "Generated file ds1302_test_8_1200mv_85c_v_slow.sdo in folder \"D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698581701541 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ds1302_test_8_1200mv_0c_v_slow.sdo D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/ simulation " "Generated file ds1302_test_8_1200mv_0c_v_slow.sdo in folder \"D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698581701627 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ds1302_test_min_1200mv_0c_v_fast.sdo D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/ simulation " "Generated file ds1302_test_min_1200mv_0c_v_fast.sdo in folder \"D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698581701717 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ds1302_test_v.sdo D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/ simulation " "Generated file ds1302_test_v.sdo in folder \"D:/my_file/project_fpga/ds1302/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698581701801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698581701861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 29 20:15:01 2023 " "Processing ended: Sun Oct 29 20:15:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698581701861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698581701861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698581701861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698581701861 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 46 s " "Quartus II Full Compilation was successful. 0 errors, 46 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698581702448 ""}
