
---------- Begin Simulation Statistics ----------
final_tick                                51694156000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  75411                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717220                       # Number of bytes of host memory used
host_op_rate                                   125197                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1326.07                       # Real time elapsed on the host
host_tick_rate                               38982976                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051694                       # Number of seconds simulated
sim_ticks                                 51694156000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33458197                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73738103                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.033883                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.033883                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47759352                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29413932                       # number of floating regfile writes
system.cpu.idleCycles                          196567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               127184                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5857895                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.892913                       # Inst execution rate
system.cpu.iew.exec_refs                     55199186                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16897361                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18672565                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38614038                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                240                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1543                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             18056514                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           199016433                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38301825                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            299613                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             195705113                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 113267                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3440042                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 379646                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3533842                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            578                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        73365                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          53819                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 259423867                       # num instructions consuming a value
system.cpu.iew.wb_count                     192021049                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.569235                       # average fanout of values written-back
system.cpu.iew.wb_producers                 147673171                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.857280                       # insts written-back per cycle
system.cpu.iew.wb_sent                      195350108                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                323101161                       # number of integer regfile reads
system.cpu.int_regfile_writes               145611936                       # number of integer regfile writes
system.cpu.ipc                               0.967227                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.967227                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4187875      2.14%      2.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             112317704     57.30%     59.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6380965      3.26%     62.70% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                101744      0.05%     62.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1448979      0.74%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3110      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2863098      1.46%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   72      0.00%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7811      0.00%     64.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869755      1.46%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2417      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781104      2.44%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386447      1.22%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              17      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347071      1.71%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26884296     13.72%     85.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10778853      5.50%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11484744      5.86%     96.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6158387      3.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              196004729                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39102128                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            76366641                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     36830466                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           50174262                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3663287                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018690                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  596603     16.29%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     92      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     57      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    26      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   58      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                6      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     16.29% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 460043     12.56%     28.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                762452     20.81%     49.66% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1576584     43.04%     92.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           267343      7.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              156378013                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          422522610                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    155190583                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         181839640                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  198919129                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 196004729                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               97304                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        32996900                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             24763                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          91915                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     11680163                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     103191746                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.899423                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.151687                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            44339041     42.97%     42.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9975044      9.67%     52.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13231592     12.82%     65.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11089183     10.75%     76.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10206331      9.89%     86.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6278001      6.08%     92.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3950909      3.83%     96.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2594991      2.51%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1526654      1.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       103191746                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.895811                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2338369                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1999521                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38614038                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18056514                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70680877                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        103388313                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       379114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766929                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       426327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1280                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       853683                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1280                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6639784                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4694048                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            100441                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3469116                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3459828                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.732266                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  672530                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          623907                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             613632                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10275                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1521                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        27288370                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             99588                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99472205                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.669003                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.567739                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        50082386     50.35%     50.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        20041471     20.15%     70.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8492828      8.54%     79.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3103036      3.12%     82.15% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3025167      3.04%     85.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1857356      1.87%     87.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1220011      1.23%     88.29% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2223894      2.24%     90.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9426056      9.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99472205                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9426056                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42807085                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42807085                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44140143                       # number of overall hits
system.cpu.dcache.overall_hits::total        44140143                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       516068                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         516068                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       660414                       # number of overall misses
system.cpu.dcache.overall_misses::total        660414                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33775664940                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33775664940                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33775664940                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33775664940                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43323153                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43323153                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44800557                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44800557                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011912                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011912                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014741                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014741                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65448.090058                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65448.090058                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 51143.169194                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51143.169194                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       447770                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          240                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6598                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.864504                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           40                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172419                       # number of writebacks
system.cpu.dcache.writebacks::total            172419                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       149531                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       149531                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       149531                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       149531                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       366537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366537                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       423438                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423438                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24210073940                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24210073940                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28500972940                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28500972940                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008461                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008461                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009452                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009452                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66050.832358                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66050.832358                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67308.491302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67308.491302                       # average overall mshr miss latency
system.cpu.dcache.replacements                 422924                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34451652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34451652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       348217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        348217                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21462545500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21462545500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34799869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34799869                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61635.547661                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61635.547661                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       149522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       149522                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       198695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198695                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12065210500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12065210500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60722.265281                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60722.265281                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355433                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167851                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12313119440                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12313119440                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73357.438681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73357.438681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12144863440                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12144863440                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019692                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72358.905637                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72358.905637                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1333058                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1333058                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       144346                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       144346                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1477404                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1477404                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.097702                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.097702                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56901                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56901                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4290899000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4290899000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.038514                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.038514                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 75409.904923                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 75409.904923                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.687844                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44563582                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423436                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.242780                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.687844                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999390                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999390                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          90024550                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         90024550                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  8058701                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              68587255                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11348216                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14817928                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 379646                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3104501                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1871                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              202254506                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  9070                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38266295                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16897454                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5666                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        183749                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           13383208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      120811290                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6639784                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4745990                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89418432                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  762940                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 1084                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          7501                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  13045314                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 47761                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          103191746                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.072808                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.222146                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 67831458     65.73%     65.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1998648      1.94%     67.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3650864      3.54%     71.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2633561      2.55%     73.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2045959      1.98%     75.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2149234      2.08%     77.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1432684      1.39%     79.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2425176      2.35%     81.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 19024162     18.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            103191746                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.064222                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.168520                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     13040413                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13040413                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13040413                       # number of overall hits
system.cpu.icache.overall_hits::total        13040413                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4899                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4899                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4899                       # number of overall misses
system.cpu.icache.overall_misses::total          4899                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    287918999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    287918999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    287918999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    287918999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13045312                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13045312                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13045312                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13045312                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000376                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000376                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000376                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000376                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58770.973464                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58770.973464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58770.973464                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58770.973464                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          783                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    46.058824                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3403                       # number of writebacks
system.cpu.icache.writebacks::total              3403                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          982                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          982                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          982                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          982                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3917                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3917                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3917                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3917                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    231192999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    231192999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    231192999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    231192999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000300                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000300                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000300                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000300                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59022.976513                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59022.976513                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59022.976513                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59022.976513                       # average overall mshr miss latency
system.cpu.icache.replacements                   3403                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13040413                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13040413                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4899                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4899                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    287918999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    287918999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13045312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13045312                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000376                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000376                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58770.973464                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58770.973464                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          982                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          982                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3917                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    231192999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    231192999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59022.976513                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59022.976513                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.374697                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13044330                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3917                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3330.183814                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.374697                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998779                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26094541                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26094541                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    13046483                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1440                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1978728                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7873090                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 7643                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 578                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9533309                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 9546                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   5782                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51694156000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 379646                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12816669                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25620586                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2911                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  21173962                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              43197972                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              200098625                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13541                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               21889371                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1539135                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16617829                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           253551573                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   487281411                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                331302719                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  48798677                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 28435584                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      49                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  25                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66494103                       # count of insts added to the skid buffer
system.cpu.rob.reads                        279719759                       # The number of ROB reads
system.cpu.rob.writes                       390335677                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  961                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38565                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39526                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 961                       # number of overall hits
system.l2.overall_hits::.cpu.data               38565                       # number of overall hits
system.l2.overall_hits::total                   39526                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2952                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384872                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387824                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2952                       # number of overall misses
system.l2.overall_misses::.cpu.data            384872                       # number of overall misses
system.l2.overall_misses::total                387824                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    214958000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27437887000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27652845000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    214958000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27437887000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27652845000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           423437                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427350                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          423437                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427350                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.754408                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.908924                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907509                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.754408                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.908924                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907509                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72817.750678                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71290.940884                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71302.562503                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72817.750678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71290.940884                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71302.562503                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165755                       # number of writebacks
system.l2.writebacks::total                    165755                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384872                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387824                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384872                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387824                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    184815500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23503520000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23688335500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    184815500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23503520000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23688335500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.754408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.908924                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907509                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.754408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.908924                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907509                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62606.876694                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61068.407159                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61080.117528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62606.876694                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61068.407159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61080.117528                       # average overall mshr miss latency
system.l2.replacements                         380346                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172419                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172419                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172419                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172419                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3399                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3399                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3399                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3399                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2174                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165668                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165668                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11852746000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11852746000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987047                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71545.174687                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71545.174687                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165668                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10158739500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10158739500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61319.865635                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61319.865635                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                961                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    214958000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    214958000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3913                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.754408                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.754408                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72817.750678                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72817.750678                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    184815500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    184815500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.754408                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.754408                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62606.876694                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62606.876694                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219204                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15585141000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15585141000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255595                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.857622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.857622                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71098.798380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71098.798380                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13344780500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13344780500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.857622                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857622                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60878.362165                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60878.362165                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8129.276430                       # Cycle average of tags in use
system.l2.tags.total_refs                      853622                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388538                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.197010                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.991998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        80.797235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8037.487197                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009863                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992343                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          493                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4777                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2868                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7217810                       # Number of tag accesses
system.l2.tags.data_accesses                  7217810                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004096306500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9894                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9894                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941717                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             156056                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387823                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387823                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.33                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387823                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  346256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   29727                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10042                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   9983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9894                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.139580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.614718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    238.792507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9857     99.63%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           22      0.22%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            9      0.09%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9894                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9894                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.750455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.719632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.032519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6341     64.09%     64.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               67      0.68%     64.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3162     31.96%     96.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              284      2.87%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               22      0.22%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      0.15%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9894                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24820672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10608320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    480.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    205.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51694067000                       # Total gap between requests
system.mem_ctrls.avgGap                      93381.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       188928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24631168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3654726.464631708339                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 476478772.571506917477                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 205180949.274033993483                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2952                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384871                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     87392500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10802665750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1261928737000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29604.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28068.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7613216.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       188928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24631744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24820672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       188928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       188928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2952                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384871                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387823                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3654726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    476489915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        480144641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3654726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3654726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    205213139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       205213139                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    205213139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3654726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    476489915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       685357780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387814                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165729                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24136                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23885                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3618545750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1939070000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10890058250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9330.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28080.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326311                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             139039                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        88190                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.701417                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   251.329834                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   348.574475                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22924     25.99%     25.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17463     19.80%     45.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9113     10.33%     56.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8824     10.01%     66.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5424      6.15%     72.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3748      4.25%     76.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4760      5.40%     81.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3878      4.40%     86.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12056     13.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        88190                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24820096                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              480.133499                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              205.180949                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.35                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       312989040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       166346235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1391093340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429814800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4080594960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19114202160                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3754385760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29249426295                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   565.816885                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9517013000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1726140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40451003000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       316708980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       168334815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377898620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435290580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4080594960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18965493150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3879614400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29223935505                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.323777                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9842411500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1726140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40125604500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222155                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165755                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213350                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165668                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165668                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222155                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154752                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154752                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154752                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35428992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35428992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35428992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387824                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387824    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387824                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357487250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484778750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            259511                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338174                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3403                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          465096                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167842                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3917                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255595                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        11233                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1269801                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1281034                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       468224                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38134720                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38602944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380350                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           807702                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001618                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040194                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 806395     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1307      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             807702                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51694156000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          602663500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5877995                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         635156497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
