module tb;
      reg [7:0]i;
      reg [2:0]s;
      wire y;
      mux8to1 DUT (.i(i),.s(s),.y(y));
      initial begin
         $monitor("%t=0t:i=%b,s=%b,y=%b",$time,i,s,y);
         i=8'b10010101;
         #2 s=3'b000;
         #2 s=3'b001;
         #2 s=3'b010;
         #2 s=3'b011;
         #2 s=3'b100;
         #2 s=3'b101;
         #2 s=3'b110;
         #2 s=3'b111;
         #4 $finish;
      end
 endmodule
