Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May  6 18:16:24 2024
| Host         : LAPTOP-0P208VUK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CSSTE_control_sets_placed.rpt
| Design       : CSSTE
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    70 |
|    Minimum number of control sets                        |    70 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    70 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    54 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             221 |          106 |
| No           | No                    | Yes                    |              68 |           24 |
| No           | Yes                   | No                     |              61 |           19 |
| Yes          | No                    | No                     |              96 |           56 |
| Yes          | No                    | Yes                    |             231 |           79 |
| Yes          | Yes                   | No                     |            1063 |          448 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal               |                       Enable Signal                       |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  U8/clkdiv_BUFG[6]                        |                                                           |                                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]                       |                                                           |                                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[11]                       |                                                           | U9/rst                                                    |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]                        |                                                           |                                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[9]                        |                                                           | U9/rst                                                    |                1 |              1 |         1.00 |
|  clk_100mhz_IBUF_BUFG                     | uart_inst/uart_display/uart_inst/tx_clk[12]_i_1_n_4       |                                                           |                1 |              1 |         1.00 |
|  U8/clkdiv_BUFG[6]                        |                                                           | U9/rst                                                    |                1 |              2 |         2.00 |
| ~U8/Clk_CPU_BUFG                          |                                                           |                                                           |                2 |              3 |         1.50 |
|  U1/SCPU_ctrl1/Length_reg[2]_i_2_n_4      |                                                           |                                                           |                1 |              3 |         3.00 |
|  U1/SCPU_ctrl1/ALU_Control_reg[3]_i_2_n_4 |                                                           |                                                           |                2 |              4 |         2.00 |
|  clk_100mhz_IBUF_BUFG                     |                                                           | uart_inst/uart_display/uart_inst/tx_clk[12]_i_1_n_4       |                4 |              5 |         1.25 |
| ~U8/Clk_CPU_BUFG                          | U10/counter_Ctrl                                          | U9/rst                                                    |                2 |              6 |         3.00 |
|  clk_100mhz_IBUF_BUFG                     | uart_inst/uart_display/FSM_onehot_print_state_reg_n_4_[2] |                                                           |                6 |              7 |         1.17 |
|  U8/Clk_CPU_BUFG                          |                                                           |                                                           |                6 |              8 |         1.33 |
|  clk_100mhz_IBUF_BUFG                     | uart_inst/uart_display/uart_inst/tx_bits_remaining        |                                                           |                3 |             10 |         3.33 |
|  clk_100mhz_IBUF_BUFG                     | uart_inst/uart_display/FSM_onehot_print_state[13]_i_1_n_4 |                                                           |                3 |             14 |         4.67 |
|  U1/SCPU_ctrl1/ImmSel_reg[1]_i_2_n_4      |                                                           |                                                           |                5 |             16 |         3.20 |
|  clk_100mhz_IBUF_BUFG                     | U9/u1/sw[15]_i_1_n_0                                      |                                                           |                9 |             16 |         1.78 |
|  clk_100mhz_IBUF_BUFG                     | uart_inst/uart_display/char_wait_count                    | uart_inst/uart_display/FSM_onehot_print_state_reg_n_4_[2] |                5 |             18 |         3.60 |
|  U1/SCPU_ctrl1/E[0]                       |                                                           |                                                           |                9 |             21 |         2.33 |
|  clk_100mhz_IBUF_BUFG                     |                                                           | uart_inst/uart_display/wait_count                         |                6 |             24 |         4.00 |
|  clk_100mhz_IBUF_BUFG                     | uart_inst/uart_display/str_idx                            | uart_inst/uart_display/FSM_onehot_print_state_reg_n_4_[1] |                8 |             29 |         3.62 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_45                           | U1/SCPU_ctrl1/PC_out_reg[10]_44                           |                9 |             30 |         3.33 |
|  U8/Clk_CPU_BUFG                          | U4/GPIOf0000000_we                                        | U9/rst                                                    |               17 |             31 |         1.82 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_42                           | U1/SCPU_ctrl1/PC_out_reg[10]_82                           |               13 |             31 |         2.38 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_51                           | U9/rst                                                    |               16 |             31 |         1.94 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_8                            | U1/SCPU_ctrl1/PC_out_reg[10]_7                            |               13 |             31 |         2.38 |
|  clk_100mhz_IBUF_BUFG                     |                                                           |                                                           |               11 |             31 |         2.82 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/tem[13][30]_i_3_0                           | U1/SCPU_ctrl1/bbstub_rst                                  |               13 |             31 |         2.38 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_41                           | U1/SCPU_ctrl1/PC_out_reg[10]_83                           |               15 |             31 |         2.07 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_50                           | U1/SCPU_ctrl1/PC_out_reg[10]_69                           |               14 |             31 |         2.21 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_74                           | U1/SCPU_ctrl1/PC_out_reg[10]_73                           |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_77                           | U1/SCPU_ctrl1/PC_out_reg[10]_76                           |               10 |             32 |         3.20 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_72                           | U1/SCPU_ctrl1/PC_out_reg[10]_71                           |               23 |             32 |         1.39 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_68                           | U1/SCPU_ctrl1/PC_out_reg[10]_67                           |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_62                           | U9/rst                                                    |               14 |             32 |         2.29 |
| ~U8/Clk_CPU_BUFG                          | U10/counter1_Lock                                         | U9/rst                                                    |               10 |             32 |         3.20 |
| ~U8/Clk_CPU_BUFG                          | U10/counter2_Lock                                         | U9/rst                                                    |               10 |             32 |         3.20 |
|  U8/Clk_CPU_BUFG                          |                                                           | U9/rst                                                    |               13 |             32 |         2.46 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_1                            | U1/SCPU_ctrl1/PC_out_reg[10]_0                            |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_58                           | U9/rst                                                    |               12 |             32 |         2.67 |
| ~U8/Clk_CPU_BUFG                          | U10/counter0_Lock                                         | U9/rst                                                    |               11 |             32 |         2.91 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_6                            | U1/SCPU_ctrl1/PC_out_reg[10]_5                            |               13 |             32 |         2.46 |
|  U8/clkdiv_BUFG[6]                        | U10/counter0[31]                                          | U9/rst                                                    |                9 |             32 |         3.56 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_47                           | U1/SCPU_ctrl1/PC_out_reg[10]_78                           |               20 |             32 |         1.60 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_43                           | U1/SCPU_ctrl1/PC_out_reg[10]_81                           |               16 |             32 |         2.00 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_3                            | U1/SCPU_ctrl1/PC_out_reg[10]_2                            |               18 |             32 |         1.78 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_49                           | U1/SCPU_ctrl1/PC_out_reg[10]_70                           |               19 |             32 |         1.68 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_4                            | U1/SCPU_ctrl1/PC_out_reg[10]_64                           |               21 |             32 |         1.52 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_52                           | U1/SCPU_ctrl1/PC_out_reg[10]_65                           |               17 |             32 |         1.88 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_54                           | U1/SCPU_ctrl1/PC_out_reg[10]_53                           |               14 |             32 |         2.29 |
|  clk_100mhz_IBUF_BUFG                     |                                                           | U9/rst                                                    |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_56                           | U1/SCPU_ctrl1/PC_out_reg[10]_55                           |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_48                           | U1/SCPU_ctrl1/PC_out_reg[10]_75                           |               12 |             32 |         2.67 |
|  clk_100mhz_IBUF_BUFG                     |                                                           | uart_inst/clock_cnt[31]_i_1_n_4                           |                9 |             32 |         3.56 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_57                           | U1/SCPU_ctrl1/PC_out_reg[10]_79                           |               12 |             32 |         2.67 |
|  clk_100mhz_IBUF_BUFG                     | U9/u1/sw_counter[0]_i_1_n_0                               | U9/u1/sw_counter0_carry__0_n_2                            |                8 |             32 |         4.00 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_40                           | U1/SCPU_ctrl1/PC_out_reg[10]_84                           |                9 |             32 |         3.56 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_46                           | U1/SCPU_ctrl1/PC_out_reg[10]_80                           |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_59                           | U9/rst                                                    |               14 |             32 |         2.29 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_60                           | U9/rst                                                    |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_61                           | U9/rst                                                    |               12 |             32 |         2.67 |
|  U8/Clk_CPU_BUFG                          | U1/SCPU_ctrl1/PC_out_reg[10]_63                           | U9/rst                                                    |               12 |             32 |         2.67 |
|  n_1_3227_BUFG                            |                                                           |                                                           |               16 |             32 |         2.00 |
|  n_3_3363_BUFG                            |                                                           |                                                           |               16 |             32 |         2.00 |
|  n_2_3279_BUFG                            |                                                           |                                                           |               23 |             32 |         1.39 |
|  U8/clkdiv_BUFG[9]                        | U10/counter1[32]_i_1_n_0                                  | U9/rst                                                    |                9 |             33 |         3.67 |
|  U8/clkdiv_BUFG[11]                       | U10/counter2[32]_i_1_n_0                                  | U9/rst                                                    |               11 |             33 |         3.00 |
|  n_0_3280_BUFG                            |                                                           |                                                           |               12 |             36 |         3.00 |
| ~U8/Clk_CPU_BUFG                          | U4/GPIOe0000000_we                                        |                                                           |               34 |             48 |         1.41 |
+-------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


