;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx
Rx__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Rx__0__MASK EQU 0x04
Rx__0__PC EQU CYREG_PRT2_PC2
Rx__0__PORT EQU 2
Rx__0__SHIFT EQU 2
Rx__AG EQU CYREG_PRT2_AG
Rx__AMUX EQU CYREG_PRT2_AMUX
Rx__BIE EQU CYREG_PRT2_BIE
Rx__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Rx__BYP EQU CYREG_PRT2_BYP
Rx__CTL EQU CYREG_PRT2_CTL
Rx__DM0 EQU CYREG_PRT2_DM0
Rx__DM1 EQU CYREG_PRT2_DM1
Rx__DM2 EQU CYREG_PRT2_DM2
Rx__DR EQU CYREG_PRT2_DR
Rx__INP_DIS EQU CYREG_PRT2_INP_DIS
Rx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Rx__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Rx__LCD_EN EQU CYREG_PRT2_LCD_EN
Rx__MASK EQU 0x04
Rx__PORT EQU 2
Rx__PRT EQU CYREG_PRT2_PRT
Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Rx__PS EQU CYREG_PRT2_PS
Rx__SHIFT EQU 2
Rx__SLW EQU CYREG_PRT2_SLW

; Tx
Tx__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Tx__0__MASK EQU 0x01
Tx__0__PC EQU CYREG_PRT2_PC0
Tx__0__PORT EQU 2
Tx__0__SHIFT EQU 0
Tx__AG EQU CYREG_PRT2_AG
Tx__AMUX EQU CYREG_PRT2_AMUX
Tx__BIE EQU CYREG_PRT2_BIE
Tx__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Tx__BYP EQU CYREG_PRT2_BYP
Tx__CTL EQU CYREG_PRT2_CTL
Tx__DM0 EQU CYREG_PRT2_DM0
Tx__DM1 EQU CYREG_PRT2_DM1
Tx__DM2 EQU CYREG_PRT2_DM2
Tx__DR EQU CYREG_PRT2_DR
Tx__INP_DIS EQU CYREG_PRT2_INP_DIS
Tx__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Tx__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Tx__LCD_EN EQU CYREG_PRT2_LCD_EN
Tx__MASK EQU 0x01
Tx__PORT EQU 2
Tx__PRT EQU CYREG_PRT2_PRT
Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Tx__PS EQU CYREG_PRT2_PS
Tx__SHIFT EQU 0
Tx__SLW EQU CYREG_PRT2_SLW

; ADC
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

; I2C
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; MQ2
MQ2__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
MQ2__0__MASK EQU 0x10
MQ2__0__PC EQU CYREG_IO_PC_PRT15_PC4
MQ2__0__PORT EQU 15
MQ2__0__SHIFT EQU 4
MQ2__AG EQU CYREG_PRT15_AG
MQ2__AMUX EQU CYREG_PRT15_AMUX
MQ2__BIE EQU CYREG_PRT15_BIE
MQ2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
MQ2__BYP EQU CYREG_PRT15_BYP
MQ2__CTL EQU CYREG_PRT15_CTL
MQ2__DM0 EQU CYREG_PRT15_DM0
MQ2__DM1 EQU CYREG_PRT15_DM1
MQ2__DM2 EQU CYREG_PRT15_DM2
MQ2__DR EQU CYREG_PRT15_DR
MQ2__INP_DIS EQU CYREG_PRT15_INP_DIS
MQ2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
MQ2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
MQ2__LCD_EN EQU CYREG_PRT15_LCD_EN
MQ2__MASK EQU 0x10
MQ2__PORT EQU 15
MQ2__PRT EQU CYREG_PRT15_PRT
MQ2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
MQ2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
MQ2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
MQ2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
MQ2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
MQ2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
MQ2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
MQ2__PS EQU CYREG_PRT15_PS
MQ2__SHIFT EQU 4
MQ2__SLW EQU CYREG_PRT15_SLW

; PWM
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
PWM_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
PWM_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
PWM_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
PWM_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

; SCL
SCL__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL__0__MASK EQU 0x01
SCL__0__PC EQU CYREG_PRT12_PC0
SCL__0__PORT EQU 12
SCL__0__SHIFT EQU 0
SCL__AG EQU CYREG_PRT12_AG
SCL__BIE EQU CYREG_PRT12_BIE
SCL__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL__BYP EQU CYREG_PRT12_BYP
SCL__DM0 EQU CYREG_PRT12_DM0
SCL__DM1 EQU CYREG_PRT12_DM1
SCL__DM2 EQU CYREG_PRT12_DM2
SCL__DR EQU CYREG_PRT12_DR
SCL__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL__MASK EQU 0x01
SCL__PORT EQU 12
SCL__PRT EQU CYREG_PRT12_PRT
SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL__PS EQU CYREG_PRT12_PS
SCL__SHIFT EQU 0
SCL__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL__SLW EQU CYREG_PRT12_SLW

; SDA
SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA__0__MASK EQU 0x02
SDA__0__PC EQU CYREG_PRT12_PC1
SDA__0__PORT EQU 12
SDA__0__SHIFT EQU 1
SDA__AG EQU CYREG_PRT12_AG
SDA__BIE EQU CYREG_PRT12_BIE
SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA__BYP EQU CYREG_PRT12_BYP
SDA__DM0 EQU CYREG_PRT12_DM0
SDA__DM1 EQU CYREG_PRT12_DM1
SDA__DM2 EQU CYREG_PRT12_DM2
SDA__DR EQU CYREG_PRT12_DR
SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA__MASK EQU 0x02
SDA__PORT EQU 12
SDA__PRT EQU CYREG_PRT12_PRT
SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA__PS EQU CYREG_PRT12_PS
SDA__SHIFT EQU 1
SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA__SLW EQU CYREG_PRT12_SLW

; UART
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB14_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB14_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB14_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB14_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB14_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB13_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB13_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB13_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB13_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB13_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB13_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB13_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB13_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB12_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB12_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB12_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB12_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB12_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB12_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB10_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB10_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB10_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB10_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB10_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB10_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x02
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x04
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x04

; Bomba
Bomba__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
Bomba__0__MASK EQU 0x10
Bomba__0__PC EQU CYREG_PRT3_PC4
Bomba__0__PORT EQU 3
Bomba__0__SHIFT EQU 4
Bomba__AG EQU CYREG_PRT3_AG
Bomba__AMUX EQU CYREG_PRT3_AMUX
Bomba__BIE EQU CYREG_PRT3_BIE
Bomba__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Bomba__BYP EQU CYREG_PRT3_BYP
Bomba__CTL EQU CYREG_PRT3_CTL
Bomba__DM0 EQU CYREG_PRT3_DM0
Bomba__DM1 EQU CYREG_PRT3_DM1
Bomba__DM2 EQU CYREG_PRT3_DM2
Bomba__DR EQU CYREG_PRT3_DR
Bomba__INP_DIS EQU CYREG_PRT3_INP_DIS
Bomba__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Bomba__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Bomba__LCD_EN EQU CYREG_PRT3_LCD_EN
Bomba__MASK EQU 0x10
Bomba__PORT EQU 3
Bomba__PRT EQU CYREG_PRT3_PRT
Bomba__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Bomba__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Bomba__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Bomba__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Bomba__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Bomba__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Bomba__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Bomba__PS EQU CYREG_PRT3_PS
Bomba__SHIFT EQU 4
Bomba__SLW EQU CYREG_PRT3_SLW

; Clock
Clock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock__CFG2_SRC_SEL_MASK EQU 0x07
Clock__INDEX EQU 0x01
Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock__PM_ACT_MSK EQU 0x02
Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock__PM_STBY_MSK EQU 0x02

; Opamp
Opamp_ABuf__CR EQU CYREG_OPAMP3_CR
Opamp_ABuf__MX EQU CYREG_OPAMP3_MX
Opamp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
Opamp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
Opamp_ABuf__PM_ACT_MSK EQU 0x08
Opamp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
Opamp_ABuf__PM_STBY_MSK EQU 0x08
Opamp_ABuf__RSVD EQU CYREG_OPAMP3_RSVD
Opamp_ABuf__SW EQU CYREG_OPAMP3_SW
Opamp_ABuf__TR0 EQU CYREG_OPAMP3_TR0
Opamp_ABuf__TR1 EQU CYREG_OPAMP3_TR1

; RXint
RXint__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RXint__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RXint__INTC_MASK EQU 0x01
RXint__INTC_NUMBER EQU 0
RXint__INTC_PRIOR_NUM EQU 7
RXint__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
RXint__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RXint__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Servo
Servo__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Servo__0__MASK EQU 0x80
Servo__0__PC EQU CYREG_PRT1_PC7
Servo__0__PORT EQU 1
Servo__0__SHIFT EQU 7
Servo__AG EQU CYREG_PRT1_AG
Servo__AMUX EQU CYREG_PRT1_AMUX
Servo__BIE EQU CYREG_PRT1_BIE
Servo__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Servo__BYP EQU CYREG_PRT1_BYP
Servo__CTL EQU CYREG_PRT1_CTL
Servo__DM0 EQU CYREG_PRT1_DM0
Servo__DM1 EQU CYREG_PRT1_DM1
Servo__DM2 EQU CYREG_PRT1_DM2
Servo__DR EQU CYREG_PRT1_DR
Servo__INP_DIS EQU CYREG_PRT1_INP_DIS
Servo__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Servo__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Servo__LCD_EN EQU CYREG_PRT1_LCD_EN
Servo__MASK EQU 0x80
Servo__PORT EQU 1
Servo__PRT EQU CYREG_PRT1_PRT
Servo__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Servo__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Servo__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Servo__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Servo__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Servo__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Servo__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Servo__PS EQU CYREG_PRT1_PS
Servo__SHIFT EQU 7
Servo__SLW EQU CYREG_PRT1_SLW

; Buzzer
Buzzer__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
Buzzer__0__MASK EQU 0x04
Buzzer__0__PC EQU CYREG_PRT0_PC2
Buzzer__0__PORT EQU 0
Buzzer__0__SHIFT EQU 2
Buzzer__AG EQU CYREG_PRT0_AG
Buzzer__AMUX EQU CYREG_PRT0_AMUX
Buzzer__BIE EQU CYREG_PRT0_BIE
Buzzer__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Buzzer__BYP EQU CYREG_PRT0_BYP
Buzzer__CTL EQU CYREG_PRT0_CTL
Buzzer__DM0 EQU CYREG_PRT0_DM0
Buzzer__DM1 EQU CYREG_PRT0_DM1
Buzzer__DM2 EQU CYREG_PRT0_DM2
Buzzer__DR EQU CYREG_PRT0_DR
Buzzer__INP_DIS EQU CYREG_PRT0_INP_DIS
Buzzer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Buzzer__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Buzzer__LCD_EN EQU CYREG_PRT0_LCD_EN
Buzzer__MASK EQU 0x04
Buzzer__PORT EQU 0
Buzzer__PRT EQU CYREG_PRT0_PRT
Buzzer__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Buzzer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Buzzer__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Buzzer__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Buzzer__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Buzzer__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Buzzer__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Buzzer__PS EQU CYREG_PRT0_PS
Buzzer__SHIFT EQU 2
Buzzer__SLW EQU CYREG_PRT0_SLW

; Cooler
Cooler__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Cooler__0__MASK EQU 0x01
Cooler__0__PC EQU CYREG_IO_PC_PRT15_PC0
Cooler__0__PORT EQU 15
Cooler__0__SHIFT EQU 0
Cooler__AG EQU CYREG_PRT15_AG
Cooler__AMUX EQU CYREG_PRT15_AMUX
Cooler__BIE EQU CYREG_PRT15_BIE
Cooler__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Cooler__BYP EQU CYREG_PRT15_BYP
Cooler__CTL EQU CYREG_PRT15_CTL
Cooler__DM0 EQU CYREG_PRT15_DM0
Cooler__DM1 EQU CYREG_PRT15_DM1
Cooler__DM2 EQU CYREG_PRT15_DM2
Cooler__DR EQU CYREG_PRT15_DR
Cooler__INP_DIS EQU CYREG_PRT15_INP_DIS
Cooler__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Cooler__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Cooler__LCD_EN EQU CYREG_PRT15_LCD_EN
Cooler__MASK EQU 0x01
Cooler__PORT EQU 15
Cooler__PRT EQU CYREG_PRT15_PRT
Cooler__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Cooler__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Cooler__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Cooler__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Cooler__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Cooler__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Cooler__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Cooler__PS EQU CYREG_PRT15_PS
Cooler__SHIFT EQU 0
Cooler__SLW EQU CYREG_PRT15_SLW

; NivelMax
NivelMax__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
NivelMax__0__MASK EQU 0x20
NivelMax__0__PC EQU CYREG_IO_PC_PRT15_PC5
NivelMax__0__PORT EQU 15
NivelMax__0__SHIFT EQU 5
NivelMax__AG EQU CYREG_PRT15_AG
NivelMax__AMUX EQU CYREG_PRT15_AMUX
NivelMax__BIE EQU CYREG_PRT15_BIE
NivelMax__BIT_MASK EQU CYREG_PRT15_BIT_MASK
NivelMax__BYP EQU CYREG_PRT15_BYP
NivelMax__CTL EQU CYREG_PRT15_CTL
NivelMax__DM0 EQU CYREG_PRT15_DM0
NivelMax__DM1 EQU CYREG_PRT15_DM1
NivelMax__DM2 EQU CYREG_PRT15_DM2
NivelMax__DR EQU CYREG_PRT15_DR
NivelMax__INP_DIS EQU CYREG_PRT15_INP_DIS
NivelMax__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
NivelMax__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
NivelMax__LCD_EN EQU CYREG_PRT15_LCD_EN
NivelMax__MASK EQU 0x20
NivelMax__PORT EQU 15
NivelMax__PRT EQU CYREG_PRT15_PRT
NivelMax__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
NivelMax__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
NivelMax__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
NivelMax__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
NivelMax__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
NivelMax__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
NivelMax__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
NivelMax__PS EQU CYREG_PRT15_PS
NivelMax__SHIFT EQU 5
NivelMax__SLW EQU CYREG_PRT15_SLW

; NivelMin
NivelMin__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
NivelMin__0__MASK EQU 0x02
NivelMin__0__PC EQU CYREG_PRT2_PC1
NivelMin__0__PORT EQU 2
NivelMin__0__SHIFT EQU 1
NivelMin__AG EQU CYREG_PRT2_AG
NivelMin__AMUX EQU CYREG_PRT2_AMUX
NivelMin__BIE EQU CYREG_PRT2_BIE
NivelMin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
NivelMin__BYP EQU CYREG_PRT2_BYP
NivelMin__CTL EQU CYREG_PRT2_CTL
NivelMin__DM0 EQU CYREG_PRT2_DM0
NivelMin__DM1 EQU CYREG_PRT2_DM1
NivelMin__DM2 EQU CYREG_PRT2_DM2
NivelMin__DR EQU CYREG_PRT2_DR
NivelMin__INP_DIS EQU CYREG_PRT2_INP_DIS
NivelMin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
NivelMin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
NivelMin__LCD_EN EQU CYREG_PRT2_LCD_EN
NivelMin__MASK EQU 0x02
NivelMin__PORT EQU 2
NivelMin__PRT EQU CYREG_PRT2_PRT
NivelMin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
NivelMin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
NivelMin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
NivelMin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
NivelMin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
NivelMin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
NivelMin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
NivelMin__PS EQU CYREG_PRT2_PS
NivelMin__SHIFT EQU 1
NivelMin__SLW EQU CYREG_PRT2_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
Dedicated_Output__INTTYPE EQU CYREG_PICU3_INTTYPE7
Dedicated_Output__MASK EQU 0x80
Dedicated_Output__PC EQU CYREG_PRT3_PC7
Dedicated_Output__PORT EQU 3
Dedicated_Output__SHIFT EQU 7
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
