DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
]
instances [
(Instance
name "ptrh_io"
duLibraryName "idx_fpga_lib"
duName "subbus_io"
elements [
]
mwi 0
uid 149,0
)
(Instance
name "ptrh_addr_dec"
duLibraryName "idx_fpga_lib"
duName "ptrh_addr"
elements [
]
mwi 0
uid 159,0
)
(Instance
name "ptrh_hold_D1"
duLibraryName "idx_fpga_lib"
duName "ptrh_hold"
elements [
]
mwi 0
uid 535,0
)
(Instance
name "ptrh_hold_D2"
duLibraryName "idx_fpga_lib"
duName "ptrh_hold"
elements [
]
mwi 0
uid 1371,0
)
(Instance
name "dprams"
duLibraryName "idx_fpga_lib"
duName "ptrh_dprams"
elements [
]
mwi 0
uid 1439,0
)
(Instance
name "ptrh_acq"
duLibraryName "idx_fpga_lib"
duName "ptrh_acquire"
elements [
]
mwi 0
uid 1837,0
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2009.2 (Build 10)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh"
)
(vvPair
variable "date"
value "02/ 7/2011"
)
(vvPair
variable "day"
value "Mon"
)
(vvPair
variable "day_long"
value "Monday"
)
(vvPair
variable "dd"
value "07"
)
(vvPair
variable "entity_name"
value "ptrh"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "02"
)
(vvPair
variable "module_name"
value "ptrh"
)
(vvPair
variable "month"
value "Feb"
)
(vvPair
variable "month_long"
value "February"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\ptrh\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech_6.6b\\win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:28:26"
)
(vvPair
variable "unit"
value "ptrh"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2009.2 (Build 10)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2011"
)
(vvPair
variable "yy"
value "11"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 41,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "100000,101000,117000,102000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "100200,101000,108900,102000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "117000,97000,121000,98000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "117200,97000,120200,98000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "100000,99000,117000,100000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "100200,99000,110200,100000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,99000,100000,100000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,99000,98300,100000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "117000,98000,137000,102000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "117200,98200,126400,99200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "121000,97000,137000,98000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "121200,97000,124400,98000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,97000,117000,99000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "103150,97500,109850,98500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,100000,100000,101000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,100000,98300,101000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "96000,101000,100000,102000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "96200,101000,98900,102000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "100000,100000,117000,101000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "100200,100000,109000,101000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "96000,97000,137000,102000"
)
oxt "14000,66000,55000,71000"
)
*12 (SaComponent
uid 149,0
optionalChildren [
*13 (CptPort
uid 109,0
ps "OnEdgeStrategy"
shape (Diamond
uid 110,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,23625,26000,24375"
)
tg (CPTG
uid 111,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 112,0
va (VaSet
font "arial,8,0"
)
xt "27000,23500,32000,24500"
st "Data : (15:0)"
blo "27000,24300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "Data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
)
)
)
*14 (CptPort
uid 113,0
ps "OnEdgeStrategy"
shape (Triangle
uid 114,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,24625,26000,25375"
)
tg (CPTG
uid 115,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 116,0
va (VaSet
font "arial,8,0"
)
xt "27000,24500,29600,25500"
st "ExpRd"
blo "27000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
)
)
)
*15 (CptPort
uid 117,0
ps "OnEdgeStrategy"
shape (Triangle
uid 118,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,25625,26000,26375"
)
tg (CPTG
uid 119,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "27000,25500,29600,26500"
st "ExpWr"
blo "27000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
)
)
)
*16 (CptPort
uid 121,0
ps "OnEdgeStrategy"
shape (Triangle
uid 122,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,26625,26000,27375"
)
tg (CPTG
uid 123,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 124,0
va (VaSet
font "arial,8,0"
)
xt "27000,26500,29800,27500"
st "ExpAck"
blo "27000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 4
)
)
)
*17 (CptPort
uid 125,0
ps "OnEdgeStrategy"
shape (Triangle
uid 126,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,27625,26000,28375"
)
tg (CPTG
uid 127,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 128,0
va (VaSet
font "arial,8,0"
)
xt "27000,27500,29000,28500"
st "F8M"
blo "27000,28300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 5
)
)
)
*18 (CptPort
uid 129,0
ps "OnEdgeStrategy"
shape (Triangle
uid 130,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "25250,28625,26000,29375"
)
tg (CPTG
uid 131,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 132,0
va (VaSet
font "arial,8,0"
)
xt "27000,28500,28300,29500"
st "rst"
blo "27000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 6
)
)
)
*19 (CptPort
uid 133,0
ps "OnEdgeStrategy"
shape (Diamond
uid 134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,24625,39750,25375"
)
tg (CPTG
uid 135,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 136,0
va (VaSet
font "arial,8,0"
)
xt "32800,24500,38000,25500"
st "iData : (15:0)"
ju 2
blo "38000,25300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "iData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
)
)
)
*20 (CptPort
uid 137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 138,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,25625,39750,26375"
)
tg (CPTG
uid 139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 140,0
va (VaSet
font "arial,8,0"
)
xt "35700,25500,38000,26500"
st "RdEn"
ju 2
blo "38000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdEn"
t "std_ulogic"
o 8
)
)
)
*21 (CptPort
uid 141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 142,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,26625,39750,27375"
)
tg (CPTG
uid 143,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 144,0
va (VaSet
font "arial,8,0"
)
xt "35700,26500,38000,27500"
st "WrEn"
ju 2
blo "38000,27300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WrEn"
t "std_ulogic"
o 9
)
)
)
*22 (CptPort
uid 145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 146,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "39000,28625,39750,29375"
)
tg (CPTG
uid 147,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 148,0
va (VaSet
font "arial,8,0"
)
xt "35800,28500,38000,29500"
st "BdEn"
ju 2
blo "38000,29300"
)
)
thePort (LogicalPort
decl (Decl
n "BdEn"
t "std_ulogic"
o 10
)
)
)
]
shape (Rectangle
uid 150,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "26000,22000,39000,31000"
)
ttg (MlTextGroup
uid 151,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*23 (Text
uid 152,0
va (VaSet
font "arial,8,1"
)
xt "29850,26000,35150,27000"
st "idx_fpga_lib"
blo "29850,26800"
tm "BdLibraryNameMgr"
)
*24 (Text
uid 153,0
va (VaSet
font "arial,8,1"
)
xt "29850,27000,34150,28000"
st "subbus_io"
blo "29850,27800"
tm "CptNameMgr"
)
*25 (Text
uid 154,0
va (VaSet
font "arial,8,1"
)
xt "29850,28000,32950,29000"
st "ptrh_io"
blo "29850,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 155,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 156,0
text (MLText
uid 157,0
va (VaSet
font "Courier New,8,0"
)
xt "31500,22000,31500,22000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 158,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,29250,27750,30750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*26 (Blk
uid 159,0
shape (Rectangle
uid 160,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "26000,33000,34000,38000"
)
oxt "26000,33000,34000,48000"
ttg (MlTextGroup
uid 161,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*27 (Text
uid 162,0
va (VaSet
font "arial,8,1"
)
xt "27200,33500,32500,34500"
st "idx_fpga_lib"
blo "27200,34300"
tm "BdLibraryNameMgr"
)
*28 (Text
uid 163,0
va (VaSet
font "arial,8,1"
)
xt "27200,34500,31300,35500"
st "ptrh_addr"
blo "27200,35300"
tm "BlkNameMgr"
)
*29 (Text
uid 164,0
va (VaSet
font "arial,8,1"
)
xt "27200,35500,33400,36500"
st "ptrh_addr_dec"
blo "27200,36300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 165,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 166,0
text (MLText
uid 167,0
va (VaSet
font "Courier New,8,0"
)
xt "28200,46500,28200,46500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 168,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "26250,36250,27750,37750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"Addr"
"BdEn"
"RegEn"
]
)
*30 (PortIoIn
uid 177,0
shape (CompositeShape
uid 178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 179,0
sl 0
ro 270
xt "17000,34625,18500,35375"
)
(Line
uid 180,0
sl 0
ro 270
xt "18500,35000,19000,35000"
pts [
"18500,35000"
"19000,35000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 182,0
va (VaSet
font "arial,8,0"
)
xt "14000,34500,16000,35500"
st "Addr"
ju 2
blo "16000,35300"
tm "WireNameMgr"
)
)
)
*31 (Net
uid 183,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 2,0
)
declText (MLText
uid 184,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,43000,2800"
st "Addr    : std_logic_vector(15 DOWNTO 0)
"
)
)
*32 (Net
uid 193,0
decl (Decl
n "BdEn"
t "std_ulogic"
o 2
suid 4,0
)
declText (MLText
uid 194,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,37000,11800"
st "SIGNAL BdEn    : std_ulogic
"
)
)
*33 (Net
uid 201,0
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 5,0
)
declText (MLText
uid 202,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,33500,6800"
st "rst     : std_ulogic
"
)
)
*34 (PortIoIn
uid 207,0
shape (CompositeShape
uid 208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 209,0
sl 0
ro 270
xt "17000,28625,18500,29375"
)
(Line
uid 210,0
sl 0
ro 270
xt "18500,29000,19000,29000"
pts [
"18500,29000"
"19000,29000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 211,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 212,0
va (VaSet
font "arial,8,0"
)
xt "14700,28500,16000,29500"
st "rst"
ju 2
blo "16000,29300"
tm "WireNameMgr"
)
)
)
*35 (Net
uid 213,0
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 6,0
)
declText (MLText
uid 214,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,33500,6000"
st "F8M     : std_ulogic
"
)
)
*36 (PortIoIn
uid 219,0
shape (CompositeShape
uid 220,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 221,0
sl 0
ro 270
xt "17000,27625,18500,28375"
)
(Line
uid 222,0
sl 0
ro 270
xt "18500,28000,19000,28000"
pts [
"18500,28000"
"19000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 223,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 224,0
va (VaSet
font "arial,8,0"
)
xt "14000,27500,16000,28500"
st "F8M"
ju 2
blo "16000,28300"
tm "WireNameMgr"
)
)
)
*37 (Net
uid 225,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 5
suid 7,0
)
declText (MLText
uid 226,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,33500,4400"
st "ExpWr   : std_ulogic
"
)
)
*38 (PortIoIn
uid 231,0
shape (CompositeShape
uid 232,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 233,0
sl 0
ro 270
xt "17000,25625,18500,26375"
)
(Line
uid 234,0
sl 0
ro 270
xt "18500,26000,19000,26000"
pts [
"18500,26000"
"19000,26000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 235,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 236,0
va (VaSet
font "arial,8,0"
)
xt "13400,25500,16000,26500"
st "ExpWr"
ju 2
blo "16000,26300"
tm "WireNameMgr"
)
)
)
*39 (Net
uid 237,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 6
suid 8,0
)
declText (MLText
uid 238,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,33500,3600"
st "ExpRd   : std_ulogic
"
)
)
*40 (PortIoIn
uid 243,0
shape (CompositeShape
uid 244,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 245,0
sl 0
ro 270
xt "17000,24625,18500,25375"
)
(Line
uid 246,0
sl 0
ro 270
xt "18500,25000,19000,25000"
pts [
"18500,25000"
"19000,25000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 247,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 248,0
va (VaSet
font "arial,8,0"
)
xt "13400,24500,16000,25500"
st "ExpRd"
ju 2
blo "16000,25300"
tm "WireNameMgr"
)
)
)
*41 (Net
uid 249,0
decl (Decl
n "ExpAck"
t "std_ulogic"
o 7
suid 9,0
)
declText (MLText
uid 250,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,33500,7600"
st "ExpAck  : std_ulogic
"
)
)
*42 (PortIoOut
uid 255,0
shape (CompositeShape
uid 256,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 257,0
sl 0
ro 90
xt "17000,26625,18500,27375"
)
(Line
uid 258,0
sl 0
ro 90
xt "18500,27000,19000,27000"
pts [
"19000,27000"
"18500,27000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 259,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 260,0
va (VaSet
font "arial,8,0"
)
xt "13200,26500,16000,27500"
st "ExpAck"
ju 2
blo "16000,27300"
tm "WireNameMgr"
)
)
)
*43 (Net
uid 261,0
decl (Decl
n "Data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 10,0
)
declText (MLText
uid 262,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,43000,10000"
st "Data    : std_logic_vector(15 DOWNTO 0)
"
)
)
*44 (PortIoInOut
uid 267,0
shape (CompositeShape
uid 268,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
uid 269,0
sl 0
ro 180
xt "17000,23625,18500,24375"
)
(Line
uid 270,0
sl 0
ro 180
xt "18500,24000,19000,24000"
pts [
"19000,24000"
"18500,24000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 271,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 272,0
va (VaSet
font "arial,8,0"
)
xt "14000,23500,16000,24500"
st "Data"
ju 2
blo "16000,24300"
tm "WireNameMgr"
)
)
)
*45 (Net
uid 283,0
decl (Decl
n "RdEn"
t "std_ulogic"
o 9
suid 11,0
)
declText (MLText
uid 284,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12600,37000,13400"
st "SIGNAL RdEn    : std_ulogic
"
)
)
*46 (SaComponent
uid 535,0
optionalChildren [
*47 (CptPort
uid 523,0
ps "OnEdgeStrategy"
shape (Triangle
uid 524,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,46625,50000,47375"
)
tg (CPTG
uid 525,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 526,0
va (VaSet
font "arial,8,0"
)
xt "51000,46500,53000,47500"
st "F8M"
blo "51000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*48 (CptPort
uid 527,0
ps "OnEdgeStrategy"
shape (Triangle
uid 528,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,45625,65750,46375"
)
tg (CPTG
uid 529,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 530,0
va (VaSet
font "arial,8,0"
)
xt "62200,45500,64000,46500"
st "hold"
ju 2
blo "64000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "hold"
t "std_logic"
o 5
suid 4,0
)
)
)
*49 (CptPort
uid 531,0
ps "OnEdgeStrategy"
shape (Triangle
uid 532,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,43625,50000,44375"
)
tg (CPTG
uid 533,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 534,0
va (VaSet
font "arial,8,0"
)
xt "51000,43500,53300,44500"
st "RdEn"
blo "51000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "RdEn"
t "std_ulogic"
o 4
suid 5,0
)
)
)
*50 (CptPort
uid 545,0
ps "OnEdgeStrategy"
shape (Triangle
uid 546,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,44625,50000,45375"
)
tg (CPTG
uid 547,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 548,0
va (VaSet
font "arial,8,0"
)
xt "51000,44500,52700,45500"
st "En0"
blo "51000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "En0"
t "std_logic"
o 1
)
)
)
*51 (CptPort
uid 549,0
ps "OnEdgeStrategy"
shape (Triangle
uid 550,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,45625,50000,46375"
)
tg (CPTG
uid 551,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 552,0
va (VaSet
font "arial,8,0"
)
xt "51000,45500,52700,46500"
st "En1"
blo "51000,46300"
)
)
thePort (LogicalPort
decl (Decl
n "En1"
t "std_logic"
o 2
)
)
)
]
shape (Rectangle
uid 536,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,43000,65000,49000"
)
oxt "15000,6000,23000,13000"
ttg (MlTextGroup
uid 537,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*52 (Text
uid 538,0
va (VaSet
font "arial,8,1"
)
xt "55350,45500,60650,46500"
st "idx_fpga_lib"
blo "55350,46300"
tm "BdLibraryNameMgr"
)
*53 (Text
uid 539,0
va (VaSet
font "arial,8,1"
)
xt "55350,46500,59450,47500"
st "ptrh_hold"
blo "55350,47300"
tm "CptNameMgr"
)
*54 (Text
uid 540,0
va (VaSet
font "arial,8,1"
)
xt "55350,47500,61250,48500"
st "ptrh_hold_D1"
blo "55350,48300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 541,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 542,0
text (MLText
uid 543,0
va (VaSet
font "Courier New,8,0"
)
xt "30000,43300,30000,43300"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 544,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,47250,51750,48750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*55 (Net
uid 674,0
decl (Decl
n "iData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 28,0
)
declText (MLText
uid 675,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,47000,17400"
st "SIGNAL iData   : std_logic_vector(15 DOWNTO 0)
"
)
)
*56 (Net
uid 1230,0
decl (Decl
n "RegEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 23
suid 30,0
)
declText (MLText
uid 1231,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13400,47000,14200"
st "SIGNAL RegEn   : std_logic_vector(12 DOWNTO 0)
"
)
)
*57 (Net
uid 1305,0
decl (Decl
n "hold_D1"
t "std_ulogic"
o 13
suid 32,0
)
declText (MLText
uid 1306,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15000,37000,15800"
st "SIGNAL hold_D1 : std_ulogic
"
)
)
*58 (Net
uid 1315,0
decl (Decl
n "hold_D2"
t "std_ulogic"
o 14
suid 33,0
)
declText (MLText
uid 1316,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,15800,37000,16600"
st "SIGNAL hold_D2 : std_ulogic
"
)
)
*59 (SaComponent
uid 1371,0
optionalChildren [
*60 (CptPort
uid 1351,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1352,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,51625,50000,52375"
)
tg (CPTG
uid 1353,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1354,0
va (VaSet
font "arial,8,0"
)
xt "51000,51500,52700,52500"
st "En0"
blo "51000,52300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "En0"
t "std_logic"
o 1
suid 1,0
)
)
)
*61 (CptPort
uid 1355,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1356,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,52625,50000,53375"
)
tg (CPTG
uid 1357,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1358,0
va (VaSet
font "arial,8,0"
)
xt "51000,52500,52700,53500"
st "En1"
blo "51000,53300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "En1"
t "std_logic"
o 2
suid 2,0
)
)
)
*62 (CptPort
uid 1359,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1360,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,53625,50000,54375"
)
tg (CPTG
uid 1361,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1362,0
va (VaSet
font "arial,8,0"
)
xt "51000,53500,53000,54500"
st "F8M"
blo "51000,54300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "F8M"
t "std_ulogic"
o 3
suid 3,0
)
)
)
*63 (CptPort
uid 1363,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1364,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "65000,52625,65750,53375"
)
tg (CPTG
uid 1365,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1366,0
va (VaSet
font "arial,8,0"
)
xt "62200,52500,64000,53500"
st "hold"
ju 2
blo "64000,53300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "hold"
t "std_logic"
o 5
suid 4,0
i "'0'"
)
)
)
*64 (CptPort
uid 1367,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1368,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "49250,50625,50000,51375"
)
tg (CPTG
uid 1369,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1370,0
va (VaSet
font "arial,8,0"
)
xt "51000,50500,53300,51500"
st "RdEn"
blo "51000,51300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "RdEn"
t "std_ulogic"
o 4
suid 5,0
)
)
)
]
shape (Rectangle
uid 1372,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "50000,50000,65000,56000"
)
oxt "15000,20000,30000,26000"
ttg (MlTextGroup
uid 1373,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*65 (Text
uid 1374,0
va (VaSet
font "arial,8,1"
)
xt "55350,52500,60650,53500"
st "idx_fpga_lib"
blo "55350,53300"
tm "BdLibraryNameMgr"
)
*66 (Text
uid 1375,0
va (VaSet
font "arial,8,1"
)
xt "55350,53500,59450,54500"
st "ptrh_hold"
blo "55350,54300"
tm "CptNameMgr"
)
*67 (Text
uid 1376,0
va (VaSet
font "arial,8,1"
)
xt "55350,54500,61250,55500"
st "ptrh_hold_D2"
blo "55350,55300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1377,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1378,0
text (MLText
uid 1379,0
va (VaSet
font "Courier New,8,0"
)
xt "9000,20800,9000,20800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1380,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "50250,54250,51750,55750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*68 (Net
uid 1391,0
lang 10
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 14
suid 34,0
)
declText (MLText
uid 1392,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,47000,18200"
st "SIGNAL wData   : std_logic_vector(23 DOWNTO 0)
"
)
)
*69 (SaComponent
uid 1439,0
optionalChildren [
*70 (CptPort
uid 1407,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1408,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,35625,74000,36375"
)
tg (CPTG
uid 1409,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1410,0
va (VaSet
font "arial,8,0"
)
xt "75000,35500,77000,36500"
st "F8M"
blo "75000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 2
suid 9,0
)
)
)
*71 (CptPort
uid 1411,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1412,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,36625,74000,37375"
)
tg (CPTG
uid 1413,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1414,0
va (VaSet
font "arial,8,0"
)
xt "75000,36500,78200,37500"
st "hold_D1"
blo "75000,37300"
)
)
thePort (LogicalPort
decl (Decl
n "hold_D1"
t "std_ulogic"
o 6
suid 10,0
)
)
)
*72 (CptPort
uid 1415,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1416,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,37625,74000,38375"
)
tg (CPTG
uid 1417,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1418,0
va (VaSet
font "arial,8,0"
)
xt "75000,37500,78200,38500"
st "hold_D2"
blo "75000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "hold_D2"
t "std_ulogic"
o 7
suid 11,0
)
)
)
*73 (CptPort
uid 1419,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1420,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,32625,74000,33375"
)
tg (CPTG
uid 1421,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1422,0
va (VaSet
font "arial,8,0"
)
xt "75000,32500,77200,33500"
st "iData"
blo "75000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "iData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 12,0
)
)
)
*74 (CptPort
uid 1423,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1424,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,33625,74000,34375"
)
tg (CPTG
uid 1425,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1426,0
va (VaSet
font "arial,8,0"
)
xt "75000,33500,77300,34500"
st "RdEn"
blo "75000,34300"
)
)
thePort (LogicalPort
decl (Decl
n "RdEn"
t "std_ulogic"
o 3
suid 13,0
)
)
)
*75 (CptPort
uid 1427,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1428,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "73250,34625,74000,35375"
)
tg (CPTG
uid 1429,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1430,0
va (VaSet
font "arial,8,0"
)
xt "75000,34500,77800,35500"
st "RegEn"
blo "75000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "RegEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 4
suid 14,0
)
)
)
*76 (CptPort
uid 1431,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1432,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,32625,91750,33375"
)
tg (CPTG
uid 1433,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1434,0
va (VaSet
font "arial,8,0"
)
xt "87500,32500,90000,33500"
st "wData"
ju 2
blo "90000,33300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "wData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 15,0
)
)
)
*77 (CptPort
uid 1435,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1436,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,33625,91750,34375"
)
tg (CPTG
uid 1437,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1438,0
va (VaSet
font "arial,8,0"
)
xt "87700,33500,90000,34500"
st "WrEn"
ju 2
blo "90000,34300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "WrEn"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 5
suid 16,0
)
)
)
*78 (CptPort
uid 1488,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1489,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,36625,91750,37375"
)
tg (CPTG
uid 1490,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1491,0
va (VaSet
font "arial,8,0"
)
xt "87600,36500,90000,37500"
st "F25M"
ju 2
blo "90000,37300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "F25M"
t "std_ulogic"
o 1
suid 18,0
)
)
)
*79 (CptPort
uid 1492,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1493,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "91000,34625,91750,35375"
)
tg (CPTG
uid 1494,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1495,0
va (VaSet
font "arial,8,0"
)
xt "88300,34500,90000,35500"
st "Full"
ju 2
blo "90000,35300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "Full"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 9
suid 17,0
)
)
)
]
shape (Rectangle
uid 1440,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "74000,32000,91000,40000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1441,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*80 (Text
uid 1442,0
va (VaSet
font "arial,8,1"
)
xt "79200,33000,84500,34000"
st "idx_fpga_lib"
blo "79200,33800"
tm "BdLibraryNameMgr"
)
*81 (Text
uid 1443,0
va (VaSet
font "arial,8,1"
)
xt "79200,34000,84800,35000"
st "ptrh_dprams"
blo "79200,34800"
tm "CptNameMgr"
)
*82 (Text
uid 1444,0
va (VaSet
font "arial,8,1"
)
xt "79200,35000,82400,36000"
st "dprams"
blo "79200,35800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1445,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1446,0
text (MLText
uid 1447,0
va (VaSet
font "Courier New,8,0"
)
xt "54000,33000,54000,33000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1448,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "74250,38250,75750,39750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*83 (Net
uid 1498,0
lang 10
decl (Decl
n "WrEn"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 15
suid 36,0
)
declText (MLText
uid 1499,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14200,47500,15000"
st "SIGNAL WrEn    : std_ulogic_vector(12 DOWNTO 0)
"
)
)
*84 (Net
uid 1506,0
lang 10
decl (Decl
n "Full"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 16
suid 37,0
)
declText (MLText
uid 1507,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11800,47500,12600"
st "SIGNAL Full    : std_ulogic_vector(12 DOWNTO 0)
"
)
)
*85 (Net
uid 1653,0
lang 10
decl (Decl
n "F25M"
t "std_ulogic"
o 17
suid 39,0
)
declText (MLText
uid 1654,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,33500,5200"
st "F25M    : std_ulogic
"
)
)
*86 (PortIoIn
uid 1659,0
shape (CompositeShape
uid 1660,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1661,0
sl 0
ro 270
xt "89000,27625,90500,28375"
)
(Line
uid 1662,0
sl 0
ro 270
xt "90500,28000,91000,28000"
pts [
"90500,28000"
"91000,28000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1663,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1664,0
va (VaSet
font "arial,8,0"
)
xt "85600,27500,88000,28500"
st "F25M"
ju 2
blo "88000,28300"
tm "WireNameMgr"
)
)
)
*87 (PortIoOut
uid 1681,0
shape (CompositeShape
uid 1682,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1683,0
sl 0
ro 270
xt "117500,33625,119000,34375"
)
(Line
uid 1684,0
sl 0
ro 270
xt "117000,34000,117500,34000"
pts [
"117000,34000"
"117500,34000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1685,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1686,0
va (VaSet
font "arial,8,0"
)
xt "120000,33500,121400,34500"
st "scl"
blo "120000,34300"
tm "WireNameMgr"
)
)
)
*88 (PortIoOut
uid 1695,0
shape (CompositeShape
uid 1696,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1697,0
sl 0
ro 270
xt "117500,35625,119000,36375"
)
(Line
uid 1698,0
sl 0
ro 270
xt "117000,36000,117500,36000"
pts [
"117000,36000"
"117500,36000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1699,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1700,0
va (VaSet
font "arial,8,0"
)
xt "120000,35500,121600,36500"
st "sda"
blo "120000,36300"
tm "WireNameMgr"
)
)
)
*89 (Net
uid 1701,0
decl (Decl
n "scl"
t "std_logic"
o 18
suid 42,0
)
declText (MLText
uid 1702,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,32500,8400"
st "scl     : std_logic
"
)
)
*90 (Net
uid 1703,0
decl (Decl
n "sda"
t "std_logic"
o 19
suid 43,0
)
declText (MLText
uid 1704,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,32500,9200"
st "sda     : std_logic
"
)
)
*91 (SaComponent
uid 1837,0
optionalChildren [
*92 (CptPort
uid 1809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1810,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,36625,105000,37375"
)
tg (CPTG
uid 1811,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1812,0
va (VaSet
font "arial,8,0"
)
xt "106000,36500,108400,37500"
st "F25M"
blo "106000,37300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "F25M"
t "std_ulogic"
o 1
suid 15,0
)
)
)
*93 (CptPort
uid 1813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,34625,105000,35375"
)
tg (CPTG
uid 1815,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1816,0
va (VaSet
font "arial,8,0"
)
xt "106000,34500,107700,35500"
st "Full"
blo "106000,35300"
)
)
thePort (LogicalPort
lang 10
decl (Decl
n "Full"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 2
suid 16,0
)
)
)
*94 (CptPort
uid 1817,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1818,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,37625,105000,38375"
)
tg (CPTG
uid 1819,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1820,0
va (VaSet
font "arial,8,0"
)
xt "106000,37500,107300,38500"
st "rst"
blo "106000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 17,0
)
)
)
*95 (CptPort
uid 1821,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1822,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,33625,113750,34375"
)
tg (CPTG
uid 1823,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1824,0
va (VaSet
font "arial,8,0"
)
xt "110600,33500,112000,34500"
st "scl"
ju 2
blo "112000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "scl"
t "std_logic"
o 5
suid 18,0
)
)
)
*96 (CptPort
uid 1825,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1826,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "113000,35625,113750,36375"
)
tg (CPTG
uid 1827,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1828,0
va (VaSet
font "arial,8,0"
)
xt "110400,35500,112000,36500"
st "sda"
ju 2
blo "112000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sda"
t "std_logic"
o 6
suid 19,0
)
)
)
*97 (CptPort
uid 1829,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1830,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,32625,105000,33375"
)
tg (CPTG
uid 1831,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1832,0
va (VaSet
font "arial,8,0"
)
xt "106000,32500,108500,33500"
st "wData"
blo "106000,33300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 7
suid 20,0
)
)
)
*98 (CptPort
uid 1833,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1834,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "104250,33625,105000,34375"
)
tg (CPTG
uid 1835,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1836,0
va (VaSet
font "arial,8,0"
)
xt "106000,33500,108300,34500"
st "WrEn"
blo "106000,34300"
)
)
thePort (LogicalPort
lang 10
m 1
decl (Decl
n "WrEn"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 4
suid 21,0
)
)
)
]
shape (Rectangle
uid 1838,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "105000,31000,113000,41000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1839,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*99 (Text
uid 1840,0
va (VaSet
font "arial,8,1"
)
xt "106250,35000,111550,36000"
st "idx_fpga_lib"
blo "106250,35800"
tm "BdLibraryNameMgr"
)
*100 (Text
uid 1841,0
va (VaSet
font "arial,8,1"
)
xt "106250,36000,111750,37000"
st "ptrh_acquire"
blo "106250,36800"
tm "CptNameMgr"
)
*101 (Text
uid 1842,0
va (VaSet
font "arial,8,1"
)
xt "106250,37000,109950,38000"
st "ptrh_acq"
blo "106250,37800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1843,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1844,0
text (MLText
uid 1845,0
va (VaSet
font "Courier New,8,0"
)
xt "85000,32000,85000,32000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 1846,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "105250,39250,106750,40750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*102 (Wire
uid 171,0
shape (OrthoPolyLine
uid 172,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,35000,26000,35000"
pts [
"19000,35000"
"26000,35000"
]
)
start &30
end &26
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 175,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 176,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,34000,23000,35000"
st "Addr"
blo "21000,34800"
tm "WireNameMgr"
)
)
on &31
)
*103 (Wire
uid 195,0
shape (OrthoPolyLine
uid 196,0
va (VaSet
vasetType 3
)
xt "34000,29000,43000,34000"
pts [
"34000,34000"
"43000,34000"
"43000,29000"
"39750,29000"
]
)
start &26
end &22
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 199,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 200,0
va (VaSet
font "arial,8,0"
)
xt "35000,33000,37200,34000"
st "BdEn"
blo "35000,33800"
tm "WireNameMgr"
)
)
on &32
)
*104 (Wire
uid 203,0
optionalChildren [
*105 (BdJunction
uid 1717,0
ps "OnConnectorStrategy"
shape (Circle
uid 1718,0
va (VaSet
vasetType 1
)
xt "21600,28600,22400,29400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 204,0
va (VaSet
vasetType 3
)
xt "19000,29000,25250,29000"
pts [
"19000,29000"
"25250,29000"
]
)
start &34
end &18
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 205,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 206,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,28000,22300,29000"
st "rst"
blo "21000,28800"
tm "WireNameMgr"
)
)
on &33
)
*106 (Wire
uid 215,0
optionalChildren [
*107 (BdJunction
uid 1496,0
ps "OnConnectorStrategy"
shape (Circle
uid 1497,0
va (VaSet
vasetType 1
)
xt "22600,27600,23400,28400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 216,0
va (VaSet
vasetType 3
)
xt "19000,28000,25250,28000"
pts [
"19000,28000"
"25250,28000"
]
)
start &36
end &17
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,27000,23000,28000"
st "F8M"
blo "21000,27800"
tm "WireNameMgr"
)
)
on &35
)
*108 (Wire
uid 227,0
shape (OrthoPolyLine
uid 228,0
va (VaSet
vasetType 3
)
xt "19000,26000,25250,26000"
pts [
"19000,26000"
"25250,26000"
]
)
start &38
end &15
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 229,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 230,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,25000,23600,26000"
st "ExpWr"
blo "21000,25800"
tm "WireNameMgr"
)
)
on &37
)
*109 (Wire
uid 239,0
shape (OrthoPolyLine
uid 240,0
va (VaSet
vasetType 3
)
xt "19000,25000,25250,25000"
pts [
"19000,25000"
"25250,25000"
]
)
start &40
end &14
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 242,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "21000,24000,23600,25000"
st "ExpRd"
blo "21000,24800"
tm "WireNameMgr"
)
)
on &39
)
*110 (Wire
uid 251,0
shape (OrthoPolyLine
uid 252,0
va (VaSet
vasetType 3
)
xt "19000,27000,25250,27000"
pts [
"25250,27000"
"19000,27000"
]
)
start &16
end &42
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 253,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 254,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "49750,17000,52550,18000"
st "ExpAck"
blo "49750,17800"
tm "WireNameMgr"
)
)
on &41
)
*111 (Wire
uid 263,0
shape (OrthoPolyLine
uid 264,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,24000,25250,24000"
pts [
"25250,24000"
"19000,24000"
]
)
start &13
end &44
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 265,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 266,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "19250,23000,24250,24000"
st "Data : (15:0)"
blo "19250,23800"
tm "WireNameMgr"
)
)
on &43
)
*112 (Wire
uid 1204,0
shape (OrthoPolyLine
uid 1205,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "39750,25000,73250,33000"
pts [
"39750,25000"
"68000,25000"
"68000,33000"
"73250,33000"
]
)
start &19
end &73
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1209,0
va (VaSet
font "arial,8,0"
)
xt "41750,24000,43950,25000"
st "iData"
blo "41750,24800"
tm "WireNameMgr"
)
)
on &55
)
*113 (Wire
uid 1212,0
optionalChildren [
*114 (BdJunction
uid 1585,0
ps "OnConnectorStrategy"
shape (Circle
uid 1586,0
va (VaSet
vasetType 1
)
xt "46600,25600,47400,26400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1213,0
va (VaSet
vasetType 3
)
xt "39750,26000,73250,34000"
pts [
"39750,26000"
"67000,26000"
"67000,34000"
"73250,34000"
]
)
start &20
end &74
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1216,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1217,0
va (VaSet
font "arial,8,0"
)
xt "41750,25000,44050,26000"
st "RdEn"
blo "41750,25800"
tm "WireNameMgr"
)
)
on &45
)
*115 (Wire
uid 1222,0
optionalChildren [
*116 (BdJunction
uid 1599,0
ps "OnConnectorStrategy"
shape (Circle
uid 1600,0
va (VaSet
vasetType 1
)
xt "39600,34600,40400,35400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1223,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "34000,35000,73250,35000"
pts [
"34000,35000"
"73250,35000"
]
)
start &26
end &75
sat 2
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1229,0
va (VaSet
font "arial,8,0"
)
xt "36000,34000,41800,35000"
st "RegEn : (12:0)"
blo "36000,34800"
tm "WireNameMgr"
)
)
on &56
)
*117 (Wire
uid 1232,0
optionalChildren [
*118 (BdJunction
uid 1573,0
ps "OnConnectorStrategy"
shape (Circle
uid 1574,0
va (VaSet
vasetType 1
)
xt "45600,38600,46400,39400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1233,0
va (VaSet
vasetType 3
)
xt "23000,28000,73250,39000"
pts [
"23000,28000"
"23000,39000"
"67000,39000"
"67000,36000"
"73250,36000"
]
)
start &107
end &70
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1236,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1237,0
va (VaSet
font "arial,8,0"
)
xt "71000,35000,73000,36000"
st "F8M"
blo "71000,35800"
tm "WireNameMgr"
)
)
on &35
)
*119 (Wire
uid 1297,0
shape (OrthoPolyLine
uid 1298,0
va (VaSet
vasetType 3
)
xt "65750,37000,73250,46000"
pts [
"65750,46000"
"69000,46000"
"69000,37000"
"73250,37000"
]
)
start &48
end &71
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1303,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1304,0
va (VaSet
font "arial,8,0"
)
xt "66000,45000,69200,46000"
st "hold_D1"
blo "66000,45800"
tm "WireNameMgr"
)
)
on &57
)
*120 (Wire
uid 1307,0
shape (OrthoPolyLine
uid 1308,0
va (VaSet
vasetType 3
)
xt "65750,38000,73250,53000"
pts [
"65750,53000"
"70000,53000"
"70000,38000"
"73250,38000"
]
)
start &63
end &72
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1313,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1314,0
va (VaSet
font "arial,8,0"
)
xt "66000,52000,69200,53000"
st "hold_D2"
blo "66000,52800"
tm "WireNameMgr"
)
)
on &58
)
*121 (Wire
uid 1383,0
shape (OrthoPolyLine
uid 1384,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91750,33000,104250,33000"
pts [
"104250,33000"
"91750,33000"
]
)
start &97
end &76
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1389,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1390,0
va (VaSet
font "arial,8,0"
)
xt "93000,32000,98500,33000"
st "wData : (23:0)"
blo "93000,32800"
tm "WireNameMgr"
)
)
on &68
)
*122 (Wire
uid 1500,0
shape (OrthoPolyLine
uid 1501,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91750,34000,104250,34000"
pts [
"91750,34000"
"104250,34000"
]
)
start &77
end &98
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1504,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1505,0
va (VaSet
font "arial,8,0"
)
xt "93000,33000,98300,34000"
st "WrEn : (12:0)"
blo "93000,33800"
tm "WireNameMgr"
)
)
on &83
)
*123 (Wire
uid 1508,0
shape (OrthoPolyLine
uid 1509,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "91750,35000,104250,35000"
pts [
"91750,35000"
"104250,35000"
]
)
start &79
end &93
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 1512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1513,0
va (VaSet
font "arial,8,0"
)
xt "93000,34000,97700,35000"
st "Full : (12:0)"
blo "93000,34800"
tm "WireNameMgr"
)
)
on &84
)
*124 (Wire
uid 1569,0
optionalChildren [
*125 (BdJunction
uid 1579,0
ps "OnConnectorStrategy"
shape (Circle
uid 1580,0
va (VaSet
vasetType 1
)
xt "45600,46600,46400,47400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1570,0
va (VaSet
vasetType 3
)
xt "46000,39000,49250,54000"
pts [
"46000,39000"
"46000,54000"
"49250,54000"
]
)
start &118
end &62
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1571,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1572,0
va (VaSet
font "arial,8,0"
)
xt "46250,53000,48250,54000"
st "F8M"
blo "46250,53800"
tm "WireNameMgr"
)
)
on &35
)
*126 (Wire
uid 1575,0
shape (OrthoPolyLine
uid 1576,0
va (VaSet
vasetType 3
)
xt "46000,47000,49250,47000"
pts [
"49250,47000"
"46000,47000"
]
)
start &47
end &125
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1577,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1578,0
va (VaSet
font "arial,8,0"
)
xt "47000,46000,49000,47000"
st "F8M"
blo "47000,46800"
tm "WireNameMgr"
)
)
on &35
)
*127 (Wire
uid 1581,0
optionalChildren [
*128 (BdJunction
uid 1591,0
ps "OnConnectorStrategy"
shape (Circle
uid 1592,0
va (VaSet
vasetType 1
)
xt "46600,43600,47400,44400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1582,0
va (VaSet
vasetType 3
)
xt "47000,26000,49250,44000"
pts [
"49250,44000"
"47000,44000"
"47000,26000"
]
)
start &49
end &114
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1583,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1584,0
va (VaSet
font "arial,8,0"
)
xt "47000,43000,49300,44000"
st "RdEn"
blo "47000,43800"
tm "WireNameMgr"
)
)
on &45
)
*129 (Wire
uid 1587,0
shape (OrthoPolyLine
uid 1588,0
va (VaSet
vasetType 3
)
xt "47000,44000,49250,51000"
pts [
"49250,51000"
"47000,51000"
"47000,44000"
]
)
start &64
end &128
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1589,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1590,0
va (VaSet
font "arial,8,0"
)
xt "47000,50000,49300,51000"
st "RdEn"
blo "47000,50800"
tm "WireNameMgr"
)
)
on &45
)
*130 (Wire
uid 1593,0
optionalChildren [
*131 (Ripper
uid 1611,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"40000,51000"
"41000,52000"
]
uid 1612,0
va (VaSet
vasetType 3
)
xt "40000,51000,41000,52000"
)
)
*132 (Ripper
uid 1617,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"40000,52000"
"41000,53000"
]
uid 1618,0
va (VaSet
vasetType 3
)
xt "40000,52000,41000,53000"
)
)
*133 (Ripper
uid 1623,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"40000,45000"
"41000,46000"
]
uid 1624,0
va (VaSet
vasetType 3
)
xt "40000,45000,41000,46000"
)
)
*134 (Ripper
uid 1629,0
ps "OnConnectorStrategy"
shape (Line2D
pts [
"40000,44000"
"41000,45000"
]
uid 1630,0
va (VaSet
vasetType 3
)
xt "40000,44000,41000,45000"
)
)
]
shape (OrthoPolyLine
uid 1594,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "40000,35000,40000,56000"
pts [
"40000,35000"
"40000,56000"
]
)
start &116
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1598,0
ro 270
va (VaSet
font "arial,8,0"
)
xt "39000,52000,40000,54800"
st "RegEn"
blo "39800,54800"
tm "WireNameMgr"
)
)
on &56
)
*135 (Wire
uid 1607,0
shape (OrthoPolyLine
uid 1608,0
va (VaSet
vasetType 3
)
xt "41000,52000,49250,52000"
pts [
"49250,52000"
"41000,52000"
]
)
start &60
end &131
sat 32
eat 32
sl "(11)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1610,0
va (VaSet
font "arial,8,0"
)
xt "42000,51000,46200,52000"
st "RegEn(11)"
blo "42000,51800"
tm "WireNameMgr"
)
)
on &56
)
*136 (Wire
uid 1613,0
shape (OrthoPolyLine
uid 1614,0
va (VaSet
vasetType 3
)
xt "41000,53000,49250,53000"
pts [
"49250,53000"
"41000,53000"
]
)
start &61
end &132
sat 32
eat 32
sl "(12)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1616,0
va (VaSet
font "arial,8,0"
)
xt "42000,52000,46200,53000"
st "RegEn(12)"
blo "42000,52800"
tm "WireNameMgr"
)
)
on &56
)
*137 (Wire
uid 1619,0
shape (OrthoPolyLine
uid 1620,0
va (VaSet
vasetType 3
)
xt "41000,46000,49250,46000"
pts [
"49250,46000"
"41000,46000"
]
)
start &51
end &133
sat 32
eat 32
sl "(10)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1622,0
va (VaSet
font "arial,8,0"
)
xt "42000,45000,46200,46000"
st "RegEn(10)"
blo "42000,45800"
tm "WireNameMgr"
)
)
on &56
)
*138 (Wire
uid 1625,0
shape (OrthoPolyLine
uid 1626,0
va (VaSet
vasetType 3
)
xt "41000,45000,49250,45000"
pts [
"49250,45000"
"41000,45000"
]
)
start &50
end &134
sat 32
eat 32
sl "(9)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1628,0
va (VaSet
font "arial,8,0"
)
xt "42000,44000,45800,45000"
st "RegEn(9)"
blo "42000,44800"
tm "WireNameMgr"
)
)
on &56
)
*139 (Wire
uid 1655,0
optionalChildren [
*140 (BdJunction
uid 1671,0
ps "OnConnectorStrategy"
shape (Circle
uid 1672,0
va (VaSet
vasetType 1
)
xt "96600,36600,97400,37400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 1656,0
va (VaSet
vasetType 3
)
xt "91000,28000,97000,37000"
pts [
"91000,28000"
"97000,28000"
"97000,37000"
"91750,37000"
]
)
start &86
end &78
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 1657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1658,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "93000,27000,95400,28000"
st "F25M"
blo "93000,27800"
tm "WireNameMgr"
)
)
on &85
)
*141 (Wire
uid 1665,0
shape (OrthoPolyLine
uid 1666,0
va (VaSet
vasetType 3
)
xt "97000,37000,104250,37000"
pts [
"97000,37000"
"104250,37000"
]
)
start &140
end &92
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1670,0
va (VaSet
font "arial,8,0"
)
xt "101000,36000,103400,37000"
st "F25M"
blo "101000,36800"
tm "WireNameMgr"
)
)
on &85
)
*142 (Wire
uid 1675,0
shape (OrthoPolyLine
uid 1676,0
va (VaSet
vasetType 3
)
xt "113750,34000,117000,34000"
pts [
"113750,34000"
"117000,34000"
]
)
start &95
end &87
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1679,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1680,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "116000,33000,117400,34000"
st "scl"
blo "116000,33800"
tm "WireNameMgr"
)
)
on &89
)
*143 (Wire
uid 1689,0
shape (OrthoPolyLine
uid 1690,0
va (VaSet
vasetType 3
)
xt "113750,36000,117000,36000"
pts [
"113750,36000"
"117000,36000"
]
)
start &96
end &88
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1694,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "116000,35000,117600,36000"
st "sda"
blo "116000,35800"
tm "WireNameMgr"
)
)
on &90
)
*144 (Wire
uid 1711,0
shape (OrthoPolyLine
uid 1712,0
va (VaSet
vasetType 3
)
xt "22000,29000,104250,59000"
pts [
"22000,29000"
"22000,59000"
"98000,59000"
"98000,38000"
"104250,38000"
]
)
start &105
end &94
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1715,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1716,0
va (VaSet
font "arial,8,0"
)
xt "102000,37000,103300,38000"
st "rst"
blo "102000,37800"
tm "WireNameMgr"
)
)
on &33
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *145 (PackageList
uid 42,0
stg "VerticalLayoutStrategy"
textVec [
*146 (Text
uid 43,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*147 (MLText
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 45,0
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*149 (Text
uid 47,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*150 (MLText
uid 48,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*151 (Text
uid 49,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*152 (MLText
uid 50,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*153 (Text
uid 51,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*154 (MLText
uid 52,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,204,1281,982"
viewArea "-1954,-1954,178047,104757"
cachedDiagramExtent "0,0,137000,102000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 49
yMargin 49
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 50
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 1846,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*155 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*156 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*157 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*159 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*160 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*161 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*162 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*163 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*164 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*165 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*166 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*167 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*168 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*169 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*170 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*171 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*172 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*173 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*174 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*175 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,10000,27100,11000"
st "Diagram Signals:"
blo "20000,10800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 43,0
usingSuid 1
emptyRow *176 (LEmptyRow
)
uid 54,0
optionalChildren [
*177 (RefLabelRowHdr
)
*178 (TitleRowHdr
)
*179 (FilterRowHdr
)
*180 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*181 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*182 (GroupColHdr
tm "GroupColHdrMgr"
)
*183 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*184 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*185 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*186 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*187 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*188 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*189 (LeafLogPort
port (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 2,0
)
)
uid 299,0
)
*190 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdEn"
t "std_ulogic"
o 2
suid 4,0
)
)
uid 301,0
)
*191 (LeafLogPort
port (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 5,0
)
)
uid 303,0
)
*192 (LeafLogPort
port (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 6,0
)
)
uid 305,0
)
*193 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 5
suid 7,0
)
)
uid 307,0
)
*194 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 6
suid 8,0
)
)
uid 309,0
)
*195 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 7
suid 9,0
)
)
uid 311,0
)
*196 (LeafLogPort
port (LogicalPort
m 2
decl (Decl
n "Data"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 10,0
)
)
uid 313,0
)
*197 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdEn"
t "std_ulogic"
o 9
suid 11,0
)
)
uid 315,0
)
*198 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "iData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 23
suid 28,0
)
)
uid 680,0
)
*199 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RegEn"
t "std_logic_vector"
b "(12 DOWNTO 0)"
o 23
suid 30,0
)
)
uid 1240,0
)
*200 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hold_D1"
t "std_ulogic"
o 13
suid 32,0
)
)
uid 1317,0
)
*201 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hold_D2"
t "std_ulogic"
o 14
suid 33,0
)
)
uid 1319,0
)
*202 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "wData"
t "std_logic_vector"
b "(23 DOWNTO 0)"
o 14
suid 34,0
)
)
uid 1403,0
)
*203 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "WrEn"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 15
suid 36,0
)
)
uid 1522,0
)
*204 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "Full"
t "std_ulogic_vector"
b "(12 DOWNTO 0)"
o 16
suid 37,0
)
)
uid 1524,0
)
*205 (LeafLogPort
port (LogicalPort
lang 10
decl (Decl
n "F25M"
t "std_ulogic"
o 17
suid 39,0
)
)
uid 1705,0
)
*206 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "scl"
t "std_logic"
o 18
suid 42,0
)
)
uid 1707,0
)
*207 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sda"
t "std_logic"
o 19
suid 43,0
)
)
uid 1709,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*208 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *209 (MRCItem
litem &176
pos 19
dimension 20
)
uid 69,0
optionalChildren [
*210 (MRCItem
litem &177
pos 0
dimension 20
uid 70,0
)
*211 (MRCItem
litem &178
pos 1
dimension 23
uid 71,0
)
*212 (MRCItem
litem &179
pos 2
hidden 1
dimension 20
uid 72,0
)
*213 (MRCItem
litem &189
pos 0
dimension 20
uid 300,0
)
*214 (MRCItem
litem &190
pos 1
dimension 20
uid 302,0
)
*215 (MRCItem
litem &191
pos 2
dimension 20
uid 304,0
)
*216 (MRCItem
litem &192
pos 3
dimension 20
uid 306,0
)
*217 (MRCItem
litem &193
pos 4
dimension 20
uid 308,0
)
*218 (MRCItem
litem &194
pos 5
dimension 20
uid 310,0
)
*219 (MRCItem
litem &195
pos 6
dimension 20
uid 312,0
)
*220 (MRCItem
litem &196
pos 7
dimension 20
uid 314,0
)
*221 (MRCItem
litem &197
pos 8
dimension 20
uid 316,0
)
*222 (MRCItem
litem &198
pos 9
dimension 20
uid 681,0
)
*223 (MRCItem
litem &199
pos 10
dimension 20
uid 1241,0
)
*224 (MRCItem
litem &200
pos 11
dimension 20
uid 1318,0
)
*225 (MRCItem
litem &201
pos 12
dimension 20
uid 1320,0
)
*226 (MRCItem
litem &202
pos 13
dimension 20
uid 1404,0
)
*227 (MRCItem
litem &203
pos 14
dimension 20
uid 1523,0
)
*228 (MRCItem
litem &204
pos 15
dimension 20
uid 1525,0
)
*229 (MRCItem
litem &205
pos 16
dimension 20
uid 1706,0
)
*230 (MRCItem
litem &206
pos 17
dimension 20
uid 1708,0
)
*231 (MRCItem
litem &207
pos 18
dimension 20
uid 1710,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*232 (MRCItem
litem &180
pos 0
dimension 20
uid 74,0
)
*233 (MRCItem
litem &182
pos 1
dimension 50
uid 75,0
)
*234 (MRCItem
litem &183
pos 2
dimension 100
uid 76,0
)
*235 (MRCItem
litem &184
pos 3
dimension 50
uid 77,0
)
*236 (MRCItem
litem &185
pos 4
dimension 100
uid 78,0
)
*237 (MRCItem
litem &186
pos 5
dimension 100
uid 79,0
)
*238 (MRCItem
litem &187
pos 6
dimension 50
uid 80,0
)
*239 (MRCItem
litem &188
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *240 (LEmptyRow
)
uid 83,0
optionalChildren [
*241 (RefLabelRowHdr
)
*242 (TitleRowHdr
)
*243 (FilterRowHdr
)
*244 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*245 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*246 (GroupColHdr
tm "GroupColHdrMgr"
)
*247 (NameColHdr
tm "GenericNameColHdrMgr"
)
*248 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*249 (InitColHdr
tm "GenericValueColHdrMgr"
)
*250 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*251 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*252 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *253 (MRCItem
litem &240
pos 0
dimension 20
)
uid 97,0
optionalChildren [
*254 (MRCItem
litem &241
pos 0
dimension 20
uid 98,0
)
*255 (MRCItem
litem &242
pos 1
dimension 23
uid 99,0
)
*256 (MRCItem
litem &243
pos 2
hidden 1
dimension 20
uid 100,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*257 (MRCItem
litem &244
pos 0
dimension 20
uid 102,0
)
*258 (MRCItem
litem &246
pos 1
dimension 50
uid 103,0
)
*259 (MRCItem
litem &247
pos 2
dimension 100
uid 104,0
)
*260 (MRCItem
litem &248
pos 3
dimension 100
uid 105,0
)
*261 (MRCItem
litem &249
pos 4
dimension 50
uid 106,0
)
*262 (MRCItem
litem &250
pos 5
dimension 50
uid 107,0
)
*263 (MRCItem
litem &251
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
