 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: S-2021.06
Date   : Sun May  1 18:15:42 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: NCCOM   Library: tcbn45gsbwptc

  Startpoint: node0/mul4_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node0_p4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul4_reg[0]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul4_reg[0]/Q (EDFQD1BWP)          0.09       0.09 f
  U10432/ZN (CKND2D3BWP)                   0.03 *     0.11 r
  U1057/ZN (CKND0BWP)                      0.01 *     0.13 f
  U1056/ZN (CKND0BWP)                      0.02 *     0.15 r
  U17944/ZN (CKND0BWP)                     0.01 *     0.16 f
  y7_node0_p4_reg[0]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node0_p4_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul3_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node0_p4_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul3_reg[1]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul3_reg[1]/Q (EDFQD1BWP)          0.08       0.08 f
  U10453/Z (AN2D8BWP)                      0.03 *     0.11 f
  U1301/ZN (CKND0BWP)                      0.02 *     0.13 r
  U1359/Z (CKBD0BWP)                       0.02 *     0.15 r
  U1302/ZN (CKND0BWP)                      0.01 *     0.16 f
  y6_node0_p4_reg[1]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node0_p4_reg[1]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul3_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node1_p4_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul3_reg[2]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul3_reg[2]/Q (EDFQD1BWP)          0.09       0.09 f
  U18499/Z (CKAN2D0BWP)                    0.07 *     0.16 f
  y6_node1_p4_reg[2]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node1_p4_reg[2]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul3_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node1_p4_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul3_reg[9]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul3_reg[9]/Q (EDFQD1BWP)          0.07       0.07 f
  U19066/Z (CKAN2D1BWP)                    0.06 *     0.13 f
  U10532/Z (CKBD0BWP)                      0.04 *     0.17 f
  y6_node1_p4_reg[9]/D (DFQD1BWP)          0.00 *     0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node1_p4_reg[9]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul2_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node0_p4_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul2_reg[0]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul2_reg[0]/Q (EDFQD1BWP)          0.06       0.06 f
  U29/ZN (CKND0BWP)                        0.02 *     0.08 r
  U193/ZN (CKND0BWP)                       0.03 *     0.11 f
  U10435/ZN (CKND2D8BWP)                   0.02 *     0.13 r
  U17943/ZN (CKND0BWP)                     0.01 *     0.14 f
  U10433/Z (CKBD0BWP)                      0.03 *     0.17 f
  y5_node0_p4_reg[0]/D (DFQD1BWP)          0.00 *     0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node0_p4_reg[0]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul2_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node1_p4_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul2_reg[7]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul2_reg[7]/Q (EDFQD1BWP)          0.10       0.10 f
  U10319/Z (CKAN2D0BWP)                    0.07 *     0.16 f
  y5_node1_p4_reg[7]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node1_p4_reg[7]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node1/mul3_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node1_p4_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul3_reg[3]/CP (EDFQD1BWP)         0.00       0.00 r
  node1/mul3_reg[3]/Q (EDFQD1BWP)          0.09       0.09 f
  U18739/Z (CKAN2D0BWP)                    0.07 *     0.16 f
  y6_node1_p4_reg[3]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node1_p4_reg[3]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul2_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y5_node0_p4_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul2_reg[9]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul2_reg[9]/Q (EDFQD1BWP)          0.09       0.09 f
  U10359/Z (CKAN2D0BWP)                    0.07 *     0.16 f
  y5_node0_p4_reg[9]/D (DFQD1BWP)          0.00 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y5_node0_p4_reg[9]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: node0/mul4_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node0_p4_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul4_reg[2]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul4_reg[2]/Q (EDFQD1BWP)          0.09       0.09 f
  U10476/Z (AN2D1BWP)                      0.05 *     0.14 f
  U10474/Z (CKBD0BWP)                      0.03 *     0.17 f
  y7_node0_p4_reg[2]/D (DFQD1BWP)          0.00 *     0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node0_p4_reg[2]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node0/mul1_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node0_p4_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul1_reg[4]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul1_reg[4]/Q (EDFQD1BWP)          0.08       0.08 f
  U10413/Z (CKAN2D2BWP)                    0.07 *     0.16 f
  y4_node0_p4_reg[4]/D (DFQD1BWP)          0.01 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node0_p4_reg[4]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node1/mul3_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node1_p4_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul3_reg[10]/CP (EDFQD1BWP)        0.00       0.00 r
  node1/mul3_reg[10]/Q (EDFQD1BWP)         0.07       0.07 f
  U10307/Z (CKAN2D1BWP)                    0.06 *     0.13 f
  U1324/Z (CKBD0BWP)                       0.04 *     0.17 f
  y6_node1_p4_reg[10]/D (DFQD1BWP)         0.00 *     0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node1_p4_reg[10]/CP (DFQD1BWP)        0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: dnn_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x3_node2_aggr_p2_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dnn_state_reg[0]/CP (DFCNQD1BWP)                        0.00       0.00 r
  dnn_state_reg[0]/Q (DFCNQD1BWP)                         0.06       0.06 r
  U10974/ZN (NR2XD0BWP)                                   0.04 *     0.09 f
  U212/Z (CKBD4BWP)                                       0.06 *     0.15 f
  x3_node2_aggr_p2_reg[1]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  x3_node2_aggr_p2_reg[1]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: dnn_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x3_node2_aggr_p2_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dnn_state_reg[0]/CP (DFCNQD1BWP)                        0.00       0.00 r
  dnn_state_reg[0]/Q (DFCNQD1BWP)                         0.06       0.06 r
  U10974/ZN (NR2XD0BWP)                                   0.04 *     0.09 f
  U212/Z (CKBD4BWP)                                       0.06 *     0.15 f
  x3_node2_aggr_p2_reg[0]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  x3_node2_aggr_p2_reg[0]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: node0/mul4_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node0_p4_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul4_reg[1]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul4_reg[1]/Q (EDFQD1BWP)          0.09       0.09 f
  U10465/Z (AN2D4BWP)                      0.03 *     0.12 f
  U231/Z (DEL075D1BWP)                     0.05 *     0.17 f
  y7_node0_p4_reg[1]/D (DFQD1BWP)          0.00 *     0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node0_p4_reg[1]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: dnn_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x3_node3_aggr_p2_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dnn_state_reg[0]/CP (DFCNQD1BWP)                        0.00       0.00 r
  dnn_state_reg[0]/Q (DFCNQD1BWP)                         0.06       0.06 r
  U10974/ZN (NR2XD0BWP)                                   0.04 *     0.09 f
  U212/Z (CKBD4BWP)                                       0.06 *     0.15 f
  x3_node3_aggr_p2_reg[1]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  x3_node3_aggr_p2_reg[1]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: dnn_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x2_node3_aggr_p2_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dnn_state_reg[0]/CP (DFCNQD1BWP)                        0.00       0.00 r
  dnn_state_reg[0]/Q (DFCNQD1BWP)                         0.06       0.06 r
  U10974/ZN (NR2XD0BWP)                                   0.04 *     0.09 f
  U212/Z (CKBD4BWP)                                       0.06 *     0.15 f
  x2_node3_aggr_p2_reg[6]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  x2_node3_aggr_p2_reg[6]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: dnn_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: x3_node3_aggr_p2_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  dnn_state_reg[0]/CP (DFCNQD1BWP)                        0.00       0.00 r
  dnn_state_reg[0]/Q (DFCNQD1BWP)                         0.06       0.06 r
  U10974/ZN (NR2XD0BWP)                                   0.04 *     0.09 f
  U212/Z (CKBD4BWP)                                       0.06 *     0.15 f
  x3_node3_aggr_p2_reg[0]/CN (DFKCNQD1BWP)                0.00 *     0.15 f
  data arrival time                                                  0.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.15       0.15
  x3_node3_aggr_p2_reg[0]/CP (DFKCNQD1BWP)                0.00       0.15 r
  library hold time                                       0.00       0.15
  data required time                                                 0.15
  --------------------------------------------------------------------------
  data required time                                                 0.15
  data arrival time                                                 -0.15
  --------------------------------------------------------------------------
  slack (MET)                                                        0.01


  Startpoint: node1/mul3_reg[11]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y6_node1_p4_reg[11]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node1/mul3_reg[11]/CP (EDFQD1BWP)        0.00       0.00 r
  node1/mul3_reg[11]/Q (EDFQD1BWP)         0.07       0.07 f
  U19112/Z (CKAN2D1BWP)                    0.06 *     0.13 f
  U10561/Z (CKBD0BWP)                      0.04 *     0.17 f
  y6_node1_p4_reg[11]/D (DFQD1BWP)         0.00 *     0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y6_node1_p4_reg[11]/CP (DFQD1BWP)        0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node0/mul1_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y4_node0_p4_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul1_reg[7]/CP (EDFQD1BWP)         0.00       0.00 r
  node0/mul1_reg[7]/Q (EDFQD1BWP)          0.08       0.08 f
  U10383/Z (CKAN2D2BWP)                    0.08 *     0.16 f
  y4_node0_p4_reg[7]/D (DFQD1BWP)          0.01 *     0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y4_node0_p4_reg[7]/CP (DFQD1BWP)         0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: node0/mul4_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: y7_node0_p4_reg[10]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  node0/mul4_reg[10]/CP (EDFQD1BWP)        0.00       0.00 r
  node0/mul4_reg[10]/Q (EDFQD1BWP)         0.08       0.08 f
  U10545/Z (CKAN2D1BWP)                    0.06 *     0.13 f
  U10542/Z (CKBD0BWP)                      0.04 *     0.17 f
  y7_node0_p4_reg[10]/D (DFQD1BWP)         0.00 *     0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  y7_node0_p4_reg[10]/CP (DFQD1BWP)        0.00       0.15 r
  library hold time                        0.01       0.16
  data required time                                  0.16
  -----------------------------------------------------------
  data required time                                  0.16
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
