{"Source Block": ["hdl/library/common/up_gt.v@347:357@HdlStmAssign", "  wire            rx_sysref_s;\n  wire            tx_sysref_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n\n  // status inputs\n\n  assign up_rx_rst_done_s = & up_rx_rst_done;\n"], "Clone Blocks": [["hdl/library/common/up_pmod.v@94:104", "  wire            up_wreq_s;\n  wire            up_rreq_s;\n\n  // decode block select\n\n  assign up_wreq_s   = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s   = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n"], ["hdl/library/common/up_gt.v@348:358", "  wire            tx_sysref_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n\n  // status inputs\n\n  assign up_rx_rst_done_s = & up_rx_rst_done;\n  assign up_rx_pll_locked_s = & up_rx_pll_locked;\n"], ["hdl/library/common/up_clkgen.v@117:127", "\n  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire            up_mmcm_preset_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n"], ["hdl/library/common/up_axis_dma_tx.v@117:127", "  wire            up_dma_ovf_s;\n  wire            up_dma_unf_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h10) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h10) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n"], ["hdl/library/common/up_axis_dma_rx.v@131:141", "  wire            up_dma_unf_s;\n  wire            up_dma_status_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_waddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_preset_s = ~up_resetn;\n\n  // processor write interface\n\n"], ["hdl/library/common/up_clkgen.v@121:131", "  wire            up_rreq_s;\n  wire            up_mmcm_preset_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n  assign up_mmcm_preset_s = ~up_mmcm_resetn;\n\n  // processor write interface\n\n"], ["hdl/library/common/up_tdd_cntrl.v@188:198", "  // internal signals\n\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n\n  wire    [ 7:0]  up_tdd_status_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h20) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h20) ? up_rreq : 1'b0;\n"], ["hdl/library/common/up_pmod.v@90:100", "\n  // internal signals\n\n  wire    [31:0]  up_pmod_signal_freq_s;\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n\n  // decode block select\n\n  assign up_wreq_s   = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s   = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n"], ["hdl/library/common/up_gt.v@343:353", "  wire            up_rx_rst_done_s;\n  wire            up_rx_pll_locked_s;\n  wire            up_tx_rst_done_s;\n  wire            up_tx_pll_locked_s;\n  wire            rx_sysref_s;\n  wire            tx_sysref_s;\n\n  // decode block select\n\n  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n  assign up_rreq_s = (up_raddr[13:8] == 6'h00) ? up_rreq : 1'b0;\n"]], "Diff Content": {"Delete": [[352, "  assign up_wreq_s = (up_waddr[13:8] == 6'h00) ? up_wreq : 1'b0;\n"]], "Add": []}}