{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1483472500425 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483472500430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 03:41:40 2017 " "Processing started: Wed Jan 04 03:41:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483472500430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472500430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bomb -c bomb " "Command: quartus_map --read_settings_files=on --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472500430 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1483472500992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1483472500992 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "type bomb.v(35) " "Verilog HDL Declaration warning at bomb.v(35): \"type\" is SystemVerilog-2005 keyword" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 35 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1483472512798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S1 s1 bomb.v(33) " "Verilog HDL Declaration information at bomb.v(33): object \"S1\" differs only in case from object \"s1\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483472512799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S2 s2 bomb.v(33) " "Verilog HDL Declaration information at bomb.v(33): object \"S2\" differs only in case from object \"s2\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483472512799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S3 s3 bomb.v(33) " "Verilog HDL Declaration information at bomb.v(33): object \"S3\" differs only in case from object \"s3\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483472512799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S4 s4 bomb.v(33) " "Verilog HDL Declaration information at bomb.v(33): object \"S4\" differs only in case from object \"s4\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483472512799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S5 s5 bomb.v(33) " "Verilog HDL Declaration information at bomb.v(33): object \"S5\" differs only in case from object \"s5\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483472512799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S6 s6 bomb.v(33) " "Verilog HDL Declaration information at bomb.v(33): object \"S6\" differs only in case from object \"s6\" in the same scope" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1483472512799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bomb.v 5 5 " "Found 5 design units, including 5 entities, in source file bomb.v" { { "Info" "ISGN_ENTITY_NAME" "1 bomb " "Found entity 1: bomb" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483472512802 ""} { "Info" "ISGN_ENTITY_NAME" "2 Seven " "Found entity 2: Seven" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 792 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483472512802 ""} { "Info" "ISGN_ENTITY_NAME" "3 move " "Found entity 3: move" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 820 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483472512802 ""} { "Info" "ISGN_ENTITY_NAME" "4 key " "Found entity 4: key" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483472512802 ""} { "Info" "ISGN_ENTITY_NAME" "5 SevenSegment " "Found entity 5: SevenSegment" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 990 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1483472512802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512802 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(111) " "Verilog HDL Instantiation warning at bomb.v(111): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 111 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483472512803 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(544) " "Verilog HDL Instantiation warning at bomb.v(544): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 544 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483472512806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(545) " "Verilog HDL Instantiation warning at bomb.v(545): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 545 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483472512806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(546) " "Verilog HDL Instantiation warning at bomb.v(546): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 546 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483472512806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "bomb.v(547) " "Verilog HDL Instantiation warning at bomb.v(547): instance has no name" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 547 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1483472512806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bomb " "Elaborating entity \"bomb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1483472512838 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 bomb.v(59) " "Verilog HDL assignment warning at bomb.v(59): truncated value with size 32 to match size of target (1)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512840 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(72) " "Verilog HDL assignment warning at bomb.v(72): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512840 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 bomb.v(84) " "Verilog HDL assignment warning at bomb.v(84): truncated value with size 32 to match size of target (2)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512841 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bomb.v(101) " "Verilog HDL assignment warning at bomb.v(101): truncated value with size 32 to match size of target (3)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512841 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(123) " "Verilog HDL assignment warning at bomb.v(123): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512842 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset bomb.v(220) " "Verilog HDL Always Construct warning at bomb.v(220): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512854 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "win bomb.v(225) " "Verilog HDL Always Construct warning at bomb.v(225): variable \"win\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512854 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c2 bomb.v(228) " "Verilog HDL Always Construct warning at bomb.v(228): variable \"c2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 228 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512854 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c4 bomb.v(230) " "Verilog HDL Always Construct warning at bomb.v(230): variable \"c4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 230 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512854 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c4 bomb.v(240) " "Verilog HDL Always Construct warning at bomb.v(240): variable \"c4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512855 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c2 bomb.v(251) " "Verilog HDL Always Construct warning at bomb.v(251): variable \"c2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 251 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512855 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c4 bomb.v(253) " "Verilog HDL Always Construct warning at bomb.v(253): variable \"c4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512855 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c4 bomb.v(263) " "Verilog HDL Always Construct warning at bomb.v(263): variable \"c4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 263 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512855 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c2 bomb.v(274) " "Verilog HDL Always Construct warning at bomb.v(274): variable \"c2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512856 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c4 bomb.v(276) " "Verilog HDL Always Construct warning at bomb.v(276): variable \"c4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 276 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512856 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c4 bomb.v(286) " "Verilog HDL Always Construct warning at bomb.v(286): variable \"c4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 286 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512856 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c4 bomb.v(299) " "Verilog HDL Always Construct warning at bomb.v(299): variable \"c4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512856 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c4 bomb.v(309) " "Verilog HDL Always Construct warning at bomb.v(309): variable \"c4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 309 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512857 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gameover bomb.v(322) " "Verilog HDL Always Construct warning at bomb.v(322): variable \"gameover\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 322 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512857 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(328) " "Verilog HDL Always Construct warning at bomb.v(328): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512857 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(328) " "Verilog HDL Always Construct warning at bomb.v(328): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512858 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(328) " "Verilog HDL Always Construct warning at bomb.v(328): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 328 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512858 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(333) " "Verilog HDL Always Construct warning at bomb.v(333): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512858 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(333) " "Verilog HDL Always Construct warning at bomb.v(333): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512858 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(333) " "Verilog HDL Always Construct warning at bomb.v(333): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 333 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512858 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(338) " "Verilog HDL Always Construct warning at bomb.v(338): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512858 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(338) " "Verilog HDL Always Construct warning at bomb.v(338): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512858 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(338) " "Verilog HDL Always Construct warning at bomb.v(338): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512858 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(343) " "Verilog HDL Always Construct warning at bomb.v(343): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512859 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(343) " "Verilog HDL Always Construct warning at bomb.v(343): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512859 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(343) " "Verilog HDL Always Construct warning at bomb.v(343): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512859 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(348) " "Verilog HDL Always Construct warning at bomb.v(348): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512859 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(348) " "Verilog HDL Always Construct warning at bomb.v(348): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512859 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(348) " "Verilog HDL Always Construct warning at bomb.v(348): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 348 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512859 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(353) " "Verilog HDL Always Construct warning at bomb.v(353): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512860 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(353) " "Verilog HDL Always Construct warning at bomb.v(353): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512860 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(353) " "Verilog HDL Always Construct warning at bomb.v(353): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512860 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(358) " "Verilog HDL Always Construct warning at bomb.v(358): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512860 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(358) " "Verilog HDL Always Construct warning at bomb.v(358): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512860 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(358) " "Verilog HDL Always Construct warning at bomb.v(358): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 358 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512860 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twinkle bomb.v(363) " "Verilog HDL Always Construct warning at bomb.v(363): variable \"twinkle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 363 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512860 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pos bomb.v(363) " "Verilog HDL Always Construct warning at bomb.v(363): variable \"pos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 363 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512860 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "twink bomb.v(363) " "Verilog HDL Always Construct warning at bomb.v(363): variable \"twink\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 363 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512860 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bomb.v(324) " "Verilog HDL Case Statement warning at bomb.v(324): incomplete case statement has no default case item" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 324 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1483472512861 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c6 bomb.v(369) " "Verilog HDL Always Construct warning at bomb.v(369): variable \"c6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512861 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c8 bomb.v(371) " "Verilog HDL Always Construct warning at bomb.v(371): variable \"c8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 371 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512861 "|bomb"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c8 bomb.v(381) " "Verilog HDL Always Construct warning at bomb.v(381): variable \"c8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1483472512861 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dotC bomb.v(218) " "Verilog HDL Always Construct warning at bomb.v(218): inferring latch(es) for variable \"dotC\", which holds its previous value in one or more paths through the always construct" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 218 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483472512863 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dotR bomb.v(218) " "Verilog HDL Always Construct warning at bomb.v(218): inferring latch(es) for variable \"dotR\", which holds its previous value in one or more paths through the always construct" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 218 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1483472512864 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(406) " "Verilog HDL assignment warning at bomb.v(406): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512864 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(415) " "Verilog HDL assignment warning at bomb.v(415): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512864 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(421) " "Verilog HDL assignment warning at bomb.v(421): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512864 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(501) " "Verilog HDL assignment warning at bomb.v(501): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512866 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(505) " "Verilog HDL assignment warning at bomb.v(505): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512866 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(510) " "Verilog HDL assignment warning at bomb.v(510): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512866 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(515) " "Verilog HDL assignment warning at bomb.v(515): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512866 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(520) " "Verilog HDL assignment warning at bomb.v(520): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512866 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(525) " "Verilog HDL assignment warning at bomb.v(525): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512866 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(556) " "Verilog HDL assignment warning at bomb.v(556): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512868 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(558) " "Verilog HDL assignment warning at bomb.v(558): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512868 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(560) " "Verilog HDL assignment warning at bomb.v(560): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512868 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(565) " "Verilog HDL assignment warning at bomb.v(565): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512868 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(567) " "Verilog HDL assignment warning at bomb.v(567): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512868 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(569) " "Verilog HDL assignment warning at bomb.v(569): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512869 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(571) " "Verilog HDL assignment warning at bomb.v(571): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512869 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(576) " "Verilog HDL assignment warning at bomb.v(576): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512869 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(578) " "Verilog HDL assignment warning at bomb.v(578): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512869 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(580) " "Verilog HDL assignment warning at bomb.v(580): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512869 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(582) " "Verilog HDL assignment warning at bomb.v(582): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512869 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(587) " "Verilog HDL assignment warning at bomb.v(587): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512869 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(589) " "Verilog HDL assignment warning at bomb.v(589): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512869 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(591) " "Verilog HDL assignment warning at bomb.v(591): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512870 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(596) " "Verilog HDL assignment warning at bomb.v(596): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512870 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(598) " "Verilog HDL assignment warning at bomb.v(598): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512870 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(600) " "Verilog HDL assignment warning at bomb.v(600): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512870 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(605) " "Verilog HDL assignment warning at bomb.v(605): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 605 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512870 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(607) " "Verilog HDL assignment warning at bomb.v(607): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512870 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(609) " "Verilog HDL assignment warning at bomb.v(609): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512870 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(611) " "Verilog HDL assignment warning at bomb.v(611): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512870 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(616) " "Verilog HDL assignment warning at bomb.v(616): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512870 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(618) " "Verilog HDL assignment warning at bomb.v(618): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512871 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(620) " "Verilog HDL assignment warning at bomb.v(620): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512871 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(622) " "Verilog HDL assignment warning at bomb.v(622): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512871 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(627) " "Verilog HDL assignment warning at bomb.v(627): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512871 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(629) " "Verilog HDL assignment warning at bomb.v(629): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512871 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(631) " "Verilog HDL assignment warning at bomb.v(631): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512871 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bomb.v(634) " "Verilog HDL assignment warning at bomb.v(634): truncated value with size 32 to match size of target (4)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512871 "|bomb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 bomb.v(664) " "Verilog HDL assignment warning at bomb.v(664): truncated value with size 16 to match size of target (11)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1483472512872 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[0\] bomb.v(225) " "Inferred latch for \"dotR\[0\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512913 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[1\] bomb.v(225) " "Inferred latch for \"dotR\[1\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512913 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[2\] bomb.v(225) " "Inferred latch for \"dotR\[2\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512913 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[3\] bomb.v(225) " "Inferred latch for \"dotR\[3\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512913 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[4\] bomb.v(225) " "Inferred latch for \"dotR\[4\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512913 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[5\] bomb.v(225) " "Inferred latch for \"dotR\[5\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512913 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[6\] bomb.v(225) " "Inferred latch for \"dotR\[6\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512914 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotR\[7\] bomb.v(225) " "Inferred latch for \"dotR\[7\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512914 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[0\] bomb.v(225) " "Inferred latch for \"dotC\[0\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512914 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[1\] bomb.v(225) " "Inferred latch for \"dotC\[1\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512914 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[2\] bomb.v(225) " "Inferred latch for \"dotC\[2\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512914 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[3\] bomb.v(225) " "Inferred latch for \"dotC\[3\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512914 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[4\] bomb.v(225) " "Inferred latch for \"dotC\[4\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512914 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[5\] bomb.v(225) " "Inferred latch for \"dotC\[5\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512915 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[6\] bomb.v(225) " "Inferred latch for \"dotC\[6\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512915 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[7\] bomb.v(225) " "Inferred latch for \"dotC\[7\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512915 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[8\] bomb.v(225) " "Inferred latch for \"dotC\[8\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512915 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[9\] bomb.v(225) " "Inferred latch for \"dotC\[9\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512915 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[10\] bomb.v(225) " "Inferred latch for \"dotC\[10\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512915 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[11\] bomb.v(225) " "Inferred latch for \"dotC\[11\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512915 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[12\] bomb.v(225) " "Inferred latch for \"dotC\[12\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512915 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[13\] bomb.v(225) " "Inferred latch for \"dotC\[13\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512916 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[14\] bomb.v(225) " "Inferred latch for \"dotC\[14\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512916 "|bomb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dotC\[15\] bomb.v(225) " "Inferred latch for \"dotC\[15\]\" at bomb.v(225)" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472512916 "|bomb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:comb_474 " "Elaborating entity \"key\" for hierarchy \"key:comb_474\"" {  } { { "bomb.v" "comb_474" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483472513047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment key:comb_474\|SevenSegment:seven " "Elaborating entity \"SevenSegment\" for hierarchy \"key:comb_474\|SevenSegment:seven\"" {  } { { "bomb.v" "seven" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483472513062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven Seven:s1 " "Elaborating entity \"Seven\" for hierarchy \"Seven:s1\"" {  } { { "bomb.v" "s1" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483472513071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move move:comb_6860 " "Elaborating entity \"move\" for hierarchy \"move:comb_6860\"" {  } { { "bomb.v" "comb_6860" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483472513152 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[0\]\$latch " "Latch dotC\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514560 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[1\]\$latch " "Latch dotC\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514560 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[2\]\$latch " "Latch dotC\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514560 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[3\]\$latch " "Latch dotC\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[4\]\$latch " "Latch dotC\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[5\]\$latch " "Latch dotC\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[6\]\$latch " "Latch dotC\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[7\]\$latch " "Latch dotC\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[8\]\$latch " "Latch dotC\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[9\]\$latch " "Latch dotC\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[10\]\$latch " "Latch dotC\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[11\]\$latch " "Latch dotC\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[12\]\$latch " "Latch dotC\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[13\]\$latch " "Latch dotC\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[14\]\$latch " "Latch dotC\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotC\[15\]\$latch " "Latch dotC\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA win " "Ports D and ENA on the latch are fed by the same signal win" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotR\[0\]\$latch " "Latch dotR\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gameover " "Ports D and ENA on the latch are fed by the same signal gameover" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotR\[1\]\$latch " "Latch dotR\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gameover " "Ports D and ENA on the latch are fed by the same signal gameover" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514561 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotR\[2\]\$latch " "Latch dotR\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gameover " "Ports D and ENA on the latch are fed by the same signal gameover" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514562 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotR\[3\]\$latch " "Latch dotR\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gameover " "Ports D and ENA on the latch are fed by the same signal gameover" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514562 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotR\[4\]\$latch " "Latch dotR\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gameover " "Ports D and ENA on the latch are fed by the same signal gameover" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514562 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotR\[5\]\$latch " "Latch dotR\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gameover " "Ports D and ENA on the latch are fed by the same signal gameover" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514562 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotR\[6\]\$latch " "Latch dotR\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gameover " "Ports D and ENA on the latch are fed by the same signal gameover" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514562 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514562 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dotR\[7\]\$latch " "Latch dotR\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA gameover " "Ports D and ENA on the latch are fed by the same signal gameover" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1483472514562 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 225 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1483472514562 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "State\[3\] State\[3\]~_emulated State\[3\]~1 " "Register \"State\[3\]\" is converted into an equivalent circuit using register \"State\[3\]~_emulated\" and latch \"State\[3\]~1\"" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 418 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1483472514567 "|bomb|State[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "verf~reg0 verf~reg0_emulated verf~1 " "Register \"verf~reg0\" is converted into an equivalent circuit using register \"verf~reg0_emulated\" and latch \"verf~1\"" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 12 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1483472514567 "|bomb|verf~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "gameover gameover~_emulated State\[3\]~1 " "Register \"gameover\" is converted into an equivalent circuit using register \"gameover~_emulated\" and latch \"State\[3\]~1\"" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 26 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1483472514567 "|bomb|gameover"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "second second~_emulated second~1 " "Register \"second\" is converted into an equivalent circuit using register \"second~_emulated\" and latch \"second~1\"" {  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1483472514567 "|bomb|second"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1483472514567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1483472515686 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1483472516846 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.map.smsg " "Generated suppressed messages file D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472516922 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1483472517320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1483472517320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1789 " "Implemented 1789 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1483472517501 ""} { "Info" "ICUT_CUT_TM_OPINS" "94 " "Implemented 94 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1483472517501 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1657 " "Implemented 1657 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1483472517501 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "24 " "Implemented 24 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1483472517501 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1483472517501 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 148 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 148 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "929 " "Peak virtual memory: 929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483472517544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 03:41:57 2017 " "Processing ended: Wed Jan 04 03:41:57 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483472517544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483472517544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483472517544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1483472517544 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1483472518994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483472518999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 03:41:58 2017 " "Processing started: Wed Jan 04 03:41:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483472518999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1483472518999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off bomb -c bomb " "Command: quartus_fit --read_settings_files=off --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1483472519000 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1483472519199 ""}
{ "Info" "0" "" "Project  = bomb" {  } {  } 0 0 "Project  = bomb" 0 0 "Fitter" 0 0 1483472519200 ""}
{ "Info" "0" "" "Revision = bomb" {  } {  } 0 0 "Revision = bomb" 0 0 "Fitter" 0 0 1483472519200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1483472519380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1483472519381 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "bomb 5CEBA4F23C7 " "Selected device 5CEBA4F23C7 for design \"bomb\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1483472519416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483472519480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1483472519480 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1483472519795 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1483472519820 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1483472519945 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1483472524803 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 382 global CLKCTRL_G6 " "clock~inputCLKENA0 with 382 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1483472525016 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "reset~inputCLKENA0 297 global CLKCTRL_G10 " "reset~inputCLKENA0 with 297 fanout uses global clock CLKCTRL_G10" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1483472525016 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1483472525016 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1483472525016 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver reset~inputCLKENA0 CLKCTRL_G10 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver reset~inputCLKENA0, placed at CLKCTRL_G10" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad reset PIN_P22 " "Refclk input I/O pad reset is placed onto PIN_P22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1483472525017 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1483472525017 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1483472525017 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483472525019 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1483472525061 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483472525063 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1483472525067 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1483472525070 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1483472525071 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1483472525073 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "TimeQuest Timing Analyzer is analyzing 27 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1483472526024 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bomb.sdc " "Synopsys Design Constraints File file not found: 'bomb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1483472526028 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1483472526028 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "verf~9\|combout " "Node \"verf~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472526038 ""} { "Warning" "WSTA_SCC_NODE" "verf~2\|datad " "Node \"verf~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472526038 ""} { "Warning" "WSTA_SCC_NODE" "verf~2\|combout " "Node \"verf~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472526038 ""} { "Warning" "WSTA_SCC_NODE" "verf~9\|datab " "Node \"verf~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472526038 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1483472526038 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~2\|combout " "Node \"second~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472526038 ""} { "Warning" "WSTA_SCC_NODE" "second~7\|datab " "Node \"second~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472526038 ""} { "Warning" "WSTA_SCC_NODE" "second~7\|combout " "Node \"second~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472526038 ""} { "Warning" "WSTA_SCC_NODE" "second~2\|datad " "Node \"second~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472526038 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1483472526038 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1483472526054 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1483472526056 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1483472526057 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1483472526320 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1483472526322 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1483472526322 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483472526447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1483472529339 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1483472530037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483472541578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1483472552532 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1483472558339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483472558339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1483472560072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X33_Y11 X43_Y22 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22" {  } { { "loc" "" { Generic "D:/cygwin/home/user/pro/col3/bomb/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X33_Y11 to location X43_Y22"} { { 12 { 0 ""} 33 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1483472569083 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1483472569083 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1483472607214 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1483472607214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:44 " "Fitter routing operations ending: elapsed time is 00:00:44" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483472607218 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.29 " "Total time spent on timing analysis during the Fitter is 11.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1483472611155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483472611198 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483472613876 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1483472613877 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1483472616271 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1483472623536 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.fit.smsg " "Generated suppressed messages file D:/cygwin/home/user/pro/col3/bomb/output_files/bomb.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1483472624002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2082 " "Peak virtual memory: 2082 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483472625048 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 03:43:45 2017 " "Processing ended: Wed Jan 04 03:43:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483472625048 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:47 " "Elapsed time: 00:01:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483472625048 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:40 " "Total CPU time (on all processors): 00:02:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483472625048 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1483472625048 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1483472626209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483472626214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 03:43:46 2017 " "Processing started: Wed Jan 04 03:43:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483472626214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1483472626214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off bomb -c bomb " "Command: quartus_asm --read_settings_files=off --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1483472626214 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1483472627388 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1483472630456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "921 " "Peak virtual memory: 921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483472630698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 03:43:50 2017 " "Processing ended: Wed Jan 04 03:43:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483472630698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483472630698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483472630698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1483472630698 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1483472631338 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1483472632138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483472632143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 03:43:51 2017 " "Processing started: Wed Jan 04 03:43:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483472632143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472632143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta bomb -c bomb " "Command: quartus_sta bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472632143 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1483472632362 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472633215 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472633215 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472633264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472633264 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "27 " "TimeQuest Timing Analyzer is analyzing 27 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472633740 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "bomb.sdc " "Synopsys Design Constraints File file not found: 'bomb.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472633824 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472633825 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483472633835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk_10k div_clk_10k " "create_clock -period 1.000 -name div_clk_10k div_clk_10k" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483472633835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key:comb_474\|KEY key:comb_474\|KEY " "create_clock -period 1.000 -name key:comb_474\|KEY key:comb_474\|KEY" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483472633835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cancel cancel " "create_clock -period 1.000 -name cancel cancel" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483472633835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name div_clk_1s div_clk_1s " "create_clock -period 1.000 -name div_clk_1s div_clk_1s" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483472633835 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1483472633835 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472633835 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "verf~9\|combout " "Node \"verf~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472633848 ""} { "Warning" "WSTA_SCC_NODE" "verf~2\|datac " "Node \"verf~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472633848 ""} { "Warning" "WSTA_SCC_NODE" "verf~2\|combout " "Node \"verf~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472633848 ""} { "Warning" "WSTA_SCC_NODE" "verf~9\|datad " "Node \"verf~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472633848 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 12 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472633848 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "second~2\|combout " "Node \"second~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472633849 ""} { "Warning" "WSTA_SCC_NODE" "second~7\|dataf " "Node \"second~7\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472633849 ""} { "Warning" "WSTA_SCC_NODE" "second~7\|combout " "Node \"second~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472633849 ""} { "Warning" "WSTA_SCC_NODE" "second~2\|datad " "Node \"second~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1483472633849 ""}  } { { "bomb.v" "" { Text "D:/cygwin/home/user/pro/col3/bomb/bomb.v" 25 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472633849 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472633867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472633959 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1483472633961 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483472633972 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483472634192 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472634192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.241 " "Worst-case setup slack is -22.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.241           -2168.311 clock  " "  -22.241           -2168.311 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.264           -1176.353 key:comb_474\|KEY  " "   -9.264           -1176.353 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.020            -197.104 reset  " "   -9.020            -197.104 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.031            -112.478 div_clk_1s  " "   -5.031            -112.478 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.226              -8.128 cancel  " "   -4.226              -8.128 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.350             -10.971 div_clk_10k  " "   -2.350             -10.971 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472634196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 reset  " "    0.259               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 key:comb_474\|KEY  " "    0.281               0.000 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 clock  " "    0.423               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.695               0.000 cancel  " "    0.695               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804               0.000 div_clk_1s  " "    0.804               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 div_clk_10k  " "    0.816               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472634227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.762 " "Worst-case recovery slack is -6.762" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.762             -39.595 div_clk_10k  " "   -6.762             -39.595 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.734            -150.134 reset  " "   -6.734            -150.134 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.335            -841.673 key:comb_474\|KEY  " "   -6.335            -841.673 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.876            -136.564 div_clk_1s  " "   -5.876            -136.564 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.406            -773.216 clock  " "   -4.406            -773.216 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.008              -7.873 cancel  " "   -4.008              -7.873 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472634234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.911 " "Worst-case removal slack is 0.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 clock  " "    0.911               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.480               0.000 reset  " "    1.480               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.710               0.000 key:comb_474\|KEY  " "    1.710               0.000 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.777               0.000 cancel  " "    1.777               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.583               0.000 div_clk_1s  " "    2.583               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.740               0.000 div_clk_10k  " "    3.740               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472634240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.172 " "Worst-case minimum pulse width slack is -1.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.172             -52.213 reset  " "   -1.172             -52.213 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.586             -25.230 div_clk_1s  " "   -0.586             -25.230 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.570            -350.063 clock  " "   -0.570            -350.063 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -131.287 key:comb_474\|KEY  " "   -0.538            -131.287 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.894 div_clk_10k  " "   -0.538              -4.894 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 cancel  " "    0.014               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472634244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472634244 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483472634298 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472634340 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472637534 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472637844 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483472637927 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472637927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.647 " "Worst-case setup slack is -22.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.647           -2139.550 clock  " "  -22.647           -2139.550 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.359           -1194.343 key:comb_474\|KEY  " "   -9.359           -1194.343 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.020            -195.590 reset  " "   -9.020            -195.590 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.183            -112.089 div_clk_1s  " "   -5.183            -112.089 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.213              -8.178 cancel  " "   -4.213              -8.178 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.360             -11.180 div_clk_10k  " "   -2.360             -11.180 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472637930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.033 " "Worst-case hold slack is 0.033" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 reset  " "    0.033               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 clock  " "    0.183               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 key:comb_474\|KEY  " "    0.261               0.000 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.447               0.000 cancel  " "    0.447               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.785               0.000 div_clk_10k  " "    0.785               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637962 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 div_clk_1s  " "    0.790               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637962 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472637962 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.691 " "Worst-case recovery slack is -6.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.691             -39.233 div_clk_10k  " "   -6.691             -39.233 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.453            -144.617 reset  " "   -6.453            -144.617 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.291            -835.576 key:comb_474\|KEY  " "   -6.291            -835.576 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.885            -137.239 div_clk_1s  " "   -5.885            -137.239 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.163            -731.555 clock  " "   -4.163            -731.555 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.804              -7.577 cancel  " "   -3.804              -7.577 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472637970 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.530 " "Worst-case removal slack is 0.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 clock  " "    0.530               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.990               0.000 reset  " "    0.990               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.423               0.000 cancel  " "    1.423               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.719               0.000 key:comb_474\|KEY  " "    1.719               0.000 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.789               0.000 div_clk_1s  " "    2.789               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.854               0.000 div_clk_10k  " "    3.854               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472637979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.163 " "Worst-case minimum pulse width slack is -1.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.163             -51.769 reset  " "   -1.163             -51.769 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.606             -25.722 div_clk_1s  " "   -0.606             -25.722 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.592            -362.994 clock  " "   -0.592            -362.994 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -127.124 key:comb_474\|KEY  " "   -0.538            -127.124 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.848 div_clk_10k  " "   -0.538              -4.848 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637982 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 cancel  " "    0.040               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472637982 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472637982 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483472638033 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472638203 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472641293 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472641650 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483472641682 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472641682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.106 " "Worst-case setup slack is -10.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.106            -913.719 clock  " "  -10.106            -913.719 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.590             -98.918 reset  " "   -4.590             -98.918 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.539            -560.784 key:comb_474\|KEY  " "   -4.539            -560.784 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.696             -59.627 div_clk_1s  " "   -2.696             -59.627 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.623              -2.999 cancel  " "   -1.623              -2.999 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.937              -3.707 div_clk_10k  " "   -0.937              -3.707 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472641686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.037 " "Worst-case hold slack is -0.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.037              -0.037 reset  " "   -0.037              -0.037 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.019              -0.019 clock  " "   -0.019              -0.019 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.080               0.000 cancel  " "    0.080               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 key:comb_474\|KEY  " "    0.094               0.000 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 div_clk_1s  " "    0.307               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641727 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 div_clk_10k  " "    0.326               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641727 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472641727 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.686 " "Worst-case recovery slack is -3.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.686             -21.493 div_clk_10k  " "   -3.686             -21.493 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.657             -80.828 reset  " "   -3.657             -80.828 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.420            -453.364 key:comb_474\|KEY  " "   -3.420            -453.364 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.195             -74.179 div_clk_1s  " "   -3.195             -74.179 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.668            -396.223 clock  " "   -2.668            -396.223 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641735 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.044              -3.954 cancel  " "   -2.044              -3.954 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641735 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472641735 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.140 " "Worst-case removal slack is 0.140" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 clock  " "    0.140               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 key:comb_474\|KEY  " "    0.599               0.000 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792               0.000 reset  " "    0.792               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.872               0.000 cancel  " "    0.872               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.273               0.000 div_clk_1s  " "    1.273               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.901               0.000 div_clk_10k  " "    1.901               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472641741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.813 " "Worst-case minimum pulse width slack is -0.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.813             -38.324 reset  " "   -0.813             -38.324 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.542             -41.728 clock  " "   -0.542             -41.728 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.203              -3.468 div_clk_1s  " "   -0.203              -3.468 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.150              -0.723 cancel  " "   -0.150              -0.723 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.109              -9.873 key:comb_474\|KEY  " "   -0.109              -9.873 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.044               0.000 div_clk_10k  " "    0.044               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472641745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472641745 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1483472641800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472642157 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1483472642190 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472642190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.319 " "Worst-case setup slack is -9.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.319            -801.841 clock  " "   -9.319            -801.841 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.169            -519.709 key:comb_474\|KEY  " "   -4.169            -519.709 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.998             -85.434 reset  " "   -3.998             -85.434 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.627             -57.553 div_clk_1s  " "   -2.627             -57.553 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.394              -2.589 cancel  " "   -1.394              -2.589 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.811              -3.160 div_clk_10k  " "   -0.811              -3.160 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472642193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.215 " "Worst-case hold slack is -0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.215              -0.606 clock  " "   -0.215              -0.606 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144              -0.308 reset  " "   -0.144              -0.308 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.054              -0.091 cancel  " "   -0.054              -0.091 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.073               0.000 key:comb_474\|KEY  " "    0.073               0.000 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.289               0.000 div_clk_1s  " "    0.289               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 div_clk_10k  " "    0.291               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472642225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.636 " "Worst-case recovery slack is -3.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.636             -21.242 div_clk_10k  " "   -3.636             -21.242 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.393            -450.629 key:comb_474\|KEY  " "   -3.393            -450.629 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.236             -75.431 div_clk_1s  " "   -3.236             -75.431 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.096             -67.654 reset  " "   -3.096             -67.654 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.400            -383.534 clock  " "   -2.400            -383.534 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.690              -3.298 cancel  " "   -1.690              -3.298 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472642232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.081 " "Worst-case removal slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -0.183 clock  " "   -0.081              -0.183 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 key:comb_474\|KEY  " "    0.606               0.000 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 reset  " "    0.614               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.713               0.000 cancel  " "    0.713               0.000 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.393               0.000 div_clk_1s  " "    1.393               0.000 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.905               0.000 div_clk_10k  " "    1.905               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472642240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.703 " "Worst-case minimum pulse width slack is -0.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.703             -33.019 reset  " "   -0.703             -33.019 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.509             -42.644 clock  " "   -0.509             -42.644 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153              -2.530 div_clk_1s  " "   -0.153              -2.530 div_clk_1s " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.125              -0.611 cancel  " "   -0.125              -0.611 cancel " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -2.399 key:comb_474\|KEY  " "   -0.045              -2.399 key:comb_474\|KEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.070               0.000 div_clk_10k  " "    0.070               0.000 div_clk_10k " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1483472642244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472642244 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472644855 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472644857 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1192 " "Peak virtual memory: 1192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483472644969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 03:44:04 2017 " "Processing ended: Wed Jan 04 03:44:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483472644969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483472644969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483472644969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472644969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1483472646307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1483472646313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 03:44:06 2017 " "Processing started: Wed Jan 04 03:44:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1483472646313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1483472646313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off bomb -c bomb " "Command: quartus_eda --read_settings_files=off --write_settings_files=off bomb -c bomb" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1483472646313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1483472647648 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1483472647722 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "bomb.vo D:/cygwin/home/user/pro/col3/bomb/simulation/modelsim/ simulation " "Generated file bomb.vo in folder \"D:/cygwin/home/user/pro/col3/bomb/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1483472648224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1483472648366 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 03:44:08 2017 " "Processing ended: Wed Jan 04 03:44:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1483472648366 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1483472648366 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1483472648366 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1483472648366 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 185 s " "Quartus Prime Full Compilation was successful. 0 errors, 185 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1483472649049 ""}
