<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › include › asm › hardware › coresight.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>coresight.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/arch/arm/include/asm/hardware/coresight.h</span>
<span class="cm"> *</span>
<span class="cm"> * CoreSight components&#39; registers</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Nokia Corporation.</span>
<span class="cm"> * Alexander Shishkin</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_HARDWARE_CORESIGHT_H</span>
<span class="cp">#define __ASM_HARDWARE_CORESIGHT_H</span>

<span class="cp">#define TRACER_ACCESSED_BIT	0</span>
<span class="cp">#define TRACER_RUNNING_BIT	1</span>
<span class="cp">#define TRACER_CYCLE_ACC_BIT	2</span>
<span class="cp">#define TRACER_ACCESSED		BIT(TRACER_ACCESSED_BIT)</span>
<span class="cp">#define TRACER_RUNNING		BIT(TRACER_RUNNING_BIT)</span>
<span class="cp">#define TRACER_CYCLE_ACC	BIT(TRACER_CYCLE_ACC_BIT)</span>

<span class="cp">#define TRACER_TIMEOUT 10000</span>

<span class="cp">#define etm_writel(t, v, x) \</span>
<span class="cp">	(__raw_writel((v), (t)-&gt;etm_regs + (x)))</span>
<span class="cp">#define etm_readl(t, x) (__raw_readl((t)-&gt;etm_regs + (x)))</span>

<span class="cm">/* CoreSight Management Registers */</span>
<span class="cp">#define CSMR_LOCKACCESS 0xfb0</span>
<span class="cp">#define CSMR_LOCKSTATUS 0xfb4</span>
<span class="cp">#define CSMR_AUTHSTATUS 0xfb8</span>
<span class="cp">#define CSMR_DEVID	0xfc8</span>
<span class="cp">#define CSMR_DEVTYPE	0xfcc</span>
<span class="cm">/* CoreSight Component Registers */</span>
<span class="cp">#define CSCR_CLASS	0xff4</span>

<span class="cp">#define UNLOCK_MAGIC	0xc5acce55</span>

<span class="cm">/* ETM control register, &quot;ETM Architecture&quot;, 3.3.1 */</span>
<span class="cp">#define ETMR_CTRL		0</span>
<span class="cp">#define ETMCTRL_POWERDOWN	1</span>
<span class="cp">#define ETMCTRL_PROGRAM		(1 &lt;&lt; 10)</span>
<span class="cp">#define ETMCTRL_PORTSEL		(1 &lt;&lt; 11)</span>
<span class="cp">#define ETMCTRL_DO_CONTEXTID	(3 &lt;&lt; 14)</span>
<span class="cp">#define ETMCTRL_PORTMASK1	(7 &lt;&lt; 4)</span>
<span class="cp">#define ETMCTRL_PORTMASK2	(1 &lt;&lt; 21)</span>
<span class="cp">#define ETMCTRL_PORTMASK	(ETMCTRL_PORTMASK1 | ETMCTRL_PORTMASK2)</span>
<span class="cp">#define ETMCTRL_PORTSIZE(x) ((((x) &amp; 7) &lt;&lt; 4) | (!!((x) &amp; 8)) &lt;&lt; 21)</span>
<span class="cp">#define ETMCTRL_DO_CPRT		(1 &lt;&lt; 1)</span>
<span class="cp">#define ETMCTRL_DATAMASK	(3 &lt;&lt; 2)</span>
<span class="cp">#define ETMCTRL_DATA_DO_DATA	(1 &lt;&lt; 2)</span>
<span class="cp">#define ETMCTRL_DATA_DO_ADDR	(1 &lt;&lt; 3)</span>
<span class="cp">#define ETMCTRL_DATA_DO_BOTH	(ETMCTRL_DATA_DO_DATA | ETMCTRL_DATA_DO_ADDR)</span>
<span class="cp">#define ETMCTRL_BRANCH_OUTPUT	(1 &lt;&lt; 8)</span>
<span class="cp">#define ETMCTRL_CYCLEACCURATE	(1 &lt;&lt; 12)</span>

<span class="cm">/* ETM configuration code register */</span>
<span class="cp">#define ETMR_CONFCODE		(0x04)</span>

<span class="cm">/* ETM trace start/stop resource control register */</span>
<span class="cp">#define ETMR_TRACESSCTRL	(0x18)</span>

<span class="cm">/* ETM trigger event register */</span>
<span class="cp">#define ETMR_TRIGEVT		(0x08)</span>

<span class="cm">/* address access type register bits, &quot;ETM architecture&quot;,</span>
<span class="cm"> * table 3-27 */</span>
<span class="cm">/* - access type */</span>
<span class="cp">#define ETMAAT_IFETCH		0</span>
<span class="cp">#define ETMAAT_IEXEC		1</span>
<span class="cp">#define ETMAAT_IEXECPASS	2</span>
<span class="cp">#define ETMAAT_IEXECFAIL	3</span>
<span class="cp">#define ETMAAT_DLOADSTORE	4</span>
<span class="cp">#define ETMAAT_DLOAD		5</span>
<span class="cp">#define ETMAAT_DSTORE		6</span>
<span class="cm">/* - comparison access size */</span>
<span class="cp">#define ETMAAT_JAVA		(0 &lt;&lt; 3)</span>
<span class="cp">#define ETMAAT_THUMB		(1 &lt;&lt; 3)</span>
<span class="cp">#define ETMAAT_ARM		(3 &lt;&lt; 3)</span>
<span class="cm">/* - data value comparison control */</span>
<span class="cp">#define ETMAAT_NOVALCMP		(0 &lt;&lt; 5)</span>
<span class="cp">#define ETMAAT_VALMATCH		(1 &lt;&lt; 5)</span>
<span class="cp">#define ETMAAT_VALNOMATCH	(3 &lt;&lt; 5)</span>
<span class="cm">/* - exact match */</span>
<span class="cp">#define ETMAAT_EXACTMATCH	(1 &lt;&lt; 7)</span>
<span class="cm">/* - context id comparator control */</span>
<span class="cp">#define ETMAAT_IGNCONTEXTID	(0 &lt;&lt; 8)</span>
<span class="cp">#define ETMAAT_VALUE1		(1 &lt;&lt; 8)</span>
<span class="cp">#define ETMAAT_VALUE2		(2 &lt;&lt; 8)</span>
<span class="cp">#define ETMAAT_VALUE3		(3 &lt;&lt; 8)</span>
<span class="cm">/* - security level control */</span>
<span class="cp">#define ETMAAT_IGNSECURITY	(0 &lt;&lt; 10)</span>
<span class="cp">#define ETMAAT_NSONLY		(1 &lt;&lt; 10)</span>
<span class="cp">#define ETMAAT_SONLY		(2 &lt;&lt; 10)</span>

<span class="cp">#define ETMR_COMP_VAL(x)	(0x40 + (x) * 4)</span>
<span class="cp">#define ETMR_COMP_ACC_TYPE(x)	(0x80 + (x) * 4)</span>

<span class="cm">/* ETM status register, &quot;ETM Architecture&quot;, 3.3.2 */</span>
<span class="cp">#define ETMR_STATUS		(0x10)</span>
<span class="cp">#define ETMST_OVERFLOW		BIT(0)</span>
<span class="cp">#define ETMST_PROGBIT		BIT(1)</span>
<span class="cp">#define ETMST_STARTSTOP		BIT(2)</span>
<span class="cp">#define ETMST_TRIGGER		BIT(3)</span>

<span class="cp">#define etm_progbit(t)		(etm_readl((t), ETMR_STATUS) &amp; ETMST_PROGBIT)</span>
<span class="cp">#define etm_started(t)		(etm_readl((t), ETMR_STATUS) &amp; ETMST_STARTSTOP)</span>
<span class="cp">#define etm_triggered(t)	(etm_readl((t), ETMR_STATUS) &amp; ETMST_TRIGGER)</span>

<span class="cp">#define ETMR_TRACEENCTRL2	0x1c</span>
<span class="cp">#define ETMR_TRACEENCTRL	0x24</span>
<span class="cp">#define ETMTE_INCLEXCL		BIT(24)</span>
<span class="cp">#define ETMR_TRACEENEVT		0x20</span>
<span class="cp">#define ETMCTRL_OPTS		(ETMCTRL_DO_CPRT | \</span>
<span class="cp">				ETMCTRL_DATA_DO_ADDR | \</span>
<span class="cp">				ETMCTRL_BRANCH_OUTPUT | \</span>
<span class="cp">				ETMCTRL_DO_CONTEXTID)</span>

<span class="cm">/* ETM management registers, &quot;ETM Architecture&quot;, 3.5.24 */</span>
<span class="cp">#define ETMMR_OSLAR	0x300</span>
<span class="cp">#define ETMMR_OSLSR	0x304</span>
<span class="cp">#define ETMMR_OSSRR	0x308</span>
<span class="cp">#define ETMMR_PDSR	0x314</span>

<span class="cm">/* ETB registers, &quot;CoreSight Components TRM&quot;, 9.3 */</span>
<span class="cp">#define ETBR_DEPTH		0x04</span>
<span class="cp">#define ETBR_STATUS		0x0c</span>
<span class="cp">#define ETBR_READMEM		0x10</span>
<span class="cp">#define ETBR_READADDR		0x14</span>
<span class="cp">#define ETBR_WRITEADDR		0x18</span>
<span class="cp">#define ETBR_TRIGGERCOUNT	0x1c</span>
<span class="cp">#define ETBR_CTRL		0x20</span>
<span class="cp">#define ETBR_FORMATTERCTRL	0x304</span>
<span class="cp">#define ETBFF_ENFTC		1</span>
<span class="cp">#define ETBFF_ENFCONT		BIT(1)</span>
<span class="cp">#define ETBFF_FONFLIN		BIT(4)</span>
<span class="cp">#define ETBFF_MANUAL_FLUSH	BIT(6)</span>
<span class="cp">#define ETBFF_TRIGIN		BIT(8)</span>
<span class="cp">#define ETBFF_TRIGEVT		BIT(9)</span>
<span class="cp">#define ETBFF_TRIGFL		BIT(10)</span>

<span class="cp">#define etb_writel(t, v, x) \</span>
<span class="cp">	(__raw_writel((v), (t)-&gt;etb_regs + (x)))</span>
<span class="cp">#define etb_readl(t, x) (__raw_readl((t)-&gt;etb_regs + (x)))</span>

<span class="cp">#define etm_lock(t) do { etm_writel((t), 0, CSMR_LOCKACCESS); } while (0)</span>
<span class="cp">#define etm_unlock(t) \</span>
<span class="cp">	do { etm_writel((t), UNLOCK_MAGIC, CSMR_LOCKACCESS); } while (0)</span>

<span class="cp">#define etb_lock(t) do { etb_writel((t), 0, CSMR_LOCKACCESS); } while (0)</span>
<span class="cp">#define etb_unlock(t) \</span>
<span class="cp">	do { etb_writel((t), UNLOCK_MAGIC, CSMR_LOCKACCESS); } while (0)</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_HARDWARE_CORESIGHT_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
