Version 4
SHEET 1 988 680
WIRE -64 -144 -208 -144
WIRE 336 -144 208 -144
WIRE 208 -128 208 -144
WIRE 208 -128 176 -128
WIRE 592 -128 560 -128
WIRE 832 -128 800 -128
WIRE 896 -128 832 -128
WIRE -64 -112 -96 -112
WIRE 336 -112 240 -112
WIRE 832 -16 832 -128
WIRE 832 -16 288 -16
WIRE -96 0 -96 -112
WIRE -96 0 -416 0
WIRE 240 48 240 -112
WIRE 832 48 240 48
WIRE -96 128 -96 0
WIRE -64 128 -96 128
WIRE 288 128 288 -16
WIRE 336 128 288 128
WIRE 208 144 176 144
WIRE 592 144 560 144
WIRE 832 144 832 48
WIRE 832 144 800 144
WIRE 896 144 832 144
WIRE -64 160 -208 160
WIRE 208 160 208 144
WIRE 336 160 208 160
FLAG 896 -128 ~Q
IOPIN 896 -128 Out
FLAG 896 144 Q
IOPIN 896 144 Out
FLAG -208 -144 S
IOPIN -208 -144 In
FLAG -416 0 CLK
IOPIN -416 0 In
FLAG -208 160 R
IOPIN -208 160 In
SYMBOL ANDGATE 48 -128 R0
SYMATTR InstName X1
SYMBOL ANDGATE 48 144 R0
SYMATTR InstName X2
SYMBOL ORGATE 448 -128 R0
SYMATTR InstName X3
SYMBOL ORGATE 448 144 R0
SYMATTR InstName X4
SYMBOL Invertor1 688 -128 R0
SYMATTR InstName X5
SYMBOL Invertor1 688 144 R0
SYMATTR InstName X6
TEXT 312 -400 Left 2 !.inc C:\\Users\\96279\\Downloads\\Tech_models.txt
TEXT -608 240 Left 2 !.tran 100n
