6:23:40 PM
Unrecognizable name top


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/netlist/oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2661
used logic cells: 786
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/netlist/oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2661
used logic cells: 786
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 929 
I1212: Iteration  1 :   181 unrouted : 1 seconds
I1212: Iteration  2 :    32 unrouted : 1 seconds
I1212: Iteration  3 :    17 unrouted : 0 seconds
I1212: Iteration  4 :     7 unrouted : 0 seconds
I1212: Iteration  5 :     3 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/netlist/oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/netlist/oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/netlist/oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/netlist/oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec 26 18:28:53 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 48.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(31): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(80): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(83): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(89): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(90): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(88): expression size 33 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC. VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 48.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 74
SB_DFF => 42
SB_DFFE => 201
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 13
SB_DFFS => 8
SB_DFFSR => 16
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 765
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/n822, loads : 128
  Net : tok/n29, loads : 128
  Net : tok/A_stk/rd_15__N_287, loads : 128
  Net : tok/rd_7__N_360, loads : 71
  Net : tok/C_stk_delta_1, loads : 63
  Net : tok/ram/T_0, loads : 44
  Net : tok/ram/T_1, loads : 43
  Net : tok/reset_N_2, loads : 37
  Net : tok/stall, loads : 35
  Net : tok/ram/T_2, loads : 32
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.833333 -name    |             |             |
clk0 [get_nets clk]                     |   48.000 MHz|   30.453 MHz|    21 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 44.215  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.266  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	765
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	773
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	288
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	411
        CARRY Only       	:	0
        LUT with CARRY   	:	53
    LogicCells                  :	773/1248
    PLBs                        :	133/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.2 (sec)

Final Design Statistics
    Number of LUTs      	:	773
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	773/1248
    PLBs                        :	137/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 38.66 MHz | Target: 48.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 48.01 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2684
used logic cells: 773
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2684
used logic cells: 773
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 924 
I1212: Iteration  1 :   169 unrouted : 1 seconds
I1212: Iteration  2 :    36 unrouted : 0 seconds
I1212: Iteration  3 :    23 unrouted : 1 seconds
I1212: Iteration  4 :    13 unrouted : 0 seconds
I1212: Iteration  5 :     7 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     5 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 0 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sat Dec 26 18:32:04 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 48.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(31): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(56): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(60): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(80): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(83): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(89): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(90): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(88): expression size 33 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC. VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 48.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 74
SB_DFF => 42
SB_DFFE => 201
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 13
SB_DFFS => 8
SB_DFFSR => 16
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 765
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/n822, loads : 128
  Net : tok/n29, loads : 128
  Net : tok/A_stk/rd_15__N_287, loads : 128
  Net : tok/rd_7__N_360, loads : 71
  Net : tok/C_stk_delta_1, loads : 63
  Net : tok/ram/T_0, loads : 44
  Net : tok/ram/T_1, loads : 43
  Net : tok/reset_N_2, loads : 37
  Net : tok/stall, loads : 35
  Net : tok/ram/T_2, loads : 32
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.833333 -name    |             |             |
clk0 [get_nets clk]                     |   48.000 MHz|   30.453 MHz|    21 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 44.254  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.469  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 2 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	765
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	773
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	288
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	411
        CARRY Only       	:	0
        LUT with CARRY   	:	53
    LogicCells                  :	773/1248
    PLBs                        :	133/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.9 (sec)

Final Design Statistics
    Number of LUTs      	:	773
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	773/1248
    PLBs                        :	137/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 38.66 MHz | Target: 48.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 48.01 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2684
used logic cells: 773
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2684
used logic cells: 773
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 924 
I1212: Iteration  1 :   169 unrouted : 1 seconds
I1212: Iteration  2 :    36 unrouted : 1 seconds
I1212: Iteration  3 :    23 unrouted : 0 seconds
I1212: Iteration  4 :    13 unrouted : 0 seconds
I1212: Iteration  5 :     7 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     5 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     2 unrouted : 1 seconds
I1212: Iteration 14 :     2 unrouted : 0 seconds
I1212: Iteration 15 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2696
used logic cells: 773
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Dec 27 18:58:18 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 48.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(88): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(102): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(97): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(114): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(130): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(140): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC. VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 48.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 311 of 1000 (31 % )
SB_CARRY => 73
SB_DFF => 42
SB_DFFE => 202
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 16
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 760
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 314
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/n834, loads : 128
  Net : tok/n29, loads : 128
  Net : tok/A_stk/rd_15__N_282, loads : 128
  Net : tok/C_stk_write, loads : 64
  Net : tok/n29_adj_635, loads : 64
  Net : tok/C_stk/rd_7__N_355, loads : 64
  Net : tok/ram/T_0, loads : 47
  Net : tok/ram/T_1, loads : 43
  Net : tok/ram/T_3, loads : 41
  Net : tok/reset_N_2, loads : 38
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.833333 -name    |             |             |
clk0 [get_nets clk]                     |   48.000 MHz|   30.473 MHz|    21 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 61.332  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.531  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Dec 27 19:22:22 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 48.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(88): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(102): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(97): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(114): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC. VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 48.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 311 of 1000 (31 % )
SB_CARRY => 73
SB_DFF => 27
SB_DFFE => 217
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 16
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1013
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 314
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_281, loads : 143
  Net : tok/ram/T_0, loads : 136
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_4, loads : 122
  Net : tok/ram/T_2, loads : 112
  Net : tok/ram/T_6, loads : 111
  Net : tok/ram/T_1, loads : 109
  Net : tok/ram/T_3, loads : 102
  Net : tok/rd_7__N_354, loads : 71
  Net : tok/ram/T_5, loads : 67
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 20.833333 -name    |             |             |
clk0 [get_nets clk]                     |   48.000 MHz|   25.909 MHz|    25 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 46.055  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.531  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Dec 27 19:22:58 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(88): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(102): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(97): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(114): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC. VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 311 of 1000 (31 % )
SB_CARRY => 73
SB_DFF => 27
SB_DFFE => 217
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 16
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1013
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 314
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_281, loads : 143
  Net : tok/ram/T_0, loads : 136
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_4, loads : 122
  Net : tok/ram/T_2, loads : 112
  Net : tok/ram/T_6, loads : 111
  Net : tok/ram/T_1, loads : 109
  Net : tok/ram/T_3, loads : 102
  Net : tok/rd_7__N_354, loads : 71
  Net : tok/ram/T_5, loads : 67
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   25.909 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 46.328  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.531  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Dec 27 21:12:27 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(142): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC. VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 71
SB_DFF => 28
SB_DFFE => 216
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1002
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_296, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_0, loads : 127
  Net : tok/ram/T_4, loads : 117
  Net : tok/ram/T_2, loads : 108
  Net : tok/ram/T_6, loads : 104
  Net : tok/ram/T_1, loads : 101
  Net : tok/ram/T_3, loads : 93
  Net : tok/rd_7__N_369, loads : 71
  Net : tok/ram/T_7, loads : 64
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   25.909 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 54.449  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.594  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i127:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.C_stk.tail_i0_i57:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1002
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	71
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1009
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	648
        CARRY Only       	:	1
        LUT with CARRY   	:	52
    LogicCells                  :	1010/1248
    PLBs                        :	132/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 8.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.3 (sec)

Final Design Statistics
    Number of LUTs      	:	1009
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	1010/1248
    PLBs                        :	141/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 45.28 MHz | Target: 48.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 38.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3461
used logic cells: 1010
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3461
used logic cells: 1010
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1167 
I1212: Iteration  1 :   212 unrouted : 2 seconds
I1212: Iteration  2 :    69 unrouted : 1 seconds
I1212: Iteration  3 :    61 unrouted : 0 seconds
I1212: Iteration  4 :    25 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3461
used logic cells: 1010
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3461
used logic cells: 1010
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1167 
I1212: Iteration  1 :   212 unrouted : 2 seconds
I1212: Iteration  2 :    69 unrouted : 1 seconds
I1212: Iteration  3 :    61 unrouted : 0 seconds
I1212: Iteration  4 :    25 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Sun Dec 27 21:24:28 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(142): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC. VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 71
SB_DFF => 27
SB_DFFE => 217
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1005
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_298, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_0, loads : 127
  Net : tok/ram/T_4, loads : 121
  Net : tok/ram/T_2, loads : 108
  Net : tok/ram/T_6, loads : 107
  Net : tok/ram/T_1, loads : 103
  Net : tok/ram/T_3, loads : 94
  Net : tok/rd_7__N_371, loads : 71
  Net : tok/ram/T_5, loads : 64
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   25.827 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 54.504  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.563  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i114:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i127:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.C_stk.tail_i0_i63:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1005
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	71
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1012
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	651
        CARRY Only       	:	1
        LUT with CARRY   	:	52
    LogicCells                  :	1013/1248
    PLBs                        :	132/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 8.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 28.8 (sec)

Final Design Statistics
    Number of LUTs      	:	1012
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	1013/1248
    PLBs                        :	143/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 42.42 MHz | Target: 48.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 39.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3603
used logic cells: 1013
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3603
used logic cells: 1013
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1174 
I1212: Iteration  1 :   205 unrouted : 2 seconds
I1212: Iteration  2 :    61 unrouted : 1 seconds
I1212: Iteration  3 :    49 unrouted : 0 seconds
I1212: Iteration  4 :    17 unrouted : 0 seconds
I1212: Iteration  5 :     5 unrouted : 1 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 28 08:51:00 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(142): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV=2'b01). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 71
SB_DFF => 27
SB_DFFE => 217
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1005
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_298, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_0, loads : 127
  Net : tok/ram/T_4, loads : 121
  Net : tok/ram/T_2, loads : 108
  Net : tok/ram/T_6, loads : 107
  Net : tok/ram/T_1, loads : 103
  Net : tok/ram/T_3, loads : 94
  Net : tok/rd_7__N_371, loads : 71
  Net : tok/ram/T_5, loads : 64
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   25.827 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 55.195  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.641  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Error: Invalid value of SB_HFOSC parameter CLKHF_DIV = 2'b01

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Error: Invalid value of SB_HFOSC parameter CLKHF_DIV = 2'b01C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 28 08:53:53 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
ERROR - synthesis: ../lattice_top.v(24): parameter CLKHFDIV is not defined in this module. VERI-1093
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(142): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHFDIV=2'b01). VERI-1018
Synthesis failed.
Synthesis batch mode runtime 0 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 28 08:58:33 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(142): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 71
SB_DFF => 27
SB_DFFE => 217
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1005
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_298, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_0, loads : 127
  Net : tok/ram/T_4, loads : 121
  Net : tok/ram/T_2, loads : 108
  Net : tok/ram/T_6, loads : 107
  Net : tok/ram/T_1, loads : 103
  Net : tok/ram/T_3, loads : 94
  Net : tok/rd_7__N_371, loads : 71
  Net : tok/ram/T_5, loads : 64
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   25.827 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 54.438  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.531  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
lattice_Implmnt: newer file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i114:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i127:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.C_stk.tail_i0_i63:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1005
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	71
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1012
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	651
        CARRY Only       	:	1
        LUT with CARRY   	:	52
    LogicCells                  :	1013/1248
    PLBs                        :	132/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.4 (sec)

Final Design Statistics
    Number of LUTs      	:	1012
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	1013/1248
    PLBs                        :	139/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 42.70 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3401
used logic cells: 1013
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3401
used logic cells: 1013
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1178 
I1212: Iteration  1 :   218 unrouted : 2 seconds
I1212: Iteration  2 :    32 unrouted : 1 seconds
I1212: Iteration  3 :    11 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 28 09:17:20 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(142): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



WARNING - synthesis: ../uart.v(66): Register \tok/uart/sender_i10 is stuck at One. VDB-5014
Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 22 of 1000 (2 % )
SB_CARRY => 8
SB_DFF => 3
SB_DFFE => 5
SB_DFFESR => 4
SB_DFFESS => 1
SB_DFFSR => 8
SB_DFFSS => 1
SB_HFOSC => 1
SB_IO => 1
SB_LUT4 => 26
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 22
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/uart/txtick, loads : 16
  Net : tok/uart/uart_tx_busy, loads : 12
  Net : tok/uart/sentbits_0, loads : 5
  Net : tok/uart/n108, loads : 5
  Net : tok/uart/sentbits_1, loads : 4
  Net : tok/uart/sentbits_2, loads : 3
  Net : tok/uart/txclkcounter_0, loads : 3
  Net : tok/uart/txclkcounter_2, loads : 3
  Net : tok/uart/txclkcounter_3, loads : 3
  Net : tok/uart/txclkcounter_6, loads : 3
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   63.869 MHz|    10  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 38.516  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.469  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 0 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal tok.uart.sender_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i6:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	28
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	14
        LUT, DFF and CARRY	:	8
    Combinational LogicCells
        Only LUT         	:	6
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	28/1248
    PLBs                        :	5/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.8 (sec)

Final Design Statistics
    Number of LUTs      	:	28
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	8
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	28/1248
    PLBs                        :	7/156
    BRAMs                       :	0/14
    IOs and GBIOs               :	1/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 142.32 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 52
used logic cells: 28
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 52
used logic cells: 28
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 40 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 2 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 28 09:39:29 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(142): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 71
SB_DFF => 27
SB_DFFE => 217
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1005
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_298, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_0, loads : 127
  Net : tok/ram/T_4, loads : 121
  Net : tok/ram/T_2, loads : 108
  Net : tok/ram/T_6, loads : 107
  Net : tok/ram/T_1, loads : 103
  Net : tok/ram/T_3, loads : 94
  Net : tok/rd_7__N_371, loads : 71
  Net : tok/ram/T_5, loads : 64
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   25.827 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 54.477  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.609  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i114:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i127:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.C_stk.tail_i0_i63:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1005
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	71
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1012
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	651
        CARRY Only       	:	1
        LUT with CARRY   	:	52
    LogicCells                  :	1013/1248
    PLBs                        :	132/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 7.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.7 (sec)

Final Design Statistics
    Number of LUTs      	:	1012
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	1013/1248
    PLBs                        :	139/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 42.70 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3401
used logic cells: 1013
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3401
used logic cells: 1013
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1178 
I1212: Iteration  1 :   215 unrouted : 2 seconds
I1212: Iteration  2 :    31 unrouted : 1 seconds
I1212: Iteration  3 :    14 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 28 18:43:08 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
ERROR - synthesis: ../tok.v(21): syntax error near /. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 1 secondsC:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 28 18:44:07 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(142): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 71
SB_DFF => 28
SB_DFFE => 216
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1007
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_299, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_0, loads : 127
  Net : tok/ram/T_4, loads : 118
  Net : tok/ram/T_2, loads : 108
  Net : tok/ram/T_6, loads : 104
  Net : tok/ram/T_1, loads : 103
  Net : tok/ram/T_3, loads : 95
  Net : tok/rd_7__N_372, loads : 71
  Net : tok/C_stk_delta_1, loads : 63
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   25.909 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 55.094  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.625  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i127:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.C_stk.tail_i0_i56:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1007
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	71
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1014
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	653
        CARRY Only       	:	1
        LUT with CARRY   	:	52
    LogicCells                  :	1015/1248
    PLBs                        :	131/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1014
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	1015/1248
    PLBs                        :	144/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 43.73 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3374
used logic cells: 1015
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3374
used logic cells: 1015
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1183 
I1212: Iteration  1 :   201 unrouted : 2 seconds
I1212: Iteration  2 :    34 unrouted : 1 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 28 18:59:35 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(142): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 71
SB_DFF => 28
SB_DFFE => 216
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1007
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_299, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_0, loads : 127
  Net : tok/ram/T_4, loads : 118
  Net : tok/ram/T_2, loads : 108
  Net : tok/ram/T_6, loads : 104
  Net : tok/ram/T_1, loads : 103
  Net : tok/ram/T_3, loads : 95
  Net : tok/rd_7__N_372, loads : 71
  Net : tok/C_stk_delta_1, loads : 63
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   25.909 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 54.582  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.688  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i127:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.C_stk.tail_i0_i56:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1007
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	71
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1014
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	653
        CARRY Only       	:	1
        LUT with CARRY   	:	52
    LogicCells                  :	1015/1248
    PLBs                        :	131/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 7.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.3 (sec)

Final Design Statistics
    Number of LUTs      	:	1014
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	1015/1248
    PLBs                        :	144/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 43.73 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3374
used logic cells: 1015
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3374
used logic cells: 1015
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1183 
I1212: Iteration  1 :   201 unrouted : 1 seconds
I1212: Iteration  2 :    34 unrouted : 1 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 1 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 28 20:05:49 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(142): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 71
SB_DFF => 28
SB_DFFE => 216
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1007
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_299, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_0, loads : 127
  Net : tok/ram/T_4, loads : 118
  Net : tok/ram/T_2, loads : 108
  Net : tok/ram/T_6, loads : 104
  Net : tok/ram/T_1, loads : 103
  Net : tok/ram/T_3, loads : 95
  Net : tok/rd_7__N_372, loads : 71
  Net : tok/C_stk_delta_1, loads : 63
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   25.909 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 54.691  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.734  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i127:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.C_stk.tail_i0_i56:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i127:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.C_stk.tail_i0_i56:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1007
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	71
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1014
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	653
        CARRY Only       	:	1
        LUT with CARRY   	:	52
    LogicCells                  :	1015/1248
    PLBs                        :	131/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 7.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.9 (sec)

Final Design Statistics
    Number of LUTs      	:	1014
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	1015/1248
    PLBs                        :	144/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 43.73 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3374
used logic cells: 1015
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3374
used logic cells: 1015
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1183 
I1212: Iteration  1 :   201 unrouted : 2 seconds
I1212: Iteration  2 :    34 unrouted : 1 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 28 20:15:13 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(134): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(143): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 71
SB_DFF => 28
SB_DFFE => 216
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1030
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_299, loads : 143
  Net : tok/ram/T_0, loads : 132
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_4, loads : 124
  Net : tok/ram/T_2, loads : 120
  Net : tok/ram/T_1, loads : 115
  Net : tok/ram/T_3, loads : 114
  Net : tok/ram/T_6, loads : 101
  Net : tok/ram/T_5, loads : 96
  Net : tok/ram/T_7, loads : 72
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   26.904 MHz|    24  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 55.047  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.781  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i127:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.C_stk.tail_i0_i59:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1030
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	71
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1038
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	677
        CARRY Only       	:	3
        LUT with CARRY   	:	52
    LogicCells                  :	1041/1248
    PLBs                        :	136/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 8.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.4 (sec)

Final Design Statistics
    Number of LUTs      	:	1038
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	1041/1248
    PLBs                        :	149/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 46.39 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 38.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3400
used logic cells: 1041
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3400
used logic cells: 1041
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 3
I1209: Started routing
I1223: Total Nets : 1213 
I1212: Iteration  1 :   237 unrouted : 2 seconds
I1212: Iteration  2 :    27 unrouted : 1 seconds
I1212: Iteration  3 :     6 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 28 20:22:42 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(134): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(143): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 71
SB_DFF => 28
SB_DFFE => 216
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1007
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_299, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_0, loads : 127
  Net : tok/ram/T_4, loads : 118
  Net : tok/ram/T_2, loads : 108
  Net : tok/ram/T_6, loads : 104
  Net : tok/ram/T_1, loads : 103
  Net : tok/ram/T_3, loads : 95
  Net : tok/rd_7__N_372, loads : 71
  Net : tok/C_stk_delta_1, loads : 63
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   25.909 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 54.453  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.625  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i127:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.C_stk.tail_i0_i56:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1007
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	71
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1014
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	653
        CARRY Only       	:	1
        LUT with CARRY   	:	52
    LogicCells                  :	1015/1248
    PLBs                        :	131/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1014
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	1015/1248
    PLBs                        :	144/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 43.73 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 35.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3374
used logic cells: 1015
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3374
used logic cells: 1015
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1183 
I1212: Iteration  1 :   201 unrouted : 2 seconds
I1212: Iteration  2 :    34 unrouted : 1 seconds
I1212: Iteration  3 :    12 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 28 20:30:31 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(134): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(143): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 71
SB_DFF => 28
SB_DFFE => 216
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1007
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_299, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_0, loads : 127
  Net : tok/ram/T_4, loads : 118
  Net : tok/ram/T_2, loads : 108
  Net : tok/ram/T_6, loads : 104
  Net : tok/ram/T_1, loads : 103
  Net : tok/ram/T_3, loads : 95
  Net : tok/rd_7__N_372, loads : 71
  Net : tok/C_stk_delta_1, loads : 63
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   25.909 MHz|    25  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 54.746  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.891  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i127:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.C_stk.tail_i0_i56:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1007
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	71
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1014
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	653
        CARRY Only       	:	1
        LUT with CARRY   	:	52
    LogicCells                  :	1015/1248
    PLBs                        :	131/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.8 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 8.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.9 (sec)

Final Design Statistics
    Number of LUTs      	:	1014
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	72
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	1015/1248
    PLBs                        :	144/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 43.73 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 41.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3374
used logic cells: 1015
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3374
used logic cells: 1015
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1183 
I1212: Iteration  1 :   201 unrouted : 1 seconds
I1212: Iteration  2 :    34 unrouted : 1 seconds
I1212: Iteration  3 :    12 unrouted : 1 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 8 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 28 21:35:20 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(134): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(143): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 71
SB_DFF => 28
SB_DFFE => 216
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1036
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_300, loads : 143
  Net : tok/ram/T_0, loads : 139
  Net : tok/ram/T_4, loads : 136
  Net : tok/ram/T_2, loads : 133
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_3, loads : 114
  Net : tok/ram/T_1, loads : 112
  Net : tok/ram/T_6, loads : 108
  Net : tok/ram/T_5, loads : 97
  Net : tok/ram/T_7, loads : 72
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   26.904 MHz|    24  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 55.082  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.750  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i127:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.C_stk.tail_i0_i59:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1036
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	71
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1044
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	683
        CARRY Only       	:	3
        LUT with CARRY   	:	52
    LogicCells                  :	1047/1248
    PLBs                        :	138/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 7.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1044
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	1047/1248
    PLBs                        :	149/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 44.97 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 37.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3331
used logic cells: 1047
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3331
used logic cells: 1047
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1214 
I1212: Iteration  1 :   204 unrouted : 2 seconds
I1212: Iteration  2 :    31 unrouted : 1 seconds
I1212: Iteration  3 :    21 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Mon Dec 28 21:51:02 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(20): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(20): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(26): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(29): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(39): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(55): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(59): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(78): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(79): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(82): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(86): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(103): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(11): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(98): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(115): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(133): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(134): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(143): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 71
SB_DFF => 28
SB_DFFE => 216
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 1036
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_300, loads : 143
  Net : tok/ram/T_0, loads : 139
  Net : tok/ram/T_4, loads : 136
  Net : tok/ram/T_2, loads : 133
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/ram/T_3, loads : 114
  Net : tok/ram/T_1, loads : 112
  Net : tok/ram/T_6, loads : 108
  Net : tok/ram/T_5, loads : 97
  Net : tok/ram/T_7, loads : 72
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   26.904 MHz|    24  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 54.910  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.781  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i120:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i127:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i119:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i115:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i117:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i116:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i118:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i126:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i123:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i121:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i122:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i124:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.A_stk.tail_i0_i125:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.C_stk.tail_i0_i59:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	1036
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	71
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	1044
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	683
        CARRY Only       	:	3
        LUT with CARRY   	:	52
    LogicCells                  :	1047/1248
    PLBs                        :	138/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 7.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.2 (sec)

Final Design Statistics
    Number of LUTs      	:	1044
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	74
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	1047/1248
    PLBs                        :	149/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 44.97 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 36.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3331
used logic cells: 1047
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 3331
used logic cells: 1047
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 1214 
I1212: Iteration  1 :   204 unrouted : 1 seconds
I1212: Iteration  2 :    31 unrouted : 1 seconds
I1212: Iteration  3 :    21 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec 29 15:06:14 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(21): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(22): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(22): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(31): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(61): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(61): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(80): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(81): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(84): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(88): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(105): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(12): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(99): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(116): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(118): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 86
SB_DFF => 43
SB_DFFE => 201
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 799
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_301, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/n29, loads : 65
  Net : tok/n3455, loads : 65
  Net : tok/C_stk/rd_7__N_374, loads : 64
  Net : tok/ram/T_0, loads : 57
  Net : tok/ram/T_2, loads : 51
  Net : tok/ram/T_1, loads : 50
  Net : tok/reset_N_2, loads : 38
  Net : tok/n14_adj_662, loads : 38
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   30.667 MHz|    21  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 69.406  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.828  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	799
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	86
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	806
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	87

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	430
        CARRY Only       	:	1
        LUT with CARRY   	:	67
    LogicCells                  :	807/1248
    PLBs                        :	106/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.4 (sec)

Final Design Statistics
    Number of LUTs      	:	806
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	87
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	807/1248
    PLBs                        :	117/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 39.97 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2702
used logic cells: 807
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2702
used logic cells: 807
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 972 
I1212: Iteration  1 :   218 unrouted : 2 seconds
I1212: Iteration  2 :    45 unrouted : 0 seconds
I1212: Iteration  3 :    15 unrouted : 0 seconds
I1212: Iteration  4 :     5 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 7 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec 29 18:04:47 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(21): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(22): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(22): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(31): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(61): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(61): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(80): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(81): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(84): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(88): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(105): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(12): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(99): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(116): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(118): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 301 of 1000 (30 % )
SB_CARRY => 86
SB_DFF => 35
SB_DFFE => 201
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 774
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 304
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/n794, loads : 128
  Net : tok/ram/n4216, loads : 127
  Net : tok/ram/A_stk_delta_0, loads : 127
  Net : tok/n29, loads : 65
  Net : tok/n2581, loads : 65
  Net : tok/C_stk/rd_7__N_374, loads : 64
  Net : tok/ram/T_0, loads : 57
  Net : tok/ram/T_2, loads : 54
  Net : tok/ram/T_1, loads : 52
  Net : tok/ram/T_3, loads : 38
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   30.473 MHz|    21  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 70.129  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.609  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	774
    Number of DFFs      	:	301
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	86
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	7
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	782
    Number of DFFs      	:	301
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	87

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	282
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	414
        CARRY Only       	:	1
        LUT with CARRY   	:	67
    LogicCells                  :	783/1248
    PLBs                        :	132/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.3 (sec)

Final Design Statistics
    Number of LUTs      	:	782
    Number of DFFs      	:	301
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	87
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	783/1248
    PLBs                        :	139/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 35.64 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2836
used logic cells: 783
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2836
used logic cells: 783
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 942 
I1212: Iteration  1 :   178 unrouted : 1 seconds
I1212: Iteration  2 :    41 unrouted : 1 seconds
I1212: Iteration  3 :    13 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 4 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec 29 18:08:29 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(21): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(22): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(22): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(31): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(61): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(61): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(80): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(81): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(84): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(88): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(105): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(12): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(99): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(116): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(118): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 86
SB_DFF => 43
SB_DFFE => 201
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 799
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_301, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/n29, loads : 65
  Net : tok/n3455, loads : 65
  Net : tok/C_stk/rd_7__N_374, loads : 64
  Net : tok/ram/T_0, loads : 57
  Net : tok/ram/T_2, loads : 51
  Net : tok/ram/T_1, loads : 50
  Net : tok/reset_N_2, loads : 38
  Net : tok/n14_adj_662, loads : 38
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   30.667 MHz|    21  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 68.820  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.734  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	799
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	86
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	806
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	87

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	430
        CARRY Only       	:	1
        LUT with CARRY   	:	67
    LogicCells                  :	807/1248
    PLBs                        :	106/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.1 (sec)

Final Design Statistics
    Number of LUTs      	:	806
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	87
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	807/1248
    PLBs                        :	117/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 39.97 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2702
used logic cells: 807
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2702
used logic cells: 807
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 972 
I1212: Iteration  1 :   218 unrouted : 1 seconds
I1212: Iteration  2 :    45 unrouted : 1 seconds
I1212: Iteration  3 :    15 unrouted : 0 seconds
I1212: Iteration  4 :     5 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec 29 20:44:21 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(21): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(22): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(22): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(31): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(61): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(61): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(80): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(81): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(84): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(88): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(105): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(12): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(99): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(116): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(118): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 86
SB_DFF => 49
SB_DFFE => 195
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 802
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_301, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/n29_adj_691, loads : 65
  Net : tok/n2690, loads : 65
  Net : tok/C_stk_delta_0, loads : 64
  Net : tok/ram/T_0, loads : 57
  Net : tok/ram/T_1, loads : 51
  Net : tok/ram/T_2, loads : 50
  Net : tok/reset_N_2, loads : 38
  Net : tok/n14_adj_650, loads : 38
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   30.496 MHz|    21  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 53.148  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.781  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.uart.sender_i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	802
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	86
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	809
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	87

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	433
        CARRY Only       	:	1
        LUT with CARRY   	:	67
    LogicCells                  :	810/1248
    PLBs                        :	106/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.5 (sec)

Final Design Statistics
    Number of LUTs      	:	809
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	87
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	810/1248
    PLBs                        :	119/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 41.22 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2826
used logic cells: 810
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2826
used logic cells: 810
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 975 
I1212: Iteration  1 :   182 unrouted : 2 seconds
I1212: Iteration  2 :    38 unrouted : 0 seconds
I1212: Iteration  3 :    14 unrouted : 1 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec 29 20:54:13 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(21): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(22): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(22): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(31): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(61): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(61): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(80): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(81): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(84): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(88): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(105): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(12): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(99): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: ../tok.v(116): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(118): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: ../tok.v(131): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(132): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 86
SB_DFF => 49
SB_DFFE => 195
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 802
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_301, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/n29_adj_691, loads : 65
  Net : tok/n2690, loads : 65
  Net : tok/C_stk_delta_0, loads : 64
  Net : tok/ram/T_0, loads : 57
  Net : tok/ram/T_1, loads : 51
  Net : tok/ram/T_2, loads : 50
  Net : tok/reset_N_2, loads : 38
  Net : tok/n14_adj_650, loads : 38
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   30.496 MHz|    21  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 53.020  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.734  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f "lattice_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Tue Dec 29 20:56:20 2020


Command Line:  C:\lscc\iCEcube2.2017.08\LSE\bin\nt\synthesis.exe -f lattice_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40UL.
The -t option is CM36A.
The -d option is iCE40UL1K.
                                                          

##########################################################

### Lattice Family : SBTiCE40UL

### Device  : iCE40UL1K

### Package : CM36A

### Number of Logic Cells: 1000

### Number of RAM4k Blocks: 14

### Number of DSP Blocks: 0

### Number of PLLs: 1

### Number of IO Pins: 18

##########################################################

                                                          

Optimization goal = Area
The -top option is not used.
Target frequency = 24.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = lattice_Implmnt/lattice.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/cloud/dev/verilog/tok/lattice (searchpath added)
Verilog design file = ../ram.v
Verilog design file = ../stack.v
Verilog design file = ../test.v
Verilog design file = ../tok.v
Verilog design file = ../uart.v
Verilog design file = ../lattice_top.v
-sdc option: SDC file input not used.
WARNING - synthesis: Setting top as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file ../ram.v. VERI-1482
Analyzing Verilog file ../stack.v. VERI-1482
Analyzing Verilog file ../test.v. VERI-1482
Analyzing Verilog file ../tok.v. VERI-1482
WARNING - synthesis: ../tok.v(21): identifier uart_rx_valid is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(21): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(22): identifier uart_tx_busy is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(22): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(27): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(30): identifier T is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(31): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(40): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier tc is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(57): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(61): identifier stall is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(61): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(80): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(81): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(84): identifier tc_plus_1 is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(88): identifier A is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(104): identifier depth is used before its declaration. VERI-1875
WARNING - synthesis: ../tok.v(105): identifier depth_ is used before its declaration. VERI-1875
Analyzing Verilog file ../uart.v. VERI-1482
Analyzing Verilog file ../lattice_top.v. VERI-1482
Analyzing Verilog file C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Top module name (Verilog): top
INFO - synthesis: ../lattice_top.v(4): compiling module top. VERI-1018
INFO - synthesis: ../tok.v(12): compiling module TOK. VERI-1018
WARNING - synthesis: ../tok.v(141): expression size 16 truncated to fit in target size 8. VERI-1209
INFO - synthesis: ../ram.v(3): compiling module RAM. VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK(WIDTH=16). VERI-1018
INFO - synthesis: ../stack.v(3): compiling module STACK. VERI-1018
INFO - synthesis: ../ram.v(3): compiling module RAM(init_file="blank256.hex",data_width=16). VERI-1018
INFO - synthesis: ../uart.v(3): compiling module UART. VERI-1018
WARNING - synthesis: ../uart.v(31): expression size 32 truncated to fit in target size 7. VERI-1209
WARNING - synthesis: ../uart.v(38): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: ../uart.v(59): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: ../uart.v(63): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: C:/lscc/iCEcube2.2017.08/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v(4021): compiling module SB_HFOSC(CLKHF_DIV="0b01"). VERI-1018
Last elaborated design is top()
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.



######## Found 3 RTL RAMs in the design.
WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/keys/mem
######## Mapping RTL RAM \tok/keys/mem to 1 EBR blocks in SINGLE_PORT Mode

WARNING - synthesis: Possible simulation mismatch due to read/write collision in RAM block : \tok/vals/mem
######## Mapping RTL RAM \tok/vals/mem to 1 EBR blocks in SINGLE_PORT Mode

######## Mapping RTL RAM \tok/ram/mem to 1 EBR blocks in PSEUDO_DUAL_PORT Mode

Applying 24.000000 MHz constraint to all clocks

Writing scf file : lattice_Implmnt/lattice.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 309 of 1000 (30 % )
SB_CARRY => 86
SB_DFF => 43
SB_DFFE => 201
SB_DFFER => 16
SB_DFFESR => 10
SB_DFFESS => 1
SB_DFFR => 14
SB_DFFS => 8
SB_DFFSR => 14
SB_DFFSS => 2
SB_HFOSC => 1
SB_IO => 3
SB_LUT4 => 792
SB_RAM256x16 => 2
SB_RAM512x8 => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 312
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : tok/rd_15__N_301, loads : 143
  Net : tok/A_stk_delta_1, loads : 127
  Net : tok/n29_adj_787, loads : 65
  Net : tok/n2515, loads : 65
  Net : tok/C_stk_delta_0, loads : 64
  Net : tok/ram/T_0, loads : 56
  Net : tok/ram/T_2, loads : 53
  Net : tok/ram/T_1, loads : 49
  Net : tok/reset_N_2, loads : 38
  Net : tok/ram/T_3, loads : 37
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 41.666667 -name    |             |             |
clk0 [get_nets clk]                     |   24.000 MHz|   30.484 MHz|    21  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 68.637  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.813  secs
--------------------------------------------------------------
Current Implementation lattice_Implmnt its sbt path: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf " "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist" "-pCM36A" -c --devicename iCE40UL1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.edf...
start to read sdc/scf file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
sdc_reader OK C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/lattice.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
SB_RAM SB_RAM512x8 SB_RAM40_4K
Warning: property ROUTE_THROUGH_FABRIC doesn't exist at instance OSCInst0. default value (0) is added.
Stored edif netlist at C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity reset_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity tx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity rx_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal tok.uart.sender_i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.ram.mem2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.keys.mem0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:WCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tok.vals.mem1:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --package CM36A --deviceMarketName iCE40UL1K --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --effort_level std --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --outdir C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --package CM36A --deviceMarketName iCE40UL1K --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --effort_level std --out-sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
Package              - CM36A
Design database      - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	792
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	86
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	1
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	5
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	799
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	87

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	290
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	423
        CARRY Only       	:	1
        LUT with CARRY   	:	67
    LogicCells                  :	800/1248
    PLBs                        :	106/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 4.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 20.2 (sec)

Final Design Statistics
    Number of LUTs      	:	799
    Number of DFFs      	:	309
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	87
    Number of RAMs      	:	3
    Number of ROMs      	:	0
    Number of IOs       	:	3
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2CFIFOs      	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of IR400DRVs     	:	0
    Number of IR500DRVs     	:	0
    Number of BARCODEDRVs     	:	0
    Number of IRIPs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	800/1248
    PLBs                        :	116/156
    BRAMs                       :	3/14
    IOs and GBIOs               :	3/21
    PLLs                        :	0/1
    I2CFIFOs                    :	0/2
    SBIOODs                     :	0/5
    RGBADRVs                    :	0/1
    IR400DRVs                   :	0/1
    IR500DRVs                   :	0/1
    BARCODEDRVs                 :	0/1
    IRIPs                       :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: OSCInst0/CLKHF | Frequency: 45.01 MHz | Target: 24.00 MHz
Clock: clk | Frequency: N/A | Target: 48.01 MHz
Clock: top|clk | Frequency: N/A | Target: 24.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2824
used logic cells: 800
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UL1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 2824
used logic cells: 800
Translating sdc file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router" --sdf_file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\router --sdf_file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UL1K
Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 2
I1209: Started routing
I1223: Total Nets : 962 
I1212: Iteration  1 :   178 unrouted : 1 seconds
I1212: Iteration  2 :    22 unrouted : 0 seconds
I1212: Iteration  3 :    17 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --splitio  --in-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib" --sdc-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40BT1K.lib --sdc-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\cloud\dev\verilog\tok\lattice\lattice_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Info-1409: Inferred clock at OSCInst0/CLKHF
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 8 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T01.dev" --design "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UL1K --package CM36A --outdir "C:/cloud/dev/verilog/tok/lattice/lattice_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 246856 (241K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
