INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/shuziluoji/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_base.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/shuziluoji/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dpdistram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dpdistram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/shuziluoji/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_dprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_dprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/shuziluoji/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sdpram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/shuziluoji/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_spram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_spram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/shuziluoji/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_sprom.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_sprom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/shuziluoji/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_memory/hdl/xpm_memory_tdpram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xpm_memory_tdpram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.srcs/sources_1/new/speaker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module speaker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.srcs/sources_1/new/title.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module title
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.srcs/sources_1/new/time_text.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_text
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.srcs/sources_1/new/siren2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module siren2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.srcs/sources_1/new/siren1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module siren1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.srcs/sources_1/new/score.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module score
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.srcs/sources_1/new/paratitle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paratitle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.srcs/sources_1/new/font_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.srcs/sources_1/new/start_text.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_text
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.srcs/sources_1/new/game_over.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_over
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v" into library blk_mem_gen_v8_3_3
INFO: [VRFC 10-311] analyzing module STATE_LOGIC_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_muxf7_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_clr_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_pre_v8_3
INFO: [VRFC 10-311] analyzing module beh_vlog_ff_ce_clr_v8_3
INFO: [VRFC 10-311] analyzing module write_netlist_v8_3
INFO: [VRFC 10-311] analyzing module read_netlist_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_write_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_read_wrapper_beh_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_output_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_softecc_output_reg_stage
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3_mem_module
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_3_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.srcs/sources_1/ip/blk_mem_gen_2/sim/blk_mem_gen_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.srcs/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.srcs/sources_1/new/Devider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zjd/police/police.srcs/sources_1/new/text.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module text
ERROR: [VRFC 10-46] speaker_on is already declared [C:/Users/zjd/police/police.srcs/sources_1/new/text.v:15]
ERROR: [VRFC 10-1040] module text ignored due to previous errors [C:/Users/zjd/police/police.srcs/sources_1/new/text.v:3]
INFO: [VRFC 10-163] Analyzing VHDL file "E:/shuziluoji/Xilinx/Vivado/2016.2/data/ip/xpm/xpm_VCOMP.vhd" into library xpm
