// Seed: 4252790233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd11,
    parameter id_2 = 32'd22
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire _id_1;
  logic id_11;
  assign id_3 = id_11;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_11,
      id_11,
      id_6
  );
  integer [-1  -  id_2 : id_1] id_12;
  `define pp_13 0
  wire id_14;
  ;
endmodule
