Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/VIVADO/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6b4aa0193be24b92b80545989d6453ec --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot stimulus_behav xil_defaultlib.stimulus xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_dff
Compiling module xil_defaultlib.T_FF
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.stimulus
Compiling module xil_defaultlib.glbl
Built simulation snapshot stimulus_behav
