//! Abstractions over the Clock and Reset Controller registers of the Tegra X1.
//!
//! See Chapter 5.1 in the Tegra X1 Technical Reference Manual for details.

use tock_registers::{register_structs, registers::*};

// TODO: Bitfields.

register_structs! {
    /// Representation of the CAR registers.
    #[allow(non_snake_case)]
    pub Registers {
        (0x000 => pub CLK_RST_CONTROLLER_RST_SOURCE_0: ReadWrite<u32>),
        (0x004 => pub CLK_RST_CONTROLLER_RST_DEVICES_L_0: ReadWrite<u32>),
        (0x008 => pub CLK_RST_CONTROLLER_RST_DEVICES_H_0: ReadWrite<u32>),
        (0x00C => pub CLK_RST_CONTROLLER_RST_DEVICES_U_0: ReadWrite<u32>),
        (0x010 => pub CLK_RST_CONTROLLER_CLK_OUT_ENB_L_0: ReadWrite<u32>),
        (0x014 => pub CLK_RST_CONTROLLER_CLK_OUT_ENB_H_0: ReadWrite<u32>),
        (0x018 => pub CLK_RST_CONTROLLER_CLK_OUT_ENB_U_0: ReadWrite<u32>),
        (0x01C => _reserved0),
        (0x024 => pub CLK_RST_CONTROLLER_SUPER_CCLK_DIVIDER_0: ReadWrite<u32>),
        (0x028 => pub CLK_RST_CONTROLLER_SCLK_BURST_POLICY_0: ReadWrite<u32>),
        (0x02C => pub CLK_RST_CONTROLLER_SUPER_SCLK_DIVIDER_0: ReadWrite<u32>),
        (0x030 => pub CLK_RST_CONTROLLER_CLK_SYSTEM_RATE_0: ReadWrite<u32>),
        (0x034 => _reserved1),
        (0x044 => pub CLK_RST_CONTROLLER_CLK_MASK_ARM_0: ReadWrite<u32>),
        (0x048 => pub CLK_RST_CONTROLLER_MISC_CLK_ENB_0: ReadWrite<u32>),
        (0x04C => _reserved2),
        (0x050 => pub CLK_RST_CONTROLLER_OSC_CTRL_0: ReadWrite<u32>),
        (0x054 => _reserved3),
        (0x058 => pub CLK_RST_CONTROLLER_OSC_FREQ_DET_0: ReadWrite<u32>),
        (0x05C => pub CLK_RST_CONTROLLER_OSC_FREQ_DET_STATUS_0: ReadOnly<u32>),
        (0x060 => _reserved4),
        (0x068 => pub CLK_RST_CONTROLLER_PLLE_SS_CNTL_0: ReadWrite<u32>),
        (0x06C => pub CLK_RST_CONTROLLER_PLLE_MISC1_0: ReadWrite<u32>),
        (0x070 => _reserved5),
        (0x080 => pub CLK_RST_CONTROLLER_PLLC_BASE_0: ReadWrite<u32>),
        (0x084 => pub CLK_RST_CONTROLLER_PLLC_OUT_0: ReadWrite<u32>),
        (0x088 => pub CLK_RST_CONTROLLER_PLLC_MISC_0: ReadWrite<u32>),
        (0x08C => pub CLK_RST_CONTROLLER_PLLC_MISC_1_0: ReadWrite<u32>),
        (0x090 => pub CLK_RST_CONTROLLER_PLLM_BASE_0: ReadWrite<u32>),
        (0x094 => _reserved6),
        (0x098 => pub CLK_RST_CONTROLLER_PLLM_MISC1_0: ReadWrite<u32>),
        (0x09C => pub CLK_RST_CONTROLLER_PLLM_MISC2_0: ReadWrite<u32>),
        (0x0A0 => pub CLK_RST_CONTROLLER_PLLP_BASE_0: ReadWrite<u32>),
        (0x0A4 => pub CLK_RST_CONTROLLER_PLLP_OUTA_0: ReadWrite<u32>),
        (0x0A8 => pub CLK_RST_CONTROLLER_PLLP_OUTB_0: ReadWrite<u32>),
        (0x0AC => pub CLK_RST_CONTROLLER_PLLP_MISC_0: ReadWrite<u32>),
        (0x0B0 => pub CLK_RST_CONTROLLER_PLLA_BASE_0: ReadWrite<u32>),
        (0x0B4 => pub CLK_RST_CONTROLLER_PLLA_OUT_0: ReadWrite<u32>),
        (0x0B8 => pub CLK_RST_CONTROLLER_PLLA_MISC1_0: ReadWrite<u32>),
        (0x0BC => pub CLK_RST_CONTROLLER_PLLA_MISC_0: ReadWrite<u32>),
        (0x0C0 => pub CLK_RST_CONTROLLER_PLLU_BASE_0: ReadWrite<u32>),
        (0x0C4 => pub CLK_RST_CONTROLLER_PLLU_OUTA_0: ReadWrite<u32>),
        (0x0C8 => pub CLK_RST_CONTROLLER_PLLU_MISC1_0: ReadWrite<u32>),
        (0x0CC => pub CLK_RST_CONTROLLER_PLLU_MISC_0: ReadWrite<u32>),
        (0x0D0 => pub CLK_RST_CONTROLLER_PLLD_BASE_0: ReadWrite<u32>),
        (0x0D4 => _reserved7),
        (0x0D8 => pub CLK_RST_CONTROLLER_PLLD_MISC1_0: ReadWrite<u32>),
        (0x0DC => pub CLK_RST_CONTROLLER_PLLD_MISC_0: ReadWrite<u32>),
        (0x0E0 => pub CLK_RST_CONTROLLER_PLLX_BASE_0: ReadWrite<u32>),
        (0x0E4 => pub CLK_RST_CONTROLLER_PLLX_MISC_0: ReadWrite<u32>),
        (0x0E8 => pub CLK_RST_CONTROLLER_PLLE_BASE_0: ReadWrite<u32>),
        (0x0EC => pub CLK_RST_CONTROLLER_PLLE_MISC_0: ReadWrite<u32>),
        (0x0F0 => pub CLK_RST_CONTROLLER_PLLE_SS_CNTL1_0: ReadWrite<u32>),
        (0x0F4 => pub CLK_RST_CONTROLLER_PLLE_SS_CNTL2_0: ReadWrite<u32>),
        (0x0F8 => pub CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRA_0: ReadWrite<u32>),
        (0x0FC => pub CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRB_0: ReadWrite<u32>),
        (0x100 => pub CLK_RST_CONTROLLER_CLK_SOURCE_I2S2_0: ReadWrite<u32>),
        (0x104 => pub CLK_RST_CONTROLLER_CLK_SOURCE_I2S3_0: ReadWrite<u32>),
        (0x108 => pub CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_OUT_0: ReadWrite<u32>),
        (0x10C => pub CLK_RST_CONTROLLER_CLK_SOURCE_SPDIF_IN_0: ReadWrite<u32>),
        (0x110 => pub CLK_RST_CONTROLLER_CLK_SOURCE_PWM_0: ReadWrite<u32>),
        (0x114 => _reserved8),
        (0x118 => pub CLK_RST_CONTROLLER_CLK_SOURCE_SPI2_0: ReadWrite<u32>),
        (0x11C => pub CLK_RST_CONTROLLER_CLK_SOURCE_SPI3_0: ReadWrite<u32>),
        (0x120 => _reserved9),
        (0x124 => pub CLK_RST_CONTROLLER_CLK_SOURCE_I2C1_0: ReadWrite<u32>),
        (0x128 => pub CLK_RST_CONTROLLER_CLK_SOURCE_I2C5_0: ReadWrite<u32>),
        (0x12C => _reserved10),
        (0x134 => pub CLK_RST_CONTROLLER_CLK_SOURCE_SPI1_0: ReadWrite<u32>),
        (0x138 => pub CLK_RST_CONTROLLER_CLK_SOURCE_DISP1_0: ReadWrite<u32>),
        (0x13C => pub CLK_RST_CONTROLLER_CLK_SOURCE_DISP2_0: ReadWrite<u32>),
        (0x140 => _reserved11),
        (0x144 => pub CLK_RST_CONTROLLER_CLK_SOURCE_ISP_0: ReadWrite<u32>),
        (0x148 => pub CLK_RST_CONTROLLER_CLK_SOURCE_VI_0: ReadWrite<u32>),
        (0x14C => _reserved12),
        (0x150 => pub CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC1_0: ReadWrite<u32>),
        (0x154 => pub CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC2_0: ReadWrite<u32>),
        (0x158 => _reserved13),
        (0x164 => pub CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4_0: ReadWrite<u32>),
        (0x168 => _reserved14),
        (0x178 => pub CLK_RST_CONTROLLER_CLK_SOURCE_UARTA_0: ReadWrite<u32>),
        (0x17C => pub CLK_RST_CONTROLLER_CLK_SOURCE_UARTB_0: ReadWrite<u32>),
        (0x180 => pub CLK_RST_CONTROLLER_CLK_SOURCE_HOST1X_0: ReadWrite<u32>),
        (0x184 => _reserved15),
        (0x198 => pub CLK_RST_CONTROLLER_CLK_SOURCE_I2C2_0: ReadWrite<u32>),
        (0x19C => pub CLK_RST_CONTROLLER_CLK_SOURCE_EMC_0: ReadWrite<u32>),
        (0x1A0 => pub CLK_RST_CONTROLLER_CLK_SOURCE_UARTC_0: ReadWrite<u32>),
        (0x1A4 => _reserved16),
        (0x1A8 => pub CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR_0: ReadWrite<u32>),
        (0x1AC => _reserved17),
        (0x1B4 => pub CLK_RST_CONTROLLER_CLK_SOURCE_SPI4_0: ReadWrite<u32>),
        (0x1B8 => pub CLK_RST_CONTROLLER_CLK_SOURCE_I2C3_0: ReadWrite<u32>),
        (0x1BC => pub CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC3_0: ReadWrite<u32>),
        (0x1C0 => pub CLK_RST_CONTROLLER_CLK_SOURCE_UARTD_0: ReadWrite<u32>),
        (0x1C4 => _reserved18),
        (0x1CC => pub CLK_RST_CONTROLLER_CLK_SOURCE_OWR_0: ReadWrite<u32>),
        (0x1D0 => _reserved19),
        (0x1D4 => pub CLK_RST_CONTROLLER_CLK_SOURCE_CSITE_0: ReadWrite<u32>),
        (0x1D8 => pub CLK_RST_CONTROLLER_CLK_SOURCE_I2S1_0: ReadWrite<u32>),
        (0x1DC => pub CLK_RST_CONTROLLER_CLK_SOURCE_DTV_0: ReadWrite<u32>),
        (0x1E0 => _reserved20),
        (0x1F4 => pub CLK_RST_CONTROLLER_CLK_SOURCE_TSEC_0: ReadWrite<u32>),
        (0x1F8 => pub CLK_RST_CONTROLLER_CLK_SOURCE_LA_0: ReadWrite<u32>),
        (0x1FC => pub CLK_RST_CONTROLLER_CLK_SPARE2_0: ReadWrite<u32>),
        (0x200 => _reserved21),
        (0x280 => pub CLK_RST_CONTROLLER_CLK_OUT_ENB_X_0: ReadWrite<u32>),
        (0x284 => pub CLK_RST_CONTROLLER_CLK_ENB_X_SET_0: ReadWrite<u32>),
        (0x288 => pub CLK_RST_CONTROLLER_CLK_ENB_X_CLR_0: ReadWrite<u32>),
        (0x28C => pub CLK_RST_CONTROLLER_RST_DEVICES_X_0: ReadWrite<u32>),
        (0x290 => pub CLK_RST_CONTROLLER_RST_DEV_X_SET_0: ReadWrite<u32>),
        (0x294 => pub CLK_RST_CONTROLLER_RST_DEV_X_CLR_0: ReadWrite<u32>),
        (0x298 => pub CLK_RST_CONTROLLER_CLK_OUT_ENB_Y_0: ReadWrite<u32>),
        (0x29C => pub CLK_RST_CONTROLLER_CLK_ENB_Y_SET_0: ReadWrite<u32>),
        (0x2A0 => pub CLK_RST_CONTROLLER_CLK_ENB_Y_CLR_0: ReadWrite<u32>),
        (0x2A4 => pub CLK_RST_CONTROLLER_RST_DEVICES_Y_0: ReadWrite<u32>),
        (0x2A8 => pub CLK_RST_CONTROLLER_RST_DEV_Y_SET_0: ReadWrite<u32>),
        (0x2AC => pub CLK_RST_CONTROLLER_RST_DEV_Y_CLR_0: ReadWrite<u32>),
        (0x2B0 => _reserved22),
        (0x2F4 => pub CLK_RST_CONTROLLER_DFLL_BASE_0: ReadWrite<u32>),
        (0x2F8 => _reserved23),
        (0x300 => pub CLK_RST_CONTROLLER_RST_DEV_L_SET_0: ReadWrite<u32>),
        (0x304 => pub CLK_RST_CONTROLLER_RST_DEV_L_CLR_0: ReadWrite<u32>),
        (0x308 => pub CLK_RST_CONTROLLER_RST_DEV_H_SET_0: ReadWrite<u32>),
        (0x30C => pub CLK_RST_CONTROLLER_RST_DEV_H_CLR_0: ReadWrite<u32>),
        (0x310 => pub CLK_RST_CONTROLLER_RST_DEV_U_SET_0: ReadWrite<u32>),
        (0x314 => pub CLK_RST_CONTROLLER_RST_DEV_U_CLR_0: ReadWrite<u32>),
        (0x318 => _reserved24),
        (0x320 => pub CLK_RST_CONTROLLER_CLK_ENB_L_SET_0: ReadWrite<u32>),
        (0x324 => pub CLK_RST_CONTROLLER_CLK_ENB_L_CLR_0: ReadWrite<u32>),
        (0x328 => pub CLK_RST_CONTROLLER_CLK_ENB_H_SET_0: ReadWrite<u32>),
        (0x32C => pub CLK_RST_CONTROLLER_CLK_ENB_H_CLR_0: ReadWrite<u32>),
        (0x330 => pub CLK_RST_CONTROLLER_CLK_ENB_U_SET_0: ReadWrite<u32>),
        (0x334 => pub CLK_RST_CONTROLLER_CLK_ENB_U_CLR_0: ReadWrite<u32>),
        (0x338 => _reserved25),
        (0x33C => pub CLK_RST_CONTROLLER_CCPLEX_PG_SM_OVRD_0: ReadWrite<u32>),
        (0x340 => pub CLK_RST_CONTROLLER_RST_CPU_CMPLX_SET_0: ReadWrite<u32>),
        (0x344 => _reserved26),
        (0x358 => pub CLK_RST_CONTROLLER_RST_DEVICES_V_0: ReadWrite<u32>),
        (0x35C => pub CLK_RST_CONTROLLER_RST_DEVICES_W_0: ReadWrite<u32>),
        (0x360 => pub CLK_RST_CONTROLLER_CLK_OUT_ENB_V_0: ReadWrite<u32>),
        (0x364 => pub CLK_RST_CONTROLLER_CLK_OUT_ENB_W_0: ReadWrite<u32>),
        (0x368 => pub CLK_RST_CONTROLLER_CCLKG_BURST_POLICY_0: ReadWrite<u32>),
        (0x36C => pub CLK_RST_CONTROLLER_SUPER_CCLKG_DIVIDER_0: ReadWrite<u32>),
        (0x370 => pub CLK_RST_CONTROLLER_CCLKLP_BURST_POLICY_0: ReadWrite<u32>),
        (0x374 => pub CLK_RST_CONTROLLER_SUPER_CCLKLP_DIVIDER_0: ReadWrite<u32>),
        (0x378 => pub CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_0: ReadWrite<u32>),
        (0x37C => _reserved27),
        (0x380 => pub CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL_0: ReadWrite<u32>),
        (0x384 => pub CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL1_0: ReadWrite<u32>),
        (0x388 => pub CLK_RST_CONTROLLER_CPU_SOFTRST_CTRL2_0: ReadWrite<u32>),
        (0x38C => _reserved28),
        (0x3A0 => pub CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRC_0: ReadWrite<u32>),
        (0x3A4 => pub CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRD_0: ReadWrite<u32>),
        (0x3A8 => _reserved29),
        (0x3B4 => pub CLK_RST_CONTROLLER_CLK_SOURCE_MSELECT_0: ReadWrite<u32>),
        (0x3B8 => pub CLK_RST_CONTROLLER_CLK_SOURCE_TSENSOR_0: ReadWrite<u32>),
        (0x3BC => pub CLK_RST_CONTROLLER_CLK_SOURCE_I2S4_0: ReadWrite<u32>),
        (0x3C0 => pub CLK_RST_CONTROLLER_CLK_SOURCE_I2S5_0: ReadWrite<u32>),
        (0x3C4 => pub CLK_RST_CONTROLLER_CLK_SOURCE_I2C4_0: ReadWrite<u32>),
        (0x3C8 => _reserved30),
        (0x3D0 => pub CLK_RST_CONTROLLER_CLK_SOURCE_AHUB_0: ReadWrite<u32>),
        (0x3D4 => _reserved31),
        (0x3E4 => pub CLK_RST_CONTROLLER_CLK_SOURCE_HDA2CODEC_2X_0: ReadWrite<u32>),
        (0x3E8 => pub CLK_RST_CONTROLLER_CLK_SOURCE_ACTMON_0: ReadWrite<u32>),
        (0x3EC => pub CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH1_0: ReadWrite<u32>),
        (0x3F0 => pub CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH2_0: ReadWrite<u32>),
        (0x3F4 => pub CLK_RST_CONTROLLER_CLK_SOURCE_EXTPERIPH3_0: ReadWrite<u32>),
        (0x3F8 => _reserved32),
        (0x3FC => pub CLK_RST_CONTROLLER_CLK_SOURCE_I2C_SLOW_0: ReadWrite<u32>),
        (0x400 => pub CLK_RST_CONTROLLER_CLK_SOURCE_SYS_0: ReadWrite<u32>),
        (0x404 => _reserved33),
        (0x410 => pub CLK_RST_CONTROLLER_CLK_SOURCE_SOR1_0: ReadWrite<u32>),
        (0x414 => pub CLK_RST_CONTROLLER_CLK_SOURCE_SOR0_0: ReadWrite<u32>),
        (0x418 => _reserved34),
        (0x420 => pub CLK_RST_CONTROLLER_CLK_SOURCE_SATA_OOB_0: ReadWrite<u32>),
        (0x424 => pub CLK_RST_CONTROLLER_CLK_SOURCE_SATA_0: ReadWrite<u32>),
        (0x428 => pub CLK_RST_CONTROLLER_CLK_SOURCE_HDA_0: ReadWrite<u32>),
        (0x42C => _reserved35),
        (0x430 => pub CLK_RST_CONTROLLER_RST_DEV_V_SET_0: ReadWrite<u32>),
        (0x434 => pub CLK_RST_CONTROLLER_RST_DEV_V_CLR_0: ReadWrite<u32>),
        (0x438 => pub CLK_RST_CONTROLLER_RST_DEV_W_SET_0: ReadWrite<u32>),
        (0x43C => pub CLK_RST_CONTROLLER_RST_DEV_W_CLR_0: ReadWrite<u32>),
        (0x440 => pub CLK_RST_CONTROLLER_CLK_ENB_V_SET_0: ReadWrite<u32>),
        (0x444 => pub CLK_RST_CONTROLLER_CLK_ENB_V_CLR_0: ReadWrite<u32>),
        (0x448 => pub CLK_RST_CONTROLLER_CLK_ENB_W_SET_0: ReadWrite<u32>),
        (0x44C => pub CLK_RST_CONTROLLER_CLK_ENB_W_CLR_0: ReadWrite<u32>),
        (0x450 => pub CLK_RST_CONTROLLER_RST_CPUG_CMPLX_SET_0: ReadWrite<u32>),
        (0x454 => pub CLK_RST_CONTROLLER_RST_CPUG_CMPLX_CLR_0: ReadWrite<u32>),
        (0x458 => _reserved36),
        (0x460 => pub CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_SET_0: ReadWrite<u32>),
        (0x464 => pub CLK_RST_CONTROLLER_CLK_CPUG_CMPLX_CLR_0: ReadWrite<u32>),
        (0x468 => _reserved37),
        (0x470 => pub CLK_RST_CONTROLLER_CPU_CMPLX_STATUS_0: ReadOnly<u32>),
        (0x474 => _reserved38),
        (0x478 => pub CLK_RST_CONTROLLER_INTSTATUS_0: ReadWrite<u32>),
        (0x47C => pub CLK_RST_CONTROLLER_INTMASK_0: ReadWrite<u32>),
        (0x480 => pub CLK_RST_CONTROLLER_UTMIP_PLL_CFG0_0: ReadWrite<u32>),
        (0x484 => pub CLK_RST_CONTROLLER_UTMIP_PLL_CFG1_0: ReadWrite<u32>),
        (0x488 => pub CLK_RST_CONTROLLER_UTMIP_PLL_CFG2_0: ReadWrite<u32>),
        (0x48C => pub CLK_RST_CONTROLLER_PLLE_AUX_0: ReadWrite<u32>),
        (0x490 => pub CLK_RST_CONTROLLER_SATA_PLL_CFG0_0: ReadWrite<u32>),
        (0x494 => pub CLK_RST_CONTROLLER_SATA_PLL_CFG1_0: ReadWrite<u32>),
        (0x498 => pub CLK_RST_CONTROLLER_PCIE_PLL_CFG_0: ReadWrite<u32>),
        (0x49C => pub CLK_RST_CONTROLLER_PROG_AUDIO_DLY_CLK_0: ReadWrite<u32>),
        (0x4A0 => pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S1_0: ReadWrite<u32>),
        (0x4A4 => pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S2_0: ReadWrite<u32>),
        (0x4A8 => pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S3_0: ReadWrite<u32>),
        (0x4AC => pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S4_0: ReadWrite<u32>),
        (0x4B0 => pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_I2S5_0: ReadWrite<u32>),
        (0x4B4 => pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_SPDIF_0: ReadWrite<u32>),
        (0x4B8 => pub CLK_RST_CONTROLLER_PLLD2_BASE_0: ReadWrite<u32>),
        (0x4BC => pub CLK_RST_CONTROLLER_PLLD2_MISC_0: ReadWrite<u32>),
        (0x4C0 => pub CLK_RST_CONTROLLER_UTMIP_PLL_CFG3_0: ReadWrite<u32>),
        (0x4C4 => pub CLK_RST_CONTROLLER_PLLREFE_BASE_0: ReadWrite<u32>),
        (0x4C8 => pub CLK_RST_CONTROLLER_PLLREFE_MISC_0: ReadWrite<u32>),
        (0x4CC => pub CLK_RST_CONTROLLER_PLLREFE_OUT_0: ReadWrite<u32>),
        (0x4D0 => pub CLK_RST_CONTROLLER_CPU_FINETRIM_BYP_0: ReadWrite<u32>),
        (0x4D4 => pub CLK_RST_CONTROLLER_CPU_FINETRIM_SELECT_0: ReadWrite<u32>),
        (0x4D8 => pub CLK_RST_CONTROLLER_CPU_FINETRIM_DR_0: ReadWrite<u32>),
        (0x4DC => pub CLK_RST_CONTROLLER_CPU_FINETRIM_DF_0: ReadWrite<u32>),
        (0x4E0 => pub CLK_RST_CONTROLLER_CPU_FINETRIM_F_0: ReadWrite<u32>),
        (0x4E4 => pub CLK_RST_CONTROLLER_CPU_FINETRIM_R_0: ReadWrite<u32>),
        (0x4E8 => pub CLK_RST_CONTROLLER_PLLC2_BASE_0: ReadWrite<u32>),
        (0x4EC => pub CLK_RST_CONTROLLER_PLLC2_MISC_0_0: ReadWrite<u32>),
        (0x4F0 => pub CLK_RST_CONTROLLER_PLLC2_MISC_1_0: ReadWrite<u32>),
        (0x4F4 => pub CLK_RST_CONTROLLER_PLLC2_MISC_2_0: ReadWrite<u32>),
        (0x4F8 => pub CLK_RST_CONTROLLER_PLLC2_MISC_3_0: ReadWrite<u32>),
        (0x4FC => pub CLK_RST_CONTROLLER_PLLC3_BASE_0: ReadWrite<u32>),
        (0x500 => pub CLK_RST_CONTROLLER_PLLC3_MISC_0_0: ReadWrite<u32>),
        (0x504 => pub CLK_RST_CONTROLLER_PLLC3_MISC_1_0: ReadWrite<u32>),
        (0x508 => pub CLK_RST_CONTROLLER_PLLC3_MISC_2_0: ReadWrite<u32>),
        (0x50C => pub CLK_RST_CONTROLLER_PLLC3_MISC_3_0: ReadWrite<u32>),
        (0x510 => pub CLK_RST_CONTROLLER_PLLX_MISC_1_0: ReadWrite<u32>),
        (0x514 => pub CLK_RST_CONTROLLER_PLLX_MISC_2_0: ReadWrite<u32>),
        (0x518 => pub CLK_RST_CONTROLLER_PLLX_MISC_3_0: ReadWrite<u32>),
        (0x51C => pub CLK_RST_CONTROLLER_XUSBIO_PLL_CFG0_0: ReadWrite<u32>),
        (0x520 => pub CLK_RST_CONTROLLER_XUSBIO_PLL_CFG1_0: ReadWrite<u32>),
        (0x524 => pub CLK_RST_CONTROLLER_PLLE_AUX1_0: ReadWrite<u32>),
        (0x528 => pub CLK_RST_CONTROLLER_PLLP_RESHIFT_0: ReadWrite<u32>),
        (0x52C => pub CLK_RST_CONTROLLER_UTMIPLL_HW_PWRDN_CFG0_0: ReadWrite<u32>),
        (0x530 => pub CLK_RST_CONTROLLER_PLLU_HW_PWRDN_CFG0_0: ReadWrite<u32>),
        (0x534 => pub CLK_RST_CONTROLLER_XUSB_PLL_CFG0_0: ReadWrite<u32>),
        (0x538 => _reserved39),
        (0x53C => pub CLK_RST_CONTROLLER_CLK_CPU_MISC_0: ReadWrite<u32>),
        (0x540 => pub CLK_RST_CONTROLLER_CLK_CPUG_MISC_0: ReadWrite<u32>),
        (0x544 => _reserved40),
        (0x548 => pub CLK_RST_CONTROLLER_PLLX_HW_CTRL_CFG_0: ReadWrite<u32>),
        (0x54C => pub CLK_RST_CONTROLLER_PLLX_SW_RAMP_CFG_0: ReadWrite<u32>),
        (0x550 => pub CLK_RST_CONTROLLER_PLLX_HW_CTRL_STATUS_0: ReadOnly<u32>),
        (0x554 => pub CLK_RST_CONTROLLER_LVL2_CLK_GATE_OVRE_0: ReadWrite<u32>),
        (0x558 => _reserved41),
        (0x55C => pub CLK_RST_CONTROLLER_SPARE_REG0_0: ReadWrite<u32>),
        (0x560 => pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC1_0: ReadWrite<u32>),
        (0x564 => pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC2_0: ReadWrite<u32>),
        (0x568 => _reserved42),
        (0x570 => pub CLK_RST_CONTROLLER_PLLD2_SS_CFG_0: ReadWrite<u32>),
        (0x574 => pub CLK_RST_CONTROLLER_PLLD2_SS_CTRL1_0: ReadWrite<u32>),
        (0x578 => pub CLK_RST_CONTROLLER_PLLD2_SS_CTRL2_0: ReadWrite<u32>),
        (0x57C => _reserved43),
        (0x590 => pub CLK_RST_CONTROLLER_PLLDP_BASE_0: ReadWrite<u32>),
        (0x594 => pub CLK_RST_CONTROLLER_PLLDP_MISC_0: ReadWrite<u32>),
        (0x598 => pub CLK_RST_CONTROLLER_PLLDP_SS_CFG_0: ReadWrite<u32>),
        (0x59C => pub CLK_RST_CONTROLLER_PLLDP_SS_CTRL1_0: ReadWrite<u32>),
        (0x5A0 => pub CLK_RST_CONTROLLER_PLLDP_SS_CTRL2_0: ReadWrite<u32>),
        (0x5A4 => pub CLK_RST_CONTROLLER_PLLC4_BASE_0: ReadWrite<u32>),
        (0x5A8 => pub CLK_RST_CONTROLLER_PLLC4_MISC_0: ReadWrite<u32>),
        (0x5AC => _reserved44),
        (0x5C4 => pub CLK_RST_CONTROLLER_CLK_SPARE0_0: ReadWrite<u32>),
        (0x5C8 => pub CLK_RST_CONTROLLER_CLK_SPARE1_0: ReadWrite<u32>),
        (0x5CC => pub CLK_RST_CONTROLLER_GPU_ISOB_CTRL_0: ReadWrite<u32>),
        (0x5D0 => pub CLK_RST_CONTROLLER_PLLC_MISC_2_0: ReadWrite<u32>),
        (0x5D4 => pub CLK_RST_CONTROLLER_PLLC_MISC_3_0: ReadWrite<u32>),
        (0x5D8 => pub CLK_RST_CONTROLLER_PLLA_MISC2_0: ReadWrite<u32>),
        (0x5DC => _reserved45),
        (0x5E4 => pub CLK_RST_CONTROLLER_PLLC4_OUT_0: ReadWrite<u32>),
        (0x5E8 => pub CLK_RST_CONTROLLER_PLLMB_BASE_0: ReadWrite<u32>),
        (0x5EC => pub CLK_RST_CONTROLLER_PLLMB_MISC1_0: ReadWrite<u32>),
        (0x5F0 => pub CLK_RST_CONTROLLER_PLLX_MISC_4_0: ReadWrite<u32>),
        (0x5F4 => pub CLK_RST_CONTROLLER_PLLX_MISC_5_0: ReadWrite<u32>),
        (0x5F8 => _reserved46),
        (0x600 => pub CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_HOST_0: ReadWrite<u32>),
        (0x604 => pub CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FALCON_0: ReadWrite<u32>),
        (0x608 => pub CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_FS_0: ReadWrite<u32>),
        (0x60C => pub CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_CORE_DEV_0: ReadWrite<u32>),
        (0x610 => pub CLK_RST_CONTROLLER_CLK_SOURCE_XUSB_SS_0: ReadWrite<u32>),
        (0x614 => pub CLK_RST_CONTROLLER_CLK_SOURCE_CILAB_0: ReadWrite<u32>),
        (0x618 => pub CLK_RST_CONTROLLER_CLK_SOURCE_CILCD_0: ReadWrite<u32>),
        (0x61C => pub CLK_RST_CONTROLLER_CLK_SOURCE_CILEF_0: ReadWrite<u32>),
        (0x620 => pub CLK_RST_CONTROLLER_CLK_SOURCE_DSIA_LP_0: ReadWrite<u32>),
        (0x624 => pub CLK_RST_CONTROLLER_CLK_SOURCE_DSIB_LP_0: ReadWrite<u32>),
        (0x628 => pub CLK_RST_CONTROLLER_CLK_SOURCE_ENTROPY_0: ReadWrite<u32>),
        (0x62C => pub CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_REF_0: ReadWrite<u32>),
        (0x630 => pub CLK_RST_CONTROLLER_CLK_SOURCE_DVFS_SOC_0: ReadWrite<u32>),
        (0x634 => _reserved47),
        (0x640 => pub CLK_RST_CONTROLLER_CLK_SOURCE_EMC_LATENCY_0: ReadWrite<u32>),
        (0x644 => pub CLK_RST_CONTROLLER_CLK_SOURCE_SOC_THERM_0: ReadWrite<u32>),
        (0x648 => _reserved48),
        (0x64C => pub CLK_RST_CONTROLLER_CLK_SOURCE_DMIC1_0: ReadWrite<u32>),
        (0x650 => pub CLK_RST_CONTROLLER_CLK_SOURCE_DMIC2_0: ReadWrite<u32>),
        (0x654 => _reserved49),
        (0x658 => pub CLK_RST_CONTROLLER_CLK_SOURCE_VI_SENSOR2_0: ReadWrite<u32>),
        (0x65C => pub CLK_RST_CONTROLLER_CLK_SOURCE_I2C6_0: ReadWrite<u32>),
        (0x660 => pub CLK_RST_CONTROLLER_CLK_SOURCE_MIPIBIF_0: ReadWrite<u32>),
        (0x664 => pub CLK_RST_CONTROLLER_CLK_SOURCE_EMC_DLL_0: ReadWrite<u32>),
        (0x668 => _reserved50),
        (0x66C => pub CLK_RST_CONTROLLER_CLK_SOURCE_UART_FST_MIPI_CAL_0: ReadWrite<u32>),
        (0x670 => _reserved51),
        (0x678 => pub CLK_RST_CONTROLLER_CLK_SOURCE_VIC_0: ReadWrite<u32>),
        (0x67C => pub CLK_RST_CONTROLLER_PLLP_OUTC_0: ReadWrite<u32>),
        (0x680 => pub CLK_RST_CONTROLLER_PLLP_MISC1_0: ReadWrite<u32>),
        (0x684 => _reserved52),
        (0x68C => pub CLK_RST_CONTROLLER_EMC_DIV_CLK_SHAPER_CTRL_0: ReadWrite<u32>),
        (0x690 => pub CLK_RST_CONTROLLER_EMC_PLLC_SHAPER_CTRL_0: ReadWrite<u32>),
        (0x694 => pub CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC_LEGACY_TM_0: ReadWrite<u32>),
        (0x698 => pub CLK_RST_CONTROLLER_CLK_SOURCE_NVDEC_0: ReadWrite<u32>),
        (0x69C => pub CLK_RST_CONTROLLER_CLK_SOURCE_NVJPG_0: ReadWrite<u32>),
        (0x6A0 => pub CLK_RST_CONTROLLER_CLK_SOURCE_NVENC_0: ReadWrite<u32>),
        (0x6A4 => pub CLK_RST_CONTROLLER_PLLA1_BASE_0: ReadWrite<u32>),
        (0x6A8 => pub CLK_RST_CONTROLLER_PLLA1_MISC_0_0: ReadWrite<u32>),
        (0x6AC => pub CLK_RST_CONTROLLER_PLLA1_MISC_1_0: ReadWrite<u32>),
        (0x6B0 => pub CLK_RST_CONTROLLER_PLLA1_MISC_2_0: ReadWrite<u32>),
        (0x6B4 => pub CLK_RST_CONTROLLER_PLLA1_MISC_3_0: ReadWrite<u32>),
        (0x6B8 => pub CLK_RST_CONTROLLER_AUDIO_SYNC_CLK_DMIC3_0: ReadWrite<u32>),
        (0x6BC => pub CLK_RST_CONTROLLER_CLK_SOURCE_DMIC3_0: ReadWrite<u32>),
        (0x6C0 => pub CLK_RST_CONTROLLER_CLK_SOURCE_APE_0: ReadWrite<u32>),
        (0x6C4 => pub CLK_RST_CONTROLLER_CLK_SOURCE_QSPI_0: ReadWrite<u32>),
        (0x6C8 => pub CLK_RST_CONTROLLER_CLK_SOURCE_VI_I2C_0: ReadWrite<u32>),
        (0x6CC => pub CLK_RST_CONTROLLER_CLK_SOURCE_USB2_HSIC_TRK_0: ReadWrite<u32>),
        (0x6D0 => pub CLK_RST_CONTROLLER_CLK_SOURCE_PEX_SATA_USB_RX_BYP_0: ReadWrite<u32>),
        (0x6D4 => pub CLK_RST_CONTROLLER_CLK_SOURCE_MAUD_0: ReadWrite<u32>),
        (0x6D8 => pub CLK_RST_CONTROLLER_CLK_SOURCE_TSECB_0: ReadWrite<u32>),
        (0x6DC => pub CLK_RST_CONTROLLER_CLK_CPUG_MISC1_0: ReadWrite<u32>),
        (0x6E0 => pub CLK_RST_CONTROLLER_ACLK_BURST_POLICY_0: ReadWrite<u32>),
        (0x6E4 => pub CLK_RST_CONTROLLER_SUPER_ACLK_DIVIDER_0: ReadWrite<u32>),
        (0x6E8 => pub CLK_RST_CONTROLLER_NVENC_SUPER_CLK_DIVIDER_0: ReadWrite<u32>),
        (0x6EC => pub CLK_RST_CONTROLLER_VI_SUPER_CLK_DIVIDER_0: ReadWrite<u32>),
        (0x6F0 => pub CLK_RST_CONTROLLER_VIC_SUPER_CLK_DIVIDER_0: ReadWrite<u32>),
        (0x6F4 => pub CLK_RST_CONTROLLER_NVDEC_SUPER_CLK_DIVIDER_0: ReadWrite<u32>),
        (0x6F8 => pub CLK_RST_CONTROLLER_ISP_SUPER_CLK_DIVIDER_0: ReadWrite<u32>),
        (0x6FC => pub CLK_RST_CONTROLLER_ISPB_SUPER_CLK_DIVIDER_0: ReadWrite<u32>),
        (0x700 => pub CLK_RST_CONTROLLER_NVJPG_SUPER_CLK_DIVIDER_0: ReadWrite<u32>),
        (0x704 => pub CLK_RST_CONTROLLER_SE_SUPER_CLK_DIVIDER_0: ReadWrite<u32>),
        (0x708 => pub CLK_RST_CONTROLLER_TSEC_SUPER_CLK_DIVIDER_0: ReadWrite<u32>),
        (0x70C => pub CLK_RST_CONTROLLER_TSECB_SUPER_CLK_DIVIDER_0: ReadWrite<u32>),
        (0x710 => pub CLK_RST_CONTROLLER_CLK_SOURCE_UARTAPE_0: ReadWrite<u32>),
        (0x714 => pub CLK_RST_CONTROLLER_CLK_CPUG_MISC2_0: ReadWrite<u32>),
        (0x718 => pub CLK_RST_CONTROLLER_CLK_SOURCE_DBGAPB_0: ReadWrite<u32>),
        (0x71C => pub CLK_RST_CONTROLLER_CLK_CCPLEX_CC4_RET_CLK_ENB_0: ReadWrite<u32>),
        (0x720 => pub CLK_RST_CONTROLLER_ACTMON_CPU_CLK_0: ReadWrite<u32>),
        (0x724 => pub CLK_RST_CONTROLLER_CLK_SOURCE_EMC_SAFE_0: ReadWrite<u32>),
        (0x728 => pub CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT0_SHAPER_CTRL_0: ReadWrite<u32>),
        (0x72C => pub CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT1_SHAPER_CTRL_0: ReadWrite<u32>),
        (0x730 => pub CLK_RST_CONTROLLER_SDMMC2_PLLC4_OUT2_SHAPER_CTRL_0: ReadWrite<u32>),
        (0x734 => pub CLK_RST_CONTROLLER_SDMMC2_DIV_CLK_SHAPER_CTRL_0: ReadWrite<u32>),
        (0x738 => pub CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT0_SHAPER_CTRL_0: ReadWrite<u32>),
        (0x73C => pub CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT1_SHAPER_CTRL_0: ReadWrite<u32>),
        (0x740 => pub CLK_RST_CONTROLLER_SDMMC4_PLLC4_OUT2_SHAPER_CTRL_0: ReadWrite<u32>),
        (0x744 => pub CLK_RST_CONTROLLER_SDMMC4_DIV_CLK_SHAPER_CTRL_0: ReadWrite<u32>),
        (0x748 => @END),
    }
}

assert_eq_size!(Registers, [u8; 0x748]);
