{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.649752",
   "Default View_TopLeft":"-332,942",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_clk_100MHz -pg 1 -lvl 0 -x 0 -y 1580 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 1600 -defaultsOSRD
preplace port port-id_start_rd -pg 1 -lvl 0 -x 0 -y 1640 -defaultsOSRD
preplace port port-id_start_wr -pg 1 -lvl 0 -x 0 -y 1620 -defaultsOSRD
preplace port port-id_end_wr -pg 1 -lvl 3 -x 790 -y 1720 -defaultsOSRD
preplace port port-id_end_rd -pg 1 -lvl 3 -x 790 -y 1740 -defaultsOSRD
preplace port port-id_end_rd_edge -pg 1 -lvl 3 -x 790 -y 1960 -defaultsOSRD
preplace port port-id_end_wr_edge -pg 1 -lvl 3 -x 790 -y 1940 -defaultsOSRD
preplace port port-id_start_wr_edge -pg 1 -lvl 0 -x 0 -y 1910 -defaultsOSRD
preplace port port-id_start_rd_edge -pg 1 -lvl 0 -x 0 -y 1930 -defaultsOSRD
preplace port port-id_enable_a -pg 1 -lvl 0 -x 0 -y 1490 -defaultsOSRD
preplace port port-id_WrEnable_a -pg 1 -lvl 0 -x 0 -y 1510 -defaultsOSRD
preplace port port-id_Message_FIFO_Read_Valid -pg 1 -lvl 3 -x 790 -y 460 -defaultsOSRD
preplace port port-id_VMU_to_MGU_FIFO_A_Read_Valid -pg 1 -lvl 3 -x 790 -y 150 -defaultsOSRD
preplace port port-id_VMU_to_MGU_FIFO_B_Read_Valid -pg 1 -lvl 3 -x 790 -y 1140 -defaultsOSRD
preplace port port-id_Message_FIFO_Empty -pg 1 -lvl 3 -x 790 -y 620 -defaultsOSRD
preplace port port-id_Message_FIFO_Full -pg 1 -lvl 3 -x 790 -y 640 -defaultsOSRD
preplace port port-id_Message_FIFO_Write -pg 1 -lvl 0 -x 0 -y 450 -defaultsOSRD
preplace port port-id_Message_FIFO_Read -pg 1 -lvl 0 -x 0 -y 530 -defaultsOSRD
preplace port port-id_VMU_to_MGU_FIFO_A_Full -pg 1 -lvl 3 -x 790 -y 20 -defaultsOSRD
preplace port port-id_VMU_to_MGU_FIFO_A_Write -pg 1 -lvl 0 -x 0 -y 140 -defaultsOSRD
preplace port port-id_VMU_to_MGU_FIFO_A_Empty -pg 1 -lvl 3 -x 790 -y 310 -defaultsOSRD
preplace port port-id_VMU_to_MGU_FIFO_A_Read -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_VMU_to_MGU_FIFO_B_Full -pg 1 -lvl 3 -x 790 -y 1010 -defaultsOSRD
preplace port port-id_VMU_to_MGU_FIFO_B_Write -pg 1 -lvl 0 -x 0 -y 1130 -defaultsOSRD
preplace port port-id_VMU_to_MGU_FIFO_B_Read -pg 1 -lvl 0 -x 0 -y 1210 -defaultsOSRD
preplace port port-id_VMU_to_MGU_FIFO_B_Empty -pg 1 -lvl 3 -x 790 -y 1310 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 900 -defaultsOSRD
preplace port port-id_MPU_VMU_FIFO_Read_Valid -pg 1 -lvl 3 -x 790 -y 810 -defaultsOSRD
preplace port port-id_MPU_VMU_FIFO_Full -pg 1 -lvl 3 -x 790 -y 680 -defaultsOSRD
preplace port port-id_MPU_VMU_FIFO_Write -pg 1 -lvl 0 -x 0 -y 800 -defaultsOSRD
preplace port port-id_MPU_VMU_FIFO_Empty -pg 1 -lvl 3 -x 790 -y 970 -defaultsOSRD
preplace port port-id_MPU_VMU_FIFO_Read -pg 1 -lvl 0 -x 0 -y 880 -defaultsOSRD
preplace portBus write_addr -pg 1 -lvl 0 -x 0 -y 1660 -defaultsOSRD
preplace portBus read_addr -pg 1 -lvl 0 -x 0 -y 1700 -defaultsOSRD
preplace portBus write_data -pg 1 -lvl 0 -x 0 -y 1740 -defaultsOSRD
preplace portBus read_data -pg 1 -lvl 3 -x 790 -y 1760 -defaultsOSRD
preplace portBus read_data_edge -pg 1 -lvl 3 -x 790 -y 1980 -defaultsOSRD
preplace portBus write_addr_edge -pg 1 -lvl 0 -x 0 -y 1950 -defaultsOSRD
preplace portBus read_addr_edge -pg 1 -lvl 0 -x 0 -y 1990 -defaultsOSRD
preplace portBus write_data_edge -pg 1 -lvl 0 -x 0 -y 2030 -defaultsOSRD
preplace portBus rburst -pg 1 -lvl 0 -x 0 -y 1720 -defaultsOSRD
preplace portBus rburst_edge -pg 1 -lvl 0 -x 0 -y 2010 -defaultsOSRD
preplace portBus wburst -pg 1 -lvl 0 -x 0 -y 1680 -defaultsOSRD
preplace portBus wburst_edge -pg 1 -lvl 0 -x 0 -y 1970 -defaultsOSRD
preplace portBus addr_a -pg 1 -lvl 0 -x 0 -y 1410 -defaultsOSRD
preplace portBus din_a -pg 1 -lvl 0 -x 0 -y 1450 -defaultsOSRD
preplace portBus dout_a -pg 1 -lvl 3 -x 790 -y 1570 -defaultsOSRD
preplace portBus Message_FIFO_ReadData -pg 1 -lvl 3 -x 790 -y 660 -defaultsOSRD
preplace portBus Message_FIFO_WriteData -pg 1 -lvl 0 -x 0 -y 430 -defaultsOSRD
preplace portBus VMU_to_MGU_FIFO_A_WriteData -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace portBus VMU_to_MGU_FIFO_A_ReadData -pg 1 -lvl 3 -x 790 -y 330 -defaultsOSRD
preplace portBus VMU_to_MGU_FIFO_B_WriteData -pg 1 -lvl 0 -x 0 -y 1110 -defaultsOSRD
preplace portBus VMU_to_MGU_FIFO_B_ReadData -pg 1 -lvl 3 -x 790 -y 1330 -defaultsOSRD
preplace portBus MPU_VMU_FIFO_WriteData -pg 1 -lvl 0 -x 0 -y 780 -defaultsOSRD
preplace portBus MPU_VMU_FIFO_ReadData -pg 1 -lvl 3 -x 790 -y 990 -defaultsOSRD
preplace inst Vertex_Mem_AXIVer -pg 1 -lvl 2 -x 590 -y 1650 -defaultsOSRD
preplace inst Edge_Mem_AXIVer -pg 1 -lvl 2 -x 590 -y 1870 -defaultsOSRD
preplace inst Vertex_AXI_Engine -pg 1 -lvl 1 -x 190 -y 1660 -defaultsOSRD
preplace inst Edge_AXI_Engine -pg 1 -lvl 1 -x 190 -y 1950 -defaultsOSRD
preplace inst BlockTracker -pg 1 -lvl 2 -x 590 -y 1450 -defaultsOSRD
preplace inst Message_FIFO -pg 1 -lvl 2 -x 590 -y 480 -defaultsOSRD
preplace inst VMU_to_MGU_FIFO_A -pg 1 -lvl 2 -x 590 -y 170 -defaultsOSRD
preplace inst VMU_to_MGU_FIFO_B -pg 1 -lvl 2 -x 590 -y 1160 -defaultsOSRD
preplace inst MPU_VMU_FIFO -pg 1 -lvl 2 -x 590 -y 830 -defaultsOSRD
preplace netloc AXI_Engine_0_end_rd 1 1 2 370J 1740 NJ
preplace netloc AXI_Engine_0_end_wr 1 1 2 360J 1730 770J
preplace netloc AXI_Engine_0_read_data 1 1 2 350J 1760 NJ
preplace netloc AXI_Engine_1_end_rd 1 1 2 NJ 1960 NJ
preplace netloc AXI_Engine_1_end_wr 1 1 2 390J 1950 770J
preplace netloc AXI_Engine_1_read_data 1 1 2 NJ 1980 NJ
preplace netloc Message_FIFO_Read_1 1 0 2 NJ 530 NJ
preplace netloc Message_FIFO_WriteData_1 1 0 2 NJ 430 NJ
preplace netloc Message_FIFO_Write_1 1 0 2 NJ 450 NJ
preplace netloc VMU_to_MGU_FIFO_A_Read_1 1 0 2 NJ 220 NJ
preplace netloc VMU_to_MGU_FIFO_A_WriteData_1 1 0 2 NJ 120 NJ
preplace netloc VMU_to_MGU_FIFO_A_Write_1 1 0 2 NJ 140 NJ
preplace netloc VMU_to_MGU_FIFO_A_dout 1 1 2 410 330 NJ
preplace netloc VMU_to_MGU_FIFO_A_empty1 1 1 2 400 320 770J
preplace netloc VMU_to_MGU_FIFO_A_full1 1 1 2 380 20 NJ
preplace netloc VMU_to_MGU_FIFO_B_Read_1 1 0 2 NJ 1210 NJ
preplace netloc VMU_to_MGU_FIFO_B_WriteData_1 1 0 2 NJ 1110 NJ
preplace netloc VMU_to_MGU_FIFO_B_Write_1 1 0 2 NJ 1130 NJ
preplace netloc VMU_to_MGU_FIFO_B_dout 1 1 2 410 1330 NJ
preplace netloc VMU_to_MGU_FIFO_B_empty1 1 1 2 400 1310 NJ
preplace netloc VMU_to_MGU_FIFO_B_full1 1 1 2 410 1010 NJ
preplace netloc WrEnable_a_1 1 0 2 NJ 1510 NJ
preplace netloc addr_a_1 1 0 2 NJ 1410 NJ
preplace netloc blk_mem_gen_0_douta 1 1 2 410 1570 NJ
preplace netloc clk_100MHz_1 1 0 2 30 1800 380
preplace netloc din_a_1 1 0 2 NJ 1450 NJ
preplace netloc enable_a_1 1 0 2 NJ 1490 NJ
preplace netloc fifo_generator_0_dout 1 1 2 400 660 NJ
preplace netloc fifo_generator_0_empty 1 1 2 410 630 770J
preplace netloc fifo_generator_0_full 1 1 2 390 640 NJ
preplace netloc fifo_generator_0_valid 1 2 1 NJ 460
preplace netloc fifo_generator_1_valid 1 2 1 NJ 150
preplace netloc fifo_generator_2_valid 1 2 1 NJ 1140
preplace netloc rburst_1 1 0 1 NJ 1720
preplace netloc rburst_edge_1 1 0 1 NJ 2010
preplace netloc read_addr_1 1 0 1 NJ 1700
preplace netloc read_addr_edge_1 1 0 1 NJ 1990
preplace netloc reset_1 1 0 2 NJ 900 360
preplace netloc resetn_1 1 0 2 20 1810 410
preplace netloc start_rd_1 1 0 1 NJ 1640
preplace netloc start_rd_edge_1 1 0 1 NJ 1930
preplace netloc start_wr_1 1 0 1 NJ 1620
preplace netloc start_wr_edge_1 1 0 1 NJ 1910
preplace netloc wburst_1 1 0 1 NJ 1680
preplace netloc wburst_edge_1 1 0 1 NJ 1970
preplace netloc write_addr_1 1 0 1 NJ 1660
preplace netloc write_addr_edge_1 1 0 1 NJ 1950
preplace netloc write_data_1 1 0 1 NJ 1740
preplace netloc write_data_edge_1 1 0 1 NJ 2030
preplace netloc fifo_generator_0_valid1 1 2 1 NJ 810
preplace netloc fifo_generator_0_full1 1 1 2 410 680 NJ
preplace netloc MPU_VMU_FIFO_WriteData_1 1 0 2 NJ 780 NJ
preplace netloc MPU_VMU_FIFO_Write_1 1 0 2 NJ 800 NJ
preplace netloc fifo_generator_0_empty1 1 1 2 400 980 770J
preplace netloc fifo_generator_0_dout1 1 1 2 410 990 NJ
preplace netloc MPU_VMU_FIFO_Read_1 1 0 2 NJ 880 NJ
preplace netloc AXI_Engine_0_m_axi 1 1 1 N 1630
preplace netloc AXI_Engine_1_m_axi 1 1 1 400 1850n
levelinfo -pg 1 0 190 590 790
pagesize -pg 1 -db -bbox -sgen -330 0 1120 2090
"
}
{
   "da_axi4_cnt":"1",
   "da_board_cnt":"3"
}
