#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000291ee5be540 .scope module, "tb_melay" "tb_melay" 2 5;
 .timescale -9 -12;
v00000291ee602af0_0 .var "clk", 0 0;
v00000291ee602b90_0 .var "in", 0 0;
v00000291ee602c30_0 .net "out", 0 0, v00000291ee5be900_0;  1 drivers
v00000291ee602cd0_0 .var "rst", 0 0;
S_00000291ee5be6d0 .scope module, "dut" "melay" 2 9, 3 3 0, S_00000291ee5be540;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "out";
P_00000291ee5b7570 .param/l "ST_one" 0 3 10, C4<1>;
P_00000291ee5b75a8 .param/l "ST_zero" 0 3 9, C4<0>;
v00000291ee5b7330_0 .net "clk", 0 0, v00000291ee602af0_0;  1 drivers
v00000291ee5b7080_0 .net "in", 0 0, v00000291ee602b90_0;  1 drivers
v00000291ee5be860_0 .var "next_state", 0 0;
v00000291ee5be900_0 .var "out", 0 0;
v00000291ee6029b0_0 .net "rst", 0 0, v00000291ee602cd0_0;  1 drivers
v00000291ee602a50_0 .var "state", 0 0;
E_00000291ee5b8960 .event anyedge, v00000291ee602a50_0, v00000291ee5b7080_0;
E_00000291ee5b8ca0 .event posedge, v00000291ee5b7330_0;
    .scope S_00000291ee5be6d0;
T_0 ;
    %wait E_00000291ee5b8ca0;
    %load/vec4 v00000291ee6029b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291ee602a50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291ee602a50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000291ee5be6d0;
T_1 ;
    %wait E_00000291ee5b8960;
    %load/vec4 v00000291ee602a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v00000291ee5b7080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000291ee5be900_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000291ee5be860_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291ee5be900_0, 0;
    %load/vec4 v00000291ee602a50_0;
    %store/vec4 v00000291ee5be860_0, 0, 1;
T_1.4 ;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v00000291ee5b7080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000291ee5be900_0, 0;
    %load/vec4 v00000291ee602a50_0;
    %store/vec4 v00000291ee5be860_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291ee5be900_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000291ee5be860_0, 0, 1;
T_1.6 ;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000291ee5be540;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v00000291ee602af0_0;
    %inv;
    %store/vec4 v00000291ee602af0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000291ee5be540;
T_3 ;
    %vpi_call 2 14 "$dumpfile", "melay.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000291ee602cd0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291ee602cd0_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291ee602b90_0, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000291ee602b90_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291ee602b90_0, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000291ee602b90_0, 0;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000291ee602b90_0, 0;
    %delay 20000, 0;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_melay.v";
    "./melay.v";
