INFO-FLOW: Workspace C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3 opened at Thu Dec 29 13:15:31 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.876 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.017 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.036 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.152 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./HLS_final_vitis/solution3/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS_final_vitis/solution3/directives.tcl
Execute     set_directive_top -name dpu_keygen dpu_keygen 
INFO: [HLS 200-1510] Running: set_directive_top -name dpu_keygen dpu_keygen 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/wrapper.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling HLS_Final_vitis_src/wrapper.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang HLS_Final_vitis_src/wrapper.cpp -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dpu_keygen -name=dpu_keygen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/.systemc_flag -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/all.directive.json -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.bc -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.115 sec.
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/spu.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling HLS_Final_vitis_src/spu.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang HLS_Final_vitis_src/spu.cpp -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dpu_keygen -name=dpu_keygen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/.systemc_flag -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/all.directive.json -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.139 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.bc -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.101 sec.
INFO: [HLS 200-10] Analyzing design file 'HLS_Final_vitis_src/dpu.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling HLS_Final_vitis_src/dpu.cpp as C++
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang HLS_Final_vitis_src/dpu.cpp -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot Z:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.cpp.clang.err.log 
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute       set_directive_top dpu_keygen -name=dpu_keygen 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/clang.err.log 
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/.systemc_flag 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/.systemc_flag -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/all.directive.json 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/all.directive.json -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.196 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I Z:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.bc -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.104 sec.
WARNING: [HLS 207-5292] unused parameter 'arg' (HLS_Final_vitis_src/dpu.cpp:131:105)
WARNING: [HLS 207-5292] unused parameter 'rb' (HLS_Final_vitis_src/dpu.cpp:422:48)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2 seconds; current allocated memory: 1.455 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.g.bc" "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.g.bc" "C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.g.bc"  
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/wrapper.g.bc C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/spu.g.bc C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu.g.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.0.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.1.lower.bc -only-needed Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.1.lower.bc -only-needed Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.17 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.171 sec.
Execute       run_link_or_opt -opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dpu_keygen -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=dpu_keygen -reflow-float-conversion -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.833 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.836 sec.
Execute       run_link_or_opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.3.fpc.bc -only-needed Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.3.fpc.bc -only-needed Z:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dpu_keygen 
Execute         ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=dpu_keygen -mllvm -hls-db-dir -mllvm C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.lto.bc -hls-platform-db-name=Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_slow -device-resource-info=BRAM_4032.000000_DSP_9216.000000_FF_2592000.000000_LUT_1296000.000000_SLICE_162000.000000_SLR_3.000000_URAM_960.000000 > C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 24.537 sec.
INFO: [HLS 214-210] Disaggregating variable 'dpu' (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_117_1' (HLS_Final_vitis_src/dpu.cpp:117:20) in function 'DPU::read_intt' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:116:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_102_1' (HLS_Final_vitis_src/dpu.cpp:102:20) in function 'DPU::read_ntt' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:101:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_84_1' (HLS_Final_vitis_src/dpu.cpp:84:19) in function 'DPU::write_p4' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:83:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (HLS_Final_vitis_src/dpu.cpp:77:19) in function 'DPU::write_p3' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:76:0)
INFO: [HLS 214-186] Unrolling loop 'DPU_UNIT_LOOP' (HLS_Final_vitis_src/dpu.cpp:384:15) in function 'DPU::dpu_unit' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:383:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_1' (HLS_Final_vitis_src/dpu.cpp:66:19) in function 'DPU::read_p2' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:65:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_59_1' (HLS_Final_vitis_src/dpu.cpp:59:19) in function 'DPU::read_p1' completely with a factor of 256 (HLS_Final_vitis_src/dpu.cpp:58:0)
INFO: [HLS 214-178] Inlining function 'SPU::load64(unsigned char const*)' into 'SPU::shake_absorb(unsigned int, unsigned char const*, unsigned long) (.15)' (HLS_Final_vitis_src/spu.cpp:341:0)
INFO: [HLS 214-178] Inlining function 'SPU::store64(unsigned char*, unsigned long long)' into 'SPU::shake_squeeze(unsigned int, unsigned char*, unsigned long) (.6)' (HLS_Final_vitis_src/spu.cpp:426:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_init() (.18)' into 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' (HLS_Final_vitis_src/spu.cpp:483:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_finalize(unsigned int) (.12)' into 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' (HLS_Final_vitis_src/spu.cpp:483:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_init() (.18)' into 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' (HLS_Final_vitis_src/spu.cpp:326:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_finalize(unsigned int) (.12)' into 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' (HLS_Final_vitis_src/spu.cpp:326:0)
INFO: [HLS 214-178] Inlining function 'SPU::store64(unsigned char*, unsigned long long)' into 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' (HLS_Final_vitis_src/spu.cpp:409:0)
INFO: [HLS 214-178] Inlining function 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' into 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:491:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' into 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:491:0)
INFO: [HLS 214-178] Inlining function 'SPU::stream_init(unsigned int, unsigned char const*, unsigned short) (.27)' into 'SPU::sample_eta(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake_squeezeblocks(unsigned int, unsigned char*, unsigned long) (.24)' into 'SPU::sample_eta(int*, unsigned char const*, unsigned short)' (HLS_Final_vitis_src/spu.cpp:522:0)
INFO: [HLS 214-178] Inlining function 'DPU::read_p5(unsigned char) (.36)' into 'DPU::dpu_pack(unsigned char, unsigned char*, unsigned char*, int, unsigned char, int)' (HLS_Final_vitis_src/dpu.cpp:422:0)
INFO: [HLS 214-178] Inlining function 'DPU::write_p5(unsigned char) (.39)' into 'DPU::dpu_pack(unsigned char, unsigned char*, unsigned char*, int, unsigned char, int)' (HLS_Final_vitis_src/dpu.cpp:422:0)
INFO: [HLS 214-178] Inlining function 'DPU::DPU()' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'SPU::shake(unsigned int, unsigned char*, unsigned long, unsigned char const*, unsigned long)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'SPU::sample_uniform(int*, unsigned char const*, unsigned short)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'DPU::write_Mem(int*, unsigned char)' into 'dpu_keygen(unsigned char*, unsigned char*, unsigned char*)' (HLS_Final_vitis_src/wrapper.cpp:8:0)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_Final_vitis_src/spu.cpp:13:20)
WARNING: [HLS 214-167] The program may have out of bound array access (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.pMem': Complete reshaping on dimension 2. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p1': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p2': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p3': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p4': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
INFO: [HLS 214-248] Applying array_reshape to 'dpu.p5': Complete reshaping on dimension 1. (HLS_Final_vitis_src/wrapper.cpp:10:7)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/spu.cpp:327:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/wrapper.cpp:14:9)
WARNING: [HLS 214-209] Ignoring ALLOCATION pragma, because the corresponding call is removed (HLS_Final_vitis_src/wrapper.cpp:13:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 28.602 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.455 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top dpu_keygen -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.0.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.946 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.954 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.1.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.501 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.2.prechk.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] HLS_Final_vitis_src/dpu.cpp:40: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.547 seconds; current allocated memory: 1.455 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.g.1.bc to C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.o.1.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_436_1' (HLS_Final_vitis_src/spu.cpp:437) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_6' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_436_1' (HLS_Final_vitis_src/spu.cpp:437) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_474_6' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_351_1' (HLS_Final_vitis_src/spu.cpp:352) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_383_6' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_385_7' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'SPU::sample_eta' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_533_2' (HLS_Final_vitis_src/spu.cpp:523) in function 'SPU::sample_eta' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_429_2' (HLS_Final_vitis_src/dpu.cpp:429) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_1' (HLS_Final_vitis_src/dpu.cpp:91) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_441_4' (HLS_Final_vitis_src/dpu.cpp:441) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_454_6' (HLS_Final_vitis_src/dpu.cpp:454) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_1' (HLS_Final_vitis_src/dpu.cpp:91) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_490_8' (HLS_Final_vitis_src/dpu.cpp:490) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_517_10' (HLS_Final_vitis_src/dpu.cpp:517) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_533_12' (HLS_Final_vitis_src/dpu.cpp:533) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_1' (HLS_Final_vitis_src/dpu.cpp:91) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_547_14' (HLS_Final_vitis_src/dpu.cpp:547) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_558_16' (HLS_Final_vitis_src/dpu.cpp:558) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_1' (HLS_Final_vitis_src/dpu.cpp:91) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_572_18' (HLS_Final_vitis_src/dpu.cpp:572) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_597_20' (HLS_Final_vitis_src/dpu.cpp:597) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_609_21' (HLS_Final_vitis_src/dpu.cpp:609) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_612_23' (HLS_Final_vitis_src/dpu.cpp:612) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_622_25' (HLS_Final_vitis_src/dpu.cpp:622) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_627_26' (HLS_Final_vitis_src/dpu.cpp:628) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_1' (HLS_Final_vitis_src/dpu.cpp:91) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_639_27' (HLS_Final_vitis_src/dpu.cpp:639) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_652_29' (HLS_Final_vitis_src/dpu.cpp:652) in function 'DPU::dpu_pack.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_73_1' (HLS_Final_vitis_src/dpu.cpp:73) in function 'DPU::dpu_pack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_429_2' (HLS_Final_vitis_src/dpu.cpp:429) in function 'DPU::dpu_pack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_ADD_LOOP1' (HLS_Final_vitis_src/dpu.cpp:138) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP1' (HLS_Final_vitis_src/dpu.cpp:149) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP2' (HLS_Final_vitis_src/dpu.cpp:157) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_RD_LOOP3' (HLS_Final_vitis_src/dpu.cpp:164) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP1' (HLS_Final_vitis_src/dpu.cpp:175) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP2' (HLS_Final_vitis_src/dpu.cpp:186) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP3' (HLS_Final_vitis_src/dpu.cpp:195) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MONTMUL_LOOP4' (HLS_Final_vitis_src/dpu.cpp:203) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP1' (HLS_Final_vitis_src/dpu.cpp:215) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP2' (HLS_Final_vitis_src/dpu.cpp:226) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP3' (HLS_Final_vitis_src/dpu.cpp:235) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP4' (HLS_Final_vitis_src/dpu.cpp:243) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_MATMUL_LOOP5' (HLS_Final_vitis_src/dpu.cpp:252) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_CADDQ_LOOP1' (HLS_Final_vitis_src/dpu.cpp:265) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_POW2ROUND_LOOP1' (HLS_Final_vitis_src/dpu.cpp:275) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP1' (HLS_Final_vitis_src/dpu.cpp:288) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP2' (HLS_Final_vitis_src/dpu.cpp:298) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP3' (HLS_Final_vitis_src/dpu.cpp:307) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP4' (HLS_Final_vitis_src/dpu.cpp:315) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_NTT_LOOP5' (HLS_Final_vitis_src/dpu.cpp:324) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP1' (HLS_Final_vitis_src/dpu.cpp:337) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP2' (HLS_Final_vitis_src/dpu.cpp:345) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP3' (HLS_Final_vitis_src/dpu.cpp:355) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP4' (HLS_Final_vitis_src/dpu.cpp:364) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'FUNC_INTT_LOOP5' (HLS_Final_vitis_src/dpu.cpp:372) in function 'DPU::dpu_func' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_1' (HLS_Final_vitis_src/dpu.cpp:40) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_41_2' (HLS_Final_vitis_src/dpu.cpp:41) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_4' (HLS_Final_vitis_src/dpu.cpp:43) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_49_6' (HLS_Final_vitis_src/dpu.cpp:49) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_7' (HLS_Final_vitis_src/dpu.cpp:54) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_8' (HLS_Final_vitis_src/dpu.cpp:55) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_56_9' (HLS_Final_vitis_src/dpu.cpp:56) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_503_2' (HLS_Final_vitis_src/spu.cpp:506) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_95_1' (HLS_Final_vitis_src/dpu.cpp:95) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_55_5' (HLS_Final_vitis_src/wrapper.cpp:55) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_321_1' (HLS_Final_vitis_src/spu.cpp:320) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_6' (HLS_Final_vitis_src/wrapper.cpp:60) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_61_7' (HLS_Final_vitis_src/wrapper.cpp:61) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_62_8' (HLS_Final_vitis_src/wrapper.cpp:62) in function 'dpu_keygen' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'dpu_keygen' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_444_2' (HLS_Final_vitis_src/spu.cpp:445) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_453_4' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_467_5' (HLS_Final_vitis_src/spu.cpp:427) in function 'SPU::shake_squeeze' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_417_2' (HLS_Final_vitis_src/spu.cpp:410) in function 'SPU::sample_eta' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_360_2' (HLS_Final_vitis_src/spu.cpp:361) in function 'SPU::shake_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_369_4' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_376_5' (HLS_Final_vitis_src/spu.cpp:342) in function 'SPU::shake_absorb' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'dpu_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze.2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.3' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb.1' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::shake_squeeze' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_21_1' (HLS_Final_vitis_src/spu.cpp:19) in function 'SPU::sample_eta' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_12_1' (HLS_Final_vitis_src/spu.cpp:9) in function 'SPU::shake_absorb' completely with a factor of 8.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (HLS_Final_vitis_src/spu.cpp:328) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 't' (HLS_Final_vitis_src/spu.cpp:328) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 't' (HLS_Final_vitis_src/spu.cpp:328) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 't' (HLS_Final_vitis_src/spu.cpp:328) in dimension 1 completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 16 to 6 for loop 'VITIS_LOOP_376_5' in function 'SPU::shake_absorb.3'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 6 for loop 'VITIS_LOOP_376_5' in function 'SPU::shake_absorb.3'.
Command         transform done; 10.118 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.o.1.tmp.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_ADD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_ADD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_RD_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_RD_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MONTMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MONTMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_MATMUL_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_MATMUL_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_CADDQ_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_CADDQ_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_POW2ROUND_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_POW2ROUND_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_NTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_NTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP1' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP2' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP3' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP4' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 6 for loop 'FUNC_INTT_LOOP5' in function 'DPU::dpu_func'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 5 for loop 'FUNC_INTT_LOOP5' in function 'DPU::dpu_func'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_Final_vitis_src/dpu.cpp:43:28) to (HLS_Final_vitis_src/dpu.cpp:43:20) in function 'dpu_keygen'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (HLS_Final_vitis_src/dpu.cpp:49:28) to (HLS_Final_vitis_src/dpu.cpp:49:20) in function 'dpu_keygen'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (HLS_Final_vitis_src/dpu.cpp:420:1) in function 'DPU::dpu_unit'... converting 17 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'SPU::KeccakF1600_StatePermute' (HLS_Final_vitis_src/spu.cpp:61:1)...70 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DPU::dpu_func' (HLS_Final_vitis_src/dpu.cpp:132:20)...3 expression(s) balanced.
Command         transform done; 1.558 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 12 seconds. CPU system time: 0 seconds. Elapsed time: 11.679 seconds; current allocated memory: 1.455 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.o.2.bc -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_3' (HLS_Final_vitis_src/dpu.cpp:42:27) in function 'dpu_keygen'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_48_5' (HLS_Final_vitis_src/dpu.cpp:48:27) in function 'dpu_keygen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_500_1' (HLS_Final_vitis_src/spu.cpp:0) in function 'dpu_keygen' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_32_2' (HLS_Final_vitis_src/wrapper.cpp:32:39) in function 'dpu_keygen' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_31_1' (HLS_Final_vitis_src/wrapper.cpp:31:37) in function 'dpu_keygen'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_37_3' (HLS_Final_vitis_src/wrapper.cpp:37:37) in function 'dpu_keygen' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_42_4' (HLS_Final_vitis_src/wrapper.cpp:42:37) in function 'dpu_keygen' the outer loop is not a perfect loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb.3' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb.1' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_368_3' (HLS_Final_vitis_src/spu.cpp:342:16) in function 'SPU::shake_absorb' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_530_1' (HLS_Final_vitis_src/spu.cpp:0) in function 'SPU::sample_eta' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_452_5' (HLS_Final_vitis_src/dpu.cpp:452:30) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_489_7' (HLS_Final_vitis_src/dpu.cpp:489:30) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_515_9' (HLS_Final_vitis_src/dpu.cpp:515:30) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_532_11' (HLS_Final_vitis_src/dpu.cpp:532:31) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_545_13' (HLS_Final_vitis_src/dpu.cpp:545:31) in function 'DPU::dpu_pack.4' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_427_1' (HLS_Final_vitis_src/dpu.cpp:427:30) in function 'DPU::dpu_pack' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_MATMUL_LOOP0' (HLS_Final_vitis_src/dpu.cpp:214:27) in function 'DPU::dpu_func' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_NTT_LOOP0' (HLS_Final_vitis_src/dpu.cpp:286:24) in function 'DPU::dpu_func' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'FUNC_INTT_LOOP0' (HLS_Final_vitis_src/dpu.cpp:335:25) in function 'DPU::dpu_func' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'this_pMem' (HLS_Final_vitis_src/dpu.cpp:86:16)
INFO: [HLS 200-472] Inferring partial write operation for 'this_pMem' (HLS_Final_vitis_src/dpu.cpp:79:16)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:384:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:386:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:387:14)
INFO: [HLS 200-472] Inferring partial write operation for 't' 
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:352:14)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:356:18)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:361:18)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:370:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:377:16)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:384:12)
INFO: [HLS 200-472] Inferring partial write operation for 't' (HLS_Final_vitis_src/spu.cpp:386:12)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:387:14)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:321:44)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:402:8)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (HLS_Final_vitis_src/spu.cpp:537:27)
INFO: [HLS 200-472] Inferring partial write operation for 'a' (HLS_Final_vitis_src/spu.cpp:538:40)
INFO: [HLS 200-472] Inferring partial write operation for 'this.0' (HLS_Final_vitis_src/dpu.cpp:91:56)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:40:78)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:41:82)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:44:57)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:50:62)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:54:83)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:55:83)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:56:83)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:321:44)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:402:8)
INFO: [HLS 200-472] Inferring partial write operation for 'spu.s' (HLS_Final_vitis_src/spu.cpp:403:12)
INFO: [HLS 200-472] Inferring partial write operation for 'buf' (HLS_Final_vitis_src/spu.cpp:22:10)
INFO: [HLS 200-472] Inferring partial write operation for 'tmp1' (HLS_Final_vitis_src/spu.cpp:511:16)
INFO: [HLS 200-472] Inferring partial write operation for 'dpu.pMem' (HLS_Final_vitis_src/dpu.cpp:95:56)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:291:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:292:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:293:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:294:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:295:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:296:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:297:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:298:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:299:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:300:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:301:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:302:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:303:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:304:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:305:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:306:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:307:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:308:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:309:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:310:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:311:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:312:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:313:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:314:15)
INFO: [HLS 200-472] Inferring partial write operation for 'this_s' (HLS_Final_vitis_src/spu.cpp:315:15)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'this.0'.
Command         transform done; 4.859 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.861 seconds; current allocated memory: 1.455 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 20.052 sec.
Command     elaborate done; 50.912 sec.
Execute     ap_eval exec zip -j C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'dpu_keygen' ...
Execute       ap_set_top_model dpu_keygen 
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_369_4' to 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_376_5' to 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_383_6' to 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_385_7' to 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1_Pipeline_VITIS_LOOP_12_1' to 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.1' to 'shake_absorb_1'.
WARNING: [SYN 201-103] Legalizing function name 'shake_squeeze.2' to 'shake_squeeze_2'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3_Pipeline_VITIS_LOOP_369_4' to 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3_Pipeline_VITIS_LOOP_376_5' to 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'.
WARNING: [SYN 201-103] Legalizing function name 'shake_absorb.3' to 'shake_absorb_3'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_490_8' to 'dpu_pack_4_Pipeline_VITIS_LOOP_490_8'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_91_1' to 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_73_13' to 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_517_10' to 'dpu_pack_4_Pipeline_VITIS_LOOP_517_10'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_73_15' to 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_547_14' to 'dpu_pack_4_Pipeline_VITIS_LOOP_547_14'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_533_12' to 'dpu_pack_4_Pipeline_VITIS_LOOP_533_12'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_91_14' to 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_73_1' to 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4_Pipeline_VITIS_LOOP_454_6' to 'dpu_pack_4_Pipeline_VITIS_LOOP_454_6'.
WARNING: [SYN 201-103] Legalizing function name 'dpu_pack.4' to 'dpu_pack_4'.
Command       ap_set_top_model done; 0.107 sec.
Execute       get_model_list dpu_keygen -filter all-wo-channel -topdown 
Execute       preproc_iomode -model dpu_keygen 
Execute       preproc_iomode -model dpu_pack.4 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_454_6 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_533_12 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_547_14 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_517_10 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
Execute       preproc_iomode -model dpu_pack.4_Pipeline_VITIS_LOOP_490_8 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       preproc_iomode -model shake_squeeze 
Execute       preproc_iomode -model shake_absorb.3 
Execute       preproc_iomode -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       preproc_iomode -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       preproc_iomode -model dpu_pack 
Execute       preproc_iomode -model dpu_pack_Pipeline_VITIS_LOOP_429_2 
Execute       preproc_iomode -model dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       preproc_iomode -model dpu_func 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       preproc_iomode -model read_intt 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       preproc_iomode -model read_ntt 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       preproc_iomode -model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       preproc_iomode -model write_p4 
Execute       preproc_iomode -model write_p3 
Execute       preproc_iomode -model dpu_unit 
Execute       preproc_iomode -model read_p1 
Execute       preproc_iomode -model read_p2 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       preproc_iomode -model sample_eta 
Execute       preproc_iomode -model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       preproc_iomode -model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       preproc_iomode -model shake_absorb 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       preproc_iomode -model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       preproc_iomode -model shake_squeeze.2 
Execute       preproc_iomode -model shake_absorb.1 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       preproc_iomode -model KeccakF1600_StatePermute 
Execute       preproc_iomode -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       preproc_iomode -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       get_model_list dpu_keygen -filter all-wo-channel 
INFO-FLOW: Model list for configure: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_95_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_95_17 dpu_keygen_Pipeline_VITIS_LOOP_95_18 dpu_keygen_Pipeline_VITIS_LOOP_95_19 read_p2 read_p1 dpu_unit write_p3 write_p4 dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 read_ntt dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 read_intt dpu_func_Pipeline_FUNC_INTT_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_55_5 dpu_pack_Pipeline_VITIS_LOOP_73_1 dpu_pack_Pipeline_VITIS_LOOP_429_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_60_6 dpu_keygen_Pipeline_VITIS_LOOP_61_7 dpu_keygen_Pipeline_VITIS_LOOP_62_8 dpu_pack.4_Pipeline_VITIS_LOOP_490_8 dpu_pack.4_Pipeline_VITIS_LOOP_91_1 dpu_pack.4_Pipeline_VITIS_LOOP_73_13 dpu_pack.4_Pipeline_VITIS_LOOP_517_10 dpu_pack.4_Pipeline_VITIS_LOOP_73_15 dpu_pack.4_Pipeline_VITIS_LOOP_547_14 dpu_pack.4_Pipeline_VITIS_LOOP_533_12 dpu_pack.4_Pipeline_VITIS_LOOP_91_14 dpu_pack.4_Pipeline_VITIS_LOOP_73_1 dpu_pack.4_Pipeline_VITIS_LOOP_454_6 dpu_pack.4 dpu_keygen
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_41_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_54_7 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_55_8 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_56_9 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_321_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Configuring Module : KeccakF1600_StatePermute ...
Execute       set_default_model KeccakF1600_StatePermute 
Execute       apply_spec_resource_limit KeccakF1600_StatePermute 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_383_6 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_385_7 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
INFO-FLOW: Configuring Module : shake_absorb.1_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       apply_spec_resource_limit shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Configuring Module : shake_absorb.1 ...
Execute       set_default_model shake_absorb.1 
Execute       apply_spec_resource_limit shake_absorb.1 
INFO-FLOW: Configuring Module : shake_squeeze.2 ...
Execute       set_default_model shake_squeeze.2 
Execute       apply_spec_resource_limit shake_squeeze.2 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_321_16 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_351_1 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_360_2 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_383_6 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_385_7 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO-FLOW: Configuring Module : shake_absorb_Pipeline_VITIS_LOOP_12_12 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       apply_spec_resource_limit shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO-FLOW: Configuring Module : shake_absorb ...
Execute       set_default_model shake_absorb 
Execute       apply_spec_resource_limit shake_absorb 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_417_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_503_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_95_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_95_1 
INFO-FLOW: Configuring Module : sample_eta_Pipeline_VITIS_LOOP_417_2 ...
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       apply_spec_resource_limit sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO-FLOW: Configuring Module : sample_eta_Pipeline_VITIS_LOOP_533_2 ...
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       apply_spec_resource_limit sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO-FLOW: Configuring Module : sample_eta ...
Execute       set_default_model sample_eta 
Execute       apply_spec_resource_limit sample_eta 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_95_17 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_95_17 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_95_18 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_95_18 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_95_19 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_95_19 
INFO-FLOW: Configuring Module : read_p2 ...
Execute       set_default_model read_p2 
Execute       apply_spec_resource_limit read_p2 
INFO-FLOW: Configuring Module : read_p1 ...
Execute       set_default_model read_p1 
Execute       apply_spec_resource_limit read_p1 
INFO-FLOW: Configuring Module : dpu_unit ...
Execute       set_default_model dpu_unit 
Execute       apply_spec_resource_limit dpu_unit 
INFO-FLOW: Configuring Module : write_p3 ...
Execute       set_default_model write_p3 
Execute       apply_spec_resource_limit write_p3 
INFO-FLOW: Configuring Module : write_p4 ...
Execute       set_default_model write_p4 
Execute       apply_spec_resource_limit write_p4 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO-FLOW: Configuring Module : read_ntt ...
Execute       set_default_model read_ntt 
Execute       apply_spec_resource_limit read_ntt 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_NTT_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_CADDQ_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MATMUL_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_RD_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_RD_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_RD_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_ADD_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO-FLOW: Configuring Module : read_intt ...
Execute       set_default_model read_intt 
Execute       apply_spec_resource_limit read_intt 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO-FLOW: Configuring Module : dpu_func_Pipeline_FUNC_INTT_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       apply_spec_resource_limit dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO-FLOW: Configuring Module : dpu_func ...
Execute       set_default_model dpu_func 
Execute       apply_spec_resource_limit dpu_func 
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'dpu_unit'.
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'read_p1'.
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'write_p3'.
WARNING: [SYN 201-223] Checking resource limit in 'dpu_func': cannot find any callsite of 'write_p4'.
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_55_5 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_55_5 
INFO-FLOW: Configuring Module : dpu_pack_Pipeline_VITIS_LOOP_73_1 ...
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       apply_spec_resource_limit dpu_pack_Pipeline_VITIS_LOOP_73_1 
INFO-FLOW: Configuring Module : dpu_pack_Pipeline_VITIS_LOOP_429_2 ...
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_429_2 
Execute       apply_spec_resource_limit dpu_pack_Pipeline_VITIS_LOOP_429_2 
INFO-FLOW: Configuring Module : dpu_pack ...
Execute       set_default_model dpu_pack 
Execute       apply_spec_resource_limit dpu_pack 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_321_110 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO-FLOW: Configuring Module : shake_absorb.3_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       apply_spec_resource_limit shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Configuring Module : shake_absorb.3_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       apply_spec_resource_limit shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Configuring Module : shake_absorb.3 ...
Execute       set_default_model shake_absorb.3 
Execute       apply_spec_resource_limit shake_absorb.3 
INFO-FLOW: Configuring Module : shake_squeeze ...
Execute       set_default_model shake_squeeze 
Execute       apply_spec_resource_limit shake_squeeze 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_60_6 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_60_6 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_61_7 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_61_7 
INFO-FLOW: Configuring Module : dpu_keygen_Pipeline_VITIS_LOOP_62_8 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       apply_spec_resource_limit dpu_keygen_Pipeline_VITIS_LOOP_62_8 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_490_8 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_490_8 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_490_8 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_91_1 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_73_13 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_517_10 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_517_10 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_517_10 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_73_15 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_547_14 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_547_14 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_547_14 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_533_12 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_533_12 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_533_12 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_91_14 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_73_1 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
INFO-FLOW: Configuring Module : dpu_pack.4_Pipeline_VITIS_LOOP_454_6 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_454_6 
Execute       apply_spec_resource_limit dpu_pack.4_Pipeline_VITIS_LOOP_454_6 
INFO-FLOW: Configuring Module : dpu_pack.4 ...
Execute       set_default_model dpu_pack.4 
Execute       apply_spec_resource_limit dpu_pack.4 
INFO-FLOW: Configuring Module : dpu_keygen ...
Execute       set_default_model dpu_keygen 
Execute       apply_spec_resource_limit dpu_keygen 
INFO-FLOW: Model list for preprocess: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_95_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_95_17 dpu_keygen_Pipeline_VITIS_LOOP_95_18 dpu_keygen_Pipeline_VITIS_LOOP_95_19 read_p2 read_p1 dpu_unit write_p3 write_p4 dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 read_ntt dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 read_intt dpu_func_Pipeline_FUNC_INTT_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_55_5 dpu_pack_Pipeline_VITIS_LOOP_73_1 dpu_pack_Pipeline_VITIS_LOOP_429_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_60_6 dpu_keygen_Pipeline_VITIS_LOOP_61_7 dpu_keygen_Pipeline_VITIS_LOOP_62_8 dpu_pack.4_Pipeline_VITIS_LOOP_490_8 dpu_pack.4_Pipeline_VITIS_LOOP_91_1 dpu_pack.4_Pipeline_VITIS_LOOP_73_13 dpu_pack.4_Pipeline_VITIS_LOOP_517_10 dpu_pack.4_Pipeline_VITIS_LOOP_73_15 dpu_pack.4_Pipeline_VITIS_LOOP_547_14 dpu_pack.4_Pipeline_VITIS_LOOP_533_12 dpu_pack.4_Pipeline_VITIS_LOOP_91_14 dpu_pack.4_Pipeline_VITIS_LOOP_73_1 dpu_pack.4_Pipeline_VITIS_LOOP_454_6 dpu_pack.4 dpu_keygen
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_40_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_41_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_54_7 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_55_8 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_56_9 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_321_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Preprocessing Module: KeccakF1600_StatePermute ...
Execute       set_default_model KeccakF1600_StatePermute 
Execute       cdfg_preprocess -model KeccakF1600_StatePermute 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_383_6 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_385_7 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
INFO-FLOW: Preprocessing Module: shake_absorb.1_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       cdfg_preprocess -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Preprocessing Module: shake_absorb.1 ...
Execute       set_default_model shake_absorb.1 
Execute       cdfg_preprocess -model shake_absorb.1 
Execute       rtl_gen_preprocess shake_absorb.1 
INFO-FLOW: Preprocessing Module: shake_squeeze.2 ...
Execute       set_default_model shake_squeeze.2 
Execute       cdfg_preprocess -model shake_squeeze.2 
Execute       rtl_gen_preprocess shake_squeeze.2 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_321_16 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_351_1 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_12_1 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_360_2 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_383_6 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_385_7 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO-FLOW: Preprocessing Module: shake_absorb_Pipeline_VITIS_LOOP_12_12 ...
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       cdfg_preprocess -model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO-FLOW: Preprocessing Module: shake_absorb ...
Execute       set_default_model shake_absorb 
Execute       cdfg_preprocess -model shake_absorb 
Execute       rtl_gen_preprocess shake_absorb 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_417_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_503_2 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_95_1 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_1 
INFO-FLOW: Preprocessing Module: sample_eta_Pipeline_VITIS_LOOP_417_2 ...
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       cdfg_preprocess -model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       rtl_gen_preprocess sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO-FLOW: Preprocessing Module: sample_eta_Pipeline_VITIS_LOOP_533_2 ...
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       cdfg_preprocess -model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       rtl_gen_preprocess sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO-FLOW: Preprocessing Module: sample_eta ...
Execute       set_default_model sample_eta 
Execute       cdfg_preprocess -model sample_eta 
Execute       rtl_gen_preprocess sample_eta 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_95_17 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_17 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_95_18 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_18 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_95_19 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_19 
INFO-FLOW: Preprocessing Module: read_p2 ...
Execute       set_default_model read_p2 
Execute       cdfg_preprocess -model read_p2 
Execute       rtl_gen_preprocess read_p2 
INFO-FLOW: Preprocessing Module: read_p1 ...
Execute       set_default_model read_p1 
Execute       cdfg_preprocess -model read_p1 
Execute       rtl_gen_preprocess read_p1 
INFO-FLOW: Preprocessing Module: dpu_unit ...
Execute       set_default_model dpu_unit 
Execute       cdfg_preprocess -model dpu_unit 
Execute       rtl_gen_preprocess dpu_unit 
INFO-FLOW: Preprocessing Module: write_p3 ...
Execute       set_default_model write_p3 
Execute       cdfg_preprocess -model write_p3 
Execute       rtl_gen_preprocess write_p3 
INFO-FLOW: Preprocessing Module: write_p4 ...
Execute       set_default_model write_p4 
Execute       cdfg_preprocess -model write_p4 
Execute       rtl_gen_preprocess write_p4 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO-FLOW: Preprocessing Module: read_ntt ...
Execute       set_default_model read_ntt 
Execute       cdfg_preprocess -model read_ntt 
Execute       rtl_gen_preprocess read_ntt 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_NTT_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_CADDQ_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MATMUL_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_RD_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_RD_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_RD_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_ADD_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO-FLOW: Preprocessing Module: read_intt ...
Execute       set_default_model read_intt 
Execute       cdfg_preprocess -model read_intt 
Execute       rtl_gen_preprocess read_intt 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP1 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP2 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP3 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP4 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO-FLOW: Preprocessing Module: dpu_func_Pipeline_FUNC_INTT_LOOP5 ...
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       cdfg_preprocess -model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO-FLOW: Preprocessing Module: dpu_func ...
Execute       set_default_model dpu_func 
Execute       cdfg_preprocess -model dpu_func 
Execute       rtl_gen_preprocess dpu_func 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_55_5 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_55_5 
INFO-FLOW: Preprocessing Module: dpu_pack_Pipeline_VITIS_LOOP_73_1 ...
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       cdfg_preprocess -model dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       rtl_gen_preprocess dpu_pack_Pipeline_VITIS_LOOP_73_1 
INFO-FLOW: Preprocessing Module: dpu_pack_Pipeline_VITIS_LOOP_429_2 ...
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_429_2 
Execute       cdfg_preprocess -model dpu_pack_Pipeline_VITIS_LOOP_429_2 
Execute       rtl_gen_preprocess dpu_pack_Pipeline_VITIS_LOOP_429_2 
INFO-FLOW: Preprocessing Module: dpu_pack ...
Execute       set_default_model dpu_pack 
Execute       cdfg_preprocess -model dpu_pack 
Execute       rtl_gen_preprocess dpu_pack 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_321_110 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO-FLOW: Preprocessing Module: shake_absorb.3_Pipeline_VITIS_LOOP_369_4 ...
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       cdfg_preprocess -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
INFO-FLOW: Preprocessing Module: shake_absorb.3_Pipeline_VITIS_LOOP_376_5 ...
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       cdfg_preprocess -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
INFO-FLOW: Preprocessing Module: shake_absorb.3 ...
Execute       set_default_model shake_absorb.3 
Execute       cdfg_preprocess -model shake_absorb.3 
Execute       rtl_gen_preprocess shake_absorb.3 
INFO-FLOW: Preprocessing Module: shake_squeeze ...
Execute       set_default_model shake_squeeze 
Execute       cdfg_preprocess -model shake_squeeze 
Execute       rtl_gen_preprocess shake_squeeze 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_60_6 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_60_6 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_61_7 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_61_7 
INFO-FLOW: Preprocessing Module: dpu_keygen_Pipeline_VITIS_LOOP_62_8 ...
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       cdfg_preprocess -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_62_8 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_490_8 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_490_8 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_490_8 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_490_8 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_91_1 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_73_13 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_517_10 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_517_10 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_517_10 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_517_10 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_73_15 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_547_14 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_547_14 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_547_14 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_547_14 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_533_12 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_533_12 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_533_12 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_533_12 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_91_14 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_73_1 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
INFO-FLOW: Preprocessing Module: dpu_pack.4_Pipeline_VITIS_LOOP_454_6 ...
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_454_6 
Execute       cdfg_preprocess -model dpu_pack.4_Pipeline_VITIS_LOOP_454_6 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_454_6 
INFO-FLOW: Preprocessing Module: dpu_pack.4 ...
Execute       set_default_model dpu_pack.4 
Execute       cdfg_preprocess -model dpu_pack.4 
Execute       rtl_gen_preprocess dpu_pack.4 
INFO-FLOW: Preprocessing Module: dpu_keygen ...
Execute       set_default_model dpu_keygen 
Execute       cdfg_preprocess -model dpu_keygen 
Execute       rtl_gen_preprocess dpu_keygen 
INFO-FLOW: Model list for synthesis: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_95_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_95_17 dpu_keygen_Pipeline_VITIS_LOOP_95_18 dpu_keygen_Pipeline_VITIS_LOOP_95_19 read_p2 read_p1 dpu_unit write_p3 write_p4 dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 read_ntt dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 read_intt dpu_func_Pipeline_FUNC_INTT_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_55_5 dpu_pack_Pipeline_VITIS_LOOP_73_1 dpu_pack_Pipeline_VITIS_LOOP_429_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_60_6 dpu_keygen_Pipeline_VITIS_LOOP_61_7 dpu_keygen_Pipeline_VITIS_LOOP_62_8 dpu_pack.4_Pipeline_VITIS_LOOP_490_8 dpu_pack.4_Pipeline_VITIS_LOOP_91_1 dpu_pack.4_Pipeline_VITIS_LOOP_73_13 dpu_pack.4_Pipeline_VITIS_LOOP_517_10 dpu_pack.4_Pipeline_VITIS_LOOP_73_15 dpu_pack.4_Pipeline_VITIS_LOOP_547_14 dpu_pack.4_Pipeline_VITIS_LOOP_533_12 dpu_pack.4_Pipeline_VITIS_LOOP_91_14 dpu_pack.4_Pipeline_VITIS_LOOP_73_1 dpu_pack.4_Pipeline_VITIS_LOOP_454_6 dpu_pack.4 dpu_keygen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_40_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_40_1.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_40_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_41_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_41_2.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.179 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_41_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_42_3_VITIS_LOOP_43_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_42_3_VITIS_LOOP_43_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_5_VITIS_LOOP_49_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_54_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_54_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_54_7.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_54_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_55_8.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_55_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_56_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_56_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_56_9.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_56_9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_321_1.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_321_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_8', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_10', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('seedbuf_load_12', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.102 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_369_4.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_369_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model KeccakF1600_StatePermute 
Execute       schedule -model KeccakF1600_StatePermute 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'KeccakF1600_StatePermute': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.556 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.627 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/KeccakF1600_StatePermute.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.16 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/KeccakF1600_StatePermute.sched.adb -f 
INFO-FLOW: Finish scheduling KeccakF1600_StatePermute.
Execute       set_default_model KeccakF1600_StatePermute 
Execute       bind -model KeccakF1600_StatePermute 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.244 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/KeccakF1600_StatePermute.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.55 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/KeccakF1600_StatePermute.bind.adb -f 
INFO-FLOW: Finish binding KeccakF1600_StatePermute.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('seedbuf_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.113 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.769 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_376_5.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_376_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_383_6.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_383_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_385_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_385_7.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_385_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       schedule -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1_Pipeline_VITIS_LOOP_12_1.
Execute       set_default_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       bind -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1_Pipeline_VITIS_LOOP_12_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.1 
Execute       schedule -model shake_absorb.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.1.
Execute       set_default_model shake_absorb.1 
Execute       bind -model shake_absorb.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.231 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.543 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_squeeze_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_squeeze.2 
Execute       schedule -model shake_squeeze.2 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze.2': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze.2': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_8', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_s', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze_2' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('seedbuf_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_2', HLS_Final_vitis_src/spu.cpp:22 on array 'seedbuf' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'seedbuf'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_467_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.116 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.694 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze_2.sched.adb -f 
INFO-FLOW: Finish scheduling shake_squeeze.2.
Execute       set_default_model shake_squeeze.2 
Execute       bind -model shake_squeeze.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.212 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.45 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze_2.bind.adb -f 
INFO-FLOW: Finish binding shake_squeeze.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_321_16.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_321_16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_351_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_351_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_351_1.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_351_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_12_1.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_12_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_360_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_360_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_360_2.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_360_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_369_4.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_369_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_376_5.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_376_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_383_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_383_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_383_6.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_383_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_385_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_385_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_385_7.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_385_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       schedule -model shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb_Pipeline_VITIS_LOOP_12_12.
Execute       set_default_model shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       bind -model shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb_Pipeline_VITIS_LOOP_12_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb 
Execute       schedule -model shake_absorb 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.
Execute       set_default_model shake_absorb 
Execute       bind -model shake_absorb 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.253 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.581 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_417_2'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_10_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_1', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_12_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_3', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_14_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_5', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_417_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.105 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.732 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_417_2.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_417_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_503_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln514', HLS_Final_vitis_src/spu.cpp:514)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' (loop 'VITIS_LOOP_503_2'): Unable to schedule 'load' operation ('buf_load_2', HLS_Final_vitis_src/spu.cpp:508) on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' (loop 'VITIS_LOOP_503_2'): Unable to schedule 'load' operation ('buf_load_2', HLS_Final_vitis_src/spu.cpp:508) on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_503_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.167 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_503_2.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_503_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_95_1.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_95_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       schedule -model sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_417_2'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_1', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_3', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
WARNING: [HLS 200-885] The II Violation in module 'sample_eta_Pipeline_VITIS_LOOP_417_2' (loop 'VITIS_LOOP_417_2'): Unable to schedule 'store' operation ('buf_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_5', HLS_Final_vitis_src/spu.cpp:22 on array 'buf_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_417_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.111 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.193 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.sched.adb -f 
INFO-FLOW: Finish scheduling sample_eta_Pipeline_VITIS_LOOP_417_2.
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       bind -model sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.bind.adb -f 
INFO-FLOW: Finish binding sample_eta_Pipeline_VITIS_LOOP_417_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta_Pipeline_VITIS_LOOP_533_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       schedule -model sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_533_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln539', HLS_Final_vitis_src/spu.cpp:539)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_533_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.sched.adb -f 
INFO-FLOW: Finish scheduling sample_eta_Pipeline_VITIS_LOOP_533_2.
Execute       set_default_model sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       bind -model sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.bind.adb -f 
INFO-FLOW: Finish binding sample_eta_Pipeline_VITIS_LOOP_533_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sample_eta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sample_eta 
Execute       schedule -model sample_eta 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta.sched.adb -f 
INFO-FLOW: Finish scheduling sample_eta.
Execute       set_default_model sample_eta 
Execute       bind -model sample_eta 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.593 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.556 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta.bind.adb -f 
INFO-FLOW: Finish binding sample_eta.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_95_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.655 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_95_17.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_95_17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_95_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_95_18.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_95_18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_95_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_95_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_95_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_95_19.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_95_19.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_p2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_p2 
Execute       schedule -model read_p2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_p2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'read_p2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p2.sched.adb -f 
INFO-FLOW: Finish scheduling read_p2.
Execute       set_default_model read_p2 
Execute       bind -model read_p2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p2.bind.adb -f 
INFO-FLOW: Finish binding read_p2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_p1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_p1 
Execute       schedule -model read_p1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'read_p1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p1.sched.adb -f 
INFO-FLOW: Finish scheduling read_p1.
Execute       set_default_model read_p1 
Execute       bind -model read_p1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p1.bind.adb -f 
INFO-FLOW: Finish binding read_p1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_unit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_unit 
Execute       schedule -model dpu_unit 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dpu_unit'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'dpu_unit'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 5.203 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.244 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_unit.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.151 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_unit.sched.adb -f 
Command       db_write done; 0.606 sec.
INFO-FLOW: Finish scheduling dpu_unit.
Execute       set_default_model dpu_unit 
Execute       bind -model dpu_unit 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.245 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.002 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_unit.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 4.833 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_unit.bind.adb -f 
Command       db_write done; 0.798 sec.
INFO-FLOW: Finish binding dpu_unit.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_p3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_p3 
Execute       schedule -model write_p3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_p3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'write_p3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.708 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p3.sched.adb -f 
INFO-FLOW: Finish scheduling write_p3.
Execute       set_default_model write_p3 
Execute       bind -model write_p3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p3.bind.adb -f 
INFO-FLOW: Finish binding write_p3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_p4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_p4 
Execute       schedule -model write_p4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_p4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'write_p4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p4.sched.adb -f 
INFO-FLOW: Finish scheduling write_p4.
Execute       set_default_model write_p4 
Execute       bind -model write_p4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p4.bind.adb -f 
INFO-FLOW: Finish binding write_p4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln292', HLS_Final_vitis_src/dpu.cpp:292) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:290) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln292', HLS_Final_vitis_src/dpu.cpp:292) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:290) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln292', HLS_Final_vitis_src/dpu.cpp:292) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:290) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' (loop 'FUNC_NTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln293', HLS_Final_vitis_src/dpu.cpp:293) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:290) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'FUNC_NTT_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.136 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.344 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.371 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.696 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln302', HLS_Final_vitis_src/dpu.cpp:302) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:300) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln302', HLS_Final_vitis_src/dpu.cpp:302) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:300) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' (loop 'FUNC_NTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln302', HLS_Final_vitis_src/dpu.cpp:302) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:300) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_NTT_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.103 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.841 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.305 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.329 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.678 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln311', HLS_Final_vitis_src/dpu.cpp:311) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:309) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln311', HLS_Final_vitis_src/dpu.cpp:311) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:309) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' (loop 'FUNC_NTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln311', HLS_Final_vitis_src/dpu.cpp:311) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:309) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_NTT_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.119 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 3.837 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.295 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.318 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.676 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:318) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:317) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:318) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:317) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret6', HLS_Final_vitis_src/dpu.cpp:318) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:317) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln320', HLS_Final_vitis_src/dpu.cpp:320) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:317) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' (loop 'FUNC_NTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln320', HLS_Final_vitis_src/dpu.cpp:320) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:317) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'FUNC_NTT_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.164 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.881 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP4.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.359 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.389 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.685 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_ntt 
Execute       schedule -model read_ntt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_ntt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'read_ntt'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.177 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.905 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_ntt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_ntt.sched.adb -f 
INFO-FLOW: Finish scheduling read_ntt.
Execute       set_default_model read_ntt 
Execute       bind -model read_ntt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_ntt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_ntt.bind.adb -f 
INFO-FLOW: Finish binding read_ntt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       schedule -model dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_NTT_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln328', HLS_Final_vitis_src/dpu.cpp:328) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:326) to 'read_ntt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln328', HLS_Final_vitis_src/dpu.cpp:328) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:326) to 'read_ntt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' (loop 'FUNC_NTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln328', HLS_Final_vitis_src/dpu.cpp:328) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:326) to 'read_ntt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_NTT_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.111 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_NTT_LOOP5.
Execute       set_default_model dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       bind -model dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.3 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.324 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.676 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_NTT_LOOP5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_POW2ROUND_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln279', HLS_Final_vitis_src/dpu.cpp:279) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:277) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln279', HLS_Final_vitis_src/dpu.cpp:279) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:277) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln279', HLS_Final_vitis_src/dpu.cpp:279) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:277) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' (loop 'FUNC_POW2ROUND_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln280', HLS_Final_vitis_src/dpu.cpp:280) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:277) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'FUNC_POW2ROUND_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.155 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.874 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.313 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.342 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.666 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_CADDQ_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln269', HLS_Final_vitis_src/dpu.cpp:269) to 'write_p3' and 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln269', HLS_Final_vitis_src/dpu.cpp:269) to 'write_p3' and 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' (loop 'FUNC_CADDQ_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln269', HLS_Final_vitis_src/dpu.cpp:269) to 'write_p3' and 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:267) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_CADDQ_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.114 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.824 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_CADDQ_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.311 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.333 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.668 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_CADDQ_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:218) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:217) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:218) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:217) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret22', HLS_Final_vitis_src/dpu.cpp:218) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:217) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln220', HLS_Final_vitis_src/dpu.cpp:220) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:217) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln220', HLS_Final_vitis_src/dpu.cpp:220) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:217) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' (loop 'FUNC_MATMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('_ln221', HLS_Final_vitis_src/dpu.cpp:221) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:217) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 8, loop 'FUNC_MATMUL_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.177 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.889 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.327 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.359 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.681 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln230', HLS_Final_vitis_src/dpu.cpp:230) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:228) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln230', HLS_Final_vitis_src/dpu.cpp:230) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:228) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' (loop 'FUNC_MATMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln230', HLS_Final_vitis_src/dpu.cpp:230) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:228) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_MATMUL_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.115 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.842 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.334 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.356 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.662 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln239', HLS_Final_vitis_src/dpu.cpp:239) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:237) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln239', HLS_Final_vitis_src/dpu.cpp:239) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:237) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' (loop 'FUNC_MATMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln239', HLS_Final_vitis_src/dpu.cpp:239) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:237) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_MATMUL_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.117 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.823 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.309 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.332 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.667 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:246) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:245) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:246) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:245) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret18', HLS_Final_vitis_src/dpu.cpp:246) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:245) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln248', HLS_Final_vitis_src/dpu.cpp:248) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:245) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' (loop 'FUNC_MATMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln248', HLS_Final_vitis_src/dpu.cpp:248) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:245) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'FUNC_MATMUL_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.177 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.889 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP4.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.317 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.345 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.67 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       schedule -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MATMUL_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret15', HLS_Final_vitis_src/dpu.cpp:255) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:254) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret15', HLS_Final_vitis_src/dpu.cpp:255) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:254) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret15', HLS_Final_vitis_src/dpu.cpp:255) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:254) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln258', HLS_Final_vitis_src/dpu.cpp:258) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:254) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' (loop 'FUNC_MATMUL_LOOP5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln258', HLS_Final_vitis_src/dpu.cpp:258) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:254) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'FUNC_MATMUL_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.186 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.904 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MATMUL_LOOP5.
Execute       set_default_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       bind -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.356 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.385 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.66 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MATMUL_LOOP5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret3', HLS_Final_vitis_src/dpu.cpp:178) to 'read_p2' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:177) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret3', HLS_Final_vitis_src/dpu.cpp:178) to 'read_p2' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:177) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret3', HLS_Final_vitis_src/dpu.cpp:178) to 'read_p2' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:177) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln180', HLS_Final_vitis_src/dpu.cpp:180) to 'write_p3' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:177) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln180', HLS_Final_vitis_src/dpu.cpp:180) to 'write_p3' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:177) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' (loop 'FUNC_MONTMUL_LOOP1'): Unable to enforce a carried dependence constraint (II = 6, distance = 1, offset = 1) between 'call' operation ('_ln181', HLS_Final_vitis_src/dpu.cpp:181) to 'write_p4' and 'call' operation ('call_ret2', HLS_Final_vitis_src/dpu.cpp:177) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 8, loop 'FUNC_MONTMUL_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.183 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.891 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.342 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.373 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.686 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln190', HLS_Final_vitis_src/dpu.cpp:190) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:188) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln190', HLS_Final_vitis_src/dpu.cpp:190) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:188) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' (loop 'FUNC_MONTMUL_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln190', HLS_Final_vitis_src/dpu.cpp:190) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:188) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_MONTMUL_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.123 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.859 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.344 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.366 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.673 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln199', HLS_Final_vitis_src/dpu.cpp:199) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:197) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln199', HLS_Final_vitis_src/dpu.cpp:199) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:197) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' (loop 'FUNC_MONTMUL_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln199', HLS_Final_vitis_src/dpu.cpp:199) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:197) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_MONTMUL_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.129 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.849 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.312 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.335 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.646 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       schedule -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_MONTMUL_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:206) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:205) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:206) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:205) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret11', HLS_Final_vitis_src/dpu.cpp:206) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:205) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln208', HLS_Final_vitis_src/dpu.cpp:208) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:205) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' (loop 'FUNC_MONTMUL_LOOP4'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln208', HLS_Final_vitis_src/dpu.cpp:208) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:205) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'FUNC_MONTMUL_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.189 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.883 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.
Execute       set_default_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       bind -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.321 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.35 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.665 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln153', HLS_Final_vitis_src/dpu.cpp:153) to 'write_p3' and 'call' operation ('call_ret8', HLS_Final_vitis_src/dpu.cpp:151) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln153', HLS_Final_vitis_src/dpu.cpp:153) to 'write_p3' and 'call' operation ('call_ret8', HLS_Final_vitis_src/dpu.cpp:151) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP1' (loop 'FUNC_RD_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln153', HLS_Final_vitis_src/dpu.cpp:153) to 'write_p3' and 'call' operation ('call_ret8', HLS_Final_vitis_src/dpu.cpp:151) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_RD_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.16 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.875 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_RD_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.314 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.338 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.665 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_RD_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln161', HLS_Final_vitis_src/dpu.cpp:161) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:159) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln161', HLS_Final_vitis_src/dpu.cpp:161) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:159) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP2' (loop 'FUNC_RD_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln161', HLS_Final_vitis_src/dpu.cpp:161) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:159) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_RD_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.133 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.848 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_RD_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.321 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.344 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.647 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_RD_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_RD_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_RD_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret1', HLS_Final_vitis_src/dpu.cpp:167) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:166) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret1', HLS_Final_vitis_src/dpu.cpp:167) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:166) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret1', HLS_Final_vitis_src/dpu.cpp:167) to 'read_p2' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:166) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln169', HLS_Final_vitis_src/dpu.cpp:169) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:166) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_RD_LOOP3' (loop 'FUNC_RD_LOOP3'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln169', HLS_Final_vitis_src/dpu.cpp:169) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:166) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'FUNC_RD_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.193 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.89 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_RD_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.32 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.349 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.669 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_RD_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_ADD_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p2' and 'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:140) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p2' and 'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:140) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret5', HLS_Final_vitis_src/dpu.cpp:141) to 'read_p2' and 'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:140) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln143', HLS_Final_vitis_src/dpu.cpp:143) to 'write_p3' and 'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:140) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' (loop 'FUNC_ADD_LOOP1'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln143', HLS_Final_vitis_src/dpu.cpp:143) to 'write_p3' and 'call' operation ('call_ret4', HLS_Final_vitis_src/dpu.cpp:140) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'FUNC_ADD_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.201 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.925 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_ADD_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.322 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.352 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.687 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_ADD_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_intt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_intt 
Execute       schedule -model read_intt 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_intt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'read_intt'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.183 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.923 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_intt.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_intt.sched.adb -f 
INFO-FLOW: Finish scheduling read_intt.
Execute       set_default_model read_intt 
Execute       bind -model read_intt 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_intt.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_intt.bind.adb -f 
INFO-FLOW: Finish binding read_intt.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln341', HLS_Final_vitis_src/dpu.cpp:341) to 'write_p3' and 'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:339) to 'read_intt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln341', HLS_Final_vitis_src/dpu.cpp:341) to 'write_p3' and 'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:339) to 'read_intt'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' (loop 'FUNC_INTT_LOOP1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln341', HLS_Final_vitis_src/dpu.cpp:341) to 'write_p3' and 'call' operation ('call_ret17', HLS_Final_vitis_src/dpu.cpp:339) to 'read_intt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_INTT_LOOP1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.154 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP1.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.392 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.415 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.674 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP2'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln349', HLS_Final_vitis_src/dpu.cpp:349) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:347) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln349', HLS_Final_vitis_src/dpu.cpp:349) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:347) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln349', HLS_Final_vitis_src/dpu.cpp:349) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:347) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' (loop 'FUNC_INTT_LOOP2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln350', HLS_Final_vitis_src/dpu.cpp:350) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:347) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 6, loop 'FUNC_INTT_LOOP2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.164 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.892 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP2.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.334 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.36 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.678 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP3'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln359', HLS_Final_vitis_src/dpu.cpp:359) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:357) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln359', HLS_Final_vitis_src/dpu.cpp:359) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:357) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' (loop 'FUNC_INTT_LOOP3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln359', HLS_Final_vitis_src/dpu.cpp:359) to 'write_p3' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:357) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_INTT_LOOP3'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.881 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP3.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.316 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.339 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.667 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP4'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('_ln368', HLS_Final_vitis_src/dpu.cpp:368) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:366) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('_ln368', HLS_Final_vitis_src/dpu.cpp:368) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:366) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' (loop 'FUNC_INTT_LOOP4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('_ln368', HLS_Final_vitis_src/dpu.cpp:368) to 'write_p4' and 'call' operation ('call_ret', HLS_Final_vitis_src/dpu.cpp:366) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'FUNC_INTT_LOOP4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.157 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.878 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP4.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.349 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.372 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.673 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       schedule -model dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FUNC_INTT_LOOP5'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:375) to 'read_p2' and 'call' operation ('call_ret24', HLS_Final_vitis_src/dpu.cpp:374) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:375) to 'read_p2' and 'call' operation ('call_ret24', HLS_Final_vitis_src/dpu.cpp:374) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation ('call_ret25', HLS_Final_vitis_src/dpu.cpp:375) to 'read_p2' and 'call' operation ('call_ret24', HLS_Final_vitis_src/dpu.cpp:374) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation ('_ln377', HLS_Final_vitis_src/dpu.cpp:377) to 'write_p3' and 'call' operation ('call_ret24', HLS_Final_vitis_src/dpu.cpp:374) to 'read_p1'.
WARNING: [HLS 200-880] The II Violation in module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' (loop 'FUNC_INTT_LOOP5'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 1) between 'call' operation ('_ln377', HLS_Final_vitis_src/dpu.cpp:377) to 'write_p3' and 'call' operation ('call_ret24', HLS_Final_vitis_src/dpu.cpp:374) to 'read_p1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 6, Depth = 7, loop 'FUNC_INTT_LOOP5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.194 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.923 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func_Pipeline_FUNC_INTT_LOOP5.
Execute       set_default_model dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       bind -model dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.343 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.372 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.729 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.bind.adb -f 
INFO-FLOW: Finish binding dpu_func_Pipeline_FUNC_INTT_LOOP5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_func 
Execute       schedule -model dpu_func 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.448 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.232 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.475 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_func.
Execute       set_default_model dpu_func 
Execute       bind -model dpu_func 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 30.908 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 31 seconds. CPU system time: 0 seconds. Elapsed time: 31.425 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 91.7 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func.bind.adb -f 
INFO-FLOW: Finish binding dpu_func.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_55_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_55_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 92 seconds. CPU system time: 0 seconds. Elapsed time: 91.881 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_55_5.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_55_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       schedule -model dpu_pack_Pipeline_VITIS_LOOP_73_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack_Pipeline_VITIS_LOOP_73_1.
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       bind -model dpu_pack_Pipeline_VITIS_LOOP_73_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack_Pipeline_VITIS_LOOP_73_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_Pipeline_VITIS_LOOP_429_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_429_2 
Execute       schedule -model dpu_pack_Pipeline_VITIS_LOOP_429_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_429_2'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_Pipeline_VITIS_LOOP_429_2' (loop 'VITIS_LOOP_429_2'): Unable to schedule 'store' operation ('pk_addr_5_write_ln431', HLS_Final_vitis_src/dpu.cpp:431) of variable 'or_ln431_1', HLS_Final_vitis_src/dpu.cpp:431 on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_Pipeline_VITIS_LOOP_429_2' (loop 'VITIS_LOOP_429_2'): Unable to schedule 'store' operation ('pk_addr_7_write_ln433', HLS_Final_vitis_src/dpu.cpp:433) of variable 'or_ln433_1', HLS_Final_vitis_src/dpu.cpp:433 on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_429_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.159 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_429_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_429_2.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack_Pipeline_VITIS_LOOP_429_2.
Execute       set_default_model dpu_pack_Pipeline_VITIS_LOOP_429_2 
Execute       bind -model dpu_pack_Pipeline_VITIS_LOOP_429_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_429_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_429_2.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack_Pipeline_VITIS_LOOP_429_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack 
Execute       schedule -model dpu_pack 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.
Execute       set_default_model dpu_pack 
Execute       bind -model dpu_pack 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.127 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_321_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_321_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_321_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_321_110.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_321_110.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       schedule -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_369_4'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' (loop 'VITIS_LOOP_369_4'): Unable to schedule 'load' operation ('pk_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_369_4'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.167 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.3_Pipeline_VITIS_LOOP_369_4.
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       bind -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.3_Pipeline_VITIS_LOOP_369_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       schedule -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_376_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_1', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_3', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pk'.
WARNING: [HLS 200-885] The II Violation in module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' (loop 'VITIS_LOOP_376_5'): Unable to schedule 'load' operation ('pk_load_5', HLS_Final_vitis_src/spu.cpp:13) on array 'pk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_376_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.174 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.3_Pipeline_VITIS_LOOP_376_5.
Execute       set_default_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       bind -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.109 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.3_Pipeline_VITIS_LOOP_376_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_absorb_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_absorb.3 
Execute       schedule -model shake_absorb.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3.sched.adb -f 
INFO-FLOW: Finish scheduling shake_absorb.3.
Execute       set_default_model shake_absorb.3 
Execute       bind -model shake_absorb.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.244 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.473 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3.bind.adb -f 
INFO-FLOW: Finish binding shake_absorb.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shake_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model shake_squeeze 
Execute       schedule -model shake_squeeze 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'shake_squeeze': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_467_5'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_1_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_s', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'out_r'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_3_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_6', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'out_r'.
WARNING: [HLS 200-885] The II Violation in module 'shake_squeeze' (loop 'VITIS_LOOP_467_5'): Unable to schedule 'store' operation ('out_addr_5_write_ln22', HLS_Final_vitis_src/spu.cpp:22) of variable 'trunc_ln22_8', HLS_Final_vitis_src/spu.cpp:22 on array 'out_r' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'out_r'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'VITIS_LOOP_467_5'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.227 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.764 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze.sched.adb -f 
INFO-FLOW: Finish scheduling shake_squeeze.
Execute       set_default_model shake_squeeze 
Execute       bind -model shake_squeeze 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.286 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.492 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze.bind.adb -f 
INFO-FLOW: Finish binding shake_squeeze.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.639 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_60_6.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.104 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_60_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_61_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_61_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_61_7.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_61_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       schedule -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_62_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_62_8'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen_Pipeline_VITIS_LOOP_62_8.
Execute       set_default_model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       bind -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen_Pipeline_VITIS_LOOP_62_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_490_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_490_8 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_490_8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_490_8'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_490_8' (loop 'VITIS_LOOP_490_8'): Unable to schedule 'load' operation ('sk_load_5', HLS_Final_vitis_src/dpu.cpp:492) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_490_8' (loop 'VITIS_LOOP_490_8'): Unable to schedule 'load' operation ('sk_load_7', HLS_Final_vitis_src/dpu.cpp:493) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_490_8' (loop 'VITIS_LOOP_490_8'): Unable to schedule 'load' operation ('sk_load_9', HLS_Final_vitis_src/dpu.cpp:495) on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_490_8' (loop 'VITIS_LOOP_490_8'): Unable to schedule 'load' operation ('sk_load_11', HLS_Final_vitis_src/dpu.cpp:496) on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_490_8' (loop 'VITIS_LOOP_490_8'): Unable to schedule 'load' operation ('sk_load_13', HLS_Final_vitis_src/dpu.cpp:497) on array 'sk' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_490_8' (loop 'VITIS_LOOP_490_8'): Unable to schedule 'load' operation ('sk_load_15', HLS_Final_vitis_src/dpu.cpp:498) on array 'sk' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'and' operation ('and_ln506') to 'or' operation ('or_ln506') (combination delay: 7.75721 ns) to honor II or Latency constraint in region 'VITIS_LOOP_490_8'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 8, loop 'VITIS_LOOP_490_8'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.43 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_490_8.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.104 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_490_8.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_490_8.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_490_8 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_490_8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.154 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_490_8.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.241 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_490_8.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_490_8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_91_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.453 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_91_1.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_91_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_73_13.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_73_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_517_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_517_10 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_517_10 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_517_10'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_517_10' (loop 'VITIS_LOOP_517_10'): Unable to schedule 'store' operation ('sk_addr_5_write_ln522', HLS_Final_vitis_src/dpu.cpp:522) of variable 'trunc_ln', HLS_Final_vitis_src/dpu.cpp:522 on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_517_10' (loop 'VITIS_LOOP_517_10'): Unable to schedule 'store' operation ('sk_addr_7_write_ln525', HLS_Final_vitis_src/dpu.cpp:525) of variable 'trunc_ln4', HLS_Final_vitis_src/dpu.cpp:525 on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 3, loop 'VITIS_LOOP_517_10'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.165 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_517_10.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_517_10.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_517_10.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_517_10 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_517_10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_517_10.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_517_10.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_517_10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_73_15.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_73_15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_547_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_547_14 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_547_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_547_14'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_547_14'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_547_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_547_14.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_547_14.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_547_14 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_547_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_547_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_547_14.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_547_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_533_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_533_12 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_533_12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_533_12'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_533_12' (loop 'VITIS_LOOP_533_12'): Unable to schedule 'load' operation ('sk_load_1', HLS_Final_vitis_src/dpu.cpp:535) on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_533_12' (loop 'VITIS_LOOP_533_12'): Unable to schedule 'load' operation ('sk_load_3', HLS_Final_vitis_src/dpu.cpp:536) on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_533_12'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.172 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.257 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_533_12.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_533_12.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_533_12.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_533_12 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_533_12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.169 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_533_12.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_533_12.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_533_12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_91_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_91_14.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_91_14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_73_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_73_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_73_1.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_73_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4_Pipeline_VITIS_LOOP_454_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_454_6 
Execute       schedule -model dpu_pack.4_Pipeline_VITIS_LOOP_454_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_454_6'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_454_6' (loop 'VITIS_LOOP_454_6'): Unable to schedule 'store' operation ('sk_addr_17_write_ln466', HLS_Final_vitis_src/dpu.cpp:466) of variable 'or_ln466', HLS_Final_vitis_src/dpu.cpp:466 on array 'sk' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_454_6' (loop 'VITIS_LOOP_454_6'): Unable to schedule 'store' operation ('sk_addr_19_write_ln469', HLS_Final_vitis_src/dpu.cpp:469) of variable 'or_ln469', HLS_Final_vitis_src/dpu.cpp:469 on array 'sk' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_454_6' (loop 'VITIS_LOOP_454_6'): Unable to schedule 'store' operation ('sk_addr_21_write_ln472', HLS_Final_vitis_src/dpu.cpp:472) of variable 'trunc_ln9', HLS_Final_vitis_src/dpu.cpp:472 on array 'sk' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_454_6' (loop 'VITIS_LOOP_454_6'): Unable to schedule 'store' operation ('sk_addr_23_write_ln475', HLS_Final_vitis_src/dpu.cpp:475) of variable 'trunc_ln11', HLS_Final_vitis_src/dpu.cpp:475 on array 'sk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_454_6' (loop 'VITIS_LOOP_454_6'): Unable to schedule 'store' operation ('sk_addr_25_write_ln479', HLS_Final_vitis_src/dpu.cpp:479) of variable 'or_ln479', HLS_Final_vitis_src/dpu.cpp:479 on array 'sk' due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array 'sk'.
WARNING: [HLS 200-885] The II Violation in module 'dpu_pack_4_Pipeline_VITIS_LOOP_454_6' (loop 'VITIS_LOOP_454_6'): Unable to schedule 'store' operation ('sk_addr_27_write_ln482', HLS_Final_vitis_src/dpu.cpp:482) of variable 'or_ln482', HLS_Final_vitis_src/dpu.cpp:482 on array 'sk' due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 7, Depth = 7, loop 'VITIS_LOOP_454_6'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.445 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.556 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_454_6.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_454_6.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4_Pipeline_VITIS_LOOP_454_6.
Execute       set_default_model dpu_pack.4_Pipeline_VITIS_LOOP_454_6 
Execute       bind -model dpu_pack.4_Pipeline_VITIS_LOOP_454_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.142 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_454_6.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.124 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_454_6.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4_Pipeline_VITIS_LOOP_454_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_pack_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_pack.4 
Execute       schedule -model dpu_pack.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.112 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.455 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_pack.4.
Execute       set_default_model dpu_pack.4 
Execute       bind -model dpu_pack.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.272 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.456 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.572 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4.bind.adb -f 
INFO-FLOW: Finish binding dpu_pack.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dpu_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dpu_keygen 
Execute       schedule -model dpu_keygen 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.881 seconds; current allocated memory: 1.457 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.172 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.sched.adb -f 
INFO-FLOW: Finish scheduling dpu_keygen.
Execute       set_default_model dpu_keygen 
Execute       bind -model dpu_keygen 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'dpu_pMem' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 63.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 63 seconds. CPU system time: 0 seconds. Elapsed time: 63.374 seconds; current allocated memory: 1.458 GB.
Execute       syn_report -verbosereport -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 97.116 sec.
Execute       db_write -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.bind.adb -f 
INFO-FLOW: Finish binding dpu_keygen.
Execute       get_model_list dpu_keygen -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess KeccakF1600_StatePermute 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_383_6 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_385_7 
Execute       rtl_gen_preprocess shake_absorb.1_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess shake_absorb.1 
Execute       rtl_gen_preprocess shake_squeeze.2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       rtl_gen_preprocess shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       rtl_gen_preprocess shake_absorb 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       rtl_gen_preprocess sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       rtl_gen_preprocess sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       rtl_gen_preprocess sample_eta 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       rtl_gen_preprocess read_p2 
Execute       rtl_gen_preprocess read_p1 
Execute       rtl_gen_preprocess dpu_unit 
Execute       rtl_gen_preprocess write_p3 
Execute       rtl_gen_preprocess write_p4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       rtl_gen_preprocess read_ntt 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       rtl_gen_preprocess read_intt 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       rtl_gen_preprocess dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       rtl_gen_preprocess dpu_func 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       rtl_gen_preprocess dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       rtl_gen_preprocess dpu_pack_Pipeline_VITIS_LOOP_429_2 
Execute       rtl_gen_preprocess dpu_pack 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       rtl_gen_preprocess shake_absorb.3_Pipeline_VITIS_LOOP_369_4 
Execute       rtl_gen_preprocess shake_absorb.3_Pipeline_VITIS_LOOP_376_5 
Execute       rtl_gen_preprocess shake_absorb.3 
Execute       rtl_gen_preprocess shake_squeeze 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       rtl_gen_preprocess dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_490_8 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_91_1 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_73_13 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_517_10 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_73_15 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_547_14 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_533_12 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_91_14 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_73_1 
Execute       rtl_gen_preprocess dpu_pack.4_Pipeline_VITIS_LOOP_454_6 
Execute       rtl_gen_preprocess dpu_pack.4 
Execute       rtl_gen_preprocess dpu_keygen 
INFO-FLOW: Model list for RTL generation: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_95_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_95_17 dpu_keygen_Pipeline_VITIS_LOOP_95_18 dpu_keygen_Pipeline_VITIS_LOOP_95_19 read_p2 read_p1 dpu_unit write_p3 write_p4 dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 read_ntt dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 read_intt dpu_func_Pipeline_FUNC_INTT_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_55_5 dpu_pack_Pipeline_VITIS_LOOP_73_1 dpu_pack_Pipeline_VITIS_LOOP_429_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_60_6 dpu_keygen_Pipeline_VITIS_LOOP_61_7 dpu_keygen_Pipeline_VITIS_LOOP_62_8 dpu_pack.4_Pipeline_VITIS_LOOP_490_8 dpu_pack.4_Pipeline_VITIS_LOOP_91_1 dpu_pack.4_Pipeline_VITIS_LOOP_73_13 dpu_pack.4_Pipeline_VITIS_LOOP_517_10 dpu_pack.4_Pipeline_VITIS_LOOP_73_15 dpu_pack.4_Pipeline_VITIS_LOOP_547_14 dpu_pack.4_Pipeline_VITIS_LOOP_533_12 dpu_pack.4_Pipeline_VITIS_LOOP_91_14 dpu_pack.4_Pipeline_VITIS_LOOP_73_1 dpu_pack.4_Pipeline_VITIS_LOOP_454_6 dpu_pack.4 dpu_keygen
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_40_1' is 8194 from HDL expression: ((icmp_ln40_fu_61_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_40_1'.
Command       create_rtl_model done; 1.71 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 99 seconds. CPU system time: 0 seconds. Elapsed time: 99.025 seconds; current allocated memory: 1.460 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_40_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_40_1 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_40_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_40_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.879 sec.
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_40_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_40_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_41_2' is 8194 from HDL expression: ((icmp_ln41_fu_61_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_41_2'.
Command       create_rtl_model done; 0.129 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.14 seconds; current allocated memory: 1.460 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_41_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_41_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_41_2 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_41_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_41_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_41_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_41_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' pipeline 'VITIS_LOOP_42_3_VITIS_LOOP_43_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4' is 8200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4'.
Command       create_rtl_model done; 0.109 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.274 seconds; current allocated memory: 1.461 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline 'VITIS_LOOP_48_5_VITIS_LOOP_49_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6' is 8200 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.463 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' pipeline 'VITIS_LOOP_54_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_54_7' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln54_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_54_7'.
Command       create_rtl_model done; 0.151 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.463 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_54_7 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_54_7 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_54_7 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_54_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_54_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_54_7 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_54_7 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' pipeline 'VITIS_LOOP_55_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_55_8' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln55_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_55_8'.
Command       create_rtl_model done; 0.151 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.465 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_55_8 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_55_8 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_8 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_55_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_55_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_55_8 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_55_8 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' pipeline 'VITIS_LOOP_56_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_56_9' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1), ((icmp_ln56_fu_76_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_56_9'.
Command       create_rtl_model done; 0.153 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.466 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_56_9 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_56_9 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_56_9 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_56_9_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_56_9_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_56_9 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_56_9 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.466 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_1 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_321_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.467 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_369_4 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_369_4 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_369_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_369_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_369_4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeccakF1600_StatePermute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model KeccakF1600_StatePermute -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeccakF1600_StatePermute'.
Command       create_rtl_model done; 0.123 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.472 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl KeccakF1600_StatePermute -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_KeccakF1600_StatePermute 
Execute       gen_rtl KeccakF1600_StatePermute -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_KeccakF1600_StatePermute 
Execute       syn_report -csynth -model KeccakF1600_StatePermute -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/KeccakF1600_StatePermute_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.302 sec.
Execute       syn_report -rtlxml -model KeccakF1600_StatePermute -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/KeccakF1600_StatePermute_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.166 sec.
Execute       syn_report -verbosereport -model KeccakF1600_StatePermute -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/KeccakF1600_StatePermute.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.706 sec.
Execute       db_write -model KeccakF1600_StatePermute -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/KeccakF1600_StatePermute.adb 
Command       db_write done; 0.245 sec.
Execute       db_write -model KeccakF1600_StatePermute -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info KeccakF1600_StatePermute -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/KeccakF1600_StatePermute 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.094 seconds; current allocated memory: 1.481 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_376_5 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_376_5 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_376_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_376_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_376_5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.482 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_383_6 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_383_6 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_383_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_383_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_383_6 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7' pipeline 'VITIS_LOOP_385_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_385_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.483 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_385_7 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_385_7 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_385_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_385_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_385_7 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.483 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_12_1 
Execute       gen_rtl shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_1_Pipeline_VITIS_LOOP_12_1 
Execute       syn_report -csynth -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_12_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_1_Pipeline_VITIS_LOOP_12_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.adb 
Execute       db_write -model shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1_Pipeline_VITIS_LOOP_12_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.485 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_1 
Execute       gen_rtl shake_absorb.1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_1 
Execute       syn_report -csynth -model shake_absorb.1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.555 sec.
Execute       db_write -model shake_absorb.1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1.adb 
Execute       db_write -model shake_absorb.1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_squeeze_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_squeeze.2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_squeeze_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.774 seconds; current allocated memory: 1.486 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_squeeze.2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_squeeze_2 
Execute       gen_rtl shake_squeeze.2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_squeeze_2 
Execute       syn_report -csynth -model shake_squeeze.2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_squeeze_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_squeeze.2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_squeeze_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_squeeze.2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.451 sec.
Execute       db_write -model shake_squeeze.2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze_2.adb 
Execute       db_write -model shake_squeeze.2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_squeeze.2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.488 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_16 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_16 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_16 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_16_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_16_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_16 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_321_16 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_351_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_351_1' pipeline 'VITIS_LOOP_351_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_351_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.488 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_351_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_351_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_351_1 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_351_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_351_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_351_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_351_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_12_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_12_1' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_12_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.490 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_12_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_1 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_12_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_12_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_12_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_12_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_360_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_360_2' pipeline 'VITIS_LOOP_360_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_360_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.490 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_360_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_360_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_360_2 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_360_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_360_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_360_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_360_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_369_4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.492 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_369_4 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_369_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_369_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_369_4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_369_4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_376_5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.492 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_376_5 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_376_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_376_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_376_5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_376_5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_383_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_383_6 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_383_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.493 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_383_6 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_383_6 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_383_6 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_383_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_383_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_383_6 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_383_6 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_385_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_385_7 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_385_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.494 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_385_7 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_385_7 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_385_7 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_385_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_385_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_385_7 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_385_7 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb_Pipeline_VITIS_LOOP_12_12 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_Pipeline_VITIS_LOOP_12_12' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_Pipeline_VITIS_LOOP_12_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.495 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_12_12 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       gen_rtl shake_absorb_Pipeline_VITIS_LOOP_12_12 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_Pipeline_VITIS_LOOP_12_12 
Execute       syn_report -csynth -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_12_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_Pipeline_VITIS_LOOP_12_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.adb 
Execute       db_write -model shake_absorb_Pipeline_VITIS_LOOP_12_12 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb_Pipeline_VITIS_LOOP_12_12 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.497 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb 
Execute       gen_rtl shake_absorb -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb 
Execute       syn_report -csynth -model shake_absorb -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.606 sec.
Execute       db_write -model shake_absorb -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb.adb 
Execute       db_write -model shake_absorb -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_417_2' pipeline 'VITIS_LOOP_417_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_417_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.954 seconds; current allocated memory: 1.499 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_417_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_417_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_417_2 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_417_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_417_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_417_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_417_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_503_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_503_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.501 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_503_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_503_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_503_2 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_503_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_503_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_503_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_503_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_95_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_95_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_95_1' pipeline 'VITIS_LOOP_95_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_95_1' is 8201, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_95_1'.
Command       create_rtl_model done; 0.163 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.343 seconds; current allocated memory: 1.503 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_1 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_95_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta_Pipeline_VITIS_LOOP_417_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sample_eta_Pipeline_VITIS_LOOP_417_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sample_eta_Pipeline_VITIS_LOOP_417_2' pipeline 'VITIS_LOOP_417_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta_Pipeline_VITIS_LOOP_417_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 1.504 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl sample_eta_Pipeline_VITIS_LOOP_417_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       gen_rtl sample_eta_Pipeline_VITIS_LOOP_417_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_417_2 
Execute       syn_report -csynth -model sample_eta_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/sample_eta_Pipeline_VITIS_LOOP_417_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sample_eta_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/sample_eta_Pipeline_VITIS_LOOP_417_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sample_eta_Pipeline_VITIS_LOOP_417_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sample_eta_Pipeline_VITIS_LOOP_417_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.adb 
Execute       db_write -model sample_eta_Pipeline_VITIS_LOOP_417_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sample_eta_Pipeline_VITIS_LOOP_417_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta_Pipeline_VITIS_LOOP_533_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sample_eta_Pipeline_VITIS_LOOP_533_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta_Pipeline_VITIS_LOOP_533_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.505 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl sample_eta_Pipeline_VITIS_LOOP_533_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       gen_rtl sample_eta_Pipeline_VITIS_LOOP_533_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_sample_eta_Pipeline_VITIS_LOOP_533_2 
Execute       syn_report -csynth -model sample_eta_Pipeline_VITIS_LOOP_533_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/sample_eta_Pipeline_VITIS_LOOP_533_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sample_eta_Pipeline_VITIS_LOOP_533_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/sample_eta_Pipeline_VITIS_LOOP_533_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sample_eta_Pipeline_VITIS_LOOP_533_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model sample_eta_Pipeline_VITIS_LOOP_533_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.adb 
Execute       db_write -model sample_eta_Pipeline_VITIS_LOOP_533_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sample_eta_Pipeline_VITIS_LOOP_533_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sample_eta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model sample_eta -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'sample_eta'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.507 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl sample_eta -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_sample_eta 
Execute       gen_rtl sample_eta -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_sample_eta 
Execute       syn_report -csynth -model sample_eta -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/sample_eta_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model sample_eta -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/sample_eta_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model sample_eta -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.577 sec.
Execute       db_write -model sample_eta -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta.adb 
Execute       db_write -model sample_eta -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sample_eta -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_95_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_95_17 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_95_17' pipeline 'VITIS_LOOP_95_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_95_17' is 8201, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_95_17'.
Command       create_rtl_model done; 0.163 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.905 seconds; current allocated memory: 1.509 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_17 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_17 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_17 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_17_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_17_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_17 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_95_17 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_95_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_95_18 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_95_18' pipeline 'VITIS_LOOP_95_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_95_18' is 8201, found 2 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_95_18'.
Command       create_rtl_model done; 0.162 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.510 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_18 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_18 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_18 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_18_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_18_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_18 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_95_18 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_95_19' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_95_19 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_95_19' pipeline 'VITIS_LOOP_95_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen_Pipeline_VITIS_LOOP_95_19' is 8209 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_95_19'.
Command       create_rtl_model done; 0.156 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.511 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_19 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_95_19 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_95_19 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_19_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_95_19_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_95_19 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_95_19 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_p2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_p2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_p2' pipeline 'read_p2' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_p2' is 8192 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_p2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.512 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_p2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_read_p2 
Execute       gen_rtl read_p2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_read_p2 
Execute       syn_report -csynth -model read_p2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/read_p2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_p2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/read_p2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_p2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_p2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p2.adb 
Execute       db_write -model read_p2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_p2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_p1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_p1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_p1' pipeline 'read_p1' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_p1' is 8192 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_p1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.512 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_p1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_read_p1 
Execute       gen_rtl read_p1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_read_p1 
Execute       syn_report -csynth -model read_p1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/read_p1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_p1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/read_p1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_p1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_p1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p1.adb 
Execute       db_write -model read_p1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_p1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_unit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_unit -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_unit.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_unit' is 57358 from HDL expression: ((1'b1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_0': 256 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_unit'.
Command       create_rtl_model done; 3.988 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.092 seconds; current allocated memory: 1.584 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_unit -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_unit 
Execute       gen_rtl dpu_unit -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_unit 
Execute       syn_report -csynth -model dpu_unit -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_unit_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 2.633 sec.
Execute       syn_report -rtlxml -model dpu_unit -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_unit_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 1.292 sec.
Execute       syn_report -verbosereport -model dpu_unit -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_unit.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 6.222 sec.
Execute       db_write -model dpu_unit -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_unit.adb 
Command       db_write done; 2.143 sec.
Execute       db_write -model dpu_unit -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 1.022 sec.
Execute       gen_tb_info dpu_unit -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_unit 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_p3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write_p3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_p3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 14 seconds. CPU system time: 3 seconds. Elapsed time: 18.047 seconds; current allocated memory: 1.655 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_p3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_write_p3 
Execute       gen_rtl write_p3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_write_p3 
Execute       syn_report -csynth -model write_p3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/write_p3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model write_p3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/write_p3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model write_p3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model write_p3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p3.adb 
Execute       db_write -model write_p3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_p3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_p4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write_p4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_p4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.655 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_p4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_write_p4 
Execute       gen_rtl write_p4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_write_p4 
Execute       syn_report -csynth -model write_p4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/write_p4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model write_p4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/write_p4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model write_p4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model write_p4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p4.adb 
Execute       db_write -model write_p4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_p4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP1' pipeline 'FUNC_NTT_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP1' is 24576 from HDL expression: ((icmp_ln288_fu_208_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP1'.
Command       create_rtl_model done; 0.219 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.655 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.769 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP2' pipeline 'FUNC_NTT_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP2' is 24576 from HDL expression: ((icmp_ln298_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP2'.
Command       create_rtl_model done; 0.203 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.167 seconds; current allocated memory: 1.655 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.677 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP3' pipeline 'FUNC_NTT_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP3' is 24576 from HDL expression: ((icmp_ln307_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP3'.
Command       create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.06 seconds; current allocated memory: 1.655 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.682 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP4' pipeline 'FUNC_NTT_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP4' is 32768 from HDL expression: ((icmp_ln315_fu_225_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP4'.
Command       create_rtl_model done; 0.221 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.087 seconds; current allocated memory: 1.655 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP4 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.691 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_ntt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_ntt -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_ntt.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_ntt' pipeline 'read_ntt' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_ntt' is 16384 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_ntt'.
Command       create_rtl_model done; 0.951 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.841 seconds; current allocated memory: 1.657 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_ntt -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_read_ntt 
Execute       gen_rtl read_ntt -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_read_ntt 
Execute       syn_report -csynth -model read_ntt -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/read_ntt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_ntt -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/read_ntt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_ntt -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_ntt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_ntt -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_ntt.adb 
Execute       db_write -model read_ntt -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_ntt -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_ntt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_NTT_LOOP5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_NTT_LOOP5' pipeline 'FUNC_NTT_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_NTT_LOOP5' is 32768 from HDL expression: ((icmp_ln324_reg_344 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_NTT_LOOP5'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.683 seconds; current allocated memory: 1.661 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       gen_rtl dpu_func_Pipeline_FUNC_NTT_LOOP5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_NTT_LOOP5 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_NTT_LOOP5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.692 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_NTT_LOOP5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_NTT_LOOP5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' pipeline 'FUNC_POW2ROUND_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1' is 49152 from HDL expression: (((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp44) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp43) & (1'b1 == ap_CS_fsm_pp0_stage2)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1'.
Command       create_rtl_model done; 0.189 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.072 seconds; current allocated memory: 1.666 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.694 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' pipeline 'FUNC_CADDQ_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1' is 24576 from HDL expression: ((icmp_ln265_fu_194_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.095 seconds; current allocated memory: 1.669 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_CADDQ_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_CADDQ_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.675 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_CADDQ_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' pipeline 'FUNC_MATMUL_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1' is 24576 from HDL expression: ((icmp_ln215_fu_237_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP1'.
Command       create_rtl_model done; 0.207 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.068 seconds; current allocated memory: 1.670 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.69 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' pipeline 'FUNC_MATMUL_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2' is 24576 from HDL expression: ((icmp_ln226_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP2'.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.1 seconds; current allocated memory: 1.671 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.679 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' pipeline 'FUNC_MATMUL_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3' is 24576 from HDL expression: ((icmp_ln235_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP3'.
Command       create_rtl_model done; 0.202 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.074 seconds; current allocated memory: 1.673 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.68 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' pipeline 'FUNC_MATMUL_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4' is 32768 from HDL expression: ((icmp_ln243_fu_215_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP4'.
Command       create_rtl_model done; 0.216 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.082 seconds; current allocated memory: 1.674 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.689 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' pipeline 'FUNC_MATMUL_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5' is 32771 from HDL expression: ((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MATMUL_LOOP5'.
Command       create_rtl_model done; 0.191 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.081 seconds; current allocated memory: 1.675 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MATMUL_LOOP5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.693 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MATMUL_LOOP5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' pipeline 'FUNC_MONTMUL_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1' is 24576 from HDL expression: ((icmp_ln175_fu_223_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP1'.
Command       create_rtl_model done; 0.209 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.118 seconds; current allocated memory: 1.678 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.695 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' pipeline 'FUNC_MONTMUL_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2' is 24576 from HDL expression: ((icmp_ln186_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP2'.
Command       create_rtl_model done; 0.207 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.108 seconds; current allocated memory: 1.680 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.695 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' pipeline 'FUNC_MONTMUL_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3' is 24576 from HDL expression: ((icmp_ln195_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP3'.
Command       create_rtl_model done; 0.205 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.091 seconds; current allocated memory: 1.681 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.672 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' pipeline 'FUNC_MONTMUL_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4' is 32768 from HDL expression: ((icmp_ln203_fu_229_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_MONTMUL_LOOP4'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.082 seconds; current allocated memory: 1.682 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       gen_rtl dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.695 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_RD_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP1' pipeline 'FUNC_RD_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP1' is 24576 from HDL expression: ((icmp_ln149_fu_196_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP1'.
Command       create_rtl_model done; 0.206 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.108 seconds; current allocated memory: 1.684 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_RD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_RD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_RD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.683 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_RD_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_RD_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP2' pipeline 'FUNC_RD_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP2' is 24576 from HDL expression: ((icmp_ln157_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP2'.
Command       create_rtl_model done; 0.203 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.081 seconds; current allocated memory: 1.686 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_RD_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_RD_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_RD_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.685 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_RD_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_RD_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_RD_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_RD_LOOP3' pipeline 'FUNC_RD_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_RD_LOOP3' is 32768 from HDL expression: ((icmp_ln164_fu_223_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_RD_LOOP3'.
Command       create_rtl_model done; 0.224 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.101 seconds; current allocated memory: 1.688 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_RD_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_RD_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_RD_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_RD_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_RD_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_RD_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.692 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_RD_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_RD_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_ADD_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_ADD_LOOP1' pipeline 'FUNC_ADD_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_ADD_LOOP1' is 32768 from HDL expression: ((icmp_ln138_fu_247_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_ADD_LOOP1'.
Command       create_rtl_model done; 0.225 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.118 seconds; current allocated memory: 1.689 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_ADD_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_ADD_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_ADD_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_ADD_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_ADD_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.707 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_ADD_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_ADD_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_intt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_intt -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_intt.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'read_intt' pipeline 'read_intt' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'read_intt' is 16384 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_intt'.
Command       create_rtl_model done; 0.996 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.908 seconds; current allocated memory: 1.691 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_intt -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_read_intt 
Execute       gen_rtl read_intt -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_read_intt 
Execute       syn_report -csynth -model read_intt -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/read_intt_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model read_intt -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/read_intt_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model read_intt -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_intt.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model read_intt -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_intt.adb 
Execute       db_write -model read_intt -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info read_intt -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_intt 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP1' pipeline 'FUNC_INTT_LOOP1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP1' is 24576 from HDL expression: ((icmp_ln337_reg_302 == 1'd1) & (1'b0 == ap_block_pp0_stage1_01001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP1'.
Command       create_rtl_model done; 0.216 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.686 seconds; current allocated memory: 1.697 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP1 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.711 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP2' pipeline 'FUNC_INTT_LOOP2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP2' is 24576 from HDL expression: ((icmp_ln345_fu_208_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP2'.
Command       create_rtl_model done; 0.213 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.114 seconds; current allocated memory: 1.703 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP2 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.696 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP3' pipeline 'FUNC_INTT_LOOP3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP3' is 24576 from HDL expression: ((icmp_ln355_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP3'.
Command       create_rtl_model done; 0.209 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.107 seconds; current allocated memory: 1.705 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP3 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.692 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP4' pipeline 'FUNC_INTT_LOOP4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP4' is 24576 from HDL expression: ((icmp_ln364_fu_186_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP4'.
Command       create_rtl_model done; 0.202 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 4.084 seconds; current allocated memory: 1.706 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP4 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.688 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func_Pipeline_FUNC_INTT_LOOP5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_func_Pipeline_FUNC_INTT_LOOP5' pipeline 'FUNC_INTT_LOOP5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func_Pipeline_FUNC_INTT_LOOP5' is 32768 from HDL expression: ((icmp_ln372_fu_225_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func_Pipeline_FUNC_INTT_LOOP5'.
Command       create_rtl_model done; 0.222 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.101 seconds; current allocated memory: 1.707 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       gen_rtl dpu_func_Pipeline_FUNC_INTT_LOOP5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func_Pipeline_FUNC_INTT_LOOP5 
Execute       syn_report -csynth -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_Pipeline_FUNC_INTT_LOOP5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 3.698 sec.
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.adb 
Execute       db_write -model dpu_func_Pipeline_FUNC_INTT_LOOP5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func_Pipeline_FUNC_INTT_LOOP5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_func' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_func -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_func' is 91153, found 23 HDL expressions with this fanout: (1'b1 == ap_CS_fsm_state85), (1'b1 == ap_CS_fsm_state6), (1'b1 == ap_CS_fsm_state230), (1'b1 == ap_CS_fsm_state10), (1'b1 == ap_CS_fsm_state125), (1'b1 == ap_CS_fsm_state238), (1'b1 == ap_CS_fsm_state234), (1'b1 == ap_CS_fsm_state139), (1'b1 == ap_CS_fsm_state94), (1'b1 == ap_CS_fsm_state16), (1'b1 == ap_CS_fsm_state14), (1'b1 == ap_CS_fsm_state184), (1'b1 == ap_CS_fsm_state18), (1'b1 == ap_CS_fsm_state89), (1'b1 == ap_CS_fsm_state67), (1'b1 == ap_CS_fsm_state91), (1'b1 == ap_CS_fsm_state93), (1'b1 == ap_CS_fsm_state182), (1'b1 == ap_CS_fsm_state180), (1'b1 == ap_CS_fsm_state129), (1'b1 == ap_CS_fsm_state131), (1'b1 == ap_CS_fsm_state242), (1'b1 == ap_CS_fsm_state244)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_func'.
Command       create_rtl_model done; 1.733 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.639 seconds; current allocated memory: 1.710 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_func -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_func 
Execute       gen_rtl dpu_func -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_func 
Execute       syn_report -csynth -model dpu_func -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_func -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_func_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_func -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 95.832 sec.
Execute       db_write -model dpu_func -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func.adb 
Execute       db_write -model dpu_func -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_func -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_55_5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_55_5' pipeline 'VITIS_LOOP_55_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_55_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 96 seconds. CPU system time: 0 seconds. Elapsed time: 96.31 seconds; current allocated memory: 1.720 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_55_5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_55_5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_55_5 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_55_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_55_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_55_5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_55_5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack_Pipeline_VITIS_LOOP_73_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_Pipeline_VITIS_LOOP_73_1' pipeline 'VITIS_LOOP_73_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_Pipeline_VITIS_LOOP_73_1' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln73_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_Pipeline_VITIS_LOOP_73_1'.
Command       create_rtl_model done; 0.201 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.725 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack_Pipeline_VITIS_LOOP_73_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       gen_rtl dpu_pack_Pipeline_VITIS_LOOP_73_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_73_1 
Execute       syn_report -csynth -model dpu_pack_Pipeline_VITIS_LOOP_73_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_Pipeline_VITIS_LOOP_73_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack_Pipeline_VITIS_LOOP_73_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_Pipeline_VITIS_LOOP_73_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack_Pipeline_VITIS_LOOP_73_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack_Pipeline_VITIS_LOOP_73_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.adb 
Execute       db_write -model dpu_pack_Pipeline_VITIS_LOOP_73_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack_Pipeline_VITIS_LOOP_73_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_Pipeline_VITIS_LOOP_429_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack_Pipeline_VITIS_LOOP_429_2 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_429_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_Pipeline_VITIS_LOOP_429_2'.
Command       create_rtl_model done; 0.301 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.551 seconds; current allocated memory: 1.727 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack_Pipeline_VITIS_LOOP_429_2 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_429_2 
Execute       gen_rtl dpu_pack_Pipeline_VITIS_LOOP_429_2 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_pack_Pipeline_VITIS_LOOP_429_2 
Execute       syn_report -csynth -model dpu_pack_Pipeline_VITIS_LOOP_429_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_Pipeline_VITIS_LOOP_429_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack_Pipeline_VITIS_LOOP_429_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_Pipeline_VITIS_LOOP_429_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack_Pipeline_VITIS_LOOP_429_2 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_429_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack_Pipeline_VITIS_LOOP_429_2 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_429_2.adb 
Execute       db_write -model dpu_pack_Pipeline_VITIS_LOOP_429_2 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack_Pipeline_VITIS_LOOP_429_2 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_429_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack' is 16385 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.417 seconds; current allocated memory: 1.729 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_pack 
Execute       gen_rtl dpu_pack -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_pack 
Execute       syn_report -csynth -model dpu_pack -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack.adb 
Execute       db_write -model dpu_pack -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_321_110' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_321_110'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.277 seconds; current allocated memory: 1.730 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_110 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_321_110 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_321_110 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_110_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_321_110_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_321_110 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_321_110 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4' pipeline 'VITIS_LOOP_369_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3_Pipeline_VITIS_LOOP_369_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.731 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_369_4 
Execute       gen_rtl shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_369_4 
Execute       syn_report -csynth -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_3_Pipeline_VITIS_LOOP_369_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_3_Pipeline_VITIS_LOOP_369_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.adb 
Execute       db_write -model shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.3_Pipeline_VITIS_LOOP_369_4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5' pipeline 'VITIS_LOOP_376_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3_Pipeline_VITIS_LOOP_376_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.732 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_376_5 
Execute       gen_rtl shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_3_Pipeline_VITIS_LOOP_376_5 
Execute       syn_report -csynth -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_3_Pipeline_VITIS_LOOP_376_5_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_3_Pipeline_VITIS_LOOP_376_5_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.adb 
Execute       db_write -model shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.3_Pipeline_VITIS_LOOP_376_5 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_absorb_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_absorb.3 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_absorb_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.733 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_absorb.3 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_absorb_3 
Execute       gen_rtl shake_absorb.3 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_absorb_3 
Execute       syn_report -csynth -model shake_absorb.3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_absorb.3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_absorb_3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_absorb.3 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.488 sec.
Execute       db_write -model shake_absorb.3 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3.adb 
Execute       db_write -model shake_absorb.3 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_absorb.3 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shake_squeeze' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model shake_squeeze -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'shake_squeeze'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 1.734 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl shake_squeeze -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_shake_squeeze 
Execute       gen_rtl shake_squeeze -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_shake_squeeze 
Execute       syn_report -csynth -model shake_squeeze -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_squeeze_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model shake_squeeze -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/shake_squeeze_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model shake_squeeze -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.471 sec.
Execute       db_write -model shake_squeeze -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze.adb 
Execute       db_write -model shake_squeeze -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info shake_squeeze -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_60_6 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_60_6' pipeline 'VITIS_LOOP_60_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_60_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.762 seconds; current allocated memory: 1.735 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_60_6 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_60_6 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_60_6 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_60_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_60_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_60_6 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_60_6 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_61_7 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_61_7' pipeline 'VITIS_LOOP_61_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_61_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.736 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_61_7 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_61_7 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_61_7 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_61_7_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_61_7_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_61_7 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_61_7 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen_Pipeline_VITIS_LOOP_62_8 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_keygen_Pipeline_VITIS_LOOP_62_8' pipeline 'VITIS_LOOP_62_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen_Pipeline_VITIS_LOOP_62_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.247 seconds; current allocated memory: 1.737 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_62_8 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       gen_rtl dpu_keygen_Pipeline_VITIS_LOOP_62_8 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_keygen_Pipeline_VITIS_LOOP_62_8 
Execute       syn_report -csynth -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_62_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_Pipeline_VITIS_LOOP_62_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.adb 
Execute       db_write -model dpu_keygen_Pipeline_VITIS_LOOP_62_8 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen_Pipeline_VITIS_LOOP_62_8 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_490_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_490_8 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_490_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_490_8' pipeline 'VITIS_LOOP_490_8' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_490_8' is 16410 from HDL expression: ((icmp_ln490_reg_1210 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_490_8'.
Command       create_rtl_model done; 1.546 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.742 seconds; current allocated memory: 1.737 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_490_8 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_490_8 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_490_8 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_490_8 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_490_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_490_8_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.114 sec.
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_490_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_490_8_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_490_8 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_490_8.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.301 sec.
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_490_8 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_490_8.adb 
Command       db_write done; 0.125 sec.
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_490_8 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_490_8 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_490_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1' is 8200 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_91_1'.
Command       create_rtl_model done; 0.106 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.065 seconds; current allocated memory: 1.739 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_91_1 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_91_1 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_91_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_91_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_91_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13' pipeline 'VITIS_LOOP_73_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13' is 8201, found 3 HDL expressions with this fanout: (ap_loop_init == 1'b1), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln73_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_13'.
Command       create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.743 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_13 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_13 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_73_13_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_73_13_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_73_13 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_517_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_517_10 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_517_10.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_517_10'.
Command       create_rtl_model done; 0.119 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.374 seconds; current allocated memory: 1.745 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_517_10 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_517_10 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_517_10 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_517_10 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_517_10 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_517_10_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_517_10 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_517_10_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_517_10 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_517_10.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_517_10 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_517_10.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_517_10 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_517_10 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_517_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15' pipeline 'VITIS_LOOP_73_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15' is 8201, found 3 HDL expressions with this fanout: ((icmp_ln73_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_15'.
Command       create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.746 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_15 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_15 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_73_15_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_73_15_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_73_15 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_547_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_547_14 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_547_14.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_547_14'.
Command       create_rtl_model done; 0.106 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.363 seconds; current allocated memory: 1.748 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_547_14 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_547_14 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_547_14 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_547_14 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_547_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_547_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_547_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_547_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_547_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_547_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_547_14 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_547_14.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_547_14 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_547_14 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_547_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_533_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_533_12 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_533_12.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_533_12' pipeline 'VITIS_LOOP_533_12' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_533_12' is 16384 from HDL expression: ((icmp_ln533_reg_480 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_533_12'.
Command       create_rtl_model done; 0.419 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.749 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_533_12 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_533_12 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_533_12 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_533_12 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_533_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_533_12_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_533_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_533_12_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_533_12 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_533_12.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_533_12 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_533_12.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_533_12 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_533_12 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_533_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14' is 8200 from HDL expression: (1'b1 == ap_CS_fsm_state1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_91_14'.
Command       create_rtl_model done; 0.104 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.750 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_91_14 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_91_14 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_91_14_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_91_14_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_91_14 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1' pipeline 'VITIS_LOOP_73_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1' is 8201, found 3 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((icmp_ln73_fu_82_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1)), (ap_loop_init == 1'b1)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_73_1'.
Command       create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.752 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_1 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_73_1 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_73_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_73_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_73_1 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4_Pipeline_VITIS_LOOP_454_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4_Pipeline_VITIS_LOOP_454_6 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_454_6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4_Pipeline_VITIS_LOOP_454_6'.
Command       create_rtl_model done; 0.417 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 1.753 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_454_6 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_454_6 
Execute       gen_rtl dpu_pack.4_Pipeline_VITIS_LOOP_454_6 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_pack_4_Pipeline_VITIS_LOOP_454_6 
Execute       syn_report -csynth -model dpu_pack.4_Pipeline_VITIS_LOOP_454_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_454_6_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4_Pipeline_VITIS_LOOP_454_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_Pipeline_VITIS_LOOP_454_6_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4_Pipeline_VITIS_LOOP_454_6 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_454_6.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.159 sec.
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_454_6 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_454_6.adb 
Execute       db_write -model dpu_pack.4_Pipeline_VITIS_LOOP_454_6 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4_Pipeline_VITIS_LOOP_454_6 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_454_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_pack_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_pack.4 -top_prefix dpu_keygen_ -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_pack_4' is 16385 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_pack_4'.
Command       create_rtl_model done; 0.233 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.849 seconds; current allocated memory: 1.755 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_pack.4 -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen_dpu_pack_4 
Execute       gen_rtl dpu_pack.4 -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen_dpu_pack_4 
Execute       syn_report -csynth -model dpu_pack.4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_pack.4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_pack_4_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_pack.4 -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.472 sec.
Execute       db_write -model dpu_pack.4 -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4.adb 
Execute       db_write -model dpu_pack.4 -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_pack.4 -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dpu_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model dpu_keygen -top_prefix  -sub_prefix dpu_keygen_ -mg_file C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'dpu_keygen/seedbuf' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'dpu_keygen' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'ptr' is power-on initialization.
INFO: [RTGEN 206-104] Estimated max fanout for 'dpu_keygen' is 32884 from HDL expression: (1'b1 == ap_CS_fsm_state46)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dpu_keygen'.
Command       create_rtl_model done; 0.535 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.315 seconds; current allocated memory: 1.758 GB.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       gen_rtl dpu_keygen -istop -style xilinx -f -lang vhdl -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/vhdl/dpu_keygen 
Execute       gen_rtl dpu_keygen -istop -style xilinx -f -lang vlog -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/verilog/dpu_keygen 
Execute       syn_report -csynth -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/dpu_keygen_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 100.549 sec.
Execute       db_write -model dpu_keygen -f -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.adb 
Execute       db_write -model dpu_keygen -bindview -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dpu_keygen -p C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen 
Execute       export_constraint_db -f -tool general -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.constraint.tcl 
Execute       syn_report -designview -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.design.xml 
Command       syn_report done; 4.136 sec.
Execute       syn_report -csynthDesign -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model dpu_keygen -o C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks dpu_keygen 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain dpu_keygen 
INFO-FLOW: Model list for RTL component generation: dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb.1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb.1_Pipeline_VITIS_LOOP_376_5 shake_absorb.1_Pipeline_VITIS_LOOP_383_6 shake_absorb.1_Pipeline_VITIS_LOOP_385_7 shake_absorb.1_Pipeline_VITIS_LOOP_12_1 shake_absorb.1 shake_squeeze.2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_95_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_95_17 dpu_keygen_Pipeline_VITIS_LOOP_95_18 dpu_keygen_Pipeline_VITIS_LOOP_95_19 read_p2 read_p1 dpu_unit write_p3 write_p4 dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 read_ntt dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 read_intt dpu_func_Pipeline_FUNC_INTT_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_55_5 dpu_pack_Pipeline_VITIS_LOOP_73_1 dpu_pack_Pipeline_VITIS_LOOP_429_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb.3_Pipeline_VITIS_LOOP_369_4 shake_absorb.3_Pipeline_VITIS_LOOP_376_5 shake_absorb.3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_60_6 dpu_keygen_Pipeline_VITIS_LOOP_61_7 dpu_keygen_Pipeline_VITIS_LOOP_62_8 dpu_pack.4_Pipeline_VITIS_LOOP_490_8 dpu_pack.4_Pipeline_VITIS_LOOP_91_1 dpu_pack.4_Pipeline_VITIS_LOOP_73_13 dpu_pack.4_Pipeline_VITIS_LOOP_517_10 dpu_pack.4_Pipeline_VITIS_LOOP_73_15 dpu_pack.4_Pipeline_VITIS_LOOP_547_14 dpu_pack.4_Pipeline_VITIS_LOOP_533_12 dpu_pack.4_Pipeline_VITIS_LOOP_91_14 dpu_pack.4_Pipeline_VITIS_LOOP_73_1 dpu_pack.4_Pipeline_VITIS_LOOP_454_6 dpu_pack.4 dpu_keygen
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_40_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_41_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_54_7] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_55_8] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_56_9] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_321_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_369_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [KeccakF1600_StatePermute] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R.
INFO-FLOW: Append model dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_376_5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_383_6] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_385_7] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1_Pipeline_VITIS_LOOP_12_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [shake_squeeze_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze_2.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_321_16] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_351_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_12_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_360_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_369_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_376_5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_383_6] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_385_7] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_Pipeline_VITIS_LOOP_12_12] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_417_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_503_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_95_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sample_eta_Pipeline_VITIS_LOOP_417_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sample_eta_Pipeline_VITIS_LOOP_533_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.compgen.tcl 
INFO-FLOW: Handling components in module [sample_eta] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_95_17] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_95_18] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_95_19] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_p2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p2.compgen.tcl 
INFO-FLOW: Handling components in module [read_p1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p1.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_unit] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_unit.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_mul_32s_32s_64_1_0.
INFO-FLOW: Append model dpu_keygen_mul_32s_32s_64_1_0
INFO-FLOW: Handling components in module [write_p3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p3.compgen.tcl 
INFO-FLOW: Handling components in module [write_p4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p4.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_ntt] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_ntt.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_NTT_LOOP5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_CADDQ_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MATMUL_LOOP5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MONTMUL_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MONTMUL_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MONTMUL_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_MONTMUL_LOOP4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_RD_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_RD_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_RD_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_ADD_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [read_intt] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_intt.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func_Pipeline_FUNC_INTT_LOOP5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_func] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_55_5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_Pipeline_VITIS_LOOP_73_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_Pipeline_VITIS_LOOP_429_2] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_429_2.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_321_110] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_3_Pipeline_VITIS_LOOP_369_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_3_Pipeline_VITIS_LOOP_376_5] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [shake_absorb_3] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3.compgen.tcl 
INFO-FLOW: Handling components in module [shake_squeeze] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_60_6] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_61_7] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_keygen_Pipeline_VITIS_LOOP_62_8] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_490_8] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_490_8.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_91_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_73_13] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_517_10] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_517_10.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_73_15] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_547_14] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_547_14.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_533_12] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_533_12.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_91_14] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_73_1] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4_Pipeline_VITIS_LOOP_454_6] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_454_6.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [dpu_pack_4] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4.compgen.tcl 
INFO-FLOW: Handling components in module [dpu_keygen] ... 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.compgen.tcl 
INFO-FLOW: Found component dpu_keygen_zetas_ROM_AUTO_1R.
INFO-FLOW: Append model dpu_keygen_zetas_ROM_AUTO_1R
INFO-FLOW: Found component dpu_keygen_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W.
INFO-FLOW: Append model dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W
INFO-FLOW: Found component dpu_keygen_spu_s_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_spu_s_RAM_AUTO_1R1W
INFO-FLOW: Found component dpu_keygen_tmp1_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_tmp1_RAM_AUTO_1R1W
INFO-FLOW: Found component dpu_keygen_tmp2_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_tmp2_RAM_AUTO_1R1W
INFO-FLOW: Found component dpu_keygen_tr_RAM_AUTO_1R1W.
INFO-FLOW: Append model dpu_keygen_tr_RAM_AUTO_1R1W
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_41_2
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_54_7
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_55_8
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_56_9
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_321_1
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: Append model KeccakF1600_StatePermute
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_383_6
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_385_7
INFO-FLOW: Append model shake_absorb_1_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: Append model shake_absorb_1
INFO-FLOW: Append model shake_squeeze_2
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_321_16
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_351_1
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_360_2
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_383_6
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_385_7
INFO-FLOW: Append model shake_absorb_Pipeline_VITIS_LOOP_12_12
INFO-FLOW: Append model shake_absorb
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_417_2
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_503_2
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_95_1
INFO-FLOW: Append model sample_eta_Pipeline_VITIS_LOOP_417_2
INFO-FLOW: Append model sample_eta_Pipeline_VITIS_LOOP_533_2
INFO-FLOW: Append model sample_eta
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_95_17
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_95_18
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_95_19
INFO-FLOW: Append model read_p2
INFO-FLOW: Append model read_p1
INFO-FLOW: Append model dpu_unit
INFO-FLOW: Append model write_p3
INFO-FLOW: Append model write_p4
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP4
INFO-FLOW: Append model read_ntt
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_NTT_LOOP5
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_CADDQ_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP4
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MATMUL_LOOP5
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_RD_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_RD_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_RD_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_ADD_LOOP1
INFO-FLOW: Append model read_intt
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP1
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP2
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP3
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP4
INFO-FLOW: Append model dpu_func_Pipeline_FUNC_INTT_LOOP5
INFO-FLOW: Append model dpu_func
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_55_5
INFO-FLOW: Append model dpu_pack_Pipeline_VITIS_LOOP_73_1
INFO-FLOW: Append model dpu_pack_Pipeline_VITIS_LOOP_429_2
INFO-FLOW: Append model dpu_pack
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_321_110
INFO-FLOW: Append model shake_absorb_3_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: Append model shake_absorb_3_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: Append model shake_absorb_3
INFO-FLOW: Append model shake_squeeze
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_60_6
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_61_7
INFO-FLOW: Append model dpu_keygen_Pipeline_VITIS_LOOP_62_8
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_490_8
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_91_1
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_73_13
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_517_10
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_73_15
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_547_14
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_533_12
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_91_14
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_73_1
INFO-FLOW: Append model dpu_pack_4_Pipeline_VITIS_LOOP_454_6
INFO-FLOW: Append model dpu_pack_4
INFO-FLOW: Append model dpu_keygen
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_mul_32s_32s_64_1_0 dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_flow_control_loop_pipe_sequential_init dpu_keygen_zetas_ROM_AUTO_1R dpu_keygen_buf_RAM_AUTO_1R1W dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W dpu_keygen_spu_s_RAM_AUTO_1R1W dpu_keygen_tmp1_RAM_AUTO_1R1W dpu_keygen_tmp2_RAM_AUTO_1R1W dpu_keygen_tr_RAM_AUTO_1R1W dpu_keygen_Pipeline_VITIS_LOOP_40_1 dpu_keygen_Pipeline_VITIS_LOOP_41_2 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 dpu_keygen_Pipeline_VITIS_LOOP_54_7 dpu_keygen_Pipeline_VITIS_LOOP_55_8 dpu_keygen_Pipeline_VITIS_LOOP_56_9 dpu_keygen_Pipeline_VITIS_LOOP_321_1 shake_absorb_1_Pipeline_VITIS_LOOP_369_4 KeccakF1600_StatePermute shake_absorb_1_Pipeline_VITIS_LOOP_376_5 shake_absorb_1_Pipeline_VITIS_LOOP_383_6 shake_absorb_1_Pipeline_VITIS_LOOP_385_7 shake_absorb_1_Pipeline_VITIS_LOOP_12_1 shake_absorb_1 shake_squeeze_2 dpu_keygen_Pipeline_VITIS_LOOP_321_16 shake_absorb_Pipeline_VITIS_LOOP_351_1 shake_absorb_Pipeline_VITIS_LOOP_12_1 shake_absorb_Pipeline_VITIS_LOOP_360_2 shake_absorb_Pipeline_VITIS_LOOP_369_4 shake_absorb_Pipeline_VITIS_LOOP_376_5 shake_absorb_Pipeline_VITIS_LOOP_383_6 shake_absorb_Pipeline_VITIS_LOOP_385_7 shake_absorb_Pipeline_VITIS_LOOP_12_12 shake_absorb dpu_keygen_Pipeline_VITIS_LOOP_417_2 dpu_keygen_Pipeline_VITIS_LOOP_503_2 dpu_keygen_Pipeline_VITIS_LOOP_95_1 sample_eta_Pipeline_VITIS_LOOP_417_2 sample_eta_Pipeline_VITIS_LOOP_533_2 sample_eta dpu_keygen_Pipeline_VITIS_LOOP_95_17 dpu_keygen_Pipeline_VITIS_LOOP_95_18 dpu_keygen_Pipeline_VITIS_LOOP_95_19 read_p2 read_p1 dpu_unit write_p3 write_p4 dpu_func_Pipeline_FUNC_NTT_LOOP1 dpu_func_Pipeline_FUNC_NTT_LOOP2 dpu_func_Pipeline_FUNC_NTT_LOOP3 dpu_func_Pipeline_FUNC_NTT_LOOP4 read_ntt dpu_func_Pipeline_FUNC_NTT_LOOP5 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 dpu_func_Pipeline_FUNC_RD_LOOP1 dpu_func_Pipeline_FUNC_RD_LOOP2 dpu_func_Pipeline_FUNC_RD_LOOP3 dpu_func_Pipeline_FUNC_ADD_LOOP1 read_intt dpu_func_Pipeline_FUNC_INTT_LOOP1 dpu_func_Pipeline_FUNC_INTT_LOOP2 dpu_func_Pipeline_FUNC_INTT_LOOP3 dpu_func_Pipeline_FUNC_INTT_LOOP4 dpu_func_Pipeline_FUNC_INTT_LOOP5 dpu_func dpu_keygen_Pipeline_VITIS_LOOP_55_5 dpu_pack_Pipeline_VITIS_LOOP_73_1 dpu_pack_Pipeline_VITIS_LOOP_429_2 dpu_pack dpu_keygen_Pipeline_VITIS_LOOP_321_110 shake_absorb_3_Pipeline_VITIS_LOOP_369_4 shake_absorb_3_Pipeline_VITIS_LOOP_376_5 shake_absorb_3 shake_squeeze dpu_keygen_Pipeline_VITIS_LOOP_60_6 dpu_keygen_Pipeline_VITIS_LOOP_61_7 dpu_keygen_Pipeline_VITIS_LOOP_62_8 dpu_pack_4_Pipeline_VITIS_LOOP_490_8 dpu_pack_4_Pipeline_VITIS_LOOP_91_1 dpu_pack_4_Pipeline_VITIS_LOOP_73_13 dpu_pack_4_Pipeline_VITIS_LOOP_517_10 dpu_pack_4_Pipeline_VITIS_LOOP_73_15 dpu_pack_4_Pipeline_VITIS_LOOP_547_14 dpu_pack_4_Pipeline_VITIS_LOOP_533_12 dpu_pack_4_Pipeline_VITIS_LOOP_91_14 dpu_pack_4_Pipeline_VITIS_LOOP_73_1 dpu_pack_4_Pipeline_VITIS_LOOP_454_6 dpu_pack_4 dpu_keygen
INFO-FLOW: Generating C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_mul_32s_32s_64_1_0
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model dpu_keygen_zetas_ROM_AUTO_1R
INFO-FLOW: To file: write model dpu_keygen_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W
INFO-FLOW: To file: write model dpu_keygen_spu_s_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_tmp1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_tmp2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_tr_RAM_AUTO_1R1W
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_40_1
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_41_2
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_54_7
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_55_8
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_56_9
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_321_1
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: To file: write model KeccakF1600_StatePermute
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_383_6
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_385_7
INFO-FLOW: To file: write model shake_absorb_1_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: To file: write model shake_absorb_1
INFO-FLOW: To file: write model shake_squeeze_2
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_321_16
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_351_1
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_12_1
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_360_2
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_383_6
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_385_7
INFO-FLOW: To file: write model shake_absorb_Pipeline_VITIS_LOOP_12_12
INFO-FLOW: To file: write model shake_absorb
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_417_2
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_503_2
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_95_1
INFO-FLOW: To file: write model sample_eta_Pipeline_VITIS_LOOP_417_2
INFO-FLOW: To file: write model sample_eta_Pipeline_VITIS_LOOP_533_2
INFO-FLOW: To file: write model sample_eta
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_95_17
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_95_18
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_95_19
INFO-FLOW: To file: write model read_p2
INFO-FLOW: To file: write model read_p1
INFO-FLOW: To file: write model dpu_unit
INFO-FLOW: To file: write model write_p3
INFO-FLOW: To file: write model write_p4
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP4
INFO-FLOW: To file: write model read_ntt
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_NTT_LOOP5
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_CADDQ_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP4
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MATMUL_LOOP5
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MONTMUL_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MONTMUL_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MONTMUL_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_MONTMUL_LOOP4
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_RD_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_RD_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_RD_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_ADD_LOOP1
INFO-FLOW: To file: write model read_intt
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP1
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP2
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP3
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP4
INFO-FLOW: To file: write model dpu_func_Pipeline_FUNC_INTT_LOOP5
INFO-FLOW: To file: write model dpu_func
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_55_5
INFO-FLOW: To file: write model dpu_pack_Pipeline_VITIS_LOOP_73_1
INFO-FLOW: To file: write model dpu_pack_Pipeline_VITIS_LOOP_429_2
INFO-FLOW: To file: write model dpu_pack
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_321_110
INFO-FLOW: To file: write model shake_absorb_3_Pipeline_VITIS_LOOP_369_4
INFO-FLOW: To file: write model shake_absorb_3_Pipeline_VITIS_LOOP_376_5
INFO-FLOW: To file: write model shake_absorb_3
INFO-FLOW: To file: write model shake_squeeze
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_60_6
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_61_7
INFO-FLOW: To file: write model dpu_keygen_Pipeline_VITIS_LOOP_62_8
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_490_8
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_91_1
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_73_13
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_517_10
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_73_15
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_547_14
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_533_12
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_91_14
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_73_1
INFO-FLOW: To file: write model dpu_pack_4_Pipeline_VITIS_LOOP_454_6
INFO-FLOW: To file: write model dpu_pack_4
INFO-FLOW: To file: write model dpu_keygen
INFO-FLOW: Generating C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/vhdl' dstVlogDir='C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/vlog' tclDir='C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db' modelList='dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_mul_32s_32s_64_1_0
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_zetas_ROM_AUTO_1R
dpu_keygen_buf_RAM_AUTO_1R1W
dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W
dpu_keygen_spu_s_RAM_AUTO_1R1W
dpu_keygen_tmp1_RAM_AUTO_1R1W
dpu_keygen_tmp2_RAM_AUTO_1R1W
dpu_keygen_tr_RAM_AUTO_1R1W
dpu_keygen_Pipeline_VITIS_LOOP_40_1
dpu_keygen_Pipeline_VITIS_LOOP_41_2
dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4
dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6
dpu_keygen_Pipeline_VITIS_LOOP_54_7
dpu_keygen_Pipeline_VITIS_LOOP_55_8
dpu_keygen_Pipeline_VITIS_LOOP_56_9
dpu_keygen_Pipeline_VITIS_LOOP_321_1
shake_absorb_1_Pipeline_VITIS_LOOP_369_4
KeccakF1600_StatePermute
shake_absorb_1_Pipeline_VITIS_LOOP_376_5
shake_absorb_1_Pipeline_VITIS_LOOP_383_6
shake_absorb_1_Pipeline_VITIS_LOOP_385_7
shake_absorb_1_Pipeline_VITIS_LOOP_12_1
shake_absorb_1
shake_squeeze_2
dpu_keygen_Pipeline_VITIS_LOOP_321_16
shake_absorb_Pipeline_VITIS_LOOP_351_1
shake_absorb_Pipeline_VITIS_LOOP_12_1
shake_absorb_Pipeline_VITIS_LOOP_360_2
shake_absorb_Pipeline_VITIS_LOOP_369_4
shake_absorb_Pipeline_VITIS_LOOP_376_5
shake_absorb_Pipeline_VITIS_LOOP_383_6
shake_absorb_Pipeline_VITIS_LOOP_385_7
shake_absorb_Pipeline_VITIS_LOOP_12_12
shake_absorb
dpu_keygen_Pipeline_VITIS_LOOP_417_2
dpu_keygen_Pipeline_VITIS_LOOP_503_2
dpu_keygen_Pipeline_VITIS_LOOP_95_1
sample_eta_Pipeline_VITIS_LOOP_417_2
sample_eta_Pipeline_VITIS_LOOP_533_2
sample_eta
dpu_keygen_Pipeline_VITIS_LOOP_95_17
dpu_keygen_Pipeline_VITIS_LOOP_95_18
dpu_keygen_Pipeline_VITIS_LOOP_95_19
read_p2
read_p1
dpu_unit
write_p3
write_p4
dpu_func_Pipeline_FUNC_NTT_LOOP1
dpu_func_Pipeline_FUNC_NTT_LOOP2
dpu_func_Pipeline_FUNC_NTT_LOOP3
dpu_func_Pipeline_FUNC_NTT_LOOP4
read_ntt
dpu_func_Pipeline_FUNC_NTT_LOOP5
dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1
dpu_func_Pipeline_FUNC_CADDQ_LOOP1
dpu_func_Pipeline_FUNC_MATMUL_LOOP1
dpu_func_Pipeline_FUNC_MATMUL_LOOP2
dpu_func_Pipeline_FUNC_MATMUL_LOOP3
dpu_func_Pipeline_FUNC_MATMUL_LOOP4
dpu_func_Pipeline_FUNC_MATMUL_LOOP5
dpu_func_Pipeline_FUNC_MONTMUL_LOOP1
dpu_func_Pipeline_FUNC_MONTMUL_LOOP2
dpu_func_Pipeline_FUNC_MONTMUL_LOOP3
dpu_func_Pipeline_FUNC_MONTMUL_LOOP4
dpu_func_Pipeline_FUNC_RD_LOOP1
dpu_func_Pipeline_FUNC_RD_LOOP2
dpu_func_Pipeline_FUNC_RD_LOOP3
dpu_func_Pipeline_FUNC_ADD_LOOP1
read_intt
dpu_func_Pipeline_FUNC_INTT_LOOP1
dpu_func_Pipeline_FUNC_INTT_LOOP2
dpu_func_Pipeline_FUNC_INTT_LOOP3
dpu_func_Pipeline_FUNC_INTT_LOOP4
dpu_func_Pipeline_FUNC_INTT_LOOP5
dpu_func
dpu_keygen_Pipeline_VITIS_LOOP_55_5
dpu_pack_Pipeline_VITIS_LOOP_73_1
dpu_pack_Pipeline_VITIS_LOOP_429_2
dpu_pack
dpu_keygen_Pipeline_VITIS_LOOP_321_110
shake_absorb_3_Pipeline_VITIS_LOOP_369_4
shake_absorb_3_Pipeline_VITIS_LOOP_376_5
shake_absorb_3
shake_squeeze
dpu_keygen_Pipeline_VITIS_LOOP_60_6
dpu_keygen_Pipeline_VITIS_LOOP_61_7
dpu_keygen_Pipeline_VITIS_LOOP_62_8
dpu_pack_4_Pipeline_VITIS_LOOP_490_8
dpu_pack_4_Pipeline_VITIS_LOOP_91_1
dpu_pack_4_Pipeline_VITIS_LOOP_73_13
dpu_pack_4_Pipeline_VITIS_LOOP_517_10
dpu_pack_4_Pipeline_VITIS_LOOP_73_15
dpu_pack_4_Pipeline_VITIS_LOOP_547_14
dpu_pack_4_Pipeline_VITIS_LOOP_533_12
dpu_pack_4_Pipeline_VITIS_LOOP_91_14
dpu_pack_4_Pipeline_VITIS_LOOP_73_1
dpu_pack_4_Pipeline_VITIS_LOOP_454_6
dpu_pack_4
dpu_keygen
' expOnly='0'
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/KeccakF1600_StatePermute.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.163 sec.
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_unit.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_ntt.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_intt.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_429_2.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_490_8.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_517_10.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_547_14.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_533_12.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_454_6.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4.compgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.compgen.tcl 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'dpu_keygen_zetas_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_buf_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W_ram (RAM_T2P_BRAM)' using block RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_spu_s_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tmp1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tmp2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'dpu_keygen_tr_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Command       ap_source done; 0.522 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 107 seconds. CPU system time: 1 seconds. Elapsed time: 107.419 seconds; current allocated memory: 1.765 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='dpu_keygen_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name read_p2
INFO-FLOW: No bind nodes found for module_name read_p1
INFO-FLOW: No bind nodes found for module_name write_p3
INFO-FLOW: No bind nodes found for module_name write_p4
INFO-FLOW: No bind nodes found for module_name read_ntt
INFO-FLOW: No bind nodes found for module_name read_intt
INFO-FLOW: Done: create_csynth_xml bind info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_KeccakF1600_StatePermute_KeccakF_RoundConstants_ROM_AUTO_1R
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_shake_absorb_1_t_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_shake_absorb_t_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_sample_eta_buf_RAM_AUTO_1R1W
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_mul_32s_32s_64_1_0
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_flow_control_loop_pipe_sequential_init
dpu_keygen_zetas_ROM_AUTO_1R
dpu_keygen_buf_RAM_AUTO_1R1W
dpu_keygen_dpu_pMem_RAM_T2P_BRAM_1R1W
dpu_keygen_spu_s_RAM_AUTO_1R1W
dpu_keygen_tmp1_RAM_AUTO_1R1W
dpu_keygen_tmp2_RAM_AUTO_1R1W
dpu_keygen_tr_RAM_AUTO_1R1W
dpu_keygen_Pipeline_VITIS_LOOP_40_1
dpu_keygen_Pipeline_VITIS_LOOP_41_2
dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4
dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6
dpu_keygen_Pipeline_VITIS_LOOP_54_7
dpu_keygen_Pipeline_VITIS_LOOP_55_8
dpu_keygen_Pipeline_VITIS_LOOP_56_9
dpu_keygen_Pipeline_VITIS_LOOP_321_1
shake_absorb_1_Pipeline_VITIS_LOOP_369_4
KeccakF1600_StatePermute
shake_absorb_1_Pipeline_VITIS_LOOP_376_5
shake_absorb_1_Pipeline_VITIS_LOOP_383_6
shake_absorb_1_Pipeline_VITIS_LOOP_385_7
shake_absorb_1_Pipeline_VITIS_LOOP_12_1
shake_absorb_1
shake_squeeze_2
dpu_keygen_Pipeline_VITIS_LOOP_321_16
shake_absorb_Pipeline_VITIS_LOOP_351_1
shake_absorb_Pipeline_VITIS_LOOP_12_1
shake_absorb_Pipeline_VITIS_LOOP_360_2
shake_absorb_Pipeline_VITIS_LOOP_369_4
shake_absorb_Pipeline_VITIS_LOOP_376_5
shake_absorb_Pipeline_VITIS_LOOP_383_6
shake_absorb_Pipeline_VITIS_LOOP_385_7
shake_absorb_Pipeline_VITIS_LOOP_12_12
shake_absorb
dpu_keygen_Pipeline_VITIS_LOOP_417_2
dpu_keygen_Pipeline_VITIS_LOOP_503_2
dpu_keygen_Pipeline_VITIS_LOOP_95_1
sample_eta_Pipeline_VITIS_LOOP_417_2
sample_eta_Pipeline_VITIS_LOOP_533_2
sample_eta
dpu_keygen_Pipeline_VITIS_LOOP_95_17
dpu_keygen_Pipeline_VITIS_LOOP_95_18
dpu_keygen_Pipeline_VITIS_LOOP_95_19
read_p2
read_p1
dpu_unit
write_p3
write_p4
dpu_func_Pipeline_FUNC_NTT_LOOP1
dpu_func_Pipeline_FUNC_NTT_LOOP2
dpu_func_Pipeline_FUNC_NTT_LOOP3
dpu_func_Pipeline_FUNC_NTT_LOOP4
read_ntt
dpu_func_Pipeline_FUNC_NTT_LOOP5
dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1
dpu_func_Pipeline_FUNC_CADDQ_LOOP1
dpu_func_Pipeline_FUNC_MATMUL_LOOP1
dpu_func_Pipeline_FUNC_MATMUL_LOOP2
dpu_func_Pipeline_FUNC_MATMUL_LOOP3
dpu_func_Pipeline_FUNC_MATMUL_LOOP4
dpu_func_Pipeline_FUNC_MATMUL_LOOP5
dpu_func_Pipeline_FUNC_MONTMUL_LOOP1
dpu_func_Pipeline_FUNC_MONTMUL_LOOP2
dpu_func_Pipeline_FUNC_MONTMUL_LOOP3
dpu_func_Pipeline_FUNC_MONTMUL_LOOP4
dpu_func_Pipeline_FUNC_RD_LOOP1
dpu_func_Pipeline_FUNC_RD_LOOP2
dpu_func_Pipeline_FUNC_RD_LOOP3
dpu_func_Pipeline_FUNC_ADD_LOOP1
read_intt
dpu_func_Pipeline_FUNC_INTT_LOOP1
dpu_func_Pipeline_FUNC_INTT_LOOP2
dpu_func_Pipeline_FUNC_INTT_LOOP3
dpu_func_Pipeline_FUNC_INTT_LOOP4
dpu_func_Pipeline_FUNC_INTT_LOOP5
dpu_func
dpu_keygen_Pipeline_VITIS_LOOP_55_5
dpu_pack_Pipeline_VITIS_LOOP_73_1
dpu_pack_Pipeline_VITIS_LOOP_429_2
dpu_pack
dpu_keygen_Pipeline_VITIS_LOOP_321_110
shake_absorb_3_Pipeline_VITIS_LOOP_369_4
shake_absorb_3_Pipeline_VITIS_LOOP_376_5
shake_absorb_3
shake_squeeze
dpu_keygen_Pipeline_VITIS_LOOP_60_6
dpu_keygen_Pipeline_VITIS_LOOP_61_7
dpu_keygen_Pipeline_VITIS_LOOP_62_8
dpu_pack_4_Pipeline_VITIS_LOOP_490_8
dpu_pack_4_Pipeline_VITIS_LOOP_91_1
dpu_pack_4_Pipeline_VITIS_LOOP_73_13
dpu_pack_4_Pipeline_VITIS_LOOP_517_10
dpu_pack_4_Pipeline_VITIS_LOOP_73_15
dpu_pack_4_Pipeline_VITIS_LOOP_547_14
dpu_pack_4_Pipeline_VITIS_LOOP_533_12
dpu_pack_4_Pipeline_VITIS_LOOP_91_14
dpu_pack_4_Pipeline_VITIS_LOOP_73_1
dpu_pack_4_Pipeline_VITIS_LOOP_454_6
dpu_pack_4
dpu_keygen
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_40_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_41_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_54_7.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_8.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_56_9.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_369_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/KeccakF1600_StatePermute.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_376_5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_383_6.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_385_7.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_16.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_351_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_360_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_369_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_376_5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_383_6.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_385_7.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_Pipeline_VITIS_LOOP_12_12.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_417_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_503_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_417_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta_Pipeline_VITIS_LOOP_533_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/sample_eta.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_17.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_18.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_95_19.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_p1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_unit.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/write_p4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_ntt.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_NTT_LOOP5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_CADDQ_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MATMUL_LOOP5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_MONTMUL_LOOP4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_RD_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_ADD_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/read_intt.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func_Pipeline_FUNC_INTT_LOOP5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_func.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_55_5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_73_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_Pipeline_VITIS_LOOP_429_2.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_321_110.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_369_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3_Pipeline_VITIS_LOOP_376_5.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_absorb_3.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/shake_squeeze.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_60_6.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_61_7.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen_Pipeline_VITIS_LOOP_62_8.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_490_8.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_13.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_517_10.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_15.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_547_14.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_533_12.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_91_14.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_73_1.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4_Pipeline_VITIS_LOOP_454_6.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_pack_4.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.constraint.tcl 
Execute       sc_get_clocks dpu_keygen 
Execute       source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST dpu_keygen MODULE2INSTS {dpu_keygen dpu_keygen dpu_keygen_Pipeline_VITIS_LOOP_40_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_562 dpu_keygen_Pipeline_VITIS_LOOP_41_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_567 dpu_keygen_Pipeline_VITIS_LOOP_321_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_572 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_578 shake_absorb_1 {grp_shake_absorb_1_fu_585 grp_shake_absorb_1_fu_139} shake_absorb_1_Pipeline_VITIS_LOOP_369_4 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143} shake_absorb_1_Pipeline_VITIS_LOOP_376_5 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154} KeccakF1600_StatePermute {grp_KeccakF1600_StatePermute_fu_164 grp_KeccakF1600_StatePermute_fu_178 grp_KeccakF1600_StatePermute_fu_265 grp_KeccakF1600_StatePermute_fu_650 grp_KeccakF1600_StatePermute_fu_164 grp_KeccakF1600_StatePermute_fu_265 grp_KeccakF1600_StatePermute_fu_165 grp_KeccakF1600_StatePermute_fu_67 grp_KeccakF1600_StatePermute_fu_170} shake_absorb_1_Pipeline_VITIS_LOOP_383_6 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172} shake_absorb_1_Pipeline_VITIS_LOOP_385_7 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177} shake_absorb_1_Pipeline_VITIS_LOOP_12_1 {grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187 grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187} dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_599 dpu_keygen_Pipeline_VITIS_LOOP_54_7 grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_606 dpu_keygen_Pipeline_VITIS_LOOP_55_8 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_612 dpu_keygen_Pipeline_VITIS_LOOP_56_9 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_619 shake_squeeze_2 grp_shake_squeeze_2_fu_626 dpu_keygen_Pipeline_VITIS_LOOP_321_16 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_635 shake_absorb {grp_shake_absorb_fu_640 grp_shake_absorb_fu_153} shake_absorb_Pipeline_VITIS_LOOP_351_1 {grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241} shake_absorb_Pipeline_VITIS_LOOP_12_1 {grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249} shake_absorb_Pipeline_VITIS_LOOP_360_2 {grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255} shake_absorb_Pipeline_VITIS_LOOP_369_4 {grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273} shake_absorb_Pipeline_VITIS_LOOP_376_5 {grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282} shake_absorb_Pipeline_VITIS_LOOP_383_6 {grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293} shake_absorb_Pipeline_VITIS_LOOP_385_7 {grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298} shake_absorb_Pipeline_VITIS_LOOP_12_12 {grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308 grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308} dpu_keygen_Pipeline_VITIS_LOOP_417_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_657 dpu_keygen_Pipeline_VITIS_LOOP_503_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_663 dpu_keygen_Pipeline_VITIS_LOOP_95_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_1_fu_671 sample_eta grp_sample_eta_fu_679 sample_eta_Pipeline_VITIS_LOOP_417_2 grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_173 sample_eta_Pipeline_VITIS_LOOP_533_2 grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_180 dpu_keygen_Pipeline_VITIS_LOOP_95_17 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_17_fu_690 dpu_keygen_Pipeline_VITIS_LOOP_95_18 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_18_fu_698 dpu_func grp_dpu_func_fu_460 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_841 read_p1 {grp_read_p1_fu_165 grp_read_p1_fu_145 grp_read_p1_fu_155 grp_read_p1_fu_147 grp_read_p1_fu_178 grp_read_p1_fu_151 grp_read_p1_fu_137 grp_read_p1_fu_137 grp_read_p1_fu_164 grp_read_p1_fu_165 grp_read_p1_fu_137 grp_read_p1_fu_137 grp_read_p1_fu_154 grp_read_p1_fu_118 grp_read_p1_fu_137 grp_read_p1_fu_137 grp_read_p1_fu_164 grp_read_p1_fu_137 grp_read_p1_fu_162 grp_read_p1_fu_151 grp_read_p1_fu_137 grp_read_p1_fu_137 grp_read_p1_fu_164} dpu_unit {grp_dpu_unit_fu_172 grp_dpu_unit_fu_152 grp_dpu_unit_fu_169 grp_dpu_unit_fu_154 grp_dpu_unit_fu_192 grp_dpu_unit_fu_158 grp_dpu_unit_fu_144 grp_dpu_unit_fu_144 grp_dpu_unit_fu_178 grp_dpu_unit_fu_165 grp_dpu_unit_fu_179 grp_dpu_unit_fu_144 grp_dpu_unit_fu_144 grp_dpu_unit_fu_168 grp_dpu_unit_fu_132 grp_dpu_unit_fu_144 grp_dpu_unit_fu_144 grp_dpu_unit_fu_178 grp_dpu_unit_fu_144 grp_dpu_unit_fu_176 grp_dpu_unit_fu_144 grp_dpu_unit_fu_158 grp_dpu_unit_fu_144 grp_dpu_unit_fu_144 grp_dpu_unit_fu_178} write_p3 {call_ln279_write_p3_fu_183 call_ln269_write_p3_fu_163 call_ln180_write_p3_fu_180 call_ln153_write_p3_fu_165 call_ln143_write_p3_fu_203 call_ln292_write_p3_fu_169 call_ln302_write_p3_fu_155 call_ln320_write_p3_fu_189 call_ln328_write_p3_fu_175 call_ln220_write_p3_fu_190 call_ln230_write_p3_fu_155 call_ln248_write_p3_fu_179 call_ln258_write_p3_fu_144 call_ln190_write_p3_fu_155 call_ln208_write_p3_fu_189 call_ln161_write_p3_fu_155 call_ln169_write_p3_fu_187 call_ln341_write_p3_fu_154 call_ln349_write_p3_fu_169 call_ln359_write_p3_fu_155 call_ln377_write_p3_fu_189} write_p4 {call_ln280_write_p4_fu_191 call_ln181_write_p4_fu_188 call_ln293_write_p4_fu_177 call_ln311_write_p4_fu_155 call_ln221_write_p4_fu_198 call_ln239_write_p4_fu_155 call_ln199_write_p4_fu_155 call_ln350_write_p4_fu_177 call_ln368_write_p4_fu_155} dpu_func_Pipeline_FUNC_CADDQ_LOOP1 grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_863 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_883 read_p2 {grp_read_p2_fu_162 grp_read_p2_fu_185 grp_read_p2_fu_790 grp_read_p2_fu_171 grp_read_p2_fu_172 grp_read_p2_fu_161 grp_read_p2_fu_125 grp_read_p2_fu_171 grp_read_p2_fu_169 grp_read_p2_fu_171} dpu_func_Pipeline_FUNC_RD_LOOP1 grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_902 dpu_func_Pipeline_FUNC_ADD_LOOP1 grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_922 dpu_func_Pipeline_FUNC_NTT_LOOP1 grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_945 dpu_func_Pipeline_FUNC_NTT_LOOP2 grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_960 dpu_func_Pipeline_FUNC_NTT_LOOP3 grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_974 dpu_func_Pipeline_FUNC_NTT_LOOP4 grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_988 dpu_func_Pipeline_FUNC_NTT_LOOP5 grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1004 read_ntt grp_read_ntt_fu_158 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1020 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1036 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1050 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1064 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1079 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1099 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1113 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1127 dpu_func_Pipeline_FUNC_RD_LOOP2 grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1143 dpu_func_Pipeline_FUNC_RD_LOOP3 grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1157 dpu_func_Pipeline_FUNC_INTT_LOOP1 grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1173 read_intt grp_read_intt_fu_137 dpu_func_Pipeline_FUNC_INTT_LOOP2 grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1187 dpu_func_Pipeline_FUNC_INTT_LOOP3 grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1202 dpu_func_Pipeline_FUNC_INTT_LOOP4 grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1216 dpu_func_Pipeline_FUNC_INTT_LOOP5 grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1230 dpu_keygen_Pipeline_VITIS_LOOP_55_5 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_5_fu_706 dpu_keygen_Pipeline_VITIS_LOOP_321_110 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_714 dpu_keygen_Pipeline_VITIS_LOOP_95_19 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_19_fu_719 dpu_keygen_Pipeline_VITIS_LOOP_60_6 grp_dpu_keygen_Pipeline_VITIS_LOOP_60_6_fu_727 dpu_keygen_Pipeline_VITIS_LOOP_61_7 grp_dpu_keygen_Pipeline_VITIS_LOOP_61_7_fu_735 dpu_pack grp_dpu_pack_fu_743 dpu_pack_Pipeline_VITIS_LOOP_73_1 grp_dpu_pack_Pipeline_VITIS_LOOP_73_1_fu_79 dpu_pack_Pipeline_VITIS_LOOP_429_2 grp_dpu_pack_Pipeline_VITIS_LOOP_429_2_fu_87 shake_absorb_3 grp_shake_absorb_3_fu_752 shake_absorb_3_Pipeline_VITIS_LOOP_369_4 grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50 shake_absorb_3_Pipeline_VITIS_LOOP_376_5 grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59 shake_squeeze grp_shake_squeeze_fu_761 dpu_keygen_Pipeline_VITIS_LOOP_62_8 grp_dpu_keygen_Pipeline_VITIS_LOOP_62_8_fu_769 dpu_pack_4 grp_dpu_pack_4_fu_776 dpu_pack_4_Pipeline_VITIS_LOOP_490_8 grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234 dpu_pack_4_Pipeline_VITIS_LOOP_91_1 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244 dpu_pack_4_Pipeline_VITIS_LOOP_73_13 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252 dpu_pack_4_Pipeline_VITIS_LOOP_517_10 grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260 dpu_pack_4_Pipeline_VITIS_LOOP_73_15 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269 dpu_pack_4_Pipeline_VITIS_LOOP_547_14 grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277 dpu_pack_4_Pipeline_VITIS_LOOP_533_12 grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286 dpu_pack_4_Pipeline_VITIS_LOOP_91_14 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296 dpu_pack_4_Pipeline_VITIS_LOOP_73_1 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304 dpu_pack_4_Pipeline_VITIS_LOOP_454_6 grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312} INST2MODULE {dpu_keygen dpu_keygen grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_562 dpu_keygen_Pipeline_VITIS_LOOP_40_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_567 dpu_keygen_Pipeline_VITIS_LOOP_41_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_572 dpu_keygen_Pipeline_VITIS_LOOP_321_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_578 dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 grp_shake_absorb_1_fu_585 shake_absorb_1 grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 shake_absorb_1_Pipeline_VITIS_LOOP_369_4 grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 shake_absorb_1_Pipeline_VITIS_LOOP_376_5 grp_KeccakF1600_StatePermute_fu_164 KeccakF1600_StatePermute grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 shake_absorb_1_Pipeline_VITIS_LOOP_383_6 grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 shake_absorb_1_Pipeline_VITIS_LOOP_385_7 grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187 shake_absorb_1_Pipeline_VITIS_LOOP_12_1 grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_599 dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_606 dpu_keygen_Pipeline_VITIS_LOOP_54_7 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_612 dpu_keygen_Pipeline_VITIS_LOOP_55_8 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_619 dpu_keygen_Pipeline_VITIS_LOOP_56_9 grp_shake_squeeze_2_fu_626 shake_squeeze_2 grp_KeccakF1600_StatePermute_fu_178 KeccakF1600_StatePermute grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_635 dpu_keygen_Pipeline_VITIS_LOOP_321_16 grp_shake_absorb_fu_640 shake_absorb grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 shake_absorb_Pipeline_VITIS_LOOP_351_1 grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 shake_absorb_Pipeline_VITIS_LOOP_12_1 grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 shake_absorb_Pipeline_VITIS_LOOP_360_2 grp_KeccakF1600_StatePermute_fu_265 KeccakF1600_StatePermute grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 shake_absorb_Pipeline_VITIS_LOOP_369_4 grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 shake_absorb_Pipeline_VITIS_LOOP_376_5 grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 shake_absorb_Pipeline_VITIS_LOOP_383_6 grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 shake_absorb_Pipeline_VITIS_LOOP_385_7 grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308 shake_absorb_Pipeline_VITIS_LOOP_12_12 grp_KeccakF1600_StatePermute_fu_650 KeccakF1600_StatePermute grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_657 dpu_keygen_Pipeline_VITIS_LOOP_417_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_663 dpu_keygen_Pipeline_VITIS_LOOP_503_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_1_fu_671 dpu_keygen_Pipeline_VITIS_LOOP_95_1 grp_sample_eta_fu_679 sample_eta grp_shake_absorb_1_fu_139 shake_absorb_1 grp_shake_absorb_fu_153 shake_absorb grp_KeccakF1600_StatePermute_fu_165 KeccakF1600_StatePermute grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_173 sample_eta_Pipeline_VITIS_LOOP_417_2 grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_180 sample_eta_Pipeline_VITIS_LOOP_533_2 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_17_fu_690 dpu_keygen_Pipeline_VITIS_LOOP_95_17 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_18_fu_698 dpu_keygen_Pipeline_VITIS_LOOP_95_18 grp_dpu_func_fu_460 dpu_func grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_841 dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 grp_read_p1_fu_165 read_p1 grp_dpu_unit_fu_172 dpu_unit call_ln279_write_p3_fu_183 write_p3 call_ln280_write_p4_fu_191 write_p4 grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_863 dpu_func_Pipeline_FUNC_CADDQ_LOOP1 grp_read_p1_fu_145 read_p1 grp_dpu_unit_fu_152 dpu_unit call_ln269_write_p3_fu_163 write_p3 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_883 dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 grp_read_p1_fu_155 read_p1 grp_read_p2_fu_162 read_p2 grp_dpu_unit_fu_169 dpu_unit call_ln180_write_p3_fu_180 write_p3 call_ln181_write_p4_fu_188 write_p4 grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_902 dpu_func_Pipeline_FUNC_RD_LOOP1 grp_read_p1_fu_147 read_p1 grp_dpu_unit_fu_154 dpu_unit call_ln153_write_p3_fu_165 write_p3 grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_922 dpu_func_Pipeline_FUNC_ADD_LOOP1 grp_read_p1_fu_178 read_p1 grp_read_p2_fu_185 read_p2 grp_dpu_unit_fu_192 dpu_unit call_ln143_write_p3_fu_203 write_p3 grp_read_p2_fu_790 read_p2 grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_945 dpu_func_Pipeline_FUNC_NTT_LOOP1 grp_read_p1_fu_151 read_p1 grp_dpu_unit_fu_158 dpu_unit call_ln292_write_p3_fu_169 write_p3 call_ln293_write_p4_fu_177 write_p4 grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_960 dpu_func_Pipeline_FUNC_NTT_LOOP2 grp_read_p1_fu_137 read_p1 grp_dpu_unit_fu_144 dpu_unit call_ln302_write_p3_fu_155 write_p3 grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_974 dpu_func_Pipeline_FUNC_NTT_LOOP3 call_ln311_write_p4_fu_155 write_p4 grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_988 dpu_func_Pipeline_FUNC_NTT_LOOP4 grp_read_p1_fu_164 read_p1 grp_read_p2_fu_171 read_p2 grp_dpu_unit_fu_178 dpu_unit call_ln320_write_p3_fu_189 write_p3 grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1004 dpu_func_Pipeline_FUNC_NTT_LOOP5 grp_read_ntt_fu_158 read_ntt grp_dpu_unit_fu_165 dpu_unit call_ln328_write_p3_fu_175 write_p3 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1020 dpu_func_Pipeline_FUNC_MATMUL_LOOP1 grp_read_p2_fu_172 read_p2 grp_dpu_unit_fu_179 dpu_unit call_ln220_write_p3_fu_190 write_p3 call_ln221_write_p4_fu_198 write_p4 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1036 dpu_func_Pipeline_FUNC_MATMUL_LOOP2 call_ln230_write_p3_fu_155 write_p3 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1050 dpu_func_Pipeline_FUNC_MATMUL_LOOP3 call_ln239_write_p4_fu_155 write_p4 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1064 dpu_func_Pipeline_FUNC_MATMUL_LOOP4 grp_read_p1_fu_154 read_p1 grp_read_p2_fu_161 read_p2 grp_dpu_unit_fu_168 dpu_unit call_ln248_write_p3_fu_179 write_p3 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1079 dpu_func_Pipeline_FUNC_MATMUL_LOOP5 grp_read_p1_fu_118 read_p1 grp_read_p2_fu_125 read_p2 grp_dpu_unit_fu_132 dpu_unit call_ln258_write_p3_fu_144 write_p3 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1099 dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 call_ln190_write_p3_fu_155 write_p3 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1113 dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 call_ln199_write_p4_fu_155 write_p4 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1127 dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 call_ln208_write_p3_fu_189 write_p3 grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1143 dpu_func_Pipeline_FUNC_RD_LOOP2 call_ln161_write_p3_fu_155 write_p3 grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1157 dpu_func_Pipeline_FUNC_RD_LOOP3 grp_read_p1_fu_162 read_p1 grp_read_p2_fu_169 read_p2 grp_dpu_unit_fu_176 dpu_unit call_ln169_write_p3_fu_187 write_p3 grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1173 dpu_func_Pipeline_FUNC_INTT_LOOP1 grp_read_intt_fu_137 read_intt call_ln341_write_p3_fu_154 write_p3 grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1187 dpu_func_Pipeline_FUNC_INTT_LOOP2 call_ln349_write_p3_fu_169 write_p3 call_ln350_write_p4_fu_177 write_p4 grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1202 dpu_func_Pipeline_FUNC_INTT_LOOP3 call_ln359_write_p3_fu_155 write_p3 grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1216 dpu_func_Pipeline_FUNC_INTT_LOOP4 call_ln368_write_p4_fu_155 write_p4 grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1230 dpu_func_Pipeline_FUNC_INTT_LOOP5 call_ln377_write_p3_fu_189 write_p3 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_5_fu_706 dpu_keygen_Pipeline_VITIS_LOOP_55_5 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_714 dpu_keygen_Pipeline_VITIS_LOOP_321_110 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_19_fu_719 dpu_keygen_Pipeline_VITIS_LOOP_95_19 grp_dpu_keygen_Pipeline_VITIS_LOOP_60_6_fu_727 dpu_keygen_Pipeline_VITIS_LOOP_60_6 grp_dpu_keygen_Pipeline_VITIS_LOOP_61_7_fu_735 dpu_keygen_Pipeline_VITIS_LOOP_61_7 grp_dpu_pack_fu_743 dpu_pack grp_dpu_pack_Pipeline_VITIS_LOOP_73_1_fu_79 dpu_pack_Pipeline_VITIS_LOOP_73_1 grp_dpu_pack_Pipeline_VITIS_LOOP_429_2_fu_87 dpu_pack_Pipeline_VITIS_LOOP_429_2 grp_shake_absorb_3_fu_752 shake_absorb_3 grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50 shake_absorb_3_Pipeline_VITIS_LOOP_369_4 grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59 shake_absorb_3_Pipeline_VITIS_LOOP_376_5 grp_KeccakF1600_StatePermute_fu_67 KeccakF1600_StatePermute grp_shake_squeeze_fu_761 shake_squeeze grp_KeccakF1600_StatePermute_fu_170 KeccakF1600_StatePermute grp_dpu_keygen_Pipeline_VITIS_LOOP_62_8_fu_769 dpu_keygen_Pipeline_VITIS_LOOP_62_8 grp_dpu_pack_4_fu_776 dpu_pack_4 grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234 dpu_pack_4_Pipeline_VITIS_LOOP_490_8 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244 dpu_pack_4_Pipeline_VITIS_LOOP_91_1 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252 dpu_pack_4_Pipeline_VITIS_LOOP_73_13 grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260 dpu_pack_4_Pipeline_VITIS_LOOP_517_10 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269 dpu_pack_4_Pipeline_VITIS_LOOP_73_15 grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277 dpu_pack_4_Pipeline_VITIS_LOOP_547_14 grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286 dpu_pack_4_Pipeline_VITIS_LOOP_533_12 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296 dpu_pack_4_Pipeline_VITIS_LOOP_91_14 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304 dpu_pack_4_Pipeline_VITIS_LOOP_73_1 grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312 dpu_pack_4_Pipeline_VITIS_LOOP_454_6} INSTDATA {dpu_keygen {DEPTH 1 CHILDREN {grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_562 grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_567 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_572 grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_578 grp_shake_absorb_1_fu_585 grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_599 grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_606 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_612 grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_619 grp_shake_squeeze_2_fu_626 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_635 grp_shake_absorb_fu_640 grp_KeccakF1600_StatePermute_fu_650 grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_657 grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_663 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_1_fu_671 grp_sample_eta_fu_679 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_17_fu_690 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_18_fu_698 grp_dpu_func_fu_460 grp_dpu_keygen_Pipeline_VITIS_LOOP_55_5_fu_706 grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_714 grp_dpu_keygen_Pipeline_VITIS_LOOP_95_19_fu_719 grp_dpu_keygen_Pipeline_VITIS_LOOP_60_6_fu_727 grp_dpu_keygen_Pipeline_VITIS_LOOP_61_7_fu_735 grp_dpu_pack_fu_743 grp_shake_absorb_3_fu_752 grp_shake_squeeze_fu_761 grp_dpu_keygen_Pipeline_VITIS_LOOP_62_8_fu_769 grp_dpu_pack_4_fu_776}} grp_dpu_keygen_Pipeline_VITIS_LOOP_40_1_fu_562 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_41_2_fu_567 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_321_1_fu_572 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4_fu_578 {DEPTH 2 CHILDREN {}} grp_shake_absorb_1_fu_585 {DEPTH 2 CHILDREN {grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 grp_KeccakF1600_StatePermute_fu_164 grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 {DEPTH 4 CHILDREN {}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 {DEPTH 4 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_164 {DEPTH 4 CHILDREN {}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 {DEPTH 4 CHILDREN {}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 {DEPTH 4 CHILDREN {}} grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187 {DEPTH 4 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6_fu_599 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_54_7_fu_606 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_55_8_fu_612 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_56_9_fu_619 {DEPTH 2 CHILDREN {}} grp_shake_squeeze_2_fu_626 {DEPTH 2 CHILDREN grp_KeccakF1600_StatePermute_fu_178} grp_KeccakF1600_StatePermute_fu_178 {DEPTH 3 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_321_16_fu_635 {DEPTH 2 CHILDREN {}} grp_shake_absorb_fu_640 {DEPTH 2 CHILDREN {grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 grp_KeccakF1600_StatePermute_fu_265 grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308}} grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 {DEPTH 4 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_265 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 {DEPTH 4 CHILDREN {}} grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308 {DEPTH 4 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_650 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_417_2_fu_657 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_503_2_fu_663 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_95_1_fu_671 {DEPTH 2 CHILDREN {}} grp_sample_eta_fu_679 {DEPTH 2 CHILDREN {grp_shake_absorb_1_fu_139 grp_shake_absorb_fu_153 grp_KeccakF1600_StatePermute_fu_165 grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_173 grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_180}} grp_shake_absorb_1_fu_139 {DEPTH 3 CHILDREN {grp_shake_absorb_1_Pipeline_VITIS_LOOP_369_4_fu_143 grp_shake_absorb_1_Pipeline_VITIS_LOOP_376_5_fu_154 grp_KeccakF1600_StatePermute_fu_164 grp_shake_absorb_1_Pipeline_VITIS_LOOP_383_6_fu_172 grp_shake_absorb_1_Pipeline_VITIS_LOOP_385_7_fu_177 grp_shake_absorb_1_Pipeline_VITIS_LOOP_12_1_fu_187}} grp_shake_absorb_fu_153 {DEPTH 3 CHILDREN {grp_shake_absorb_Pipeline_VITIS_LOOP_351_1_fu_241 grp_shake_absorb_Pipeline_VITIS_LOOP_12_1_fu_249 grp_shake_absorb_Pipeline_VITIS_LOOP_360_2_fu_255 grp_KeccakF1600_StatePermute_fu_265 grp_shake_absorb_Pipeline_VITIS_LOOP_369_4_fu_273 grp_shake_absorb_Pipeline_VITIS_LOOP_376_5_fu_282 grp_shake_absorb_Pipeline_VITIS_LOOP_383_6_fu_293 grp_shake_absorb_Pipeline_VITIS_LOOP_385_7_fu_298 grp_shake_absorb_Pipeline_VITIS_LOOP_12_12_fu_308}} grp_KeccakF1600_StatePermute_fu_165 {DEPTH 3 CHILDREN {}} grp_sample_eta_Pipeline_VITIS_LOOP_417_2_fu_173 {DEPTH 3 CHILDREN {}} grp_sample_eta_Pipeline_VITIS_LOOP_533_2_fu_180 {DEPTH 3 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_95_17_fu_690 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_95_18_fu_698 {DEPTH 2 CHILDREN {}} grp_dpu_func_fu_460 {DEPTH 2 CHILDREN {grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_841 grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_863 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_883 grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_902 grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_922 grp_read_p2_fu_790 grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_945 grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_960 grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_974 grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_988 grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1004 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1020 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1036 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1050 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1064 grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1079 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1099 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1113 grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1127 grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1143 grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1157 grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1173 grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1187 grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1202 grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1216 grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1230}} grp_dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1_fu_841 {DEPTH 3 CHILDREN {grp_read_p1_fu_165 grp_dpu_unit_fu_172 call_ln279_write_p3_fu_183 call_ln280_write_p4_fu_191}} grp_read_p1_fu_165 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_172 {DEPTH 4 CHILDREN {}} call_ln279_write_p3_fu_183 {DEPTH 4 CHILDREN {}} call_ln280_write_p4_fu_191 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_CADDQ_LOOP1_fu_863 {DEPTH 3 CHILDREN {grp_read_p1_fu_145 grp_dpu_unit_fu_152 call_ln269_write_p3_fu_163}} grp_read_p1_fu_145 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_152 {DEPTH 4 CHILDREN {}} call_ln269_write_p3_fu_163 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP1_fu_883 {DEPTH 3 CHILDREN {grp_read_p1_fu_155 grp_read_p2_fu_162 grp_dpu_unit_fu_169 call_ln180_write_p3_fu_180 call_ln181_write_p4_fu_188}} grp_read_p1_fu_155 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_162 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_169 {DEPTH 4 CHILDREN {}} call_ln180_write_p3_fu_180 {DEPTH 4 CHILDREN {}} call_ln181_write_p4_fu_188 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_RD_LOOP1_fu_902 {DEPTH 3 CHILDREN {grp_read_p1_fu_147 grp_dpu_unit_fu_154 call_ln153_write_p3_fu_165}} grp_read_p1_fu_147 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_154 {DEPTH 4 CHILDREN {}} call_ln153_write_p3_fu_165 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_ADD_LOOP1_fu_922 {DEPTH 3 CHILDREN {grp_read_p1_fu_178 grp_read_p2_fu_185 grp_dpu_unit_fu_192 call_ln143_write_p3_fu_203}} grp_read_p1_fu_178 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_185 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_192 {DEPTH 4 CHILDREN {}} call_ln143_write_p3_fu_203 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_790 {DEPTH 3 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_NTT_LOOP1_fu_945 {DEPTH 3 CHILDREN {grp_read_p1_fu_151 grp_dpu_unit_fu_158 call_ln292_write_p3_fu_169 call_ln293_write_p4_fu_177}} grp_read_p1_fu_151 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_158 {DEPTH 4 CHILDREN {}} call_ln292_write_p3_fu_169 {DEPTH 4 CHILDREN {}} call_ln293_write_p4_fu_177 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_NTT_LOOP2_fu_960 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln302_write_p3_fu_155}} grp_read_p1_fu_137 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_144 {DEPTH 4 CHILDREN {}} call_ln302_write_p3_fu_155 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_NTT_LOOP3_fu_974 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln311_write_p4_fu_155}} call_ln311_write_p4_fu_155 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_NTT_LOOP4_fu_988 {DEPTH 3 CHILDREN {grp_read_p1_fu_164 grp_read_p2_fu_171 grp_dpu_unit_fu_178 call_ln320_write_p3_fu_189}} grp_read_p1_fu_164 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_171 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_178 {DEPTH 4 CHILDREN {}} call_ln320_write_p3_fu_189 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_NTT_LOOP5_fu_1004 {DEPTH 3 CHILDREN {grp_read_ntt_fu_158 grp_dpu_unit_fu_165 call_ln328_write_p3_fu_175}} grp_read_ntt_fu_158 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_165 {DEPTH 4 CHILDREN {}} call_ln328_write_p3_fu_175 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP1_fu_1020 {DEPTH 3 CHILDREN {grp_read_p1_fu_165 grp_read_p2_fu_172 grp_dpu_unit_fu_179 call_ln220_write_p3_fu_190 call_ln221_write_p4_fu_198}} grp_read_p2_fu_172 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_179 {DEPTH 4 CHILDREN {}} call_ln220_write_p3_fu_190 {DEPTH 4 CHILDREN {}} call_ln221_write_p4_fu_198 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP2_fu_1036 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln230_write_p3_fu_155}} call_ln230_write_p3_fu_155 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP3_fu_1050 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln239_write_p4_fu_155}} call_ln239_write_p4_fu_155 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP4_fu_1064 {DEPTH 3 CHILDREN {grp_read_p1_fu_154 grp_read_p2_fu_161 grp_dpu_unit_fu_168 call_ln248_write_p3_fu_179}} grp_read_p1_fu_154 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_161 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_168 {DEPTH 4 CHILDREN {}} call_ln248_write_p3_fu_179 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MATMUL_LOOP5_fu_1079 {DEPTH 3 CHILDREN {grp_read_p1_fu_118 grp_read_p2_fu_125 grp_dpu_unit_fu_132 call_ln258_write_p3_fu_144}} grp_read_p1_fu_118 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_125 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_132 {DEPTH 4 CHILDREN {}} call_ln258_write_p3_fu_144 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP2_fu_1099 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln190_write_p3_fu_155}} call_ln190_write_p3_fu_155 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP3_fu_1113 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln199_write_p4_fu_155}} call_ln199_write_p4_fu_155 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_MONTMUL_LOOP4_fu_1127 {DEPTH 3 CHILDREN {grp_read_p1_fu_164 grp_read_p2_fu_171 grp_dpu_unit_fu_178 call_ln208_write_p3_fu_189}} call_ln208_write_p3_fu_189 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_RD_LOOP2_fu_1143 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln161_write_p3_fu_155}} call_ln161_write_p3_fu_155 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_RD_LOOP3_fu_1157 {DEPTH 3 CHILDREN {grp_read_p1_fu_162 grp_read_p2_fu_169 grp_dpu_unit_fu_176 call_ln169_write_p3_fu_187}} grp_read_p1_fu_162 {DEPTH 4 CHILDREN {}} grp_read_p2_fu_169 {DEPTH 4 CHILDREN {}} grp_dpu_unit_fu_176 {DEPTH 4 CHILDREN {}} call_ln169_write_p3_fu_187 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_INTT_LOOP1_fu_1173 {DEPTH 3 CHILDREN {grp_read_intt_fu_137 grp_dpu_unit_fu_144 call_ln341_write_p3_fu_154}} grp_read_intt_fu_137 {DEPTH 4 CHILDREN {}} call_ln341_write_p3_fu_154 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_INTT_LOOP2_fu_1187 {DEPTH 3 CHILDREN {grp_read_p1_fu_151 grp_dpu_unit_fu_158 call_ln349_write_p3_fu_169 call_ln350_write_p4_fu_177}} call_ln349_write_p3_fu_169 {DEPTH 4 CHILDREN {}} call_ln350_write_p4_fu_177 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_INTT_LOOP3_fu_1202 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln359_write_p3_fu_155}} call_ln359_write_p3_fu_155 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_INTT_LOOP4_fu_1216 {DEPTH 3 CHILDREN {grp_read_p1_fu_137 grp_dpu_unit_fu_144 call_ln368_write_p4_fu_155}} call_ln368_write_p4_fu_155 {DEPTH 4 CHILDREN {}} grp_dpu_func_Pipeline_FUNC_INTT_LOOP5_fu_1230 {DEPTH 3 CHILDREN {grp_read_p1_fu_164 grp_read_p2_fu_171 grp_dpu_unit_fu_178 call_ln377_write_p3_fu_189}} call_ln377_write_p3_fu_189 {DEPTH 4 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_55_5_fu_706 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_321_110_fu_714 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_95_19_fu_719 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_60_6_fu_727 {DEPTH 2 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_61_7_fu_735 {DEPTH 2 CHILDREN {}} grp_dpu_pack_fu_743 {DEPTH 2 CHILDREN {grp_dpu_pack_Pipeline_VITIS_LOOP_73_1_fu_79 grp_dpu_pack_Pipeline_VITIS_LOOP_429_2_fu_87}} grp_dpu_pack_Pipeline_VITIS_LOOP_73_1_fu_79 {DEPTH 3 CHILDREN {}} grp_dpu_pack_Pipeline_VITIS_LOOP_429_2_fu_87 {DEPTH 3 CHILDREN {}} grp_shake_absorb_3_fu_752 {DEPTH 2 CHILDREN {grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50 grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59 grp_KeccakF1600_StatePermute_fu_67}} grp_shake_absorb_3_Pipeline_VITIS_LOOP_369_4_fu_50 {DEPTH 3 CHILDREN {}} grp_shake_absorb_3_Pipeline_VITIS_LOOP_376_5_fu_59 {DEPTH 3 CHILDREN {}} grp_KeccakF1600_StatePermute_fu_67 {DEPTH 3 CHILDREN {}} grp_shake_squeeze_fu_761 {DEPTH 2 CHILDREN grp_KeccakF1600_StatePermute_fu_170} grp_KeccakF1600_StatePermute_fu_170 {DEPTH 3 CHILDREN {}} grp_dpu_keygen_Pipeline_VITIS_LOOP_62_8_fu_769 {DEPTH 2 CHILDREN {}} grp_dpu_pack_4_fu_776 {DEPTH 2 CHILDREN {grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252 grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269 grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277 grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286 grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296 grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304 grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_490_8_fu_234 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_1_fu_244 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_13_fu_252 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_517_10_fu_260 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_15_fu_269 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_547_14_fu_277 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_533_12_fu_286 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_91_14_fu_296 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_73_1_fu_304 {DEPTH 3 CHILDREN {}} grp_dpu_pack_4_Pipeline_VITIS_LOOP_454_6_fu_312 {DEPTH 3 CHILDREN {}}} MODULEDATA {dpu_keygen_Pipeline_VITIS_LOOP_40_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln40_fu_67_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:40 VARIABLE add_ln40 LOOP VITIS_LOOP_40_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_41_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_67_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_139_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_3_fu_165_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:42 VARIABLE add_ln42_3 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_1_fu_272_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:42 VARIABLE add_ln42_1 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_2_fu_197_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:42 VARIABLE add_ln42_2 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln45_fu_237_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:45 VARIABLE add_ln45 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_42_3_VITIS_LOOP_43_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_48_5_VITIS_LOOP_49_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_145_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_4_fu_171_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE add_ln48_4 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln48_fu_308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE sub_ln48 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_1_fu_203_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE add_ln48_1 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_2_fu_213_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:48 VARIABLE add_ln48_2 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln51_fu_326_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:51 VARIABLE sub_ln51 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_284_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:49 VARIABLE add_ln49 LOOP VITIS_LOOP_48_5_VITIS_LOOP_49_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_54_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_82_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:54 VARIABLE add_ln54 LOOP VITIS_LOOP_54_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_55_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_82_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_56_9 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln56_fu_82_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:56 VARIABLE add_ln56 LOOP VITIS_LOOP_56_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_321_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_60_p2 SOURCE HLS_Final_vitis_src/spu.cpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_369_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_198_p2 SOURCE HLS_Final_vitis_src/spu.cpp:369 VARIABLE add_ln369 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_10_fu_238_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_10 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_11_fu_254_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_11 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_12_fu_264_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_12 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_13_fu_274_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_13 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_14_fu_284_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_14 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_15_fu_294_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_15 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_16_fu_304_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_16 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} KeccakF1600_StatePermute {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln97_fu_834_p2 SOURCE HLS_Final_vitis_src/spu.cpp:97 VARIABLE add_ln97 LOOP VITIS_LOOP_97_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_2p PRAGMA {} RTLNAME KeccakF_RoundConstants_U SOURCE {} VARIABLE KeccakF_RoundConstants LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_2p}}} AREA {DSP 0 BRAM 2 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_376_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_17_fu_182_p2 SOURCE HLS_Final_vitis_src/spu.cpp:376 VARIABLE i_17 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_205_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_1_fu_216_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_1 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_3_fu_232_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_3 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_4_fu_242_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_4 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_5_fu_252_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_5 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_6_fu_262_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_6 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_7_fu_272_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_7 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_8_fu_282_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_8 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_383_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln383_fu_62_p2 SOURCE HLS_Final_vitis_src/spu.cpp:383 VARIABLE add_ln383 LOOP VITIS_LOOP_383_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_385_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_16_fu_107_p2 SOURCE HLS_Final_vitis_src/spu.cpp:385 VARIABLE i_16 LOOP VITIS_LOOP_385_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1_Pipeline_VITIS_LOOP_12_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_83_p2 SOURCE HLS_Final_vitis_src/spu.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME t_U SOURCE HLS_Final_vitis_src/spu.cpp:343 VARIABLE t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_115_fu_216_p2 SOURCE {} VARIABLE empty_115 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_fu_274_p2 SOURCE HLS_Final_vitis_src/spu.cpp:371 VARIABLE add_ln371 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln368_fu_279_p2 SOURCE HLS_Final_vitis_src/spu.cpp:368 VARIABLE sub_ln368 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_2_fu_313_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln340_fu_339_p2 SOURCE HLS_Final_vitis_src/spu.cpp:340 VARIABLE sub_ln340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_361_p2 SOURCE HLS_Final_vitis_src/spu.cpp:388 VARIABLE add_ln388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} shake_squeeze_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_200_p2 SOURCE HLS_Final_vitis_src/spu.cpp:467 VARIABLE i_2 LOOP VITIS_LOOP_467_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_321_16 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_60_p2 SOURCE HLS_Final_vitis_src/spu.cpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_351_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln352_fu_133_p2 SOURCE HLS_Final_vitis_src/spu.cpp:352 VARIABLE add_ln352 LOOP VITIS_LOOP_351_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_12_fu_150_p2 SOURCE HLS_Final_vitis_src/spu.cpp:352 VARIABLE i_12 LOOP VITIS_LOOP_351_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln353_fu_161_p2 SOURCE HLS_Final_vitis_src/spu.cpp:353 VARIABLE add_ln353 LOOP VITIS_LOOP_351_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_12_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_83_p2 SOURCE HLS_Final_vitis_src/spu.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_360_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln361_fu_129_p2 SOURCE HLS_Final_vitis_src/spu.cpp:361 VARIABLE add_ln361 LOOP VITIS_LOOP_360_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_369_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_99_p2 SOURCE HLS_Final_vitis_src/spu.cpp:369 VARIABLE add_ln369 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_376_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_134_p2 SOURCE HLS_Final_vitis_src/spu.cpp:376 VARIABLE i_9 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln377_fu_140_p2 SOURCE HLS_Final_vitis_src/spu.cpp:377 VARIABLE add_ln377 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_383_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln383_fu_60_p2 SOURCE HLS_Final_vitis_src/spu.cpp:383 VARIABLE add_ln383 LOOP VITIS_LOOP_383_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_385_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_6_fu_101_p2 SOURCE HLS_Final_vitis_src/spu.cpp:385 VARIABLE i_6 LOOP VITIS_LOOP_385_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_Pipeline_VITIS_LOOP_12_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_83_p2 SOURCE HLS_Final_vitis_src/spu.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME t_U SOURCE HLS_Final_vitis_src/spu.cpp:343 VARIABLE t LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_117_fu_349_p2 SOURCE {} VARIABLE empty_117 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln351_fu_371_p2 SOURCE HLS_Final_vitis_src/spu.cpp:351 VARIABLE sub_ln351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln340_fu_439_p2 SOURCE HLS_Final_vitis_src/spu.cpp:340 VARIABLE add_ln340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln351_fu_456_p2 SOURCE HLS_Final_vitis_src/spu.cpp:351 VARIABLE add_ln351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln356_fu_397_p2 SOURCE HLS_Final_vitis_src/spu.cpp:356 VARIABLE sub_ln356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln359_fu_490_p2 SOURCE HLS_Final_vitis_src/spu.cpp:359 VARIABLE sub_ln359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln363_fu_535_p2 SOURCE HLS_Final_vitis_src/spu.cpp:363 VARIABLE sub_ln363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_576_p2 SOURCE HLS_Final_vitis_src/spu.cpp:368 VARIABLE add_ln368 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln340_fu_629_p2 SOURCE HLS_Final_vitis_src/spu.cpp:340 VARIABLE sub_ln340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln382_fu_635_p2 SOURCE HLS_Final_vitis_src/spu.cpp:382 VARIABLE add_ln382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_674_p2 SOURCE HLS_Final_vitis_src/spu.cpp:388 VARIABLE add_ln388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_417_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_fu_182_p2 SOURCE HLS_Final_vitis_src/spu.cpp:417 VARIABLE add_ln417 LOOP VITIS_LOOP_417_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_503_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln503_fu_159_p2 SOURCE HLS_Final_vitis_src/spu.cpp:503 VARIABLE add_ln503 LOOP VITIS_LOOP_503_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln507_fu_176_p2 SOURCE HLS_Final_vitis_src/spu.cpp:507 VARIABLE add_ln507 LOOP VITIS_LOOP_503_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln508_fu_187_p2 SOURCE HLS_Final_vitis_src/spu.cpp:508 VARIABLE add_ln508 LOOP VITIS_LOOP_503_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ctr_10_fu_220_p2 SOURCE HLS_Final_vitis_src/spu.cpp:512 VARIABLE ctr_10 LOOP VITIS_LOOP_503_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_95_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_97_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sample_eta_Pipeline_VITIS_LOOP_417_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln417_fu_182_p2 SOURCE HLS_Final_vitis_src/spu.cpp:417 VARIABLE add_ln417 LOOP VITIS_LOOP_417_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sample_eta_Pipeline_VITIS_LOOP_533_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln533_fu_182_p2 SOURCE HLS_Final_vitis_src/spu.cpp:533 VARIABLE add_ln533 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln537_fu_213_p2 SOURCE HLS_Final_vitis_src/spu.cpp:537 VARIABLE sub_ln537 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ctr_5_fu_220_p2 SOURCE HLS_Final_vitis_src/spu.cpp:537 VARIABLE ctr_5 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln538_fu_284_p2 SOURCE HLS_Final_vitis_src/spu.cpp:538 VARIABLE sub_ln538 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ctr_6_fu_252_p2 SOURCE HLS_Final_vitis_src/spu.cpp:538 VARIABLE ctr_6 LOOP VITIS_LOOP_533_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sample_eta {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buf_U SOURCE HLS_Final_vitis_src/spu.cpp:525 VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_208_p2 SOURCE HLS_Final_vitis_src/spu.cpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 7 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_95_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_97_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_95_18 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_97_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_95_19 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_133_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:95 VARIABLE add_ln95 LOOP VITIS_LOOP_95_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_unit {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_1684_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_1_fu_1710_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_2_fu_1736_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_3_fu_1762_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_4_fu_1788_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_5_fu_1814_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_6_fu_1840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_7_fu_1866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_8_fu_1892_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_9_fu_1918_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_10_fu_1944_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_11_fu_1970_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_12_fu_1996_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_13_fu_2022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_14_fu_2048_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_15_fu_2074_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_16_fu_2100_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_17_fu_2126_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_18_fu_2152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_19_fu_2178_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_20_fu_2204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_21_fu_2230_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_22_fu_2256_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_23_fu_2282_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_24_fu_2308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_25_fu_2334_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_26_fu_2360_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_27_fu_2386_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_28_fu_2412_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_29_fu_2438_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_30_fu_2464_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_31_fu_2490_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_32_fu_2516_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_33_fu_2542_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_34_fu_2568_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_35_fu_2594_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_36_fu_2620_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_37_fu_2646_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_38_fu_2672_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_39_fu_2698_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_40_fu_2724_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_41_fu_2750_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_42_fu_2776_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_43_fu_2802_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_44_fu_2828_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_45_fu_2854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_46_fu_2880_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_47_fu_2906_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_48_fu_2932_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_49_fu_2958_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_50_fu_2984_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_51_fu_3010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_52_fu_3036_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_53_fu_3062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_54_fu_3088_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_55_fu_3114_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_56_fu_3140_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_57_fu_3166_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_58_fu_3192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_59_fu_3218_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_60_fu_3244_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_61_fu_3270_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_62_fu_3296_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_63_fu_3322_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_64_fu_3348_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_65_fu_3374_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_66_fu_3400_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_67_fu_3426_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_68_fu_3452_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_69_fu_3478_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_70_fu_3504_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_71_fu_3530_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_72_fu_3556_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_73_fu_3582_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_74_fu_3608_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_75_fu_3634_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_76_fu_3660_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_77_fu_3686_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_78_fu_3712_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_79_fu_3738_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_80_fu_3764_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_81_fu_3790_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_82_fu_3816_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_83_fu_3842_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_84_fu_3868_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_85_fu_3894_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_86_fu_3920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_87_fu_3946_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_88_fu_3972_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_89_fu_3998_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_90_fu_4024_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_91_fu_4050_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_92_fu_4076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_93_fu_4102_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_94_fu_4128_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_95_fu_4154_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_96_fu_4180_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_97_fu_4206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_98_fu_4232_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_99_fu_4258_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_100_fu_4284_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_101_fu_4310_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_102_fu_4336_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_103_fu_4362_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_104_fu_4388_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_105_fu_4414_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_106_fu_4440_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_107_fu_4466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_108_fu_4492_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_109_fu_4518_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_110_fu_4544_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_111_fu_4570_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_112_fu_4596_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_113_fu_4622_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_114_fu_4648_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_115_fu_4674_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_116_fu_4700_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_117_fu_4726_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_118_fu_4752_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_119_fu_4778_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_120_fu_4804_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_121_fu_4830_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_122_fu_4856_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_123_fu_4882_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_124_fu_4908_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_125_fu_4934_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_126_fu_4960_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_127_fu_4986_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_128_fu_5012_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_129_fu_34816_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_130_fu_5058_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_131_fu_34820_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_132_fu_5104_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_133_fu_34824_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_134_fu_5150_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_135_fu_34828_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_136_fu_5196_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_137_fu_34832_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_138_fu_5242_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_139_fu_34836_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_140_fu_5288_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_141_fu_34840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_142_fu_5334_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_143_fu_34844_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_144_fu_5380_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_145_fu_34848_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_146_fu_5426_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_147_fu_34852_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_148_fu_5472_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_149_fu_34856_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_150_fu_5518_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_151_fu_34860_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_152_fu_5564_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_153_fu_34864_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_154_fu_5610_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_155_fu_34868_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_156_fu_5656_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_157_fu_34872_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_158_fu_5702_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_159_fu_34876_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_160_fu_5748_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_161_fu_34880_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_162_fu_5794_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_163_fu_34884_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_164_fu_5840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_165_fu_34888_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_166_fu_5886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_167_fu_34892_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_168_fu_5932_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_169_fu_34896_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_170_fu_5978_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_171_fu_34900_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_172_fu_6024_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_173_fu_34904_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_174_fu_6070_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_175_fu_34908_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_176_fu_6116_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_177_fu_34912_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_178_fu_6162_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_179_fu_34916_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_180_fu_6208_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_181_fu_34920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_182_fu_6254_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_183_fu_34924_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_184_fu_6300_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_185_fu_34928_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_186_fu_6346_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_187_fu_34932_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_188_fu_6392_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_189_fu_34936_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_190_fu_6438_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_191_fu_34940_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_192_fu_6484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_193_fu_34944_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_194_fu_6530_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_195_fu_34948_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_196_fu_6576_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_197_fu_34952_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_198_fu_6622_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_199_fu_34956_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_200_fu_6668_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_201_fu_34960_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_202_fu_6714_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_203_fu_34964_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_204_fu_6760_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_205_fu_34968_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_206_fu_6806_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_207_fu_34972_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_208_fu_6852_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_209_fu_34976_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_210_fu_6898_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_211_fu_34980_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_212_fu_6944_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_213_fu_34984_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_214_fu_6990_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_215_fu_34988_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_216_fu_7036_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_217_fu_34992_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_218_fu_7082_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_219_fu_34996_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_220_fu_7128_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_221_fu_35000_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_222_fu_7174_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_223_fu_35004_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_224_fu_7220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_225_fu_35008_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_226_fu_7266_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_227_fu_35012_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_228_fu_7312_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_229_fu_35016_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_230_fu_7358_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_231_fu_35020_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_232_fu_7404_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_233_fu_35024_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_234_fu_7450_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_235_fu_35028_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_236_fu_7496_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_237_fu_35032_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_238_fu_7542_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_239_fu_35036_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_240_fu_7588_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_241_fu_35040_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_242_fu_7634_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_243_fu_35044_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_244_fu_7680_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_245_fu_35048_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_246_fu_7726_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_247_fu_35052_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_248_fu_7772_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_249_fu_35056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_250_fu_7818_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_251_fu_35060_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_252_fu_7864_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_253_fu_35064_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_254_fu_7910_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_255_fu_35068_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:388 VARIABLE add_ln388_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_fu_7936_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_1_fu_7942_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_2_fu_7948_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_3_fu_7954_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_4_fu_7960_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_5_fu_7966_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_6_fu_7972_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_7_fu_7978_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_8_fu_7984_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_9_fu_7990_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_10_fu_7996_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_11_fu_8002_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_12_fu_8008_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_13_fu_8014_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_14_fu_8020_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_15_fu_8026_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_16_fu_8032_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_17_fu_8038_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_18_fu_8044_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_19_fu_8050_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_20_fu_8056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_21_fu_8062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_22_fu_8068_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_23_fu_8074_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_24_fu_8080_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_25_fu_8086_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_26_fu_8092_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_27_fu_8098_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_28_fu_8104_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_29_fu_8110_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_30_fu_8116_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_31_fu_8122_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_32_fu_8128_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_33_fu_8134_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_34_fu_8140_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_35_fu_8146_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_36_fu_8152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_37_fu_8158_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_38_fu_8164_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_39_fu_8170_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_40_fu_8176_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_41_fu_8182_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_42_fu_8188_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_43_fu_8194_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_44_fu_8200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_45_fu_8206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_46_fu_8212_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_47_fu_8218_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_48_fu_8224_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_49_fu_8230_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_50_fu_8236_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_51_fu_8242_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_52_fu_8248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_53_fu_8254_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_54_fu_8260_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_55_fu_8266_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_56_fu_8272_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_57_fu_8278_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_58_fu_8284_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_59_fu_8290_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_60_fu_8296_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_61_fu_8302_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_62_fu_8308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_63_fu_8314_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_64_fu_8320_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_65_fu_8326_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_66_fu_8332_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_67_fu_8338_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_68_fu_8344_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_69_fu_8350_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_70_fu_8356_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_71_fu_8362_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_72_fu_8368_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_73_fu_8374_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_74_fu_8380_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_75_fu_8386_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_76_fu_8392_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_77_fu_8398_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_78_fu_8404_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_79_fu_8410_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_80_fu_8416_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_81_fu_8422_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_82_fu_8428_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_83_fu_8434_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_84_fu_8440_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_85_fu_8446_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_86_fu_8452_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_87_fu_8458_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_88_fu_8464_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_89_fu_8470_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_90_fu_8476_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_91_fu_8482_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_92_fu_8488_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_93_fu_8494_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_94_fu_8500_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_95_fu_8506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_96_fu_8512_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_97_fu_8518_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_98_fu_8524_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_99_fu_8530_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_100_fu_8536_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_101_fu_8542_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_102_fu_8548_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_103_fu_8554_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_104_fu_8560_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_105_fu_8566_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_106_fu_8572_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_107_fu_8578_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_108_fu_8584_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_109_fu_8590_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_110_fu_8596_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_111_fu_8602_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_112_fu_8608_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_113_fu_8614_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_114_fu_8620_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_115_fu_8626_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_116_fu_8632_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_117_fu_8638_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_118_fu_8644_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_119_fu_8650_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_120_fu_8656_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_121_fu_8662_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_122_fu_8668_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_123_fu_8674_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_124_fu_8680_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_125_fu_8686_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_126_fu_8692_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_127_fu_8698_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_128_fu_8704_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_129_fu_8710_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_130_fu_8716_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_131_fu_8722_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_132_fu_8728_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_133_fu_8734_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_134_fu_8740_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_135_fu_8746_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_136_fu_8752_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_137_fu_8758_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_138_fu_8764_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_139_fu_8770_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_140_fu_8776_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_141_fu_8782_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_142_fu_8788_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_143_fu_8794_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_144_fu_8800_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_145_fu_8806_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_146_fu_8812_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_147_fu_8818_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_148_fu_8824_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_149_fu_8830_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_150_fu_8836_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_151_fu_8842_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_152_fu_8848_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_153_fu_8854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_154_fu_8860_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_155_fu_8866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_156_fu_8872_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_157_fu_8878_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_158_fu_8884_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_159_fu_8890_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_160_fu_8896_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_161_fu_8902_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_162_fu_8908_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_163_fu_8914_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_164_fu_8920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_165_fu_8926_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_166_fu_8932_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_167_fu_8938_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_168_fu_8944_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_169_fu_8950_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_170_fu_8956_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_171_fu_8962_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_172_fu_8968_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_173_fu_8974_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_174_fu_8980_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_175_fu_8986_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_176_fu_8992_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_177_fu_8998_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_178_fu_9004_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_179_fu_9010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_180_fu_9016_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_181_fu_9022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_182_fu_9028_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_183_fu_9034_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_184_fu_9040_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_185_fu_9046_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_186_fu_9052_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_187_fu_9058_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_188_fu_9064_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_189_fu_9070_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_190_fu_9076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_191_fu_9082_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_192_fu_9088_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_193_fu_9094_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_194_fu_9100_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_195_fu_9106_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_196_fu_9112_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_197_fu_9118_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_198_fu_9124_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_199_fu_9130_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_200_fu_9136_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_201_fu_9142_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_202_fu_9148_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_203_fu_9154_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_204_fu_9160_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_205_fu_9166_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_206_fu_9172_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_207_fu_9178_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_208_fu_9184_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_209_fu_9190_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_210_fu_9196_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_211_fu_9202_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_212_fu_9208_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_213_fu_9214_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_214_fu_9220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_215_fu_9226_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_216_fu_9232_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_217_fu_9238_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_218_fu_9244_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_219_fu_9250_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_220_fu_9256_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_221_fu_9262_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_222_fu_9268_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_223_fu_9274_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_224_fu_9280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_225_fu_9286_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_226_fu_9292_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_227_fu_9298_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_228_fu_9304_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_229_fu_9310_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_230_fu_9316_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_231_fu_9322_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_232_fu_9328_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_233_fu_9334_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_234_fu_9340_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_235_fu_9346_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_236_fu_9352_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_237_fu_9358_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_238_fu_9364_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_239_fu_9370_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_240_fu_9376_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_241_fu_9382_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_242_fu_9388_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_243_fu_9394_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_244_fu_9400_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_245_fu_9406_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_246_fu_9412_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_247_fu_9418_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_248_fu_9424_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_249_fu_9430_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_250_fu_9436_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_251_fu_9442_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_252_fu_9448_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_253_fu_9454_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_254_fu_9460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln391_255_fu_9466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:391 VARIABLE sub_ln391_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U109 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U110 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_524 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U111 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_525 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U112 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_526 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U113 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_527 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U114 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_528 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U115 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_529 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U116 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_530 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U117 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_531 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U118 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_532 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U119 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_533 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U120 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_534 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U121 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_535 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U122 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_536 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U123 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_537 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U124 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_538 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U125 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_539 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U126 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_540 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U127 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_541 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U128 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_542 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U129 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_543 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U130 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_544 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U131 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_545 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U132 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_546 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U133 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_547 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U134 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_548 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U135 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_549 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U136 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_550 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U137 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_551 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U138 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_552 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U139 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_553 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U140 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_554 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U141 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_555 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U142 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_556 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U143 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_557 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U144 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_558 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U145 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_559 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U146 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_560 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U147 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_561 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U148 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_562 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U149 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_563 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U150 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_564 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U151 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_565 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U152 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_566 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U153 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_567 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U154 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_568 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U155 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_569 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U156 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_570 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U157 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_571 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U158 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_572 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U159 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_573 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U160 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_574 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U161 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_575 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U162 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_576 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U163 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_577 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U164 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_578 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U165 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_579 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U166 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_580 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U167 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_581 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U168 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_582 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U169 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_583 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U170 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_584 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U171 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_585 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U172 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_586 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U173 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_587 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U174 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_588 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U175 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_589 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U176 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_590 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U177 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_591 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U178 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_592 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U179 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_593 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U180 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_594 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U181 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_595 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U182 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_596 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U183 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_597 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U184 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_598 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U185 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_599 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U186 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_600 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U187 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_601 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U188 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_602 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U189 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_603 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U190 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_604 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U191 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_605 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U192 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_606 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U193 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_607 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U194 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_608 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U195 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_609 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U196 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_610 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U197 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_611 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U198 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_612 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U199 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_613 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U200 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_614 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U201 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_615 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U202 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_616 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U203 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_617 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U204 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_618 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U205 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_619 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U206 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_620 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U207 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_621 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U208 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_622 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U209 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_623 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U210 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_624 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U211 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_625 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U212 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_626 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U213 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_627 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U214 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_628 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U215 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_629 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U216 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_630 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U217 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_631 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U218 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_632 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U219 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_633 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U220 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_634 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U221 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_635 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U222 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_636 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U223 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_637 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U224 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_638 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U225 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_639 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U226 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_640 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U227 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_641 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U228 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_642 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U229 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_643 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U230 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_644 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U231 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_645 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U232 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_646 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U233 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_647 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U234 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_648 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U235 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_649 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U236 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_650 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U237 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_651 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U238 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_652 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U239 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_653 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U240 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_654 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U241 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_655 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U242 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_656 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U243 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_657 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U244 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_658 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U245 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_659 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U246 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_660 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U247 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_661 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U248 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_662 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U249 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_663 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U250 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_664 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U251 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_665 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U252 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_666 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U253 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_667 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U254 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_668 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U255 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_669 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U256 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_670 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U257 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_671 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U258 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_672 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U259 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_673 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U260 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_674 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U261 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_675 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U262 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_676 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U263 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_677 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U264 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_678 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U265 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_679 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U266 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_680 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U267 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_681 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U268 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_682 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U269 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_683 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U270 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_684 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U271 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_685 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U272 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_686 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U273 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_687 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U274 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_688 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U275 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_689 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U276 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_690 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U277 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_691 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U278 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_692 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U279 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_693 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U280 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_694 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U281 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_695 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U282 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_696 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U283 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_697 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U284 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_698 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U285 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_699 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U286 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_700 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U287 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_701 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U288 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_702 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U289 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_703 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U290 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_704 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U291 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_705 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U292 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_706 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U293 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_707 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U294 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_708 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U295 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_709 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U296 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_710 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U297 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_711 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U298 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_712 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U299 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_713 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U300 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_714 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U301 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_715 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U302 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_716 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U303 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_717 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U304 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_718 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U305 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_719 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U306 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_720 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U307 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_721 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U308 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_722 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U309 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_723 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U310 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_724 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U311 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_725 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U312 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_726 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U313 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_727 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U314 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_728 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U315 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_729 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U316 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_730 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U317 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_731 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U318 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_732 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U319 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_733 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U320 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_734 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U321 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_735 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U322 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_736 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U323 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_737 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U324 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_738 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U325 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_739 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U326 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_740 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U327 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_741 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U328 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_742 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U329 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_743 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U330 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_744 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U331 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_745 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U332 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_746 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U333 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_747 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U334 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_748 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U335 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_749 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U336 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_750 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U337 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_751 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U338 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_752 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U339 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_753 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U340 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_754 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U341 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_755 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U342 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_756 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U343 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_757 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U344 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_758 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U345 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_759 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U346 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_760 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U347 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_761 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U348 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_762 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U349 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_763 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U350 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_764 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U351 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_765 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U352 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_766 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U353 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_767 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U354 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_768 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U355 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_769 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U356 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_770 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U357 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_771 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U358 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_772 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U359 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_773 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U360 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_774 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U361 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_775 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U362 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_776 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U363 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_777 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_64_1_0_U364 SOURCE HLS_Final_vitis_src/dpu.cpp:394 VARIABLE tmp_778 LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_fu_35396_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_1_fu_35415_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_2_fu_35434_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_3_fu_35453_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_4_fu_35472_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_5_fu_35491_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_6_fu_35510_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_7_fu_35529_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_8_fu_35548_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_9_fu_35567_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_10_fu_35586_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_11_fu_35605_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_12_fu_35624_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_13_fu_35643_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_14_fu_35662_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_15_fu_35681_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_16_fu_35700_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_17_fu_35719_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_18_fu_35738_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_19_fu_35757_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_20_fu_35776_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_21_fu_35795_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_22_fu_35814_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_23_fu_35833_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_24_fu_35852_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_25_fu_35871_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_26_fu_35890_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_27_fu_35909_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_28_fu_35928_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_29_fu_35947_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_30_fu_35966_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_31_fu_35985_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_32_fu_36004_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_33_fu_36023_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_34_fu_36042_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_35_fu_36061_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_36_fu_36080_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_37_fu_36099_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_38_fu_36118_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_39_fu_36137_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_40_fu_36156_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_41_fu_36175_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_42_fu_36194_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_43_fu_36213_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_44_fu_36232_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_45_fu_36251_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_46_fu_36270_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_47_fu_36289_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_48_fu_36308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_49_fu_36327_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_50_fu_36346_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_51_fu_36365_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_52_fu_36384_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_53_fu_36403_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_54_fu_36422_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_55_fu_36441_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_56_fu_36460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_57_fu_36479_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_58_fu_36498_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_59_fu_36517_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_60_fu_36536_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_61_fu_36555_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_62_fu_36574_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_63_fu_36593_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_64_fu_36612_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_65_fu_36631_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_66_fu_36650_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_67_fu_36669_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_68_fu_36688_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_69_fu_36707_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_70_fu_36726_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_71_fu_36745_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_72_fu_36764_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_73_fu_36783_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_74_fu_36802_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_75_fu_36821_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_76_fu_36840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_77_fu_36859_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_78_fu_36878_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_79_fu_36897_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_80_fu_36916_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_81_fu_36935_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_82_fu_36954_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_83_fu_36973_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_84_fu_36992_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_85_fu_37011_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_86_fu_37030_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_87_fu_37049_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_88_fu_37068_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_89_fu_37087_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_90_fu_37106_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_91_fu_37125_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_92_fu_37144_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_93_fu_37163_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_94_fu_37182_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_95_fu_37201_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_96_fu_37220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_97_fu_37239_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_98_fu_37258_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_99_fu_37277_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_100_fu_37296_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_101_fu_37315_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_102_fu_37334_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_103_fu_37353_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_104_fu_37372_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_105_fu_37391_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_106_fu_37410_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_107_fu_37429_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_108_fu_37448_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_109_fu_37467_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_110_fu_37486_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_111_fu_37505_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_112_fu_37524_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_113_fu_37543_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_114_fu_37562_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_115_fu_37581_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_116_fu_37600_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_117_fu_37619_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_118_fu_37638_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_119_fu_37657_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_120_fu_37676_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_121_fu_37695_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_122_fu_37714_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_123_fu_37733_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_124_fu_37752_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_125_fu_37771_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_126_fu_37790_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_127_fu_37809_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_128_fu_37828_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_129_fu_37847_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_130_fu_37866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_131_fu_37885_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_132_fu_37904_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_133_fu_37923_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_134_fu_37942_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_135_fu_37961_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_136_fu_37980_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_137_fu_37999_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_138_fu_38018_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_139_fu_38037_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_140_fu_38056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_141_fu_38075_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_142_fu_38094_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_143_fu_38113_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_144_fu_38132_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_145_fu_38151_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_146_fu_38170_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_147_fu_38189_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_148_fu_38208_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_149_fu_38227_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_150_fu_38246_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_151_fu_38265_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_152_fu_38284_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_153_fu_38303_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_154_fu_38322_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_155_fu_38341_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_156_fu_38360_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_157_fu_38379_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_158_fu_38398_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_159_fu_38417_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_160_fu_38436_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_161_fu_38455_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_162_fu_38474_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_163_fu_38493_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_164_fu_38512_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_165_fu_38531_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_166_fu_38550_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_167_fu_38569_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_168_fu_38588_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_169_fu_38607_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_170_fu_38626_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_171_fu_38645_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_172_fu_38664_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_173_fu_38683_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_174_fu_38702_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_175_fu_38721_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_176_fu_38740_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_177_fu_38759_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_178_fu_38778_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_179_fu_38797_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_180_fu_38816_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_181_fu_38835_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_182_fu_38854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_183_fu_38873_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_184_fu_38892_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_185_fu_38911_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_186_fu_38930_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_187_fu_38949_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_188_fu_38968_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_189_fu_38987_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_190_fu_39006_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_191_fu_39025_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_192_fu_39044_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_193_fu_39063_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_194_fu_39082_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_195_fu_39101_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_196_fu_39120_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_197_fu_39139_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_198_fu_39158_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_199_fu_39177_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_200_fu_39196_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_201_fu_39215_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_202_fu_39234_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_203_fu_39253_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_204_fu_39272_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_205_fu_39291_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_206_fu_39310_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_207_fu_39329_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_208_fu_39348_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_209_fu_39367_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_210_fu_39386_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_211_fu_39405_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_212_fu_39424_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_213_fu_39443_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_214_fu_39462_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_215_fu_39481_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_216_fu_39500_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_217_fu_39519_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_218_fu_39538_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_219_fu_39557_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_220_fu_39576_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_221_fu_39595_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_222_fu_39614_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_223_fu_39633_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_224_fu_39652_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_225_fu_39671_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_226_fu_39690_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_227_fu_39709_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_228_fu_39728_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_229_fu_39747_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_230_fu_39766_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_231_fu_39785_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_232_fu_39804_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_233_fu_39823_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_234_fu_39842_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_235_fu_39861_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_236_fu_39880_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_237_fu_39899_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_238_fu_39918_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_239_fu_39937_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_240_fu_39956_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_241_fu_39975_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_242_fu_39994_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_243_fu_40013_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_244_fu_40032_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_245_fu_40051_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_246_fu_40070_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_247_fu_40089_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_248_fu_40108_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_249_fu_40127_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_250_fu_40146_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_251_fu_40165_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_252_fu_40184_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_253_fu_40203_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_254_fu_40222_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln399_255_fu_40241_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:399 VARIABLE add_ln399_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_fu_18204_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_1_fu_18226_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_2_fu_18248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_3_fu_18270_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_4_fu_18292_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_5_fu_18314_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_6_fu_18336_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_7_fu_18358_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_8_fu_18380_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_9_fu_18402_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_10_fu_18424_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_11_fu_18446_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_12_fu_18468_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_13_fu_18490_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_14_fu_18512_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_15_fu_18534_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_16_fu_18556_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_17_fu_18578_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_18_fu_18600_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_19_fu_18622_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_20_fu_18644_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_21_fu_18666_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_22_fu_18688_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_23_fu_18710_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_24_fu_18732_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_25_fu_18754_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_26_fu_18776_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_27_fu_18798_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_28_fu_18820_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_29_fu_18842_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_30_fu_18864_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_31_fu_18886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_32_fu_18908_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_33_fu_18930_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_34_fu_18952_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_35_fu_18974_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_36_fu_18996_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_37_fu_19018_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_38_fu_19040_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_39_fu_19062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_40_fu_19084_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_41_fu_19106_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_42_fu_19128_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_43_fu_19150_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_44_fu_19172_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_45_fu_19194_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_46_fu_19216_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_47_fu_19238_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_48_fu_19260_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_49_fu_19282_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_50_fu_19304_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_51_fu_19326_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_52_fu_19348_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_53_fu_19370_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_54_fu_19392_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_55_fu_19414_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_56_fu_19436_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_57_fu_19458_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_58_fu_19480_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_59_fu_19502_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_60_fu_19524_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_61_fu_19546_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_62_fu_19568_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_63_fu_19590_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_64_fu_19612_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_65_fu_19634_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_66_fu_19656_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_67_fu_19678_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_68_fu_19700_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_69_fu_19722_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_70_fu_19744_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_71_fu_19766_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_72_fu_19788_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_73_fu_19810_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_74_fu_19832_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_75_fu_19854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_76_fu_19876_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_77_fu_19898_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_78_fu_19920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_79_fu_19942_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_80_fu_19964_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_81_fu_19986_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_82_fu_20008_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_83_fu_20030_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_84_fu_20052_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_85_fu_20074_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_86_fu_20096_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_87_fu_20118_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_88_fu_20140_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_89_fu_20162_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_90_fu_20184_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_91_fu_20206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_92_fu_20228_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_93_fu_20250_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_94_fu_20272_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_95_fu_20294_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_96_fu_20316_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_97_fu_20338_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_98_fu_20360_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_99_fu_20382_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_100_fu_20404_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_101_fu_20426_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_102_fu_20448_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_103_fu_20470_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_104_fu_20492_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_105_fu_20514_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_106_fu_20536_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_107_fu_20558_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_108_fu_20580_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_109_fu_20602_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_110_fu_20624_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_111_fu_20646_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_112_fu_20668_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_113_fu_20690_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_114_fu_20712_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_115_fu_20734_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_116_fu_20756_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_117_fu_20778_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_118_fu_20800_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_119_fu_20822_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_120_fu_20844_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_121_fu_20866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_122_fu_20888_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_123_fu_20910_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_124_fu_20932_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_125_fu_20954_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_126_fu_20976_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_127_fu_20998_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_128_fu_21020_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_129_fu_21042_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_130_fu_21064_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_131_fu_21086_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_132_fu_21108_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_133_fu_21130_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_134_fu_21152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_135_fu_21174_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_136_fu_21196_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_137_fu_21218_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_138_fu_21240_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_139_fu_21262_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_140_fu_21284_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_141_fu_21306_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_142_fu_21328_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_143_fu_21350_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_144_fu_21372_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_145_fu_21394_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_146_fu_21416_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_147_fu_21438_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_148_fu_21460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_149_fu_21482_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_150_fu_21504_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_151_fu_21526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_152_fu_21548_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_153_fu_21570_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_154_fu_21592_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_155_fu_21614_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_156_fu_21636_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_157_fu_21658_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_158_fu_21680_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_159_fu_21702_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_160_fu_21724_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_161_fu_21746_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_162_fu_21768_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_163_fu_21790_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_164_fu_21812_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_165_fu_21834_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_166_fu_21856_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_167_fu_21878_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_168_fu_21900_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_169_fu_21922_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_170_fu_21944_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_171_fu_21966_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_172_fu_21988_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_173_fu_22010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_174_fu_22032_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_175_fu_22054_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_176_fu_22076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_177_fu_22098_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_178_fu_22120_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_179_fu_22142_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_180_fu_22164_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_181_fu_22186_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_182_fu_22208_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_183_fu_22230_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_184_fu_22252_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_185_fu_22274_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_186_fu_22296_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_187_fu_22318_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_188_fu_22340_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_189_fu_22362_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_190_fu_22384_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_191_fu_22406_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_192_fu_22428_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_193_fu_22450_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_194_fu_22472_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_195_fu_22494_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_196_fu_22516_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_197_fu_22538_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_198_fu_22560_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_199_fu_22582_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_200_fu_22604_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_201_fu_22626_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_202_fu_22648_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_203_fu_22670_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_204_fu_22692_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_205_fu_22714_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_206_fu_22736_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_207_fu_22758_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_208_fu_22780_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_209_fu_22802_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_210_fu_22824_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_211_fu_22846_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_212_fu_22868_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_213_fu_22890_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_214_fu_22912_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_215_fu_22934_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_216_fu_22956_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_217_fu_22978_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_218_fu_23000_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_219_fu_23022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_220_fu_23044_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_221_fu_23066_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_222_fu_23088_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_223_fu_23110_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_224_fu_23132_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_225_fu_23154_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_226_fu_23176_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_227_fu_23198_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_228_fu_23220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_229_fu_23242_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_230_fu_23264_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_231_fu_23286_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_232_fu_23308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_233_fu_23330_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_234_fu_23352_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_235_fu_23374_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_236_fu_23396_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_237_fu_23418_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_238_fu_23440_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_239_fu_23462_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_240_fu_23484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_241_fu_23506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_242_fu_23528_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_243_fu_23550_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_244_fu_23572_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_245_fu_23594_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_246_fu_23616_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_247_fu_23638_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_248_fu_23660_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_249_fu_23682_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_250_fu_23704_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_251_fu_23726_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_252_fu_23748_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_253_fu_23770_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_254_fu_23792_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln402_255_fu_23814_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:402 VARIABLE add_ln402_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_fu_23820_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_fu_23848_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_1_fu_23854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_1_fu_23882_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_2_fu_23888_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_2_fu_23916_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_3_fu_23922_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_3_fu_23950_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_4_fu_23956_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_4_fu_23984_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_5_fu_23990_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_5_fu_24018_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_6_fu_24024_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_6_fu_24052_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_7_fu_24058_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_7_fu_24086_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_8_fu_24092_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_8_fu_24120_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_9_fu_24126_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_9_fu_24154_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_10_fu_24160_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_10_fu_24188_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_11_fu_24194_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_11_fu_24222_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_12_fu_24228_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_12_fu_24256_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_13_fu_24262_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_13_fu_24290_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_14_fu_24296_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_14_fu_24324_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_15_fu_24330_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_15_fu_24358_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_16_fu_24364_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_16_fu_24392_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_17_fu_24398_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_17_fu_24426_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_18_fu_24432_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_18_fu_24460_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_19_fu_24466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_19_fu_24494_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_20_fu_24500_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_20_fu_24528_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_21_fu_24534_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_21_fu_24562_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_22_fu_24568_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_22_fu_24596_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_23_fu_24602_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_23_fu_24630_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_24_fu_24636_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_24_fu_24664_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_25_fu_24670_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_25_fu_24698_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_26_fu_24704_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_26_fu_24732_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_27_fu_24738_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_27_fu_24766_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_28_fu_24772_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_28_fu_24800_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_29_fu_24806_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_29_fu_24834_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_30_fu_24840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_30_fu_24868_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_31_fu_24874_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_31_fu_24902_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_32_fu_24908_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_32_fu_24936_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_33_fu_24942_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_33_fu_24970_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_34_fu_24976_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_34_fu_25004_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_35_fu_25010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_35_fu_25038_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_36_fu_25044_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_36_fu_25072_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_37_fu_25078_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_37_fu_25106_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_38_fu_25112_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_38_fu_25140_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_39_fu_25146_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_39_fu_25174_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_40_fu_25180_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_40_fu_25208_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_41_fu_25214_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_41_fu_25242_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_42_fu_25248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_42_fu_25276_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_43_fu_25282_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_43_fu_25310_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_44_fu_25316_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_44_fu_25344_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_45_fu_25350_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_45_fu_25378_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_46_fu_25384_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_46_fu_25412_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_47_fu_25418_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_47_fu_25446_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_48_fu_25452_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_48_fu_25480_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_49_fu_25486_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_49_fu_25514_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_50_fu_25520_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_50_fu_25548_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_51_fu_25554_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_51_fu_25582_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_52_fu_25588_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_52_fu_25616_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_53_fu_25622_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_53_fu_25650_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_54_fu_25656_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_54_fu_25684_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_55_fu_25690_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_55_fu_25718_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_56_fu_25724_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_56_fu_25752_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_57_fu_25758_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_57_fu_25786_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_58_fu_25792_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_58_fu_25820_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_59_fu_25826_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_59_fu_25854_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_60_fu_25860_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_60_fu_25888_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_61_fu_25894_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_61_fu_25922_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_62_fu_25928_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_62_fu_25956_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_63_fu_25962_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_63_fu_25990_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_64_fu_25996_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_64_fu_26024_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_65_fu_26030_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_65_fu_26058_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_66_fu_26064_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_66_fu_26092_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_67_fu_26098_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_67_fu_26126_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_68_fu_26132_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_68_fu_26160_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_69_fu_26166_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_69_fu_26194_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_70_fu_26200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_70_fu_26228_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_71_fu_26234_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_71_fu_26262_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_72_fu_26268_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_72_fu_26296_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_73_fu_26302_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_73_fu_26330_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_74_fu_26336_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_74_fu_26364_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_75_fu_26370_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_75_fu_26398_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_76_fu_26404_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_76_fu_26432_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_77_fu_26438_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_77_fu_26466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_78_fu_26472_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_78_fu_26500_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_79_fu_26506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_79_fu_26534_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_80_fu_26540_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_80_fu_26568_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_81_fu_26574_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_81_fu_26602_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_82_fu_26608_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_82_fu_26636_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_83_fu_26642_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_83_fu_26670_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_84_fu_26676_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_84_fu_26704_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_85_fu_26710_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_85_fu_26738_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_86_fu_26744_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_86_fu_26772_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_87_fu_26778_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_87_fu_26806_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_88_fu_26812_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_88_fu_26840_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_89_fu_26846_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_89_fu_26874_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_90_fu_26880_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_90_fu_26908_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_91_fu_26914_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_91_fu_26942_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_92_fu_26948_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_92_fu_26976_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_93_fu_26982_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_93_fu_27010_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_94_fu_27016_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_94_fu_27044_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_95_fu_27050_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_95_fu_27078_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_96_fu_27084_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_96_fu_27112_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_97_fu_27118_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_97_fu_27146_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_98_fu_27152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_98_fu_27180_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_99_fu_27186_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_99_fu_27214_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_100_fu_27220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_100_fu_27248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_101_fu_27254_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_101_fu_27282_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_102_fu_27288_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_102_fu_27316_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_103_fu_27322_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_103_fu_27350_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_104_fu_27356_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_104_fu_27384_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_105_fu_27390_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_105_fu_27418_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_106_fu_27424_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_106_fu_27452_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_107_fu_27458_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_107_fu_27486_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_108_fu_27492_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_108_fu_27520_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_109_fu_27526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_109_fu_27554_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_110_fu_27560_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_110_fu_27588_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_111_fu_27594_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_111_fu_27622_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_112_fu_27628_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_112_fu_27656_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_113_fu_27662_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_113_fu_27690_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_114_fu_27696_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_114_fu_27724_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_115_fu_27730_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_115_fu_27758_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_116_fu_27764_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_116_fu_27792_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_117_fu_27798_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_117_fu_27826_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_118_fu_27832_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_118_fu_27860_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_119_fu_27866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_119_fu_27894_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_120_fu_27900_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_120_fu_27928_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_121_fu_27934_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_121_fu_27962_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_122_fu_27968_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_122_fu_27996_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_123_fu_28002_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_123_fu_28030_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_124_fu_28036_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_124_fu_28064_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_125_fu_28070_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_125_fu_28098_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_126_fu_28104_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_126_fu_28132_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_127_fu_28138_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_127_fu_28166_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_128_fu_28172_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_128_fu_28200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_129_fu_28206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_129_fu_28234_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_130_fu_28240_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_130_fu_28268_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_131_fu_28274_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_131_fu_28302_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_132_fu_28308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_132_fu_28336_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_133_fu_28342_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_133_fu_28370_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_134_fu_28376_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_134_fu_28404_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_135_fu_28410_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_135_fu_28438_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_136_fu_28444_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_136_fu_28472_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_137_fu_28478_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_137_fu_28506_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_138_fu_28512_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_138_fu_28540_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_139_fu_28546_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_139_fu_28574_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_140_fu_28580_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_140_fu_28608_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_141_fu_28614_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_141_fu_28642_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_142_fu_28648_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_142_fu_28676_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_143_fu_28682_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_143_fu_28710_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_144_fu_28716_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_144_fu_28744_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_145_fu_28750_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_145_fu_28778_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_146_fu_28784_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_146_fu_28812_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_147_fu_28818_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_147_fu_28846_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_148_fu_28852_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_148_fu_28880_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_149_fu_28886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_149_fu_28914_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_150_fu_28920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_150_fu_28948_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_151_fu_28954_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_151_fu_28982_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_152_fu_28988_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_152_fu_29016_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_153_fu_29022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_153_fu_29050_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_154_fu_29056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_154_fu_29084_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_155_fu_29090_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_155_fu_29118_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_156_fu_29124_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_156_fu_29152_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_157_fu_29158_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_157_fu_29186_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_158_fu_29192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_158_fu_29220_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_159_fu_29226_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_159_fu_29254_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_160_fu_29260_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_160_fu_29288_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_161_fu_29294_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_161_fu_29322_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_162_fu_29328_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_162_fu_29356_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_163_fu_29362_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_163_fu_29390_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_164_fu_29396_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_164_fu_29424_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_165_fu_29430_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_165_fu_29458_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_166_fu_29464_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_166_fu_29492_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_167_fu_29498_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_167_fu_29526_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_168_fu_29532_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_168_fu_29560_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_169_fu_29566_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_169_fu_29594_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_170_fu_29600_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_170_fu_29628_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_171_fu_29634_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_171_fu_29662_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_172_fu_29668_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_172_fu_29696_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_173_fu_29702_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_173_fu_29730_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_174_fu_29736_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_174_fu_29764_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_175_fu_29770_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_175_fu_29798_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_176_fu_29804_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_176_fu_29832_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_177_fu_29838_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_177_fu_29866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_178_fu_29872_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_178_fu_29900_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_179_fu_29906_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_179_fu_29934_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_180_fu_29940_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_180_fu_29968_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_181_fu_29974_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_181_fu_30002_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_182_fu_30008_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_182_fu_30036_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_183_fu_30042_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_183_fu_30070_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_184_fu_30076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_184_fu_30104_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_185_fu_30110_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_185_fu_30138_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_186_fu_30144_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_186_fu_30172_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_187_fu_30178_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_187_fu_30206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_188_fu_30212_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_188_fu_30240_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_189_fu_30246_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_189_fu_30274_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_190_fu_30280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_190_fu_30308_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_191_fu_30314_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_191_fu_30342_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_192_fu_30348_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_192_fu_30376_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_193_fu_30382_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_193_fu_30410_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_194_fu_30416_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_194_fu_30444_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_195_fu_30450_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_195_fu_30478_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_196_fu_30484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_196_fu_30512_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_197_fu_30518_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_197_fu_30546_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_198_fu_30552_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_198_fu_30580_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_199_fu_30586_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_199_fu_30614_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_200_fu_30620_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_200_fu_30648_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_201_fu_30654_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_201_fu_30682_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_202_fu_30688_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_202_fu_30716_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_203_fu_30722_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_203_fu_30750_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_204_fu_30756_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_204_fu_30784_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_205_fu_30790_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_205_fu_30818_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_206_fu_30824_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_206_fu_30852_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_207_fu_30858_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_207_fu_30886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_208_fu_30892_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_208_fu_30920_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_209_fu_30926_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_209_fu_30954_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_210_fu_30960_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_210_fu_30988_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_211_fu_30994_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_211_fu_31022_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_212_fu_31028_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_212_fu_31056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_213_fu_31062_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_213_fu_31090_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_214_fu_31096_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_214_fu_31124_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_215_fu_31130_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_215_fu_31158_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_216_fu_31164_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_216_fu_31192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_217_fu_31198_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_217_fu_31226_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_218_fu_31232_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_218_fu_31260_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_219_fu_31266_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_219_fu_31294_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_220_fu_31300_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_220_fu_31328_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_221_fu_31334_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_221_fu_31362_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_222_fu_31368_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_222_fu_31396_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_223_fu_31402_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_223_fu_31430_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_224_fu_31436_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_224_fu_31464_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_225_fu_31470_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_225_fu_31498_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_226_fu_31504_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_226_fu_31532_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_227_fu_31538_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_227_fu_31566_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_228_fu_31572_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_228_fu_31600_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_229_fu_31606_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_229_fu_31634_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_230_fu_31640_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_230_fu_31668_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_231_fu_31674_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_231_fu_31702_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_232_fu_31708_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_232_fu_31736_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_233_fu_31742_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_233_fu_31770_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_234_fu_31776_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_234_fu_31804_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_235_fu_31810_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_235_fu_31838_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_236_fu_31844_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_236_fu_31872_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_237_fu_31878_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_237_fu_31906_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_238_fu_31912_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_238_fu_31940_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_239_fu_31946_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_239_fu_31974_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_240_fu_31980_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_240_fu_32008_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_241_fu_32014_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_241_fu_32042_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_242_fu_32048_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_242_fu_32076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_243_fu_32082_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_243_fu_32110_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_244_fu_32116_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_244_fu_32144_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_245_fu_32150_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_245_fu_32178_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_246_fu_32184_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_246_fu_32212_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_247_fu_32218_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_247_fu_32246_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_248_fu_32252_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_248_fu_32280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_249_fu_32286_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_249_fu_32314_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_250_fu_32320_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_250_fu_32348_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_251_fu_32354_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_251_fu_32382_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_252_fu_32388_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_252_fu_32416_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_253_fu_32422_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_253_fu_32450_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_254_fu_32456_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_254_fu_32484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln408_255_fu_32490_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:408 VARIABLE add_ln408_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln409_255_fu_33034_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:409 VARIABLE sub_ln409_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 768 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_49_fu_214_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:288 VARIABLE i_49 LOOP FUNC_NTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_read_p1_fu_151_addr SOURCE HLS_Final_vitis_src/dpu.cpp:290 VARIABLE add_ln290 LOOP FUNC_NTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln292_fu_253_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:292 VARIABLE add_ln292 LOOP FUNC_NTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln293_fu_272_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:293 VARIABLE add_ln293 LOOP FUNC_NTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_47_fu_192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:298 VARIABLE i_47 LOOP FUNC_NTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln300_fu_206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:300 VARIABLE add_ln300 LOOP FUNC_NTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_45_fu_192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:307 VARIABLE i_45 LOOP FUNC_NTT_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln309_fu_206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:309 VARIABLE add_ln309 LOOP FUNC_NTT_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_43_fu_231_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:315 VARIABLE i_43 LOOP FUNC_NTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln317_fu_248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:317 VARIABLE add_ln317 LOOP FUNC_NTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_264_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:318 VARIABLE add_ln318 LOOP FUNC_NTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln320_fu_259_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:320 VARIABLE add_ln320 LOOP FUNC_NTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_NTT_LOOP5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_41_fu_217_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:324 VARIABLE i_41 LOOP FUNC_NTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_read_ntt_fu_158_addr SOURCE HLS_Final_vitis_src/dpu.cpp:326 VARIABLE add_ln326 LOOP FUNC_NTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_POW2ROUND_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_39_fu_236_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:275 VARIABLE i_39 LOOP FUNC_POW2ROUND_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_read_p1_fu_165_addr SOURCE HLS_Final_vitis_src/dpu.cpp:277 VARIABLE add_ln277 LOOP FUNC_POW2ROUND_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln279_fu_275_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:279 VARIABLE add_ln279 LOOP FUNC_POW2ROUND_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln280_fu_285_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:280 VARIABLE add_ln280 LOOP FUNC_POW2ROUND_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 768 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_CADDQ_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_71_fu_200_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:265 VARIABLE i_71 LOOP FUNC_CADDQ_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln267_fu_210_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:267 VARIABLE add_ln267 LOOP FUNC_CADDQ_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_63_fu_243_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:215 VARIABLE i_63 LOOP FUNC_MATMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_fu_273_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:218 VARIABLE add_ln218 LOOP FUNC_MATMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_299_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:220 VARIABLE add_ln220 LOOP FUNC_MATMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln221_fu_317_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:221 VARIABLE add_ln221 LOOP FUNC_MATMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_62_fu_192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:226 VARIABLE i_62 LOOP FUNC_MATMUL_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln228_fu_206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:228 VARIABLE add_ln228 LOOP FUNC_MATMUL_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_61_fu_192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:235 VARIABLE i_61 LOOP FUNC_MATMUL_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:237 VARIABLE add_ln237 LOOP FUNC_MATMUL_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_59_fu_221_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:243 VARIABLE i_59 LOOP FUNC_MATMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_235_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:245 VARIABLE add_ln245 LOOP FUNC_MATMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln246_fu_246_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:246 VARIABLE add_ln246 LOOP FUNC_MATMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MATMUL_LOOP5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_57_fu_216_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:252 VARIABLE i_57 LOOP FUNC_MATMUL_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln254_fu_224_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:254 VARIABLE add_ln254 LOOP FUNC_MATMUL_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MONTMUL_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_55_fu_229_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:175 VARIABLE i_55 LOOP FUNC_MONTMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_243_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:178 VARIABLE add_ln178 LOOP FUNC_MONTMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln180_fu_269_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:180 VARIABLE add_ln180 LOOP FUNC_MONTMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln181_fu_287_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:181 VARIABLE add_ln181 LOOP FUNC_MONTMUL_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MONTMUL_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_54_fu_192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:186 VARIABLE i_54 LOOP FUNC_MONTMUL_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln188_fu_206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:188 VARIABLE add_ln188 LOOP FUNC_MONTMUL_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MONTMUL_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_53_fu_192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:195 VARIABLE i_53 LOOP FUNC_MONTMUL_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:197 VARIABLE add_ln197 LOOP FUNC_MONTMUL_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_MONTMUL_LOOP4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_51_fu_235_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:203 VARIABLE i_51 LOOP FUNC_MONTMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_fu_249_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:205 VARIABLE add_ln205 LOOP FUNC_MONTMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_260_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:206 VARIABLE add_ln206 LOOP FUNC_MONTMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_270_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:208 VARIABLE add_ln208 LOOP FUNC_MONTMUL_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_RD_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_37_fu_202_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:149 VARIABLE i_37 LOOP FUNC_RD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_read_p1_fu_147_addr SOURCE HLS_Final_vitis_src/dpu.cpp:151 VARIABLE add_ln151 LOOP FUNC_RD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_246_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:153 VARIABLE add_ln153 LOOP FUNC_RD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_RD_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_35_fu_192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:157 VARIABLE i_35 LOOP FUNC_RD_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:159 VARIABLE add_ln159 LOOP FUNC_RD_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_RD_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_33_fu_229_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:164 VARIABLE i_33 LOOP FUNC_RD_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_read_p1_fu_162_addr SOURCE HLS_Final_vitis_src/dpu.cpp:166 VARIABLE add_ln166 LOOP FUNC_RD_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln167_fu_252_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:167 VARIABLE add_ln167 LOOP FUNC_RD_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_ADD_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_72_fu_253_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:138 VARIABLE i_72 LOOP FUNC_ADD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_read_p1_fu_178_addr SOURCE HLS_Final_vitis_src/dpu.cpp:140 VARIABLE add_ln140 LOOP FUNC_ADD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_276_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:141 VARIABLE add_ln141 LOOP FUNC_ADD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_286_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:143 VARIABLE add_ln143 LOOP FUNC_ADD_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_70_fu_191_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:337 VARIABLE i_70 LOOP FUNC_INTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_read_intt_fu_137_addr SOURCE HLS_Final_vitis_src/dpu.cpp:339 VARIABLE add_ln339 LOOP FUNC_INTT_LOOP1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_69_fu_214_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:345 VARIABLE i_69 LOOP FUNC_INTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_read_p1_fu_151_addr SOURCE HLS_Final_vitis_src/dpu.cpp:347 VARIABLE add_ln347 LOOP FUNC_INTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln349_fu_253_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:349 VARIABLE add_ln349 LOOP FUNC_INTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln350_fu_272_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:350 VARIABLE add_ln350 LOOP FUNC_INTT_LOOP2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_68_fu_192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:355 VARIABLE i_68 LOOP FUNC_INTT_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln357_fu_206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:357 VARIABLE add_ln357 LOOP FUNC_INTT_LOOP3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_67_fu_192_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:364 VARIABLE i_67 LOOP FUNC_INTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln366_fu_206_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:366 VARIABLE add_ln366 LOOP FUNC_INTT_LOOP4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func_Pipeline_FUNC_INTT_LOOP5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_65_fu_231_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:372 VARIABLE i_65 LOOP FUNC_INTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln374_fu_248_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:374 VARIABLE add_ln374 LOOP FUNC_INTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln375_fu_264_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:375 VARIABLE add_ln375 LOOP FUNC_INTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln377_fu_259_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:377 VARIABLE add_ln377 LOOP FUNC_INTT_LOOP5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_func {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_16_fu_1402_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:286 VARIABLE k_16 LOOP FUNC_NTT_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln287_fu_1415_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:287 VARIABLE add_ln287 LOOP FUNC_NTT_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_15_fu_1552_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:214 VARIABLE k_15 LOOP FUNC_MATMUL_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln217_fu_1570_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:217 VARIABLE add_ln217 LOOP FUNC_MATMUL_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME conv216_fu_1632_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:214 VARIABLE conv216 LOOP FUNC_MATMUL_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_14_fu_1761_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:335 VARIABLE k_14 LOOP FUNC_INTT_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln344_fu_1774_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:344 VARIABLE add_ln344 LOOP FUNC_INTT_LOOP0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1536 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_55_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln55_fu_81_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:55 VARIABLE add_ln55 LOOP VITIS_LOOP_55_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_Pipeline_VITIS_LOOP_73_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_Pipeline_VITIS_LOOP_429_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln429_fu_159_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:429 VARIABLE add_ln429 LOOP VITIS_LOOP_429_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln431_fu_250_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:431 VARIABLE add_ln431 LOOP VITIS_LOOP_429_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln432_fu_288_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:432 VARIABLE add_ln432 LOOP VITIS_LOOP_429_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln432_1_fu_320_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:432 VARIABLE add_ln432_1 LOOP VITIS_LOOP_429_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln433_fu_373_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:433 VARIABLE add_ln433 LOOP VITIS_LOOP_429_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln434_fu_393_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:434 VARIABLE add_ln434 LOOP VITIS_LOOP_429_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln435_fu_271_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:435 VARIABLE add_ln435 LOOP VITIS_LOOP_429_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_15_fu_120_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:427 VARIABLE j_15 LOOP VITIS_LOOP_427_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_fu_130_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:428 VARIABLE addr LOOP VITIS_LOOP_427_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_321_110 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln321_fu_60_p2 SOURCE HLS_Final_vitis_src/spu.cpp:321 VARIABLE add_ln321 LOOP VITIS_LOOP_321_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_3_Pipeline_VITIS_LOOP_369_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln369_fu_174_p2 SOURCE HLS_Final_vitis_src/spu.cpp:369 VARIABLE add_ln369 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_197_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_369_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_3_Pipeline_VITIS_LOOP_376_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_14_fu_164_p2 SOURCE HLS_Final_vitis_src/spu.cpp:376 VARIABLE i_14 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_187_p2 SOURCE HLS_Final_vitis_src/spu.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_376_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} shake_absorb_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln371_fu_98_p2 SOURCE HLS_Final_vitis_src/spu.cpp:371 VARIABLE add_ln371 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln368_fu_104_p2 SOURCE HLS_Final_vitis_src/spu.cpp:368 VARIABLE add_ln368 LOOP VITIS_LOOP_368_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} shake_squeeze {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_192_p2 SOURCE HLS_Final_vitis_src/spu.cpp:467 VARIABLE i_4 LOOP VITIS_LOOP_467_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 2 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_60_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_81_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_60_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_61_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln61_fu_85_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:61 VARIABLE add_ln61 LOOP VITIS_LOOP_61_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen_Pipeline_VITIS_LOOP_62_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_85_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_62_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_490_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln490_fu_336_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:490 VARIABLE add_ln490 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln492_fu_313_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:492 VARIABLE add_ln492 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln493_fu_360_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:493 VARIABLE add_ln493 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln493_1_fu_370_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:493 VARIABLE add_ln493_1 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln494_fu_550_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:494 VARIABLE add_ln494 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln495_fu_560_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:495 VARIABLE add_ln495 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln495_1_fu_591_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:495 VARIABLE add_ln495_1 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln496_fu_601_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:496 VARIABLE add_ln496 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln496_1_fu_740_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:496 VARIABLE add_ln496_1 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln497_fu_750_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:497 VARIABLE add_ln497 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln498_fu_883_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:498 VARIABLE add_ln498 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln498_1_fu_893_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:498 VARIABLE add_ln498_1 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln499_fu_1056_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:499 VARIABLE add_ln499 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln501_fu_380_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:501 VARIABLE sub_ln501 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln502_fu_570_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:502 VARIABLE sub_ln502 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln503_fu_628_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:503 VARIABLE sub_ln503 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln503_fu_638_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:503 VARIABLE add_ln503 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln504_fu_760_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:504 VARIABLE sub_ln504 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln505_fu_903_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:505 VARIABLE sub_ln505 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln505_fu_812_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:505 VARIABLE add_ln505 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln506_fu_927_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:506 VARIABLE sub_ln506 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln506_fu_937_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:506 VARIABLE add_ln506 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln507_fu_1066_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:507 VARIABLE sub_ln507 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln507_fu_1076_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:507 VARIABLE add_ln507 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln508_fu_1156_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:508 VARIABLE sub_ln508 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln509_fu_324_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:509 VARIABLE add_ln509 LOOP VITIS_LOOP_490_8 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_91_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_105_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_73_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_517_10 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln517_fu_157_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:517 VARIABLE add_ln517 LOOP VITIS_LOOP_517_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_fu_189_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:519 VARIABLE t LOOP VITIS_LOOP_517_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_2_fu_280_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:520 VARIABLE t_2 LOOP VITIS_LOOP_517_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln522_fu_224_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:522 VARIABLE add_ln522 LOOP VITIS_LOOP_517_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln523_fu_286_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:523 VARIABLE add_ln523 LOOP VITIS_LOOP_517_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln525_fu_325_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:525 VARIABLE add_ln525 LOOP VITIS_LOOP_517_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln526_fu_345_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:526 VARIABLE add_ln526 LOOP VITIS_LOOP_517_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln527_fu_245_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:527 VARIABLE add_ln527 LOOP VITIS_LOOP_517_10 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_73_15 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_547_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln547_fu_91_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:547 VARIABLE add_ln547 LOOP VITIS_LOOP_547_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln551_fu_143_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE sub_ln551 LOOP VITIS_LOOP_547_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln551_1_fu_157_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:551 VARIABLE sub_ln551_1 LOOP VITIS_LOOP_547_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln552_fu_179_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:552 VARIABLE add_ln552 LOOP VITIS_LOOP_547_14 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_533_12 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln533_fu_183_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:533 VARIABLE add_ln533 LOOP VITIS_LOOP_533_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln535_fu_202_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:535 VARIABLE add_ln535 LOOP VITIS_LOOP_533_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln535_1_fu_234_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:535 VARIABLE add_ln535_1 LOOP VITIS_LOOP_533_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln536_fu_244_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:536 VARIABLE add_ln536 LOOP VITIS_LOOP_533_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln536_1_fu_275_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:536 VARIABLE add_ln536_1 LOOP VITIS_LOOP_533_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln537_fu_285_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:537 VARIABLE sub_ln537 LOOP VITIS_LOOP_533_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln538_fu_432_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:538 VARIABLE sub_ln538 LOOP VITIS_LOOP_533_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln539_fu_217_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:539 VARIABLE add_ln539 LOOP VITIS_LOOP_533_12 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_91_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_105_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:91 VARIABLE add_ln91 LOOP VITIS_LOOP_91_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_73_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_88_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:73 VARIABLE add_ln73 LOOP VITIS_LOOP_73_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4_Pipeline_VITIS_LOOP_454_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln454_fu_307_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:454 VARIABLE add_ln454 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_fu_339_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:456 VARIABLE t LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_8_fu_365_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:457 VARIABLE t_8 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln458_fu_466_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:458 VARIABLE add_ln458 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_9_fu_484_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:458 VARIABLE t_9 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_10_fu_508_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:459 VARIABLE t_10 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln460_fu_600_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:460 VARIABLE add_ln460 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_11_fu_618_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:460 VARIABLE t_11 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln461_fu_624_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:461 VARIABLE add_ln461 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_12_fu_642_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:461 VARIABLE t_12 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln462_fu_733_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:462 VARIABLE add_ln462 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_13_fu_751_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:462 VARIABLE t_13 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME t_14_fu_775_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:463 VARIABLE t_14 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln465_fu_399_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:465 VARIABLE add_ln465 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln467_fu_514_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:467 VARIABLE add_ln467 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln468_fu_524_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:468 VARIABLE add_ln468 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln470_fu_648_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:470 VARIABLE add_ln470 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln472_fu_658_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:472 VARIABLE add_ln472 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln473_fu_781_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:473 VARIABLE add_ln473 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln475_fu_791_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:475 VARIABLE add_ln475 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln476_fu_866_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:476 VARIABLE add_ln476 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln478_fu_876_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:478 VARIABLE add_ln478 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln480_fu_886_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:480 VARIABLE add_ln480 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln481_fu_896_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:481 VARIABLE add_ln481 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln483_fu_906_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:483 VARIABLE add_ln483 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln484_fu_449_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:484 VARIABLE add_ln484 LOOP VITIS_LOOP_454_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_pack_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_14_fu_401_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:489 VARIABLE j_14 LOOP VITIS_LOOP_489_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_8_fu_419_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:511 VARIABLE addr_8 LOOP VITIS_LOOP_489_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_12_fu_442_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:515 VARIABLE j_12 LOOP VITIS_LOOP_515_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_7_fu_452_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:516 VARIABLE addr_7 LOOP VITIS_LOOP_515_9 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_10_fu_487_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:545 VARIABLE j_10 LOOP VITIS_LOOP_545_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_6_fu_497_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:546 VARIABLE addr_6 LOOP VITIS_LOOP_545_13 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_8_fu_534_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:532 VARIABLE j_8 LOOP VITIS_LOOP_532_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_4_fu_552_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:541 VARIABLE addr_4 LOOP VITIS_LOOP_532_11 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_6_fu_575_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:452 VARIABLE j_6 LOOP VITIS_LOOP_452_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_1_fu_585_p2 SOURCE HLS_Final_vitis_src/dpu.cpp:453 VARIABLE addr_1 LOOP VITIS_LOOP_452_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dpu_keygen {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME buf_U SOURCE HLS_Final_vitis_src/spu.cpp:494 VARIABLE buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_t2p PRAGMA yes RTLNAME dpu_pMem_U SOURCE HLS_Final_vitis_src/wrapper.cpp:10 VARIABLE dpu_pMem LOOP {} BUNDLEDNAME {} DSP 0 BRAM 456 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME spu_s_U SOURCE HLS_Final_vitis_src/wrapper.cpp:11 VARIABLE spu_s LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp1_U SOURCE HLS_Final_vitis_src/wrapper.cpp:22 VARIABLE tmp1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp2_U SOURCE {} VARIABLE tmp2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME tmp3_U SOURCE {} VARIABLE tmp3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME tr_U SOURCE {} VARIABLE tr LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_fu_951_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:31 VARIABLE add_ln31 LOOP VITIS_LOOP_31_1_VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln31_1_fu_982_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:31 VARIABLE add_ln31_1 LOOP VITIS_LOOP_31_1_VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_1074_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:34 VARIABLE add_ln34 LOOP VITIS_LOOP_31_1_VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_10_fu_1082_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:34 VARIABLE addr_10 LOOP VITIS_LOOP_31_1_VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_fu_1092_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:32 VARIABLE p LOOP VITIS_LOOP_31_1_VITIS_LOOP_32_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_7_fu_1133_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:37 VARIABLE k_7 LOOP VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_fu_1157_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:39 VARIABLE addr LOOP VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_9_fu_1168_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:40 VARIABLE addr_9 LOOP VITIS_LOOP_37_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_1195_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:42 VARIABLE add_ln42 LOOP VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_1205_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME addr_11_fu_1216_p2 SOURCE HLS_Final_vitis_src/wrapper.cpp:44 VARIABLE addr_11 LOOP VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME zetas_U SOURCE {} VARIABLE zetas LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 1536 BRAM 484 URAM 0}} read_p2 {AREA {DSP 0 BRAM 0 URAM 0}} read_p1 {AREA {DSP 0 BRAM 0 URAM 0}} write_p3 {AREA {DSP 0 BRAM 0 URAM 0}} write_p4 {AREA {DSP 0 BRAM 0 URAM 0}} read_ntt {AREA {DSP 0 BRAM 0 URAM 0}} read_intt {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 9.451 seconds; current allocated memory: 1.834 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for dpu_keygen.
INFO: [VLOG 209-307] Generating Verilog RTL for dpu_keygen.
Execute       syn_report -model dpu_keygen -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 140.43 MHz
Command     autosyn done; 833.766 sec.
Command   csynth_design done; 884.758 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 837 seconds. CPU system time: 12 seconds. Elapsed time: 884.758 seconds; current allocated memory: 387.680 MB.
Command ap_source done; 887.163 sec.
Execute cleanup_all 
Command cleanup_all done; 0.234 sec.
INFO-FLOW: Workspace C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3 opened at Thu Dec 29 13:34:14 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: Z:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: Z:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 1.901 sec.
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.037 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Command   open_solution done; 2.056 sec.
Execute   set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute     create_platform xcvu11p-flga2577-1-e -board  
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.148 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   source ./HLS_final_vitis/solution3/directives.tcl 
INFO: [HLS 200-1510] Running: source ./HLS_final_vitis/solution3/directives.tcl
Execute     set_directive_top -name dpu_keygen dpu_keygen 
INFO: [HLS 200-1510] Running: set_directive_top -name dpu_keygen dpu_keygen 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl 
Execute     source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source Z:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data names -quiet 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info -quiet 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/test_dilithium.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/test_dilithium.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/test_dilithium.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/test_dilithium.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.759 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/symmetric-shake.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/symmetric-shake.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/symmetric-shake.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/symmetric-shake.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/symmetric-aes.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/symmetric-aes.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/symmetric-aes.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/symmetric-aes.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/sign.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/sign.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/sign.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/sign.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/rounding.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/rounding.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/rounding.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/rounding.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/reduce.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/reduce.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/reduce.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/reduce.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/randombytes.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/randombytes.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/randombytes.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/randombytes.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.516 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/polyvec.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/polyvec.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/polyvec.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/polyvec.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/poly.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/poly.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/poly.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/poly.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/packing.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/packing.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/packing.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/packing.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/ntt.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/ntt.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/ntt.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/ntt.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/fips202.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/fips202.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/fips202.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/fips202.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/clean/aes256ctr.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/aes256ctr.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/aes256ctr.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/aes256ctr.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/wrapper.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/wrapper.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/wrapper.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/wrapper.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.771 sec.
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/spu.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/spu.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/spu.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/spu.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO-FLOW: TB processing: C:/Users/user/Desktop/HLS/HLS_Final_vitis_src/dpu.cpp C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/dpu.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/dpu.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec Z:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/./sim/autowrap/testbench/dpu.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.rtl_wrap.cfg.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.199 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu11p-flga2577-1-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
Execute     source C:/Users/user/Desktop/HLS/HLS_final_vitis/solution3/.autopilot/db/dpu_keygen.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 99.19 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 118.556 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 6 seconds. CPU system time: 1 seconds. Elapsed time: 118.557 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 120.961 sec.
Execute cleanup_all 
