<!DOCTYPE html>
<head>
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<title>Oussama Oulkaid</title>
<meta name="author" content="Oussama Oulkaid" />
<style> body {max-width:642px; padding-left:1%; padding-right:1%; padding-top:1px; background-color:#fffffd} </style>
<style> a {text-decoration:none; color:#050} </style>
<style> a:hover {color: #00f; text-decoration: none} </style>
<style> @import url('https://fonts.cdnfonts.com/css/joan-2'); </style>
<style> * {font-family: 'Joan' !important; font-size:12pt} </style>
<style> div {margin-left: 45px} </style>
<style> p {font-variant: small-caps} </style>
</head>

<body>
<img src="photo.jpg" alt="photo" style="float:left;" width="65"/> <br>

&nbsp;&nbsp;
Oussama Oulkaid <br>
&nbsp;&nbsp;
<a style="float:right; color:#000">oussama.oulkaid@univ-grenoble-alpes.fr</a>
PhD Student <br><br>

<p>About</p>

<div>
Since October 2022, I am conducting a PhD
<a href="https://www.theses.fr/s349827">thesis</a> at
<a href="http://www.ens-lyon.fr/LIP/">LIP</a>,
<a href="https://www-verimag.imag.fr/">Verimag</a>, and
<a href="https://www.aniah.fr/">Aniah</a>,
<i>on formal models of integrated circuits for transistor level electrical verification,</i>
under the supervision of
<a href="https://matthieu-moy.fr/">Matthieu&nbsp;Moy</a>,
<a href="http://www-verimag.imag.fr/~raymond/">Pascal&nbsp;Raymond</a>,
<a href="https://www.lamsade.dauphine.fr/~mkhosravian/">Mehdi&nbsp;Khosravian</a>, and
<a href="https://www.ferres.me/">Bruno&nbsp;Ferres</a>. <br><br>
</div>

<p>Publications</p>

<div>

O.&nbsp;Oulkaid, B.&nbsp;Ferres, M.&nbsp;Moy, P.&nbsp;Raymond, M.&nbsp;Khosravian. 2025.
<a href="https://doi.org/10.1109/TCAD.2025.3608647">Modeling Techniques for the Formal Verification of Integrated Circuits at Transistor-Level: Performance Versus Precision Tradeoffs.</a>
In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. pp.1&ndash;14.
[<a href="https://hal.science/hal-05185119v1/document">pdf</a>,
<a href="https://hal.science/hal-05185119v1/bibtex">bib</a>] <br><br>

B.&nbsp;Ferres, O.&nbsp;Oulkaid, M.&nbsp;Moy, G.&nbsp;Radanne, L.&nbsp;Henrio, P.&nbsp;Raymond, M.&nbsp;Khosravian. 2025.
<a href="https://doi.org/10.1145/3748327">A Survey on Transistor-Level Electrical Rule Checking of Integrated Circuits.</a>
In ACM Transactions on Design Automation of Electronic Systems. pp.1&ndash;28.
[<a href="https://hal.science/hal-05185119v1/document">pdf</a>,
<a href="https://hal.science/hal-05185119v1/bibtex">bib</a>] <br><br>

O.&nbsp;Oulkaid, B.&nbsp;Ferres, M.&nbsp;Moy, P.&nbsp;Raymond, M.&nbsp;Khosravian, L.&nbsp;Henrio, G.&nbsp;Radanne. 2024. <br>
<a href="https://doi.org/10.23919/DATE58400.2024.10546537">A Transistor Level Relational Semantics for Electrical Rule Checking by SMT Solving.</a>
In Design Automation and Test in Europe. Valencia, Spain. pp.1&ndash;6.
[<a href="https://hal.science/hal-04527225v1/document">pdf</a>,
<a href="https://hal.science/hal-04527225v1/bibtex">bib</a>] <br><br>

B.&nbsp;Ferres, O.&nbsp;Oulkaid, L.&nbsp;Henrio, M.&nbsp;Khosravian, M.&nbsp;Moy, G.&nbsp;Radanne, P.&nbsp;Raymond. 2023. <br>
<a href="https://doi.org/10.23919/DATE56975.2023.10137147">Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory.</a>
In Design Automation and Test in Europe. Antwerp, Belgium. pp.1&ndash;2.
[<a href="https://hal.science/hal-04007446v1/document">pdf</a>,
<a href="https://hal.science/hal-04007446v1/bibtex">bib</a>] <br><br>
</div>

<p>Teaching</p>

<div>
Teaching Assistant in
<a href="http://www-verimag.imag.fr/~riegl">Lionel&nbsp;Rieg</a>'s course:
<a href="https://ensimag.grenoble-inp.fr/fr/formation/conception-et-exploitation-des-processeurs-3mmcep">Conception et Exploitation des Processeurs</a>.
RISC-V processor design (project).
Grenoble INP &ndash; Ensimag. Spring 2024 and 2025. <br><br>

Teaching Assistant in
<a href="https://tima.univ-grenoble-alpes.fr/research/sls/members/laurence-pierre">Laurence&nbsp;Pierre</a>'s course:
<a href="https://formations.univ-grenoble-alpes.fr/fr/catalogue-2021/master-XB/master-electronique-energie-electrique-automatique-IFZ3DRB9/parcours-microelectronique-integration-des-systemes-temps-reels-embarques-mistre-1re-et-2e-annees-IFZ5TP7C/ue-systemes-materiel-IG3L7NVE.html">Modélisation des Systèmes Numériques</a>.
Circuit design labs in VHDL (Master 2).
Université Grenoble Alpes. Fall 2023 and 2024.
</div>
</body>
</html>
