#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000024b7338ad30 .scope module, "softmax_tb" "softmax_tb" 2 4;
 .timescale -9 -12;
P_0000024b734cca60 .param/l "BITWIDTH" 0 2 5, +C4<00000000000000000000000000001000>;
P_0000024b734cca98 .param/l "CLASSES" 0 2 6, +C4<00000000000000000000000000001010>;
P_0000024b734ccad0 .param/l "INDEX_WIDTH" 0 2 7, +C4<00000000000000000000000000000100>;
v0000024b733a6960_0 .var "clk", 0 0;
v0000024b733a6a00_0 .var "data_i", 79 0;
v0000024b73400830_0 .net "position_o", 3 0, v0000024b7338a9e0_0;  1 drivers
v0000024b73401280_0 .net "ready", 0 0, v0000024b733a6780_0;  1 drivers
v0000024b73401640_0 .var "rst_n", 0 0;
v0000024b734011e0_0 .var/i "stage", 31 0;
v0000024b73400b00_0 .var "valid", 0 0;
E_0000024b73387fe0 .event posedge, v0000024b73385bf0_0;
S_0000024b733a65f0 .scope module, "u_softmax" "softmax" 2 82, 3 4 0, S_0000024b7338ad30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /OUTPUT 1 "ready";
    .port_info 4 /INPUT 80 "data_i";
    .port_info 5 /OUTPUT 4 "position_o";
P_0000024b734cb490 .param/l "BITWIDTH" 0 3 5, +C4<00000000000000000000000000001000>;
P_0000024b734cb4c8 .param/l "BUSY" 1 3 19, C4<10>;
P_0000024b734cb500 .param/l "CLASSES" 0 3 7, +C4<00000000000000000000000000001010>;
P_0000024b734cb538 .param/l "IDLE" 1 3 18, C4<01>;
P_0000024b734cb570 .param/l "INDEX_WIDTH" 0 3 6, +C4<00000000000000000000000000000100>;
v0000024b73385bf0_0 .net "clk", 0 0, v0000024b733a6960_0;  1 drivers
v0000024b73363350_0 .var "cnt", 3 0;
v0000024b73363120_0 .var "current_state", 1 0;
v0000024b73386140_0 .net/s "data_i", 79 0, v0000024b733a6a00_0;  1 drivers
v0000024b733861e0_0 .var "done", 0 0;
v0000024b7338a940_0 .var "next_state", 1 0;
v0000024b7338a9e0_0 .var "position_o", 3 0;
v0000024b733a6780_0 .var "ready", 0 0;
v0000024b733a6820_0 .net "rst_n", 0 0, v0000024b73401640_0;  1 drivers
v0000024b733a68c0_0 .net "valid", 0 0, v0000024b73400b00_0;  1 drivers
E_0000024b733881a0/0 .event negedge, v0000024b733a6820_0;
E_0000024b733881a0/1 .event posedge, v0000024b73385bf0_0;
E_0000024b733881a0 .event/or E_0000024b733881a0/0, E_0000024b733881a0/1;
E_0000024b73387960 .event anyedge, v0000024b73363120_0, v0000024b733a68c0_0, v0000024b733861e0_0;
    .scope S_0000024b733a65f0;
T_0 ;
    %wait E_0000024b733881a0;
    %load/vec4 v0000024b733a6820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024b73363350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024b733861e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024b73363350_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024b73363350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b733861e0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000024b73363350_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000024b73363350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024b733861e0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000024b733a65f0;
T_1 ;
    %wait E_0000024b733881a0;
    %load/vec4 v0000024b733a6820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000024b73363120_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024b7338a940_0;
    %assign/vec4 v0000024b73363120_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024b733a65f0;
T_2 ;
    %wait E_0000024b73387960;
    %load/vec4 v0000024b73363120_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024b7338a940_0, 0, 2;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0000024b733a68c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024b7338a940_0, 0, 2;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024b7338a940_0, 0, 2;
T_2.5 ;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0000024b733861e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024b7338a940_0, 0, 2;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024b7338a940_0, 0, 2;
T_2.7 ;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000024b733a65f0;
T_3 ;
    %wait E_0000024b733881a0;
    %load/vec4 v0000024b733a6820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b733a6780_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000024b73363120_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000024b733a6780_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024b733a6780_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000024b733a65f0;
T_4 ;
    %wait E_0000024b733881a0;
    %load/vec4 v0000024b733a6820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024b7338a9e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024b73386140_0;
    %pushi/vec4 79, 0, 32;
    %load/vec4 v0000024b7338a9e0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %sub;
    %pad/u 34;
    %subi 7, 0, 34;
    %part/s 8;
    %load/vec4 v0000024b73386140_0;
    %pushi/vec4 79, 0, 32;
    %load/vec4 v0000024b73363350_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %sub;
    %pad/u 34;
    %subi 7, 0, 34;
    %part/s 8;
    %cmp/u;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0000024b73363350_0;
    %assign/vec4 v0000024b7338a9e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000024b733a6780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024b7338a9e0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000024b7338a9e0_0;
    %assign/vec4 v0000024b7338a9e0_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000024b7338ad30;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b733a6960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b73401640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b73400b00_0, 0, 1;
    %pushi/vec4 0, 0, 80;
    %store/vec4 v0000024b733a6a00_0, 0, 80;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024b734011e0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0000024b7338ad30;
T_6 ;
T_6.0 ;
    %delay 2000, 0;
    %load/vec4 v0000024b733a6960_0;
    %inv;
    %store/vec4 v0000024b733a6960_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0000024b7338ad30;
T_7 ;
    %pushi/vec4 2189526020, 0, 39;
    %concati/vec4 2214658818, 0, 32;
    %concati/vec4 7, 0, 9;
    %store/vec4 v0000024b733a6a00_0, 0, 80;
    %pushi/vec4 2189526020, 0, 39;
    %concati/vec4 2214658818, 0, 32;
    %concati/vec4 7, 0, 9;
    %store/vec4 v0000024b733a6a00_0, 0, 80;
    %delay 5000, 0;
    %end;
    .thread T_7;
    .scope S_0000024b7338ad30;
T_8 ;
    %wait E_0000024b73387fe0;
    %load/vec4 v0000024b734011e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000024b734011e0_0, 0, 32;
    %jmp T_8.7;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b73401640_0, 0, 1;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024b734011e0_0, 0, 32;
    %jmp T_8.7;
T_8.1 ;
    %pushi/vec4 2164360195, 0, 39;
    %concati/vec4 2172715648, 0, 32;
    %concati/vec4 9, 0, 9;
    %store/vec4 v0000024b733a6a00_0, 0, 80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024b73400b00_0, 0, 1;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000024b734011e0_0, 0, 32;
    %jmp T_8.7;
T_8.2 ;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000024b734011e0_0, 0, 32;
    %jmp T_8.7;
T_8.3 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000024b734011e0_0, 0, 32;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0000024b73401280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024b73400b00_0, 0, 1;
    %pushi/vec4 0, 0, 80;
    %store/vec4 v0000024b733a6a00_0, 0, 80;
    %vpi_call 2 54 "$display", v0000024b73400830_0 {0 0 0};
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000024b734011e0_0, 0, 32;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000024b734011e0_0, 0, 32;
T_8.9 ;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0000024b734011e0_0, 0, 32;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0000024b7338ad30;
T_9 ;
    %vpi_call 2 71 "$dumpfile", "softmax_tb.vcd" {0 0 0};
    %vpi_call 2 72 "$dumpvars" {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 74 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "softmax_tb.v";
    "./softmax.v";
