// Generated by CIRCT firtool-1.62.0
module ROB(
  input         clock,
                reset,
                io_inst_valid_dp_0,
  input  [4:0]  io_rd_dp_0,
                io_rd_dp_1,
  input         io_rd_valid_dp_0,
                io_rd_valid_dp_1,
  input  [5:0]  io_prd_dp_0,
                io_prd_dp_1,
                io_pprd_dp_0,
                io_pprd_dp_1,
  output [4:0]  io_rob_index_dp_0,
                io_rob_index_dp_1,
  input  [31:0] io_pc_dp_0,
                io_pc_dp_1,
  input         io_is_store_dp_0,
                io_is_store_dp_1,
  input  [1:0]  io_br_type_pred_dp_0,
                io_br_type_pred_dp_1,
  input         io_pred_update_en_dp_0,
                io_pred_update_en_dp_1,
  input  [12:0] io_priv_vec_dp_0,
                io_priv_vec_dp_1,
  input  [7:0]  io_exception_dp_0,
                io_exception_dp_1,
  input  [31:0] io_inst_dp_0,
                io_inst_dp_1,
  output        io_full_2,
                io_full_3,
                io_full_5,
                io_full_7,
  input         io_stall,
                io_inst_valid_wb_0,
                io_inst_valid_wb_1,
                io_inst_valid_wb_2,
                io_inst_valid_wb_3,
  input  [4:0]  io_rob_index_wb_0,
                io_rob_index_wb_1,
                io_rob_index_wb_2,
                io_rob_index_wb_3,
  input  [7:0]  io_exception_wb_3,
  input         io_is_ucread_wb_0,
                io_is_ucread_wb_3,
                io_predict_fail_wb_1,
                io_real_jump_wb_1,
  input  [31:0] io_branch_target_wb_1,
                io_branch_target_wb_2,
                io_branch_target_wb_3,
                io_rf_wdata_wb_0,
                io_rf_wdata_wb_1,
                io_rf_wdata_wb_2,
                io_rf_wdata_wb_3,
  output        io_cmt_en_0,
                io_cmt_en_1,
  output [5:0]  io_prd_cmt_0,
                io_prd_cmt_1,
  output        io_rd_valid_cmt_0,
                io_rd_valid_cmt_1,
  output [5:0]  io_pprd_cmt_0,
                io_pprd_cmt_1,
  output [1:0]  io_is_store_num_cmt,
  output [9:0]  io_predict_fail_cmt,
  output        io_pred_update_en_cmt,
  output [31:0] io_pred_branch_target_cmt,
                io_pred_pc_cmt,
  output        io_pred_real_jump_cmt,
  output [1:0]  io_pred_br_type_cmt,
  output [13:0] io_csr_addr_cmt,
  output [31:0] io_csr_wdata_cmt,
  output        io_csr_we_cmt,
  output [4:0]  io_rob_index_cmt_0,
  input  [31:0] io_eentry_global,
  output [31:0] io_badv_cmt,
  output [7:0]  io_exception_cmt,
  output        io_is_eret_cmt,
  input  [12:0] io_interrupt_vec,
  output        io_idle_en_cmt,
  input  [9:0]  io_priv_vec_ex,
  input  [13:0] io_csr_addr_ex,
  output        io_is_ucread_cmt_0,
                io_is_ucread_cmt_1,
  output [4:0]  io_rd_cmt_0,
                io_rd_cmt_1,
  output [31:0] io_rf_wdata_cmt_0,
                io_rf_wdata_cmt_1,
                io_branch_target_cmt,
                io_pc_cmt_0,
                io_pc_cmt_1,
  output [13:0] io_csr_diff_addr_cmt_0,
                io_csr_diff_addr_cmt_1,
  output [31:0] io_csr_diff_wdata_cmt_0,
                io_csr_diff_wdata_cmt_1,
  output        io_csr_diff_we_cmt_0,
                io_csr_diff_we_cmt_1,
  output [31:0] io_inst_cmt_0,
                io_inst_cmt_1,
  output        io_predict_fail_stat_0,
                io_predict_fail_stat_1,
  output [1:0]  io_br_type_stat_0,
                io_br_type_stat_1,
  output        io_is_br_stat_0,
                io_is_br_stat_1
);

  reg  [4:0]        rob_0_0_rd;
  reg               rob_0_0_rd_valid;
  reg  [5:0]        rob_0_0_prd;
  reg  [5:0]        rob_0_0_pprd;
  reg               rob_0_0_predict_fail;
  reg  [31:0]       rob_0_0_branch_target;
  reg               rob_0_0_real_jump;
  reg               rob_0_0_pred_update_en;
  reg  [1:0]        rob_0_0_br_type_pred;
  reg               rob_0_0_complete;
  reg  [31:0]       rob_0_0_pc;
  reg  [31:0]       rob_0_0_rf_wdata;
  reg               rob_0_0_is_store;
  reg               rob_0_0_is_ucread;
  reg               rob_0_0_is_priv_wrt;
  reg               rob_0_0_is_priv_ls;
  reg               rob_0_0_allow_next_cmt;
  reg  [7:0]        rob_0_0_exception;
  reg  [31:0]       rob_0_0_inst;
  reg  [4:0]        rob_0_1_rd;
  reg               rob_0_1_rd_valid;
  reg  [5:0]        rob_0_1_prd;
  reg  [5:0]        rob_0_1_pprd;
  reg               rob_0_1_predict_fail;
  reg  [31:0]       rob_0_1_branch_target;
  reg               rob_0_1_real_jump;
  reg               rob_0_1_pred_update_en;
  reg  [1:0]        rob_0_1_br_type_pred;
  reg               rob_0_1_complete;
  reg  [31:0]       rob_0_1_pc;
  reg  [31:0]       rob_0_1_rf_wdata;
  reg               rob_0_1_is_store;
  reg               rob_0_1_is_ucread;
  reg               rob_0_1_is_priv_wrt;
  reg               rob_0_1_is_priv_ls;
  reg               rob_0_1_allow_next_cmt;
  reg  [7:0]        rob_0_1_exception;
  reg  [31:0]       rob_0_1_inst;
  reg  [4:0]        rob_0_2_rd;
  reg               rob_0_2_rd_valid;
  reg  [5:0]        rob_0_2_prd;
  reg  [5:0]        rob_0_2_pprd;
  reg               rob_0_2_predict_fail;
  reg  [31:0]       rob_0_2_branch_target;
  reg               rob_0_2_real_jump;
  reg               rob_0_2_pred_update_en;
  reg  [1:0]        rob_0_2_br_type_pred;
  reg               rob_0_2_complete;
  reg  [31:0]       rob_0_2_pc;
  reg  [31:0]       rob_0_2_rf_wdata;
  reg               rob_0_2_is_store;
  reg               rob_0_2_is_ucread;
  reg               rob_0_2_is_priv_wrt;
  reg               rob_0_2_is_priv_ls;
  reg               rob_0_2_allow_next_cmt;
  reg  [7:0]        rob_0_2_exception;
  reg  [31:0]       rob_0_2_inst;
  reg  [4:0]        rob_0_3_rd;
  reg               rob_0_3_rd_valid;
  reg  [5:0]        rob_0_3_prd;
  reg  [5:0]        rob_0_3_pprd;
  reg               rob_0_3_predict_fail;
  reg  [31:0]       rob_0_3_branch_target;
  reg               rob_0_3_real_jump;
  reg               rob_0_3_pred_update_en;
  reg  [1:0]        rob_0_3_br_type_pred;
  reg               rob_0_3_complete;
  reg  [31:0]       rob_0_3_pc;
  reg  [31:0]       rob_0_3_rf_wdata;
  reg               rob_0_3_is_store;
  reg               rob_0_3_is_ucread;
  reg               rob_0_3_is_priv_wrt;
  reg               rob_0_3_is_priv_ls;
  reg               rob_0_3_allow_next_cmt;
  reg  [7:0]        rob_0_3_exception;
  reg  [31:0]       rob_0_3_inst;
  reg  [4:0]        rob_0_4_rd;
  reg               rob_0_4_rd_valid;
  reg  [5:0]        rob_0_4_prd;
  reg  [5:0]        rob_0_4_pprd;
  reg               rob_0_4_predict_fail;
  reg  [31:0]       rob_0_4_branch_target;
  reg               rob_0_4_real_jump;
  reg               rob_0_4_pred_update_en;
  reg  [1:0]        rob_0_4_br_type_pred;
  reg               rob_0_4_complete;
  reg  [31:0]       rob_0_4_pc;
  reg  [31:0]       rob_0_4_rf_wdata;
  reg               rob_0_4_is_store;
  reg               rob_0_4_is_ucread;
  reg               rob_0_4_is_priv_wrt;
  reg               rob_0_4_is_priv_ls;
  reg               rob_0_4_allow_next_cmt;
  reg  [7:0]        rob_0_4_exception;
  reg  [31:0]       rob_0_4_inst;
  reg  [4:0]        rob_0_5_rd;
  reg               rob_0_5_rd_valid;
  reg  [5:0]        rob_0_5_prd;
  reg  [5:0]        rob_0_5_pprd;
  reg               rob_0_5_predict_fail;
  reg  [31:0]       rob_0_5_branch_target;
  reg               rob_0_5_real_jump;
  reg               rob_0_5_pred_update_en;
  reg  [1:0]        rob_0_5_br_type_pred;
  reg               rob_0_5_complete;
  reg  [31:0]       rob_0_5_pc;
  reg  [31:0]       rob_0_5_rf_wdata;
  reg               rob_0_5_is_store;
  reg               rob_0_5_is_ucread;
  reg               rob_0_5_is_priv_wrt;
  reg               rob_0_5_is_priv_ls;
  reg               rob_0_5_allow_next_cmt;
  reg  [7:0]        rob_0_5_exception;
  reg  [31:0]       rob_0_5_inst;
  reg  [4:0]        rob_0_6_rd;
  reg               rob_0_6_rd_valid;
  reg  [5:0]        rob_0_6_prd;
  reg  [5:0]        rob_0_6_pprd;
  reg               rob_0_6_predict_fail;
  reg  [31:0]       rob_0_6_branch_target;
  reg               rob_0_6_real_jump;
  reg               rob_0_6_pred_update_en;
  reg  [1:0]        rob_0_6_br_type_pred;
  reg               rob_0_6_complete;
  reg  [31:0]       rob_0_6_pc;
  reg  [31:0]       rob_0_6_rf_wdata;
  reg               rob_0_6_is_store;
  reg               rob_0_6_is_ucread;
  reg               rob_0_6_is_priv_wrt;
  reg               rob_0_6_is_priv_ls;
  reg               rob_0_6_allow_next_cmt;
  reg  [7:0]        rob_0_6_exception;
  reg  [31:0]       rob_0_6_inst;
  reg  [4:0]        rob_0_7_rd;
  reg               rob_0_7_rd_valid;
  reg  [5:0]        rob_0_7_prd;
  reg  [5:0]        rob_0_7_pprd;
  reg               rob_0_7_predict_fail;
  reg  [31:0]       rob_0_7_branch_target;
  reg               rob_0_7_real_jump;
  reg               rob_0_7_pred_update_en;
  reg  [1:0]        rob_0_7_br_type_pred;
  reg               rob_0_7_complete;
  reg  [31:0]       rob_0_7_pc;
  reg  [31:0]       rob_0_7_rf_wdata;
  reg               rob_0_7_is_store;
  reg               rob_0_7_is_ucread;
  reg               rob_0_7_is_priv_wrt;
  reg               rob_0_7_is_priv_ls;
  reg               rob_0_7_allow_next_cmt;
  reg  [7:0]        rob_0_7_exception;
  reg  [31:0]       rob_0_7_inst;
  reg  [4:0]        rob_0_8_rd;
  reg               rob_0_8_rd_valid;
  reg  [5:0]        rob_0_8_prd;
  reg  [5:0]        rob_0_8_pprd;
  reg               rob_0_8_predict_fail;
  reg  [31:0]       rob_0_8_branch_target;
  reg               rob_0_8_real_jump;
  reg               rob_0_8_pred_update_en;
  reg  [1:0]        rob_0_8_br_type_pred;
  reg               rob_0_8_complete;
  reg  [31:0]       rob_0_8_pc;
  reg  [31:0]       rob_0_8_rf_wdata;
  reg               rob_0_8_is_store;
  reg               rob_0_8_is_ucread;
  reg               rob_0_8_is_priv_wrt;
  reg               rob_0_8_is_priv_ls;
  reg               rob_0_8_allow_next_cmt;
  reg  [7:0]        rob_0_8_exception;
  reg  [31:0]       rob_0_8_inst;
  reg  [4:0]        rob_0_9_rd;
  reg               rob_0_9_rd_valid;
  reg  [5:0]        rob_0_9_prd;
  reg  [5:0]        rob_0_9_pprd;
  reg               rob_0_9_predict_fail;
  reg  [31:0]       rob_0_9_branch_target;
  reg               rob_0_9_real_jump;
  reg               rob_0_9_pred_update_en;
  reg  [1:0]        rob_0_9_br_type_pred;
  reg               rob_0_9_complete;
  reg  [31:0]       rob_0_9_pc;
  reg  [31:0]       rob_0_9_rf_wdata;
  reg               rob_0_9_is_store;
  reg               rob_0_9_is_ucread;
  reg               rob_0_9_is_priv_wrt;
  reg               rob_0_9_is_priv_ls;
  reg               rob_0_9_allow_next_cmt;
  reg  [7:0]        rob_0_9_exception;
  reg  [31:0]       rob_0_9_inst;
  reg  [4:0]        rob_0_10_rd;
  reg               rob_0_10_rd_valid;
  reg  [5:0]        rob_0_10_prd;
  reg  [5:0]        rob_0_10_pprd;
  reg               rob_0_10_predict_fail;
  reg  [31:0]       rob_0_10_branch_target;
  reg               rob_0_10_real_jump;
  reg               rob_0_10_pred_update_en;
  reg  [1:0]        rob_0_10_br_type_pred;
  reg               rob_0_10_complete;
  reg  [31:0]       rob_0_10_pc;
  reg  [31:0]       rob_0_10_rf_wdata;
  reg               rob_0_10_is_store;
  reg               rob_0_10_is_ucread;
  reg               rob_0_10_is_priv_wrt;
  reg               rob_0_10_is_priv_ls;
  reg               rob_0_10_allow_next_cmt;
  reg  [7:0]        rob_0_10_exception;
  reg  [31:0]       rob_0_10_inst;
  reg  [4:0]        rob_0_11_rd;
  reg               rob_0_11_rd_valid;
  reg  [5:0]        rob_0_11_prd;
  reg  [5:0]        rob_0_11_pprd;
  reg               rob_0_11_predict_fail;
  reg  [31:0]       rob_0_11_branch_target;
  reg               rob_0_11_real_jump;
  reg               rob_0_11_pred_update_en;
  reg  [1:0]        rob_0_11_br_type_pred;
  reg               rob_0_11_complete;
  reg  [31:0]       rob_0_11_pc;
  reg  [31:0]       rob_0_11_rf_wdata;
  reg               rob_0_11_is_store;
  reg               rob_0_11_is_ucread;
  reg               rob_0_11_is_priv_wrt;
  reg               rob_0_11_is_priv_ls;
  reg               rob_0_11_allow_next_cmt;
  reg  [7:0]        rob_0_11_exception;
  reg  [31:0]       rob_0_11_inst;
  reg  [4:0]        rob_1_0_rd;
  reg               rob_1_0_rd_valid;
  reg  [5:0]        rob_1_0_prd;
  reg  [5:0]        rob_1_0_pprd;
  reg               rob_1_0_predict_fail;
  reg  [31:0]       rob_1_0_branch_target;
  reg               rob_1_0_real_jump;
  reg               rob_1_0_pred_update_en;
  reg  [1:0]        rob_1_0_br_type_pred;
  reg               rob_1_0_complete;
  reg  [31:0]       rob_1_0_pc;
  reg  [31:0]       rob_1_0_rf_wdata;
  reg               rob_1_0_is_store;
  reg               rob_1_0_is_ucread;
  reg               rob_1_0_is_priv_wrt;
  reg               rob_1_0_is_priv_ls;
  reg               rob_1_0_allow_next_cmt;
  reg  [7:0]        rob_1_0_exception;
  reg  [31:0]       rob_1_0_inst;
  reg  [4:0]        rob_1_1_rd;
  reg               rob_1_1_rd_valid;
  reg  [5:0]        rob_1_1_prd;
  reg  [5:0]        rob_1_1_pprd;
  reg               rob_1_1_predict_fail;
  reg  [31:0]       rob_1_1_branch_target;
  reg               rob_1_1_real_jump;
  reg               rob_1_1_pred_update_en;
  reg  [1:0]        rob_1_1_br_type_pred;
  reg               rob_1_1_complete;
  reg  [31:0]       rob_1_1_pc;
  reg  [31:0]       rob_1_1_rf_wdata;
  reg               rob_1_1_is_store;
  reg               rob_1_1_is_ucread;
  reg               rob_1_1_is_priv_wrt;
  reg               rob_1_1_is_priv_ls;
  reg               rob_1_1_allow_next_cmt;
  reg  [7:0]        rob_1_1_exception;
  reg  [31:0]       rob_1_1_inst;
  reg  [4:0]        rob_1_2_rd;
  reg               rob_1_2_rd_valid;
  reg  [5:0]        rob_1_2_prd;
  reg  [5:0]        rob_1_2_pprd;
  reg               rob_1_2_predict_fail;
  reg  [31:0]       rob_1_2_branch_target;
  reg               rob_1_2_real_jump;
  reg               rob_1_2_pred_update_en;
  reg  [1:0]        rob_1_2_br_type_pred;
  reg               rob_1_2_complete;
  reg  [31:0]       rob_1_2_pc;
  reg  [31:0]       rob_1_2_rf_wdata;
  reg               rob_1_2_is_store;
  reg               rob_1_2_is_ucread;
  reg               rob_1_2_is_priv_wrt;
  reg               rob_1_2_is_priv_ls;
  reg               rob_1_2_allow_next_cmt;
  reg  [7:0]        rob_1_2_exception;
  reg  [31:0]       rob_1_2_inst;
  reg  [4:0]        rob_1_3_rd;
  reg               rob_1_3_rd_valid;
  reg  [5:0]        rob_1_3_prd;
  reg  [5:0]        rob_1_3_pprd;
  reg               rob_1_3_predict_fail;
  reg  [31:0]       rob_1_3_branch_target;
  reg               rob_1_3_real_jump;
  reg               rob_1_3_pred_update_en;
  reg  [1:0]        rob_1_3_br_type_pred;
  reg               rob_1_3_complete;
  reg  [31:0]       rob_1_3_pc;
  reg  [31:0]       rob_1_3_rf_wdata;
  reg               rob_1_3_is_store;
  reg               rob_1_3_is_ucread;
  reg               rob_1_3_is_priv_wrt;
  reg               rob_1_3_is_priv_ls;
  reg               rob_1_3_allow_next_cmt;
  reg  [7:0]        rob_1_3_exception;
  reg  [31:0]       rob_1_3_inst;
  reg  [4:0]        rob_1_4_rd;
  reg               rob_1_4_rd_valid;
  reg  [5:0]        rob_1_4_prd;
  reg  [5:0]        rob_1_4_pprd;
  reg               rob_1_4_predict_fail;
  reg  [31:0]       rob_1_4_branch_target;
  reg               rob_1_4_real_jump;
  reg               rob_1_4_pred_update_en;
  reg  [1:0]        rob_1_4_br_type_pred;
  reg               rob_1_4_complete;
  reg  [31:0]       rob_1_4_pc;
  reg  [31:0]       rob_1_4_rf_wdata;
  reg               rob_1_4_is_store;
  reg               rob_1_4_is_ucread;
  reg               rob_1_4_is_priv_wrt;
  reg               rob_1_4_is_priv_ls;
  reg               rob_1_4_allow_next_cmt;
  reg  [7:0]        rob_1_4_exception;
  reg  [31:0]       rob_1_4_inst;
  reg  [4:0]        rob_1_5_rd;
  reg               rob_1_5_rd_valid;
  reg  [5:0]        rob_1_5_prd;
  reg  [5:0]        rob_1_5_pprd;
  reg               rob_1_5_predict_fail;
  reg  [31:0]       rob_1_5_branch_target;
  reg               rob_1_5_real_jump;
  reg               rob_1_5_pred_update_en;
  reg  [1:0]        rob_1_5_br_type_pred;
  reg               rob_1_5_complete;
  reg  [31:0]       rob_1_5_pc;
  reg  [31:0]       rob_1_5_rf_wdata;
  reg               rob_1_5_is_store;
  reg               rob_1_5_is_ucread;
  reg               rob_1_5_is_priv_wrt;
  reg               rob_1_5_is_priv_ls;
  reg               rob_1_5_allow_next_cmt;
  reg  [7:0]        rob_1_5_exception;
  reg  [31:0]       rob_1_5_inst;
  reg  [4:0]        rob_1_6_rd;
  reg               rob_1_6_rd_valid;
  reg  [5:0]        rob_1_6_prd;
  reg  [5:0]        rob_1_6_pprd;
  reg               rob_1_6_predict_fail;
  reg  [31:0]       rob_1_6_branch_target;
  reg               rob_1_6_real_jump;
  reg               rob_1_6_pred_update_en;
  reg  [1:0]        rob_1_6_br_type_pred;
  reg               rob_1_6_complete;
  reg  [31:0]       rob_1_6_pc;
  reg  [31:0]       rob_1_6_rf_wdata;
  reg               rob_1_6_is_store;
  reg               rob_1_6_is_ucread;
  reg               rob_1_6_is_priv_wrt;
  reg               rob_1_6_is_priv_ls;
  reg               rob_1_6_allow_next_cmt;
  reg  [7:0]        rob_1_6_exception;
  reg  [31:0]       rob_1_6_inst;
  reg  [4:0]        rob_1_7_rd;
  reg               rob_1_7_rd_valid;
  reg  [5:0]        rob_1_7_prd;
  reg  [5:0]        rob_1_7_pprd;
  reg               rob_1_7_predict_fail;
  reg  [31:0]       rob_1_7_branch_target;
  reg               rob_1_7_real_jump;
  reg               rob_1_7_pred_update_en;
  reg  [1:0]        rob_1_7_br_type_pred;
  reg               rob_1_7_complete;
  reg  [31:0]       rob_1_7_pc;
  reg  [31:0]       rob_1_7_rf_wdata;
  reg               rob_1_7_is_store;
  reg               rob_1_7_is_ucread;
  reg               rob_1_7_is_priv_wrt;
  reg               rob_1_7_is_priv_ls;
  reg               rob_1_7_allow_next_cmt;
  reg  [7:0]        rob_1_7_exception;
  reg  [31:0]       rob_1_7_inst;
  reg  [4:0]        rob_1_8_rd;
  reg               rob_1_8_rd_valid;
  reg  [5:0]        rob_1_8_prd;
  reg  [5:0]        rob_1_8_pprd;
  reg               rob_1_8_predict_fail;
  reg  [31:0]       rob_1_8_branch_target;
  reg               rob_1_8_real_jump;
  reg               rob_1_8_pred_update_en;
  reg  [1:0]        rob_1_8_br_type_pred;
  reg               rob_1_8_complete;
  reg  [31:0]       rob_1_8_pc;
  reg  [31:0]       rob_1_8_rf_wdata;
  reg               rob_1_8_is_store;
  reg               rob_1_8_is_ucread;
  reg               rob_1_8_is_priv_wrt;
  reg               rob_1_8_is_priv_ls;
  reg               rob_1_8_allow_next_cmt;
  reg  [7:0]        rob_1_8_exception;
  reg  [31:0]       rob_1_8_inst;
  reg  [4:0]        rob_1_9_rd;
  reg               rob_1_9_rd_valid;
  reg  [5:0]        rob_1_9_prd;
  reg  [5:0]        rob_1_9_pprd;
  reg               rob_1_9_predict_fail;
  reg  [31:0]       rob_1_9_branch_target;
  reg               rob_1_9_real_jump;
  reg               rob_1_9_pred_update_en;
  reg  [1:0]        rob_1_9_br_type_pred;
  reg               rob_1_9_complete;
  reg  [31:0]       rob_1_9_pc;
  reg  [31:0]       rob_1_9_rf_wdata;
  reg               rob_1_9_is_store;
  reg               rob_1_9_is_ucread;
  reg               rob_1_9_is_priv_wrt;
  reg               rob_1_9_is_priv_ls;
  reg               rob_1_9_allow_next_cmt;
  reg  [7:0]        rob_1_9_exception;
  reg  [31:0]       rob_1_9_inst;
  reg  [4:0]        rob_1_10_rd;
  reg               rob_1_10_rd_valid;
  reg  [5:0]        rob_1_10_prd;
  reg  [5:0]        rob_1_10_pprd;
  reg               rob_1_10_predict_fail;
  reg  [31:0]       rob_1_10_branch_target;
  reg               rob_1_10_real_jump;
  reg               rob_1_10_pred_update_en;
  reg  [1:0]        rob_1_10_br_type_pred;
  reg               rob_1_10_complete;
  reg  [31:0]       rob_1_10_pc;
  reg  [31:0]       rob_1_10_rf_wdata;
  reg               rob_1_10_is_store;
  reg               rob_1_10_is_ucread;
  reg               rob_1_10_is_priv_wrt;
  reg               rob_1_10_is_priv_ls;
  reg               rob_1_10_allow_next_cmt;
  reg  [7:0]        rob_1_10_exception;
  reg  [31:0]       rob_1_10_inst;
  reg  [4:0]        rob_1_11_rd;
  reg               rob_1_11_rd_valid;
  reg  [5:0]        rob_1_11_prd;
  reg  [5:0]        rob_1_11_pprd;
  reg               rob_1_11_predict_fail;
  reg  [31:0]       rob_1_11_branch_target;
  reg               rob_1_11_real_jump;
  reg               rob_1_11_pred_update_en;
  reg  [1:0]        rob_1_11_br_type_pred;
  reg               rob_1_11_complete;
  reg  [31:0]       rob_1_11_pc;
  reg  [31:0]       rob_1_11_rf_wdata;
  reg               rob_1_11_is_store;
  reg               rob_1_11_is_ucread;
  reg               rob_1_11_is_priv_wrt;
  reg               rob_1_11_is_priv_ls;
  reg               rob_1_11_allow_next_cmt;
  reg  [7:0]        rob_1_11_exception;
  reg  [31:0]       rob_1_11_inst;
  reg               priv_buffer_valid;
  reg  [9:0]        priv_buffer_priv_vec;
  reg  [13:0]       priv_buffer_csr_addr;
  reg  [12:0]       interrupt_buffer;
  reg  [4:0]        head;
  reg  [4:0]        head_next;
  reg  [3:0]        tail;
  reg  [4:0]        elem_num_0_0;
  reg  [4:0]        elem_num_0_1;
  reg  [4:0]        elem_num_1_0;
  reg  [4:0]        elem_num_1_1;
  reg  [4:0]        elem_num_2_0;
  reg  [4:0]        elem_num_2_1;
  reg  [4:0]        elem_num_3_0;
  reg  [4:0]        elem_num_3_1;
  reg  [4:0]        elem_num_5_0;
  reg  [4:0]        elem_num_5_1;
  reg  [4:0]        elem_num_7_0;
  reg  [4:0]        elem_num_7_1;
  wire              empty_0 = elem_num_0_0 == 5'h0;
  wire              empty_1 = elem_num_0_1 == 5'h0;
  wire [11:0]       _GEN =
    {{rob_1_11_complete},
     {rob_1_10_complete},
     {rob_1_9_complete},
     {rob_1_8_complete},
     {rob_1_7_complete},
     {rob_1_6_complete},
     {rob_1_5_complete},
     {rob_1_4_complete},
     {rob_1_3_complete},
     {rob_1_2_complete},
     {rob_1_1_complete},
     {rob_1_0_complete}};
  wire [11:0]       _GEN_0 =
    {{rob_0_11_complete},
     {rob_0_10_complete},
     {rob_0_9_complete},
     {rob_0_8_complete},
     {rob_0_7_complete},
     {rob_0_6_complete},
     {rob_0_5_complete},
     {rob_0_4_complete},
     {rob_0_3_complete},
     {rob_0_2_complete},
     {rob_0_1_complete},
     {rob_0_0_complete}};
  wire [11:0]       _GEN_1 = head[0] ? _GEN : _GEN_0;
  wire [15:0]       _GEN_2 = {{4{_GEN_1[4'h0]}}, _GEN_1};
  wire [11:0]       _GEN_3 =
    head[0]
      ? {{rob_1_11_allow_next_cmt},
         {rob_1_10_allow_next_cmt},
         {rob_1_9_allow_next_cmt},
         {rob_1_8_allow_next_cmt},
         {rob_1_7_allow_next_cmt},
         {rob_1_6_allow_next_cmt},
         {rob_1_5_allow_next_cmt},
         {rob_1_4_allow_next_cmt},
         {rob_1_3_allow_next_cmt},
         {rob_1_2_allow_next_cmt},
         {rob_1_1_allow_next_cmt},
         {rob_1_0_allow_next_cmt}}
      : {{rob_0_11_allow_next_cmt},
         {rob_0_10_allow_next_cmt},
         {rob_0_9_allow_next_cmt},
         {rob_0_8_allow_next_cmt},
         {rob_0_7_allow_next_cmt},
         {rob_0_6_allow_next_cmt},
         {rob_0_5_allow_next_cmt},
         {rob_0_4_allow_next_cmt},
         {rob_0_3_allow_next_cmt},
         {rob_0_2_allow_next_cmt},
         {rob_0_1_allow_next_cmt},
         {rob_0_0_allow_next_cmt}};
  wire [15:0]       _GEN_4 = {{4{_GEN_3[4'h0]}}, _GEN_3};
  wire [11:0]       _GEN_5 = head_next[0] ? _GEN : _GEN_0;
  wire [15:0]       _GEN_6 = {{4{_GEN_5[4'h0]}}, _GEN_5};
  wire              _GEN_7 = head[0] ? empty_1 : empty_0;
  wire              cmt_en_0 = _GEN_2[head[4:1]] & ~_GEN_7;
  wire              _GEN_8 = head_next[0] ? empty_1 : empty_0;
  wire              cmt_en_1 =
    _GEN_6[head_next[4:1]] & ~_GEN_8 & cmt_en_0 & _GEN_4[head[4:1]]
    & ~(|(interrupt_buffer[11:0]));
  reg               r_0;
  reg               r_1;
  reg  [4:0]        r_1_0;
  reg  [31:0]       eentry_global;
  reg  [9:0]        io_predict_fail_cmt_r;
  reg  [31:0]       io_branch_target_cmt_r;
  reg               io_pred_update_en_cmt_r;
  reg  [31:0]       io_pred_branch_target_cmt_r;
  reg  [1:0]        io_pred_br_type_cmt_r;
  reg  [31:0]       io_pred_pc_cmt_r;
  reg               io_pred_real_jump_cmt_r;
  reg  [7:0]        io_exception_cmt_r;
  reg               is_store_cmt_bit_REG;
  reg               is_store_cmt_bit_REG_1;
  reg  [1:0]        io_is_store_num_cmt_r;
  reg  [13:0]       io_csr_addr_cmt_r;
  reg  [31:0]       io_csr_wdata_cmt_r;
  reg               io_csr_we_cmt_r;
  reg               io_is_eret_cmt_r;
  reg  [31:0]       io_badv_cmt_r;
  reg               io_idle_en_cmt_r;
  wire              head_chosen_0 = head_next[0] ? ~(head[0]) & cmt_en_0 : cmt_en_1;
  reg               r_2_0;
  reg               r_2_1;
  reg  [4:0]        r_3_0;
  reg  [4:0]        r_3_1;
  reg  [5:0]        r_4_0;
  reg  [5:0]        r_4_1;
  reg  [5:0]        r_5_0;
  reg  [5:0]        r_5_1;
  reg  [31:0]       r_6_0;
  reg  [31:0]       r_6_1;
  reg  [31:0]       r_7_0;
  reg  [31:0]       r_7_1;
  reg               r_8_0;
  reg               r_8_1;
  reg  [13:0]       r_9_0;
  reg  [13:0]       r_9_1;
  reg  [31:0]       r_10_0;
  reg  [31:0]       r_10_1;
  reg               r_11_0;
  reg               r_11_1;
  reg               r_12_0;
  reg               r_12_1;
  reg  [1:0]        r_13_0;
  reg  [1:0]        r_13_1;
  reg               r_14_0;
  reg               r_14_1;
  reg  [31:0]       r_15_0;
  reg  [31:0]       r_15_1;
  wire [3:0]        _tail_T_3 = 4'(tail + {3'h0, io_inst_valid_dp_0});
  wire [4:0]        _GEN_9 = {3'h0, 2'({1'h0, cmt_en_0} + {1'h0, cmt_en_1})};
  wire [4:0]        _head_T_7 = 5'(head + _GEN_9);
  wire [4:0]        _head_next_T_7 = 5'(head_next + _GEN_9);
  wire [4:0]        _GEN_10 = {4'h0, io_inst_valid_dp_0};
  wire [4:0]        _GEN_11 = {4'h0, head_chosen_0};
  wire              head_chosen_1 = head_next[0] ? cmt_en_1 : head[0] & cmt_en_0;
  wire [4:0]        _GEN_12 = {4'h0, head_chosen_1};
  wire              allow_next_cmt_0 =
    ~io_pred_update_en_dp_0 | io_priv_vec_dp_0[0] & (|(io_priv_vec_dp_0[12:1]))
    | io_exception_dp_0[7];
  wire              allow_next_cmt_1 =
    ~io_pred_update_en_dp_1 | io_priv_vec_dp_1[0] & (|(io_priv_vec_dp_1[12:1]))
    | io_exception_dp_1[7];
  wire              _GEN_13 = {elem_num_0_1 == 5'hC, elem_num_0_0 == 5'hC} == 2'h0;
  wire              _GEN_14 = _GEN_13 & io_inst_valid_dp_0 & tail == 4'h0;
  wire              _GEN_15 = _GEN_13 & io_inst_valid_dp_0 & tail == 4'h1;
  wire              _GEN_16 = _GEN_13 & io_inst_valid_dp_0 & tail == 4'h2;
  wire              _GEN_17 = _GEN_13 & io_inst_valid_dp_0 & tail == 4'h3;
  wire              _GEN_18 = _GEN_13 & io_inst_valid_dp_0 & tail == 4'h4;
  wire              _GEN_19 = _GEN_13 & io_inst_valid_dp_0 & tail == 4'h5;
  wire              _GEN_20 = _GEN_13 & io_inst_valid_dp_0 & tail == 4'h6;
  wire              _GEN_21 = _GEN_13 & io_inst_valid_dp_0 & tail == 4'h7;
  wire              _GEN_22 = _GEN_13 & io_inst_valid_dp_0 & tail == 4'h8;
  wire              _GEN_23 = _GEN_13 & io_inst_valid_dp_0 & tail == 4'h9;
  wire              _GEN_24 = _GEN_13 & io_inst_valid_dp_0 & tail == 4'hA;
  wire              _GEN_25 = _GEN_13 & io_inst_valid_dp_0 & tail == 4'hB;
  wire [31:0]       _rob_0_pc_T = 32'(io_pc_dp_0 + 32'h4);
  wire              _GEN_26 = ~_GEN_14 & rob_0_0_complete;
  wire              _GEN_27 = ~_GEN_15 & rob_0_1_complete;
  wire              _GEN_28 = ~_GEN_16 & rob_0_2_complete;
  wire              _GEN_29 = ~_GEN_17 & rob_0_3_complete;
  wire              _GEN_30 = ~_GEN_18 & rob_0_4_complete;
  wire              _GEN_31 = ~_GEN_19 & rob_0_5_complete;
  wire              _GEN_32 = ~_GEN_20 & rob_0_6_complete;
  wire              _GEN_33 = ~_GEN_21 & rob_0_7_complete;
  wire              _GEN_34 = ~_GEN_22 & rob_0_8_complete;
  wire              _GEN_35 = ~_GEN_23 & rob_0_9_complete;
  wire              _GEN_36 = ~_GEN_24 & rob_0_10_complete;
  wire              _GEN_37 = ~_GEN_25 & rob_0_11_complete;
  wire              _rob_0_is_priv_wrt_T_3 =
    io_priv_vec_dp_0[0] & (|(io_priv_vec_dp_0[9:1]));
  wire [31:0]       _rob_1_pc_T = 32'(io_pc_dp_1 + 32'h4);
  wire              _GEN_38 = ~_GEN_14 & rob_1_0_complete;
  wire              _GEN_39 = ~_GEN_15 & rob_1_1_complete;
  wire              _GEN_40 = ~_GEN_16 & rob_1_2_complete;
  wire              _GEN_41 = ~_GEN_17 & rob_1_3_complete;
  wire              _GEN_42 = ~_GEN_18 & rob_1_4_complete;
  wire              _GEN_43 = ~_GEN_19 & rob_1_5_complete;
  wire              _GEN_44 = ~_GEN_20 & rob_1_6_complete;
  wire              _GEN_45 = ~_GEN_21 & rob_1_7_complete;
  wire              _GEN_46 = ~_GEN_22 & rob_1_8_complete;
  wire              _GEN_47 = ~_GEN_23 & rob_1_9_complete;
  wire              _GEN_48 = ~_GEN_24 & rob_1_10_complete;
  wire              _GEN_49 = ~_GEN_25 & rob_1_11_complete;
  wire              _rob_1_is_priv_wrt_T_3 =
    io_priv_vec_dp_1[0] & (|(io_priv_vec_dp_1[9:1]));
  wire              priv_valid =
    ~priv_buffer_valid & io_priv_vec_ex[0] & (|(io_priv_vec_ex[9:1]));
  wire              _GEN_50 = io_rob_index_wb_0[4:1] == 4'h0;
  wire              _GEN_51 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_50;
  wire              _GEN_52 = io_rob_index_wb_0[4:1] == 4'h1;
  wire              _GEN_53 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_52;
  wire              _GEN_54 = io_rob_index_wb_0[4:1] == 4'h2;
  wire              _GEN_55 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_54;
  wire              _GEN_56 = io_rob_index_wb_0[4:1] == 4'h3;
  wire              _GEN_57 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_56;
  wire              _GEN_58 = io_rob_index_wb_0[4:1] == 4'h4;
  wire              _GEN_59 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_58;
  wire              _GEN_60 = io_rob_index_wb_0[4:1] == 4'h5;
  wire              _GEN_61 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_60;
  wire              _GEN_62 = io_rob_index_wb_0[4:1] == 4'h6;
  wire              _GEN_63 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_62;
  wire              _GEN_64 = io_rob_index_wb_0[4:1] == 4'h7;
  wire              _GEN_65 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_64;
  wire              _GEN_66 = io_rob_index_wb_0[4:1] == 4'h8;
  wire              _GEN_67 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_66;
  wire              _GEN_68 = io_rob_index_wb_0[4:1] == 4'h9;
  wire              _GEN_69 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_68;
  wire              _GEN_70 = io_rob_index_wb_0[4:1] == 4'hA;
  wire              _GEN_71 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_70;
  wire              _GEN_72 = io_rob_index_wb_0[4:1] == 4'hB;
  wire              _GEN_73 = io_inst_valid_wb_0 & ~(io_rob_index_wb_0[0]) & _GEN_72;
  wire              _GEN_74 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_50;
  wire              _GEN_75 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_52;
  wire              _GEN_76 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_54;
  wire              _GEN_77 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_56;
  wire              _GEN_78 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_58;
  wire              _GEN_79 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_60;
  wire              _GEN_80 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_62;
  wire              _GEN_81 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_64;
  wire              _GEN_82 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_66;
  wire              _GEN_83 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_68;
  wire              _GEN_84 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_70;
  wire              _GEN_85 = io_inst_valid_wb_0 & io_rob_index_wb_0[0] & _GEN_72;
  wire              _GEN_86 = io_rob_index_wb_1[4:1] == 4'h0;
  wire              _GEN_87 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]);
  wire              _GEN_88 = _GEN_87 ? _GEN_86 | _GEN_51 | _GEN_26 : _GEN_51 | _GEN_26;
  wire              _GEN_89 = io_rob_index_wb_1[4:1] == 4'h1;
  wire              _GEN_90 = _GEN_87 ? _GEN_89 | _GEN_53 | _GEN_27 : _GEN_53 | _GEN_27;
  wire              _GEN_91 = io_rob_index_wb_1[4:1] == 4'h2;
  wire              _GEN_92 = _GEN_87 ? _GEN_91 | _GEN_55 | _GEN_28 : _GEN_55 | _GEN_28;
  wire              _GEN_93 = io_rob_index_wb_1[4:1] == 4'h3;
  wire              _GEN_94 = _GEN_87 ? _GEN_93 | _GEN_57 | _GEN_29 : _GEN_57 | _GEN_29;
  wire              _GEN_95 = io_rob_index_wb_1[4:1] == 4'h4;
  wire              _GEN_96 = _GEN_87 ? _GEN_95 | _GEN_59 | _GEN_30 : _GEN_59 | _GEN_30;
  wire              _GEN_97 = io_rob_index_wb_1[4:1] == 4'h5;
  wire              _GEN_98 = _GEN_87 ? _GEN_97 | _GEN_61 | _GEN_31 : _GEN_61 | _GEN_31;
  wire              _GEN_99 = io_rob_index_wb_1[4:1] == 4'h6;
  wire              _GEN_100 = _GEN_87 ? _GEN_99 | _GEN_63 | _GEN_32 : _GEN_63 | _GEN_32;
  wire              _GEN_101 = io_rob_index_wb_1[4:1] == 4'h7;
  wire              _GEN_102 = _GEN_87 ? _GEN_101 | _GEN_65 | _GEN_33 : _GEN_65 | _GEN_33;
  wire              _GEN_103 = io_rob_index_wb_1[4:1] == 4'h8;
  wire              _GEN_104 = _GEN_87 ? _GEN_103 | _GEN_67 | _GEN_34 : _GEN_67 | _GEN_34;
  wire              _GEN_105 = io_rob_index_wb_1[4:1] == 4'h9;
  wire              _GEN_106 = _GEN_87 ? _GEN_105 | _GEN_69 | _GEN_35 : _GEN_69 | _GEN_35;
  wire              _GEN_107 = io_rob_index_wb_1[4:1] == 4'hA;
  wire              _GEN_108 = _GEN_87 ? _GEN_107 | _GEN_71 | _GEN_36 : _GEN_71 | _GEN_36;
  wire              _GEN_109 = io_rob_index_wb_1[4:1] == 4'hB;
  wire              _GEN_110 = _GEN_87 ? _GEN_109 | _GEN_73 | _GEN_37 : _GEN_73 | _GEN_37;
  wire              _GEN_111 = io_inst_valid_wb_1 & io_rob_index_wb_1[0];
  wire              _GEN_112 = _GEN_111 ? _GEN_86 | _GEN_74 | _GEN_38 : _GEN_74 | _GEN_38;
  wire              _GEN_113 = _GEN_111 ? _GEN_89 | _GEN_75 | _GEN_39 : _GEN_75 | _GEN_39;
  wire              _GEN_114 = _GEN_111 ? _GEN_91 | _GEN_76 | _GEN_40 : _GEN_76 | _GEN_40;
  wire              _GEN_115 = _GEN_111 ? _GEN_93 | _GEN_77 | _GEN_41 : _GEN_77 | _GEN_41;
  wire              _GEN_116 = _GEN_111 ? _GEN_95 | _GEN_78 | _GEN_42 : _GEN_78 | _GEN_42;
  wire              _GEN_117 = _GEN_111 ? _GEN_97 | _GEN_79 | _GEN_43 : _GEN_79 | _GEN_43;
  wire              _GEN_118 = _GEN_111 ? _GEN_99 | _GEN_80 | _GEN_44 : _GEN_80 | _GEN_44;
  wire              _GEN_119 =
    _GEN_111 ? _GEN_101 | _GEN_81 | _GEN_45 : _GEN_81 | _GEN_45;
  wire              _GEN_120 =
    _GEN_111 ? _GEN_103 | _GEN_82 | _GEN_46 : _GEN_82 | _GEN_46;
  wire              _GEN_121 =
    _GEN_111 ? _GEN_105 | _GEN_83 | _GEN_47 : _GEN_83 | _GEN_47;
  wire              _GEN_122 =
    _GEN_111 ? _GEN_107 | _GEN_84 | _GEN_48 : _GEN_84 | _GEN_48;
  wire              _GEN_123 =
    _GEN_111 ? _GEN_109 | _GEN_85 | _GEN_49 : _GEN_85 | _GEN_49;
  wire              _GEN_124 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_86;
  wire              _GEN_125 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_89;
  wire              _GEN_126 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_91;
  wire              _GEN_127 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_93;
  wire              _GEN_128 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_95;
  wire              _GEN_129 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_97;
  wire              _GEN_130 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_99;
  wire              _GEN_131 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_101;
  wire              _GEN_132 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_103;
  wire              _GEN_133 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_105;
  wire              _GEN_134 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_107;
  wire              _GEN_135 = io_inst_valid_wb_1 & ~(io_rob_index_wb_1[0]) & _GEN_109;
  wire              _GEN_136 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_86;
  wire              _GEN_137 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_89;
  wire              _GEN_138 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_91;
  wire              _GEN_139 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_93;
  wire              _GEN_140 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_95;
  wire              _GEN_141 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_97;
  wire              _GEN_142 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_99;
  wire              _GEN_143 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_101;
  wire              _GEN_144 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_103;
  wire              _GEN_145 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_105;
  wire              _GEN_146 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_107;
  wire              _GEN_147 = io_inst_valid_wb_1 & io_rob_index_wb_1[0] & _GEN_109;
  wire              _GEN_148 = io_rob_index_wb_2[4:1] == 4'h0;
  wire              _GEN_149 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_148;
  wire              _GEN_150 = io_rob_index_wb_2[4:1] == 4'h1;
  wire              _GEN_151 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_150;
  wire              _GEN_152 = io_rob_index_wb_2[4:1] == 4'h2;
  wire              _GEN_153 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_152;
  wire              _GEN_154 = io_rob_index_wb_2[4:1] == 4'h3;
  wire              _GEN_155 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_154;
  wire              _GEN_156 = io_rob_index_wb_2[4:1] == 4'h4;
  wire              _GEN_157 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_156;
  wire              _GEN_158 = io_rob_index_wb_2[4:1] == 4'h5;
  wire              _GEN_159 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_158;
  wire              _GEN_160 = io_rob_index_wb_2[4:1] == 4'h6;
  wire              _GEN_161 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_160;
  wire              _GEN_162 = io_rob_index_wb_2[4:1] == 4'h7;
  wire              _GEN_163 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_162;
  wire              _GEN_164 = io_rob_index_wb_2[4:1] == 4'h8;
  wire              _GEN_165 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_164;
  wire              _GEN_166 = io_rob_index_wb_2[4:1] == 4'h9;
  wire              _GEN_167 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_166;
  wire              _GEN_168 = io_rob_index_wb_2[4:1] == 4'hA;
  wire              _GEN_169 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_168;
  wire              _GEN_170 = io_rob_index_wb_2[4:1] == 4'hB;
  wire              _GEN_171 = io_inst_valid_wb_2 & ~(io_rob_index_wb_2[0]) & _GEN_170;
  wire              _GEN_172 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_148;
  wire              _GEN_173 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_150;
  wire              _GEN_174 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_152;
  wire              _GEN_175 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_154;
  wire              _GEN_176 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_156;
  wire              _GEN_177 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_158;
  wire              _GEN_178 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_160;
  wire              _GEN_179 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_162;
  wire              _GEN_180 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_164;
  wire              _GEN_181 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_166;
  wire              _GEN_182 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_168;
  wire              _GEN_183 = io_inst_valid_wb_2 & io_rob_index_wb_2[0] & _GEN_170;
  wire              _GEN_184 = io_rob_index_wb_3[4:1] == 4'h0;
  wire              _GEN_185 = io_rob_index_wb_3[4:1] == 4'h1;
  wire              _GEN_186 = io_rob_index_wb_3[4:1] == 4'h2;
  wire              _GEN_187 = io_rob_index_wb_3[4:1] == 4'h3;
  wire              _GEN_188 = io_rob_index_wb_3[4:1] == 4'h4;
  wire              _GEN_189 = io_rob_index_wb_3[4:1] == 4'h5;
  wire              _GEN_190 = io_rob_index_wb_3[4:1] == 4'h6;
  wire              _GEN_191 = io_rob_index_wb_3[4:1] == 4'h7;
  wire              _GEN_192 = io_rob_index_wb_3[4:1] == 4'h8;
  wire              _GEN_193 = io_rob_index_wb_3[4:1] == 4'h9;
  wire              _GEN_194 = io_rob_index_wb_3[4:1] == 4'hA;
  wire              _GEN_195 = io_rob_index_wb_3[4:1] == 4'hB;
  wire [31:0]       _rob_branch_target_T_2 = 32'(io_branch_target_wb_3 + 32'h4);
  wire              _GEN_196 = _GEN_51 ? io_is_ucread_wb_0 : rob_0_0_is_ucread;
  wire              _GEN_197 = _GEN_53 ? io_is_ucread_wb_0 : rob_0_1_is_ucread;
  wire              _GEN_198 = _GEN_55 ? io_is_ucread_wb_0 : rob_0_2_is_ucread;
  wire              _GEN_199 = _GEN_57 ? io_is_ucread_wb_0 : rob_0_3_is_ucread;
  wire              _GEN_200 = _GEN_59 ? io_is_ucread_wb_0 : rob_0_4_is_ucread;
  wire              _GEN_201 = _GEN_61 ? io_is_ucread_wb_0 : rob_0_5_is_ucread;
  wire              _GEN_202 = _GEN_63 ? io_is_ucread_wb_0 : rob_0_6_is_ucread;
  wire              _GEN_203 = _GEN_65 ? io_is_ucread_wb_0 : rob_0_7_is_ucread;
  wire              _GEN_204 = _GEN_67 ? io_is_ucread_wb_0 : rob_0_8_is_ucread;
  wire              _GEN_205 = _GEN_69 ? io_is_ucread_wb_0 : rob_0_9_is_ucread;
  wire              _GEN_206 = _GEN_71 ? io_is_ucread_wb_0 : rob_0_10_is_ucread;
  wire              _GEN_207 = _GEN_73 ? io_is_ucread_wb_0 : rob_0_11_is_ucread;
  wire              _GEN_208 = _GEN_74 ? io_is_ucread_wb_0 : rob_1_0_is_ucread;
  wire              _GEN_209 = _GEN_75 ? io_is_ucread_wb_0 : rob_1_1_is_ucread;
  wire              _GEN_210 = _GEN_76 ? io_is_ucread_wb_0 : rob_1_2_is_ucread;
  wire              _GEN_211 = _GEN_77 ? io_is_ucread_wb_0 : rob_1_3_is_ucread;
  wire              _GEN_212 = _GEN_78 ? io_is_ucread_wb_0 : rob_1_4_is_ucread;
  wire              _GEN_213 = _GEN_79 ? io_is_ucread_wb_0 : rob_1_5_is_ucread;
  wire              _GEN_214 = _GEN_80 ? io_is_ucread_wb_0 : rob_1_6_is_ucread;
  wire              _GEN_215 = _GEN_81 ? io_is_ucread_wb_0 : rob_1_7_is_ucread;
  wire              _GEN_216 = _GEN_82 ? io_is_ucread_wb_0 : rob_1_8_is_ucread;
  wire              _GEN_217 = _GEN_83 ? io_is_ucread_wb_0 : rob_1_9_is_ucread;
  wire              _GEN_218 = _GEN_84 ? io_is_ucread_wb_0 : rob_1_10_is_ucread;
  wire              _GEN_219 = _GEN_85 ? io_is_ucread_wb_0 : rob_1_11_is_ucread;
  wire [11:0][31:0] _GEN_220 =
    {{rob_1_11_pc},
     {rob_1_10_pc},
     {rob_1_9_pc},
     {rob_1_8_pc},
     {rob_1_7_pc},
     {rob_1_6_pc},
     {rob_1_5_pc},
     {rob_1_4_pc},
     {rob_1_3_pc},
     {rob_1_2_pc},
     {rob_1_1_pc},
     {rob_1_0_pc}};
  wire [11:0][31:0] _GEN_221 =
    {{rob_0_11_pc},
     {rob_0_10_pc},
     {rob_0_9_pc},
     {rob_0_8_pc},
     {rob_0_7_pc},
     {rob_0_6_pc},
     {rob_0_5_pc},
     {rob_0_4_pc},
     {rob_0_3_pc},
     {rob_0_2_pc},
     {rob_0_1_pc},
     {rob_0_0_pc}};
  wire [11:0][7:0]  _GEN_222 =
    {{rob_1_11_exception},
     {rob_1_10_exception},
     {rob_1_9_exception},
     {rob_1_8_exception},
     {rob_1_7_exception},
     {rob_1_6_exception},
     {rob_1_5_exception},
     {rob_1_4_exception},
     {rob_1_3_exception},
     {rob_1_2_exception},
     {rob_1_1_exception},
     {rob_1_0_exception}};
  wire [11:0][7:0]  _GEN_223 =
    {{rob_0_11_exception},
     {rob_0_10_exception},
     {rob_0_9_exception},
     {rob_0_8_exception},
     {rob_0_7_exception},
     {rob_0_6_exception},
     {rob_0_5_exception},
     {rob_0_4_exception},
     {rob_0_3_exception},
     {rob_0_2_exception},
     {rob_0_1_exception},
     {rob_0_0_exception}};
  wire [11:0][4:0]  _GEN_224 =
    {{rob_1_11_rd},
     {rob_1_10_rd},
     {rob_1_9_rd},
     {rob_1_8_rd},
     {rob_1_7_rd},
     {rob_1_6_rd},
     {rob_1_5_rd},
     {rob_1_4_rd},
     {rob_1_3_rd},
     {rob_1_2_rd},
     {rob_1_1_rd},
     {rob_1_0_rd}};
  wire [11:0][4:0]  _GEN_225 =
    {{rob_0_11_rd},
     {rob_0_10_rd},
     {rob_0_9_rd},
     {rob_0_8_rd},
     {rob_0_7_rd},
     {rob_0_6_rd},
     {rob_0_5_rd},
     {rob_0_4_rd},
     {rob_0_3_rd},
     {rob_0_2_rd},
     {rob_0_1_rd},
     {rob_0_0_rd}};
  wire [11:0][4:0]  _GEN_226 = head[0] ? _GEN_224 : _GEN_225;
  wire [11:0]       _GEN_227 =
    {{rob_1_11_rd_valid},
     {rob_1_10_rd_valid},
     {rob_1_9_rd_valid},
     {rob_1_8_rd_valid},
     {rob_1_7_rd_valid},
     {rob_1_6_rd_valid},
     {rob_1_5_rd_valid},
     {rob_1_4_rd_valid},
     {rob_1_3_rd_valid},
     {rob_1_2_rd_valid},
     {rob_1_1_rd_valid},
     {rob_1_0_rd_valid}};
  wire [11:0]       _GEN_228 =
    {{rob_0_11_rd_valid},
     {rob_0_10_rd_valid},
     {rob_0_9_rd_valid},
     {rob_0_8_rd_valid},
     {rob_0_7_rd_valid},
     {rob_0_6_rd_valid},
     {rob_0_5_rd_valid},
     {rob_0_4_rd_valid},
     {rob_0_3_rd_valid},
     {rob_0_2_rd_valid},
     {rob_0_1_rd_valid},
     {rob_0_0_rd_valid}};
  wire [11:0]       _GEN_229 = head[0] ? _GEN_227 : _GEN_228;
  wire [11:0][5:0]  _GEN_230 =
    {{rob_1_11_prd},
     {rob_1_10_prd},
     {rob_1_9_prd},
     {rob_1_8_prd},
     {rob_1_7_prd},
     {rob_1_6_prd},
     {rob_1_5_prd},
     {rob_1_4_prd},
     {rob_1_3_prd},
     {rob_1_2_prd},
     {rob_1_1_prd},
     {rob_1_0_prd}};
  wire [11:0][5:0]  _GEN_231 =
    {{rob_0_11_prd},
     {rob_0_10_prd},
     {rob_0_9_prd},
     {rob_0_8_prd},
     {rob_0_7_prd},
     {rob_0_6_prd},
     {rob_0_5_prd},
     {rob_0_4_prd},
     {rob_0_3_prd},
     {rob_0_2_prd},
     {rob_0_1_prd},
     {rob_0_0_prd}};
  wire [11:0][5:0]  _GEN_232 = head[0] ? _GEN_230 : _GEN_231;
  wire [11:0][5:0]  _GEN_233 =
    {{rob_1_11_pprd},
     {rob_1_10_pprd},
     {rob_1_9_pprd},
     {rob_1_8_pprd},
     {rob_1_7_pprd},
     {rob_1_6_pprd},
     {rob_1_5_pprd},
     {rob_1_4_pprd},
     {rob_1_3_pprd},
     {rob_1_2_pprd},
     {rob_1_1_pprd},
     {rob_1_0_pprd}};
  wire [11:0][5:0]  _GEN_234 =
    {{rob_0_11_pprd},
     {rob_0_10_pprd},
     {rob_0_9_pprd},
     {rob_0_8_pprd},
     {rob_0_7_pprd},
     {rob_0_6_pprd},
     {rob_0_5_pprd},
     {rob_0_4_pprd},
     {rob_0_3_pprd},
     {rob_0_2_pprd},
     {rob_0_1_pprd},
     {rob_0_0_pprd}};
  wire [11:0][5:0]  _GEN_235 = head[0] ? _GEN_233 : _GEN_234;
  wire [11:0]       _GEN_236 =
    {{rob_1_11_predict_fail},
     {rob_1_10_predict_fail},
     {rob_1_9_predict_fail},
     {rob_1_8_predict_fail},
     {rob_1_7_predict_fail},
     {rob_1_6_predict_fail},
     {rob_1_5_predict_fail},
     {rob_1_4_predict_fail},
     {rob_1_3_predict_fail},
     {rob_1_2_predict_fail},
     {rob_1_1_predict_fail},
     {rob_1_0_predict_fail}};
  wire [11:0]       _GEN_237 =
    {{rob_0_11_predict_fail},
     {rob_0_10_predict_fail},
     {rob_0_9_predict_fail},
     {rob_0_8_predict_fail},
     {rob_0_7_predict_fail},
     {rob_0_6_predict_fail},
     {rob_0_5_predict_fail},
     {rob_0_4_predict_fail},
     {rob_0_3_predict_fail},
     {rob_0_2_predict_fail},
     {rob_0_1_predict_fail},
     {rob_0_0_predict_fail}};
  wire [11:0]       _GEN_238 = head[0] ? _GEN_236 : _GEN_237;
  wire [15:0]       _GEN_239 = {{4{_GEN_238[4'h0]}}, _GEN_238};
  wire              rob_commit_items_0_predict_fail = _GEN_239[head[4:1]];
  wire [11:0][31:0] _GEN_240 =
    {{rob_1_11_branch_target},
     {rob_1_10_branch_target},
     {rob_1_9_branch_target},
     {rob_1_8_branch_target},
     {rob_1_7_branch_target},
     {rob_1_6_branch_target},
     {rob_1_5_branch_target},
     {rob_1_4_branch_target},
     {rob_1_3_branch_target},
     {rob_1_2_branch_target},
     {rob_1_1_branch_target},
     {rob_1_0_branch_target}};
  wire [11:0][31:0] _GEN_241 =
    {{rob_0_11_branch_target},
     {rob_0_10_branch_target},
     {rob_0_9_branch_target},
     {rob_0_8_branch_target},
     {rob_0_7_branch_target},
     {rob_0_6_branch_target},
     {rob_0_5_branch_target},
     {rob_0_4_branch_target},
     {rob_0_3_branch_target},
     {rob_0_2_branch_target},
     {rob_0_1_branch_target},
     {rob_0_0_branch_target}};
  wire [11:0][31:0] _GEN_242 = head[0] ? _GEN_240 : _GEN_241;
  wire [15:0][31:0] _GEN_243 = {{4{_GEN_242[4'h0]}}, _GEN_242};
  wire [31:0]       rob_commit_items_0_branch_target = _GEN_243[head[4:1]];
  wire [11:0]       _GEN_244 =
    {{rob_1_11_real_jump},
     {rob_1_10_real_jump},
     {rob_1_9_real_jump},
     {rob_1_8_real_jump},
     {rob_1_7_real_jump},
     {rob_1_6_real_jump},
     {rob_1_5_real_jump},
     {rob_1_4_real_jump},
     {rob_1_3_real_jump},
     {rob_1_2_real_jump},
     {rob_1_1_real_jump},
     {rob_1_0_real_jump}};
  wire [11:0]       _GEN_245 =
    {{rob_0_11_real_jump},
     {rob_0_10_real_jump},
     {rob_0_9_real_jump},
     {rob_0_8_real_jump},
     {rob_0_7_real_jump},
     {rob_0_6_real_jump},
     {rob_0_5_real_jump},
     {rob_0_4_real_jump},
     {rob_0_3_real_jump},
     {rob_0_2_real_jump},
     {rob_0_1_real_jump},
     {rob_0_0_real_jump}};
  wire [11:0]       _GEN_246 = head[0] ? _GEN_244 : _GEN_245;
  wire [15:0]       _GEN_247 = {{4{_GEN_246[4'h0]}}, _GEN_246};
  wire              rob_commit_items_0_real_jump = _GEN_247[head[4:1]];
  wire [11:0]       _GEN_248 =
    {{rob_1_11_pred_update_en},
     {rob_1_10_pred_update_en},
     {rob_1_9_pred_update_en},
     {rob_1_8_pred_update_en},
     {rob_1_7_pred_update_en},
     {rob_1_6_pred_update_en},
     {rob_1_5_pred_update_en},
     {rob_1_4_pred_update_en},
     {rob_1_3_pred_update_en},
     {rob_1_2_pred_update_en},
     {rob_1_1_pred_update_en},
     {rob_1_0_pred_update_en}};
  wire [11:0]       _GEN_249 =
    {{rob_0_11_pred_update_en},
     {rob_0_10_pred_update_en},
     {rob_0_9_pred_update_en},
     {rob_0_8_pred_update_en},
     {rob_0_7_pred_update_en},
     {rob_0_6_pred_update_en},
     {rob_0_5_pred_update_en},
     {rob_0_4_pred_update_en},
     {rob_0_3_pred_update_en},
     {rob_0_2_pred_update_en},
     {rob_0_1_pred_update_en},
     {rob_0_0_pred_update_en}};
  wire [11:0]       _GEN_250 = head[0] ? _GEN_248 : _GEN_249;
  wire [15:0]       _GEN_251 = {{4{_GEN_250[4'h0]}}, _GEN_250};
  wire              rob_commit_items_0_pred_update_en = _GEN_251[head[4:1]];
  wire [11:0][1:0]  _GEN_252 =
    {{rob_1_11_br_type_pred},
     {rob_1_10_br_type_pred},
     {rob_1_9_br_type_pred},
     {rob_1_8_br_type_pred},
     {rob_1_7_br_type_pred},
     {rob_1_6_br_type_pred},
     {rob_1_5_br_type_pred},
     {rob_1_4_br_type_pred},
     {rob_1_3_br_type_pred},
     {rob_1_2_br_type_pred},
     {rob_1_1_br_type_pred},
     {rob_1_0_br_type_pred}};
  wire [11:0][1:0]  _GEN_253 =
    {{rob_0_11_br_type_pred},
     {rob_0_10_br_type_pred},
     {rob_0_9_br_type_pred},
     {rob_0_8_br_type_pred},
     {rob_0_7_br_type_pred},
     {rob_0_6_br_type_pred},
     {rob_0_5_br_type_pred},
     {rob_0_4_br_type_pred},
     {rob_0_3_br_type_pred},
     {rob_0_2_br_type_pred},
     {rob_0_1_br_type_pred},
     {rob_0_0_br_type_pred}};
  wire [11:0][1:0]  _GEN_254 = head[0] ? _GEN_252 : _GEN_253;
  wire [15:0][1:0]  _GEN_255 = {{4{_GEN_254[4'h0]}}, _GEN_254};
  wire [1:0]        br_type_stat_0 = _GEN_255[head[4:1]];
  wire [11:0][31:0] _GEN_256 = head[0] ? _GEN_220 : _GEN_221;
  wire [15:0][31:0] _GEN_257 = {{4{_GEN_256[4'h0]}}, _GEN_256};
  wire [31:0]       rob_commit_items_0_pc = _GEN_257[head[4:1]];
  wire [11:0][31:0] _GEN_258 =
    {{rob_1_11_rf_wdata},
     {rob_1_10_rf_wdata},
     {rob_1_9_rf_wdata},
     {rob_1_8_rf_wdata},
     {rob_1_7_rf_wdata},
     {rob_1_6_rf_wdata},
     {rob_1_5_rf_wdata},
     {rob_1_4_rf_wdata},
     {rob_1_3_rf_wdata},
     {rob_1_2_rf_wdata},
     {rob_1_1_rf_wdata},
     {rob_1_0_rf_wdata}};
  wire [11:0][31:0] _GEN_259 =
    {{rob_0_11_rf_wdata},
     {rob_0_10_rf_wdata},
     {rob_0_9_rf_wdata},
     {rob_0_8_rf_wdata},
     {rob_0_7_rf_wdata},
     {rob_0_6_rf_wdata},
     {rob_0_5_rf_wdata},
     {rob_0_4_rf_wdata},
     {rob_0_3_rf_wdata},
     {rob_0_2_rf_wdata},
     {rob_0_1_rf_wdata},
     {rob_0_0_rf_wdata}};
  wire [11:0][31:0] _GEN_260 = head[0] ? _GEN_258 : _GEN_259;
  wire [11:0]       _GEN_261 =
    {{rob_1_11_is_store},
     {rob_1_10_is_store},
     {rob_1_9_is_store},
     {rob_1_8_is_store},
     {rob_1_7_is_store},
     {rob_1_6_is_store},
     {rob_1_5_is_store},
     {rob_1_4_is_store},
     {rob_1_3_is_store},
     {rob_1_2_is_store},
     {rob_1_1_is_store},
     {rob_1_0_is_store}};
  wire [11:0]       _GEN_262 =
    {{rob_0_11_is_store},
     {rob_0_10_is_store},
     {rob_0_9_is_store},
     {rob_0_8_is_store},
     {rob_0_7_is_store},
     {rob_0_6_is_store},
     {rob_0_5_is_store},
     {rob_0_4_is_store},
     {rob_0_3_is_store},
     {rob_0_2_is_store},
     {rob_0_1_is_store},
     {rob_0_0_is_store}};
  wire [11:0]       _GEN_263 = head[0] ? _GEN_261 : _GEN_262;
  wire [11:0]       _GEN_264 =
    {{rob_1_11_is_ucread},
     {rob_1_10_is_ucread},
     {rob_1_9_is_ucread},
     {rob_1_8_is_ucread},
     {rob_1_7_is_ucread},
     {rob_1_6_is_ucread},
     {rob_1_5_is_ucread},
     {rob_1_4_is_ucread},
     {rob_1_3_is_ucread},
     {rob_1_2_is_ucread},
     {rob_1_1_is_ucread},
     {rob_1_0_is_ucread}};
  wire [11:0]       _GEN_265 =
    {{rob_0_11_is_ucread},
     {rob_0_10_is_ucread},
     {rob_0_9_is_ucread},
     {rob_0_8_is_ucread},
     {rob_0_7_is_ucread},
     {rob_0_6_is_ucread},
     {rob_0_5_is_ucread},
     {rob_0_4_is_ucread},
     {rob_0_3_is_ucread},
     {rob_0_2_is_ucread},
     {rob_0_1_is_ucread},
     {rob_0_0_is_ucread}};
  wire [11:0]       _GEN_266 = head[0] ? _GEN_264 : _GEN_265;
  wire [11:0]       _GEN_267 =
    {{rob_1_11_is_priv_wrt},
     {rob_1_10_is_priv_wrt},
     {rob_1_9_is_priv_wrt},
     {rob_1_8_is_priv_wrt},
     {rob_1_7_is_priv_wrt},
     {rob_1_6_is_priv_wrt},
     {rob_1_5_is_priv_wrt},
     {rob_1_4_is_priv_wrt},
     {rob_1_3_is_priv_wrt},
     {rob_1_2_is_priv_wrt},
     {rob_1_1_is_priv_wrt},
     {rob_1_0_is_priv_wrt}};
  wire [11:0]       _GEN_268 =
    {{rob_0_11_is_priv_wrt},
     {rob_0_10_is_priv_wrt},
     {rob_0_9_is_priv_wrt},
     {rob_0_8_is_priv_wrt},
     {rob_0_7_is_priv_wrt},
     {rob_0_6_is_priv_wrt},
     {rob_0_5_is_priv_wrt},
     {rob_0_4_is_priv_wrt},
     {rob_0_3_is_priv_wrt},
     {rob_0_2_is_priv_wrt},
     {rob_0_1_is_priv_wrt},
     {rob_0_0_is_priv_wrt}};
  wire [11:0]       _GEN_269 = head[0] ? _GEN_267 : _GEN_268;
  wire [15:0]       _GEN_270 = {{4{_GEN_269[4'h0]}}, _GEN_269};
  wire              rob_commit_items_0_is_priv_wrt = _GEN_270[head[4:1]];
  wire [11:0]       _GEN_271 =
    {{rob_1_11_is_priv_ls},
     {rob_1_10_is_priv_ls},
     {rob_1_9_is_priv_ls},
     {rob_1_8_is_priv_ls},
     {rob_1_7_is_priv_ls},
     {rob_1_6_is_priv_ls},
     {rob_1_5_is_priv_ls},
     {rob_1_4_is_priv_ls},
     {rob_1_3_is_priv_ls},
     {rob_1_2_is_priv_ls},
     {rob_1_1_is_priv_ls},
     {rob_1_0_is_priv_ls}};
  wire [11:0]       _GEN_272 =
    {{rob_0_11_is_priv_ls},
     {rob_0_10_is_priv_ls},
     {rob_0_9_is_priv_ls},
     {rob_0_8_is_priv_ls},
     {rob_0_7_is_priv_ls},
     {rob_0_6_is_priv_ls},
     {rob_0_5_is_priv_ls},
     {rob_0_4_is_priv_ls},
     {rob_0_3_is_priv_ls},
     {rob_0_2_is_priv_ls},
     {rob_0_1_is_priv_ls},
     {rob_0_0_is_priv_ls}};
  wire [11:0]       _GEN_273 = head[0] ? _GEN_271 : _GEN_272;
  wire [15:0]       _GEN_274 = {{4{_GEN_273[4'h0]}}, _GEN_273};
  wire              rob_commit_items_0_is_priv_ls = _GEN_274[head[4:1]];
  wire [11:0][7:0]  _GEN_275 = head[0] ? _GEN_222 : _GEN_223;
  wire [15:0][7:0]  _GEN_276 = {{4{_GEN_275[4'h0]}}, _GEN_275};
  wire [7:0]        rob_commit_items_0_exception = _GEN_276[head[4:1]];
  wire [11:0][31:0] _GEN_277 =
    {{rob_1_11_inst},
     {rob_1_10_inst},
     {rob_1_9_inst},
     {rob_1_8_inst},
     {rob_1_7_inst},
     {rob_1_6_inst},
     {rob_1_5_inst},
     {rob_1_4_inst},
     {rob_1_3_inst},
     {rob_1_2_inst},
     {rob_1_1_inst},
     {rob_1_0_inst}};
  wire [11:0][31:0] _GEN_278 =
    {{rob_0_11_inst},
     {rob_0_10_inst},
     {rob_0_9_inst},
     {rob_0_8_inst},
     {rob_0_7_inst},
     {rob_0_6_inst},
     {rob_0_5_inst},
     {rob_0_4_inst},
     {rob_0_3_inst},
     {rob_0_2_inst},
     {rob_0_1_inst},
     {rob_0_0_inst}};
  wire [11:0][31:0] _GEN_279 = head[0] ? _GEN_277 : _GEN_278;
  wire [11:0][4:0]  _GEN_280 = head_next[0] ? _GEN_224 : _GEN_225;
  wire [11:0]       _GEN_281 = head_next[0] ? _GEN_227 : _GEN_228;
  wire [11:0][5:0]  _GEN_282 = head_next[0] ? _GEN_230 : _GEN_231;
  wire [11:0][5:0]  _GEN_283 = head_next[0] ? _GEN_233 : _GEN_234;
  wire [11:0]       _GEN_284 = head_next[0] ? _GEN_236 : _GEN_237;
  wire [15:0]       _GEN_285 = {{4{_GEN_284[4'h0]}}, _GEN_284};
  wire              rob_commit_items_1_predict_fail = _GEN_285[head_next[4:1]];
  wire [11:0][31:0] _GEN_286 = head_next[0] ? _GEN_240 : _GEN_241;
  wire [15:0][31:0] _GEN_287 = {{4{_GEN_286[4'h0]}}, _GEN_286};
  wire [31:0]       rob_commit_items_1_branch_target = _GEN_287[head_next[4:1]];
  wire [11:0]       _GEN_288 = head_next[0] ? _GEN_244 : _GEN_245;
  wire [15:0]       _GEN_289 = {{4{_GEN_288[4'h0]}}, _GEN_288};
  wire              rob_commit_items_1_real_jump = _GEN_289[head_next[4:1]];
  wire [11:0]       _GEN_290 = head_next[0] ? _GEN_248 : _GEN_249;
  wire [15:0]       _GEN_291 = {{4{_GEN_290[4'h0]}}, _GEN_290};
  wire              rob_commit_items_1_pred_update_en = _GEN_291[head_next[4:1]];
  wire [11:0][1:0]  _GEN_292 = head_next[0] ? _GEN_252 : _GEN_253;
  wire [15:0][1:0]  _GEN_293 = {{4{_GEN_292[4'h0]}}, _GEN_292};
  wire [1:0]        br_type_stat_1 = _GEN_293[head_next[4:1]];
  wire [11:0][31:0] _GEN_294 = head_next[0] ? _GEN_220 : _GEN_221;
  wire [15:0][31:0] _GEN_295 = {{4{_GEN_294[4'h0]}}, _GEN_294};
  wire [31:0]       rob_commit_items_1_pc = _GEN_295[head_next[4:1]];
  wire [11:0][31:0] _GEN_296 = head_next[0] ? _GEN_258 : _GEN_259;
  wire [11:0]       _GEN_297 = head_next[0] ? _GEN_261 : _GEN_262;
  wire [11:0]       _GEN_298 = head_next[0] ? _GEN_264 : _GEN_265;
  wire [11:0]       _GEN_299 = head_next[0] ? _GEN_267 : _GEN_268;
  wire [15:0]       _GEN_300 = {{4{_GEN_299[4'h0]}}, _GEN_299};
  wire              rob_commit_items_1_is_priv_wrt = _GEN_300[head_next[4:1]];
  wire [11:0]       _GEN_301 = head_next[0] ? _GEN_271 : _GEN_272;
  wire [15:0]       _GEN_302 = {{4{_GEN_301[4'h0]}}, _GEN_301};
  wire              rob_commit_items_1_is_priv_ls = _GEN_302[head_next[4:1]];
  wire [11:0][7:0]  _GEN_303 = head_next[0] ? _GEN_222 : _GEN_223;
  wire [15:0][7:0]  _GEN_304 = {{4{_GEN_303[4'h0]}}, _GEN_303};
  wire [7:0]        rob_commit_items_1_exception = _GEN_304[head_next[4:1]];
  wire [11:0][31:0] _GEN_305 = head_next[0] ? _GEN_277 : _GEN_278;
  wire              interrupt = (|(interrupt_buffer[11:0])) & cmt_en_0;
  wire [31:0]       _rob_update_item_T_branch_target =
    cmt_en_1 ? rob_commit_items_1_branch_target : rob_commit_items_0_branch_target;
  wire [31:0]       _rob_update_item_T_pc =
    cmt_en_1 ? rob_commit_items_1_pc : rob_commit_items_0_pc;
  wire [31:0]       csr_diff_wdata_cmt_1 =
    cmt_en_0 ? _rob_update_item_T_branch_target : 32'h0;
  wire              _rob_update_item_T_real_jump =
    cmt_en_1 ? rob_commit_items_1_real_jump : rob_commit_items_0_real_jump;
  wire              rob_update_item_real_jump = cmt_en_0 & _rob_update_item_T_real_jump;
  wire              _rob_update_item_T_pred_update_en =
    cmt_en_1 ? rob_commit_items_1_pred_update_en : rob_commit_items_0_pred_update_en;
  wire              rob_update_item_pred_update_en =
    cmt_en_0 & _rob_update_item_T_pred_update_en;
  wire              _rob_update_item_T_is_priv_wrt =
    cmt_en_1 ? rob_commit_items_1_is_priv_wrt : rob_commit_items_0_is_priv_wrt;
  wire              rob_update_item_is_priv_wrt =
    cmt_en_0 & _rob_update_item_T_is_priv_wrt;
  wire [7:0]        _rob_update_item_T_exception =
    cmt_en_1 ? rob_commit_items_1_exception : rob_commit_items_0_exception;
  wire [7:0]        rob_update_item_exception =
    cmt_en_0 ? _rob_update_item_T_exception : 8'h0;
  wire              _rob_update_item_T_is_priv_ls =
    cmt_en_1 ? rob_commit_items_1_is_priv_ls : rob_commit_items_0_is_priv_ls;
  wire              _rob_update_item_T_predict_fail =
    cmt_en_1 ? rob_commit_items_1_predict_fail : rob_commit_items_0_predict_fail;
  wire              predict_fail_cmt =
    cmt_en_0 & _rob_update_item_T_predict_fail | rob_update_item_is_priv_wrt | cmt_en_0
    & _rob_update_item_T_is_priv_ls | rob_update_item_exception[7] | interrupt;
  wire [11:0][31:0] _GEN_306 = io_rob_index_wb_2[0] ? _GEN_220 : _GEN_221;
  wire [11:0][7:0]  _GEN_307 = io_rob_index_wb_2[0] ? _GEN_222 : _GEN_223;
  wire [15:0][7:0]  _GEN_308 = {{4{_GEN_307[4'h0]}}, _GEN_307};
  wire [15:0][31:0] _GEN_309 = {{4{_GEN_306[4'h0]}}, _GEN_306};
  wire [31:0]       _rob_branch_target_T_1 =
    _GEN_308[io_rob_index_wb_2[4:1]][7]
      ? _GEN_309[io_rob_index_wb_2[4:1]]
      : io_branch_target_wb_2;
  wire [31:0]       _GEN_310 =
    rob_update_item_is_priv_wrt & priv_buffer_priv_vec[3] | rob_update_item_pred_update_en
    & rob_update_item_real_jump
      ? _rob_update_item_T_branch_target
      : _rob_update_item_T_pc;
  wire [31:0]       _branch_target_cmt_T_6 = cmt_en_0 ? _GEN_310 : 32'h0;
  wire [1:0]        _rob_update_item_T_br_type_pred =
    cmt_en_1 ? br_type_stat_1 : br_type_stat_0;
  wire [31:0]       rob_update_item_pc = cmt_en_0 ? _rob_update_item_T_pc : 32'h0;
  wire [15:0]       _GEN_311 = {{4{_GEN_297[4'h0]}}, _GEN_297};
  wire [15:0]       _GEN_312 = {{4{_GEN_263[4'h0]}}, _GEN_263};
  wire [15:0]       _GEN_313 = {{4{_GEN_229[4'h0]}}, _GEN_229};
  wire [15:0]       _GEN_314 = {{4{_GEN_281[4'h0]}}, _GEN_281};
  wire [15:0][4:0]  _GEN_315 = {{4{_GEN_226[4'h0]}}, _GEN_226};
  wire [15:0][4:0]  _GEN_316 = {{4{_GEN_280[4'h0]}}, _GEN_280};
  wire [15:0][5:0]  _GEN_317 = {{4{_GEN_232[4'h0]}}, _GEN_232};
  wire [15:0][5:0]  _GEN_318 = {{4{_GEN_282[4'h0]}}, _GEN_282};
  wire [15:0][5:0]  _GEN_319 = {{4{_GEN_235[4'h0]}}, _GEN_235};
  wire [15:0][5:0]  _GEN_320 = {{4{_GEN_283[4'h0]}}, _GEN_283};
  wire [31:0]       _pc_cmt_T_6 =
    rob_commit_items_0_is_priv_wrt & priv_buffer_priv_vec[3]
    | rob_commit_items_0_pred_update_en & rob_commit_items_0_real_jump
      ? rob_commit_items_0_branch_target
      : rob_commit_items_0_pc;
  wire [31:0]       _pc_cmt_T_14 =
    rob_commit_items_1_is_priv_wrt & priv_buffer_priv_vec[3]
    | rob_commit_items_1_pred_update_en & rob_commit_items_1_real_jump
      ? rob_commit_items_1_branch_target
      : rob_commit_items_1_pc;
  wire [15:0][31:0] _GEN_321 = {{4{_GEN_260[4'h0]}}, _GEN_260};
  wire [15:0][31:0] _GEN_322 = {{4{_GEN_296[4'h0]}}, _GEN_296};
  wire [15:0]       _GEN_323 = {{4{_GEN_266[4'h0]}}, _GEN_266};
  wire [15:0]       _GEN_324 = {{4{_GEN_298[4'h0]}}, _GEN_298};
  wire [15:0][31:0] _GEN_325 = {{4{_GEN_279[4'h0]}}, _GEN_279};
  wire [15:0][31:0] _GEN_326 = {{4{_GEN_305[4'h0]}}, _GEN_305};
  always @(posedge clock) begin
    if (reset) begin
      rob_0_0_rd <= 5'h0;
      rob_0_0_rd_valid <= 1'h0;
      rob_0_0_prd <= 6'h0;
      rob_0_0_pprd <= 6'h0;
      rob_0_0_predict_fail <= 1'h0;
      rob_0_0_branch_target <= 32'h0;
      rob_0_0_real_jump <= 1'h0;
      rob_0_0_pred_update_en <= 1'h0;
      rob_0_0_br_type_pred <= 2'h0;
      rob_0_0_complete <= 1'h0;
      rob_0_0_pc <= 32'h0;
      rob_0_0_rf_wdata <= 32'h0;
      rob_0_0_is_store <= 1'h0;
      rob_0_0_is_ucread <= 1'h0;
      rob_0_0_is_priv_wrt <= 1'h0;
      rob_0_0_is_priv_ls <= 1'h0;
      rob_0_0_allow_next_cmt <= 1'h0;
      rob_0_0_exception <= 8'h0;
      rob_0_0_inst <= 32'h0;
      rob_0_1_rd <= 5'h0;
      rob_0_1_rd_valid <= 1'h0;
      rob_0_1_prd <= 6'h0;
      rob_0_1_pprd <= 6'h0;
      rob_0_1_predict_fail <= 1'h0;
      rob_0_1_branch_target <= 32'h0;
      rob_0_1_real_jump <= 1'h0;
      rob_0_1_pred_update_en <= 1'h0;
      rob_0_1_br_type_pred <= 2'h0;
      rob_0_1_complete <= 1'h0;
      rob_0_1_pc <= 32'h0;
      rob_0_1_rf_wdata <= 32'h0;
      rob_0_1_is_store <= 1'h0;
      rob_0_1_is_ucread <= 1'h0;
      rob_0_1_is_priv_wrt <= 1'h0;
      rob_0_1_is_priv_ls <= 1'h0;
      rob_0_1_allow_next_cmt <= 1'h0;
      rob_0_1_exception <= 8'h0;
      rob_0_1_inst <= 32'h0;
      rob_0_2_rd <= 5'h0;
      rob_0_2_rd_valid <= 1'h0;
      rob_0_2_prd <= 6'h0;
      rob_0_2_pprd <= 6'h0;
      rob_0_2_predict_fail <= 1'h0;
      rob_0_2_branch_target <= 32'h0;
      rob_0_2_real_jump <= 1'h0;
      rob_0_2_pred_update_en <= 1'h0;
      rob_0_2_br_type_pred <= 2'h0;
      rob_0_2_complete <= 1'h0;
      rob_0_2_pc <= 32'h0;
      rob_0_2_rf_wdata <= 32'h0;
      rob_0_2_is_store <= 1'h0;
      rob_0_2_is_ucread <= 1'h0;
      rob_0_2_is_priv_wrt <= 1'h0;
      rob_0_2_is_priv_ls <= 1'h0;
      rob_0_2_allow_next_cmt <= 1'h0;
      rob_0_2_exception <= 8'h0;
      rob_0_2_inst <= 32'h0;
      rob_0_3_rd <= 5'h0;
      rob_0_3_rd_valid <= 1'h0;
      rob_0_3_prd <= 6'h0;
      rob_0_3_pprd <= 6'h0;
      rob_0_3_predict_fail <= 1'h0;
      rob_0_3_branch_target <= 32'h0;
      rob_0_3_real_jump <= 1'h0;
      rob_0_3_pred_update_en <= 1'h0;
      rob_0_3_br_type_pred <= 2'h0;
      rob_0_3_complete <= 1'h0;
      rob_0_3_pc <= 32'h0;
      rob_0_3_rf_wdata <= 32'h0;
      rob_0_3_is_store <= 1'h0;
      rob_0_3_is_ucread <= 1'h0;
      rob_0_3_is_priv_wrt <= 1'h0;
      rob_0_3_is_priv_ls <= 1'h0;
      rob_0_3_allow_next_cmt <= 1'h0;
      rob_0_3_exception <= 8'h0;
      rob_0_3_inst <= 32'h0;
      rob_0_4_rd <= 5'h0;
      rob_0_4_rd_valid <= 1'h0;
      rob_0_4_prd <= 6'h0;
      rob_0_4_pprd <= 6'h0;
      rob_0_4_predict_fail <= 1'h0;
      rob_0_4_branch_target <= 32'h0;
      rob_0_4_real_jump <= 1'h0;
      rob_0_4_pred_update_en <= 1'h0;
      rob_0_4_br_type_pred <= 2'h0;
      rob_0_4_complete <= 1'h0;
      rob_0_4_pc <= 32'h0;
      rob_0_4_rf_wdata <= 32'h0;
      rob_0_4_is_store <= 1'h0;
      rob_0_4_is_ucread <= 1'h0;
      rob_0_4_is_priv_wrt <= 1'h0;
      rob_0_4_is_priv_ls <= 1'h0;
      rob_0_4_allow_next_cmt <= 1'h0;
      rob_0_4_exception <= 8'h0;
      rob_0_4_inst <= 32'h0;
      rob_0_5_rd <= 5'h0;
      rob_0_5_rd_valid <= 1'h0;
      rob_0_5_prd <= 6'h0;
      rob_0_5_pprd <= 6'h0;
      rob_0_5_predict_fail <= 1'h0;
      rob_0_5_branch_target <= 32'h0;
      rob_0_5_real_jump <= 1'h0;
      rob_0_5_pred_update_en <= 1'h0;
      rob_0_5_br_type_pred <= 2'h0;
      rob_0_5_complete <= 1'h0;
      rob_0_5_pc <= 32'h0;
      rob_0_5_rf_wdata <= 32'h0;
      rob_0_5_is_store <= 1'h0;
      rob_0_5_is_ucread <= 1'h0;
      rob_0_5_is_priv_wrt <= 1'h0;
      rob_0_5_is_priv_ls <= 1'h0;
      rob_0_5_allow_next_cmt <= 1'h0;
      rob_0_5_exception <= 8'h0;
      rob_0_5_inst <= 32'h0;
      rob_0_6_rd <= 5'h0;
      rob_0_6_rd_valid <= 1'h0;
      rob_0_6_prd <= 6'h0;
      rob_0_6_pprd <= 6'h0;
      rob_0_6_predict_fail <= 1'h0;
      rob_0_6_branch_target <= 32'h0;
      rob_0_6_real_jump <= 1'h0;
      rob_0_6_pred_update_en <= 1'h0;
      rob_0_6_br_type_pred <= 2'h0;
      rob_0_6_complete <= 1'h0;
      rob_0_6_pc <= 32'h0;
      rob_0_6_rf_wdata <= 32'h0;
      rob_0_6_is_store <= 1'h0;
      rob_0_6_is_ucread <= 1'h0;
      rob_0_6_is_priv_wrt <= 1'h0;
      rob_0_6_is_priv_ls <= 1'h0;
      rob_0_6_allow_next_cmt <= 1'h0;
      rob_0_6_exception <= 8'h0;
      rob_0_6_inst <= 32'h0;
      rob_0_7_rd <= 5'h0;
      rob_0_7_rd_valid <= 1'h0;
      rob_0_7_prd <= 6'h0;
      rob_0_7_pprd <= 6'h0;
      rob_0_7_predict_fail <= 1'h0;
      rob_0_7_branch_target <= 32'h0;
      rob_0_7_real_jump <= 1'h0;
      rob_0_7_pred_update_en <= 1'h0;
      rob_0_7_br_type_pred <= 2'h0;
      rob_0_7_complete <= 1'h0;
      rob_0_7_pc <= 32'h0;
      rob_0_7_rf_wdata <= 32'h0;
      rob_0_7_is_store <= 1'h0;
      rob_0_7_is_ucread <= 1'h0;
      rob_0_7_is_priv_wrt <= 1'h0;
      rob_0_7_is_priv_ls <= 1'h0;
      rob_0_7_allow_next_cmt <= 1'h0;
      rob_0_7_exception <= 8'h0;
      rob_0_7_inst <= 32'h0;
      rob_0_8_rd <= 5'h0;
      rob_0_8_rd_valid <= 1'h0;
      rob_0_8_prd <= 6'h0;
      rob_0_8_pprd <= 6'h0;
      rob_0_8_predict_fail <= 1'h0;
      rob_0_8_branch_target <= 32'h0;
      rob_0_8_real_jump <= 1'h0;
      rob_0_8_pred_update_en <= 1'h0;
      rob_0_8_br_type_pred <= 2'h0;
      rob_0_8_complete <= 1'h0;
      rob_0_8_pc <= 32'h0;
      rob_0_8_rf_wdata <= 32'h0;
      rob_0_8_is_store <= 1'h0;
      rob_0_8_is_ucread <= 1'h0;
      rob_0_8_is_priv_wrt <= 1'h0;
      rob_0_8_is_priv_ls <= 1'h0;
      rob_0_8_allow_next_cmt <= 1'h0;
      rob_0_8_exception <= 8'h0;
      rob_0_8_inst <= 32'h0;
      rob_0_9_rd <= 5'h0;
      rob_0_9_rd_valid <= 1'h0;
      rob_0_9_prd <= 6'h0;
      rob_0_9_pprd <= 6'h0;
      rob_0_9_predict_fail <= 1'h0;
      rob_0_9_branch_target <= 32'h0;
      rob_0_9_real_jump <= 1'h0;
      rob_0_9_pred_update_en <= 1'h0;
      rob_0_9_br_type_pred <= 2'h0;
      rob_0_9_complete <= 1'h0;
      rob_0_9_pc <= 32'h0;
      rob_0_9_rf_wdata <= 32'h0;
      rob_0_9_is_store <= 1'h0;
      rob_0_9_is_ucread <= 1'h0;
      rob_0_9_is_priv_wrt <= 1'h0;
      rob_0_9_is_priv_ls <= 1'h0;
      rob_0_9_allow_next_cmt <= 1'h0;
      rob_0_9_exception <= 8'h0;
      rob_0_9_inst <= 32'h0;
      rob_0_10_rd <= 5'h0;
      rob_0_10_rd_valid <= 1'h0;
      rob_0_10_prd <= 6'h0;
      rob_0_10_pprd <= 6'h0;
      rob_0_10_predict_fail <= 1'h0;
      rob_0_10_branch_target <= 32'h0;
      rob_0_10_real_jump <= 1'h0;
      rob_0_10_pred_update_en <= 1'h0;
      rob_0_10_br_type_pred <= 2'h0;
      rob_0_10_complete <= 1'h0;
      rob_0_10_pc <= 32'h0;
      rob_0_10_rf_wdata <= 32'h0;
      rob_0_10_is_store <= 1'h0;
      rob_0_10_is_ucread <= 1'h0;
      rob_0_10_is_priv_wrt <= 1'h0;
      rob_0_10_is_priv_ls <= 1'h0;
      rob_0_10_allow_next_cmt <= 1'h0;
      rob_0_10_exception <= 8'h0;
      rob_0_10_inst <= 32'h0;
      rob_0_11_rd <= 5'h0;
      rob_0_11_rd_valid <= 1'h0;
      rob_0_11_prd <= 6'h0;
      rob_0_11_pprd <= 6'h0;
      rob_0_11_predict_fail <= 1'h0;
      rob_0_11_branch_target <= 32'h0;
      rob_0_11_real_jump <= 1'h0;
      rob_0_11_pred_update_en <= 1'h0;
      rob_0_11_br_type_pred <= 2'h0;
      rob_0_11_complete <= 1'h0;
      rob_0_11_pc <= 32'h0;
      rob_0_11_rf_wdata <= 32'h0;
      rob_0_11_is_store <= 1'h0;
      rob_0_11_is_ucread <= 1'h0;
      rob_0_11_is_priv_wrt <= 1'h0;
      rob_0_11_is_priv_ls <= 1'h0;
      rob_0_11_allow_next_cmt <= 1'h0;
      rob_0_11_exception <= 8'h0;
      rob_0_11_inst <= 32'h0;
      rob_1_0_rd <= 5'h0;
      rob_1_0_rd_valid <= 1'h0;
      rob_1_0_prd <= 6'h0;
      rob_1_0_pprd <= 6'h0;
      rob_1_0_predict_fail <= 1'h0;
      rob_1_0_branch_target <= 32'h0;
      rob_1_0_real_jump <= 1'h0;
      rob_1_0_pred_update_en <= 1'h0;
      rob_1_0_br_type_pred <= 2'h0;
      rob_1_0_complete <= 1'h0;
      rob_1_0_pc <= 32'h0;
      rob_1_0_rf_wdata <= 32'h0;
      rob_1_0_is_store <= 1'h0;
      rob_1_0_is_ucread <= 1'h0;
      rob_1_0_is_priv_wrt <= 1'h0;
      rob_1_0_is_priv_ls <= 1'h0;
      rob_1_0_allow_next_cmt <= 1'h0;
      rob_1_0_exception <= 8'h0;
      rob_1_0_inst <= 32'h0;
      rob_1_1_rd <= 5'h0;
      rob_1_1_rd_valid <= 1'h0;
      rob_1_1_prd <= 6'h0;
      rob_1_1_pprd <= 6'h0;
      rob_1_1_predict_fail <= 1'h0;
      rob_1_1_branch_target <= 32'h0;
      rob_1_1_real_jump <= 1'h0;
      rob_1_1_pred_update_en <= 1'h0;
      rob_1_1_br_type_pred <= 2'h0;
      rob_1_1_complete <= 1'h0;
      rob_1_1_pc <= 32'h0;
      rob_1_1_rf_wdata <= 32'h0;
      rob_1_1_is_store <= 1'h0;
      rob_1_1_is_ucread <= 1'h0;
      rob_1_1_is_priv_wrt <= 1'h0;
      rob_1_1_is_priv_ls <= 1'h0;
      rob_1_1_allow_next_cmt <= 1'h0;
      rob_1_1_exception <= 8'h0;
      rob_1_1_inst <= 32'h0;
      rob_1_2_rd <= 5'h0;
      rob_1_2_rd_valid <= 1'h0;
      rob_1_2_prd <= 6'h0;
      rob_1_2_pprd <= 6'h0;
      rob_1_2_predict_fail <= 1'h0;
      rob_1_2_branch_target <= 32'h0;
      rob_1_2_real_jump <= 1'h0;
      rob_1_2_pred_update_en <= 1'h0;
      rob_1_2_br_type_pred <= 2'h0;
      rob_1_2_complete <= 1'h0;
      rob_1_2_pc <= 32'h0;
      rob_1_2_rf_wdata <= 32'h0;
      rob_1_2_is_store <= 1'h0;
      rob_1_2_is_ucread <= 1'h0;
      rob_1_2_is_priv_wrt <= 1'h0;
      rob_1_2_is_priv_ls <= 1'h0;
      rob_1_2_allow_next_cmt <= 1'h0;
      rob_1_2_exception <= 8'h0;
      rob_1_2_inst <= 32'h0;
      rob_1_3_rd <= 5'h0;
      rob_1_3_rd_valid <= 1'h0;
      rob_1_3_prd <= 6'h0;
      rob_1_3_pprd <= 6'h0;
      rob_1_3_predict_fail <= 1'h0;
      rob_1_3_branch_target <= 32'h0;
      rob_1_3_real_jump <= 1'h0;
      rob_1_3_pred_update_en <= 1'h0;
      rob_1_3_br_type_pred <= 2'h0;
      rob_1_3_complete <= 1'h0;
      rob_1_3_pc <= 32'h0;
      rob_1_3_rf_wdata <= 32'h0;
      rob_1_3_is_store <= 1'h0;
      rob_1_3_is_ucread <= 1'h0;
      rob_1_3_is_priv_wrt <= 1'h0;
      rob_1_3_is_priv_ls <= 1'h0;
      rob_1_3_allow_next_cmt <= 1'h0;
      rob_1_3_exception <= 8'h0;
      rob_1_3_inst <= 32'h0;
      rob_1_4_rd <= 5'h0;
      rob_1_4_rd_valid <= 1'h0;
      rob_1_4_prd <= 6'h0;
      rob_1_4_pprd <= 6'h0;
      rob_1_4_predict_fail <= 1'h0;
      rob_1_4_branch_target <= 32'h0;
      rob_1_4_real_jump <= 1'h0;
      rob_1_4_pred_update_en <= 1'h0;
      rob_1_4_br_type_pred <= 2'h0;
      rob_1_4_complete <= 1'h0;
      rob_1_4_pc <= 32'h0;
      rob_1_4_rf_wdata <= 32'h0;
      rob_1_4_is_store <= 1'h0;
      rob_1_4_is_ucread <= 1'h0;
      rob_1_4_is_priv_wrt <= 1'h0;
      rob_1_4_is_priv_ls <= 1'h0;
      rob_1_4_allow_next_cmt <= 1'h0;
      rob_1_4_exception <= 8'h0;
      rob_1_4_inst <= 32'h0;
      rob_1_5_rd <= 5'h0;
      rob_1_5_rd_valid <= 1'h0;
      rob_1_5_prd <= 6'h0;
      rob_1_5_pprd <= 6'h0;
      rob_1_5_predict_fail <= 1'h0;
      rob_1_5_branch_target <= 32'h0;
      rob_1_5_real_jump <= 1'h0;
      rob_1_5_pred_update_en <= 1'h0;
      rob_1_5_br_type_pred <= 2'h0;
      rob_1_5_complete <= 1'h0;
      rob_1_5_pc <= 32'h0;
      rob_1_5_rf_wdata <= 32'h0;
      rob_1_5_is_store <= 1'h0;
      rob_1_5_is_ucread <= 1'h0;
      rob_1_5_is_priv_wrt <= 1'h0;
      rob_1_5_is_priv_ls <= 1'h0;
      rob_1_5_allow_next_cmt <= 1'h0;
      rob_1_5_exception <= 8'h0;
      rob_1_5_inst <= 32'h0;
      rob_1_6_rd <= 5'h0;
      rob_1_6_rd_valid <= 1'h0;
      rob_1_6_prd <= 6'h0;
      rob_1_6_pprd <= 6'h0;
      rob_1_6_predict_fail <= 1'h0;
      rob_1_6_branch_target <= 32'h0;
      rob_1_6_real_jump <= 1'h0;
      rob_1_6_pred_update_en <= 1'h0;
      rob_1_6_br_type_pred <= 2'h0;
      rob_1_6_complete <= 1'h0;
      rob_1_6_pc <= 32'h0;
      rob_1_6_rf_wdata <= 32'h0;
      rob_1_6_is_store <= 1'h0;
      rob_1_6_is_ucread <= 1'h0;
      rob_1_6_is_priv_wrt <= 1'h0;
      rob_1_6_is_priv_ls <= 1'h0;
      rob_1_6_allow_next_cmt <= 1'h0;
      rob_1_6_exception <= 8'h0;
      rob_1_6_inst <= 32'h0;
      rob_1_7_rd <= 5'h0;
      rob_1_7_rd_valid <= 1'h0;
      rob_1_7_prd <= 6'h0;
      rob_1_7_pprd <= 6'h0;
      rob_1_7_predict_fail <= 1'h0;
      rob_1_7_branch_target <= 32'h0;
      rob_1_7_real_jump <= 1'h0;
      rob_1_7_pred_update_en <= 1'h0;
      rob_1_7_br_type_pred <= 2'h0;
      rob_1_7_complete <= 1'h0;
      rob_1_7_pc <= 32'h0;
      rob_1_7_rf_wdata <= 32'h0;
      rob_1_7_is_store <= 1'h0;
      rob_1_7_is_ucread <= 1'h0;
      rob_1_7_is_priv_wrt <= 1'h0;
      rob_1_7_is_priv_ls <= 1'h0;
      rob_1_7_allow_next_cmt <= 1'h0;
      rob_1_7_exception <= 8'h0;
      rob_1_7_inst <= 32'h0;
      rob_1_8_rd <= 5'h0;
      rob_1_8_rd_valid <= 1'h0;
      rob_1_8_prd <= 6'h0;
      rob_1_8_pprd <= 6'h0;
      rob_1_8_predict_fail <= 1'h0;
      rob_1_8_branch_target <= 32'h0;
      rob_1_8_real_jump <= 1'h0;
      rob_1_8_pred_update_en <= 1'h0;
      rob_1_8_br_type_pred <= 2'h0;
      rob_1_8_complete <= 1'h0;
      rob_1_8_pc <= 32'h0;
      rob_1_8_rf_wdata <= 32'h0;
      rob_1_8_is_store <= 1'h0;
      rob_1_8_is_ucread <= 1'h0;
      rob_1_8_is_priv_wrt <= 1'h0;
      rob_1_8_is_priv_ls <= 1'h0;
      rob_1_8_allow_next_cmt <= 1'h0;
      rob_1_8_exception <= 8'h0;
      rob_1_8_inst <= 32'h0;
      rob_1_9_rd <= 5'h0;
      rob_1_9_rd_valid <= 1'h0;
      rob_1_9_prd <= 6'h0;
      rob_1_9_pprd <= 6'h0;
      rob_1_9_predict_fail <= 1'h0;
      rob_1_9_branch_target <= 32'h0;
      rob_1_9_real_jump <= 1'h0;
      rob_1_9_pred_update_en <= 1'h0;
      rob_1_9_br_type_pred <= 2'h0;
      rob_1_9_complete <= 1'h0;
      rob_1_9_pc <= 32'h0;
      rob_1_9_rf_wdata <= 32'h0;
      rob_1_9_is_store <= 1'h0;
      rob_1_9_is_ucread <= 1'h0;
      rob_1_9_is_priv_wrt <= 1'h0;
      rob_1_9_is_priv_ls <= 1'h0;
      rob_1_9_allow_next_cmt <= 1'h0;
      rob_1_9_exception <= 8'h0;
      rob_1_9_inst <= 32'h0;
      rob_1_10_rd <= 5'h0;
      rob_1_10_rd_valid <= 1'h0;
      rob_1_10_prd <= 6'h0;
      rob_1_10_pprd <= 6'h0;
      rob_1_10_predict_fail <= 1'h0;
      rob_1_10_branch_target <= 32'h0;
      rob_1_10_real_jump <= 1'h0;
      rob_1_10_pred_update_en <= 1'h0;
      rob_1_10_br_type_pred <= 2'h0;
      rob_1_10_complete <= 1'h0;
      rob_1_10_pc <= 32'h0;
      rob_1_10_rf_wdata <= 32'h0;
      rob_1_10_is_store <= 1'h0;
      rob_1_10_is_ucread <= 1'h0;
      rob_1_10_is_priv_wrt <= 1'h0;
      rob_1_10_is_priv_ls <= 1'h0;
      rob_1_10_allow_next_cmt <= 1'h0;
      rob_1_10_exception <= 8'h0;
      rob_1_10_inst <= 32'h0;
      rob_1_11_rd <= 5'h0;
      rob_1_11_rd_valid <= 1'h0;
      rob_1_11_prd <= 6'h0;
      rob_1_11_pprd <= 6'h0;
      rob_1_11_predict_fail <= 1'h0;
      rob_1_11_branch_target <= 32'h0;
      rob_1_11_real_jump <= 1'h0;
      rob_1_11_pred_update_en <= 1'h0;
      rob_1_11_br_type_pred <= 2'h0;
      rob_1_11_complete <= 1'h0;
      rob_1_11_pc <= 32'h0;
      rob_1_11_rf_wdata <= 32'h0;
      rob_1_11_is_store <= 1'h0;
      rob_1_11_is_ucread <= 1'h0;
      rob_1_11_is_priv_wrt <= 1'h0;
      rob_1_11_is_priv_ls <= 1'h0;
      rob_1_11_allow_next_cmt <= 1'h0;
      rob_1_11_exception <= 8'h0;
      rob_1_11_inst <= 32'h0;
      priv_buffer_valid <= 1'h0;
      priv_buffer_priv_vec <= 10'h0;
      priv_buffer_csr_addr <= 14'h0;
      interrupt_buffer <= 13'h0;
      head <= 5'h0;
      head_next <= 5'h1;
      tail <= 4'h0;
      elem_num_0_0 <= 5'h0;
      elem_num_0_1 <= 5'h0;
      elem_num_1_0 <= 5'h0;
      elem_num_1_1 <= 5'h0;
      elem_num_2_0 <= 5'h0;
      elem_num_2_1 <= 5'h0;
      elem_num_3_0 <= 5'h0;
      elem_num_3_1 <= 5'h0;
      elem_num_5_0 <= 5'h0;
      elem_num_5_1 <= 5'h0;
      elem_num_7_0 <= 5'h0;
      elem_num_7_1 <= 5'h0;
    end
    else begin
      if (_GEN_14) begin
        rob_0_0_rd <= io_rd_dp_0;
        rob_0_0_rd_valid <= io_rd_valid_dp_0;
        rob_0_0_prd <= io_prd_dp_0;
        rob_0_0_pprd <= io_pprd_dp_0;
        rob_0_0_pred_update_en <= io_pred_update_en_dp_0;
        rob_0_0_br_type_pred <= io_br_type_pred_dp_0;
        rob_0_0_pc <= _rob_0_pc_T;
        rob_0_0_is_store <= io_is_store_dp_0;
        rob_0_0_is_priv_wrt <= _rob_0_is_priv_wrt_T_3;
        rob_0_0_is_priv_ls <= |(io_priv_vec_dp_0[12:10]);
        rob_0_0_inst <= io_inst_dp_0;
        rob_1_0_rd <= io_rd_dp_1;
        rob_1_0_rd_valid <= io_rd_valid_dp_1;
        rob_1_0_prd <= io_prd_dp_1;
        rob_1_0_pprd <= io_pprd_dp_1;
        rob_1_0_pred_update_en <= io_pred_update_en_dp_1;
        rob_1_0_br_type_pred <= io_br_type_pred_dp_1;
        rob_1_0_pc <= _rob_1_pc_T;
        rob_1_0_is_store <= io_is_store_dp_1;
        rob_1_0_is_priv_wrt <= _rob_1_is_priv_wrt_T_3;
        rob_1_0_is_priv_ls <= |(io_priv_vec_dp_1[12:10]);
        rob_1_0_inst <= io_inst_dp_1;
      end
      if (_GEN_124) begin
        rob_0_0_predict_fail <= io_predict_fail_wb_1;
        rob_0_0_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_0_0_predict_fail <= ~_GEN_14 & rob_0_0_predict_fail;
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_184) begin
        rob_0_0_branch_target <= _rob_branch_target_T_2;
        rob_0_0_rf_wdata <= io_rf_wdata_wb_3;
        rob_0_0_is_ucread <= io_is_ucread_wb_3;
        rob_0_0_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_0_0_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_149) begin
          rob_0_0_branch_target <= _rob_branch_target_T_1;
          rob_0_0_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_124) begin
          rob_0_0_branch_target <= io_branch_target_wb_1;
          rob_0_0_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_51)
          rob_0_0_rf_wdata <= io_rf_wdata_wb_0;
        rob_0_0_is_ucread <= ~(_GEN_149 | _GEN_124) & _GEN_196;
        if (_GEN_14) begin
          rob_0_0_allow_next_cmt <= allow_next_cmt_0;
          rob_0_0_exception <= io_exception_dp_0;
        end
      end
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0])) begin
        rob_0_0_complete <= _GEN_184 | _GEN_149 | _GEN_88;
        rob_0_1_complete <= _GEN_185 | _GEN_151 | _GEN_90;
        rob_0_2_complete <= _GEN_186 | _GEN_153 | _GEN_92;
        rob_0_3_complete <= _GEN_187 | _GEN_155 | _GEN_94;
        rob_0_4_complete <= _GEN_188 | _GEN_157 | _GEN_96;
        rob_0_5_complete <= _GEN_189 | _GEN_159 | _GEN_98;
        rob_0_6_complete <= _GEN_190 | _GEN_161 | _GEN_100;
        rob_0_7_complete <= _GEN_191 | _GEN_163 | _GEN_102;
        rob_0_8_complete <= _GEN_192 | _GEN_165 | _GEN_104;
        rob_0_9_complete <= _GEN_193 | _GEN_167 | _GEN_106;
        rob_0_10_complete <= _GEN_194 | _GEN_169 | _GEN_108;
        rob_0_11_complete <= _GEN_195 | _GEN_171 | _GEN_110;
      end
      else begin
        rob_0_0_complete <= _GEN_149 | _GEN_88;
        rob_0_1_complete <= _GEN_151 | _GEN_90;
        rob_0_2_complete <= _GEN_153 | _GEN_92;
        rob_0_3_complete <= _GEN_155 | _GEN_94;
        rob_0_4_complete <= _GEN_157 | _GEN_96;
        rob_0_5_complete <= _GEN_159 | _GEN_98;
        rob_0_6_complete <= _GEN_161 | _GEN_100;
        rob_0_7_complete <= _GEN_163 | _GEN_102;
        rob_0_8_complete <= _GEN_165 | _GEN_104;
        rob_0_9_complete <= _GEN_167 | _GEN_106;
        rob_0_10_complete <= _GEN_169 | _GEN_108;
        rob_0_11_complete <= _GEN_171 | _GEN_110;
      end
      if (_GEN_15) begin
        rob_0_1_rd <= io_rd_dp_0;
        rob_0_1_rd_valid <= io_rd_valid_dp_0;
        rob_0_1_prd <= io_prd_dp_0;
        rob_0_1_pprd <= io_pprd_dp_0;
        rob_0_1_pred_update_en <= io_pred_update_en_dp_0;
        rob_0_1_br_type_pred <= io_br_type_pred_dp_0;
        rob_0_1_pc <= _rob_0_pc_T;
        rob_0_1_is_store <= io_is_store_dp_0;
        rob_0_1_is_priv_wrt <= _rob_0_is_priv_wrt_T_3;
        rob_0_1_is_priv_ls <= |(io_priv_vec_dp_0[12:10]);
        rob_0_1_inst <= io_inst_dp_0;
        rob_1_1_rd <= io_rd_dp_1;
        rob_1_1_rd_valid <= io_rd_valid_dp_1;
        rob_1_1_prd <= io_prd_dp_1;
        rob_1_1_pprd <= io_pprd_dp_1;
        rob_1_1_pred_update_en <= io_pred_update_en_dp_1;
        rob_1_1_br_type_pred <= io_br_type_pred_dp_1;
        rob_1_1_pc <= _rob_1_pc_T;
        rob_1_1_is_store <= io_is_store_dp_1;
        rob_1_1_is_priv_wrt <= _rob_1_is_priv_wrt_T_3;
        rob_1_1_is_priv_ls <= |(io_priv_vec_dp_1[12:10]);
        rob_1_1_inst <= io_inst_dp_1;
      end
      if (_GEN_125) begin
        rob_0_1_predict_fail <= io_predict_fail_wb_1;
        rob_0_1_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_0_1_predict_fail <= ~_GEN_15 & rob_0_1_predict_fail;
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_185) begin
        rob_0_1_branch_target <= _rob_branch_target_T_2;
        rob_0_1_rf_wdata <= io_rf_wdata_wb_3;
        rob_0_1_is_ucread <= io_is_ucread_wb_3;
        rob_0_1_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_0_1_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_151) begin
          rob_0_1_branch_target <= _rob_branch_target_T_1;
          rob_0_1_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_125) begin
          rob_0_1_branch_target <= io_branch_target_wb_1;
          rob_0_1_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_53)
          rob_0_1_rf_wdata <= io_rf_wdata_wb_0;
        rob_0_1_is_ucread <= ~(_GEN_151 | _GEN_125) & _GEN_197;
        if (_GEN_15) begin
          rob_0_1_allow_next_cmt <= allow_next_cmt_0;
          rob_0_1_exception <= io_exception_dp_0;
        end
      end
      if (_GEN_16) begin
        rob_0_2_rd <= io_rd_dp_0;
        rob_0_2_rd_valid <= io_rd_valid_dp_0;
        rob_0_2_prd <= io_prd_dp_0;
        rob_0_2_pprd <= io_pprd_dp_0;
        rob_0_2_pred_update_en <= io_pred_update_en_dp_0;
        rob_0_2_br_type_pred <= io_br_type_pred_dp_0;
        rob_0_2_pc <= _rob_0_pc_T;
        rob_0_2_is_store <= io_is_store_dp_0;
        rob_0_2_is_priv_wrt <= _rob_0_is_priv_wrt_T_3;
        rob_0_2_is_priv_ls <= |(io_priv_vec_dp_0[12:10]);
        rob_0_2_inst <= io_inst_dp_0;
        rob_1_2_rd <= io_rd_dp_1;
        rob_1_2_rd_valid <= io_rd_valid_dp_1;
        rob_1_2_prd <= io_prd_dp_1;
        rob_1_2_pprd <= io_pprd_dp_1;
        rob_1_2_pred_update_en <= io_pred_update_en_dp_1;
        rob_1_2_br_type_pred <= io_br_type_pred_dp_1;
        rob_1_2_pc <= _rob_1_pc_T;
        rob_1_2_is_store <= io_is_store_dp_1;
        rob_1_2_is_priv_wrt <= _rob_1_is_priv_wrt_T_3;
        rob_1_2_is_priv_ls <= |(io_priv_vec_dp_1[12:10]);
        rob_1_2_inst <= io_inst_dp_1;
      end
      if (_GEN_126) begin
        rob_0_2_predict_fail <= io_predict_fail_wb_1;
        rob_0_2_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_0_2_predict_fail <= ~_GEN_16 & rob_0_2_predict_fail;
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_186) begin
        rob_0_2_branch_target <= _rob_branch_target_T_2;
        rob_0_2_rf_wdata <= io_rf_wdata_wb_3;
        rob_0_2_is_ucread <= io_is_ucread_wb_3;
        rob_0_2_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_0_2_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_153) begin
          rob_0_2_branch_target <= _rob_branch_target_T_1;
          rob_0_2_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_126) begin
          rob_0_2_branch_target <= io_branch_target_wb_1;
          rob_0_2_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_55)
          rob_0_2_rf_wdata <= io_rf_wdata_wb_0;
        rob_0_2_is_ucread <= ~(_GEN_153 | _GEN_126) & _GEN_198;
        if (_GEN_16) begin
          rob_0_2_allow_next_cmt <= allow_next_cmt_0;
          rob_0_2_exception <= io_exception_dp_0;
        end
      end
      if (_GEN_17) begin
        rob_0_3_rd <= io_rd_dp_0;
        rob_0_3_rd_valid <= io_rd_valid_dp_0;
        rob_0_3_prd <= io_prd_dp_0;
        rob_0_3_pprd <= io_pprd_dp_0;
        rob_0_3_pred_update_en <= io_pred_update_en_dp_0;
        rob_0_3_br_type_pred <= io_br_type_pred_dp_0;
        rob_0_3_pc <= _rob_0_pc_T;
        rob_0_3_is_store <= io_is_store_dp_0;
        rob_0_3_is_priv_wrt <= _rob_0_is_priv_wrt_T_3;
        rob_0_3_is_priv_ls <= |(io_priv_vec_dp_0[12:10]);
        rob_0_3_inst <= io_inst_dp_0;
        rob_1_3_rd <= io_rd_dp_1;
        rob_1_3_rd_valid <= io_rd_valid_dp_1;
        rob_1_3_prd <= io_prd_dp_1;
        rob_1_3_pprd <= io_pprd_dp_1;
        rob_1_3_pred_update_en <= io_pred_update_en_dp_1;
        rob_1_3_br_type_pred <= io_br_type_pred_dp_1;
        rob_1_3_pc <= _rob_1_pc_T;
        rob_1_3_is_store <= io_is_store_dp_1;
        rob_1_3_is_priv_wrt <= _rob_1_is_priv_wrt_T_3;
        rob_1_3_is_priv_ls <= |(io_priv_vec_dp_1[12:10]);
        rob_1_3_inst <= io_inst_dp_1;
      end
      if (_GEN_127) begin
        rob_0_3_predict_fail <= io_predict_fail_wb_1;
        rob_0_3_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_0_3_predict_fail <= ~_GEN_17 & rob_0_3_predict_fail;
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_187) begin
        rob_0_3_branch_target <= _rob_branch_target_T_2;
        rob_0_3_rf_wdata <= io_rf_wdata_wb_3;
        rob_0_3_is_ucread <= io_is_ucread_wb_3;
        rob_0_3_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_0_3_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_155) begin
          rob_0_3_branch_target <= _rob_branch_target_T_1;
          rob_0_3_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_127) begin
          rob_0_3_branch_target <= io_branch_target_wb_1;
          rob_0_3_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_57)
          rob_0_3_rf_wdata <= io_rf_wdata_wb_0;
        rob_0_3_is_ucread <= ~(_GEN_155 | _GEN_127) & _GEN_199;
        if (_GEN_17) begin
          rob_0_3_allow_next_cmt <= allow_next_cmt_0;
          rob_0_3_exception <= io_exception_dp_0;
        end
      end
      if (_GEN_18) begin
        rob_0_4_rd <= io_rd_dp_0;
        rob_0_4_rd_valid <= io_rd_valid_dp_0;
        rob_0_4_prd <= io_prd_dp_0;
        rob_0_4_pprd <= io_pprd_dp_0;
        rob_0_4_pred_update_en <= io_pred_update_en_dp_0;
        rob_0_4_br_type_pred <= io_br_type_pred_dp_0;
        rob_0_4_pc <= _rob_0_pc_T;
        rob_0_4_is_store <= io_is_store_dp_0;
        rob_0_4_is_priv_wrt <= _rob_0_is_priv_wrt_T_3;
        rob_0_4_is_priv_ls <= |(io_priv_vec_dp_0[12:10]);
        rob_0_4_inst <= io_inst_dp_0;
        rob_1_4_rd <= io_rd_dp_1;
        rob_1_4_rd_valid <= io_rd_valid_dp_1;
        rob_1_4_prd <= io_prd_dp_1;
        rob_1_4_pprd <= io_pprd_dp_1;
        rob_1_4_pred_update_en <= io_pred_update_en_dp_1;
        rob_1_4_br_type_pred <= io_br_type_pred_dp_1;
        rob_1_4_pc <= _rob_1_pc_T;
        rob_1_4_is_store <= io_is_store_dp_1;
        rob_1_4_is_priv_wrt <= _rob_1_is_priv_wrt_T_3;
        rob_1_4_is_priv_ls <= |(io_priv_vec_dp_1[12:10]);
        rob_1_4_inst <= io_inst_dp_1;
      end
      if (_GEN_128) begin
        rob_0_4_predict_fail <= io_predict_fail_wb_1;
        rob_0_4_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_0_4_predict_fail <= ~_GEN_18 & rob_0_4_predict_fail;
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_188) begin
        rob_0_4_branch_target <= _rob_branch_target_T_2;
        rob_0_4_rf_wdata <= io_rf_wdata_wb_3;
        rob_0_4_is_ucread <= io_is_ucread_wb_3;
        rob_0_4_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_0_4_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_157) begin
          rob_0_4_branch_target <= _rob_branch_target_T_1;
          rob_0_4_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_128) begin
          rob_0_4_branch_target <= io_branch_target_wb_1;
          rob_0_4_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_59)
          rob_0_4_rf_wdata <= io_rf_wdata_wb_0;
        rob_0_4_is_ucread <= ~(_GEN_157 | _GEN_128) & _GEN_200;
        if (_GEN_18) begin
          rob_0_4_allow_next_cmt <= allow_next_cmt_0;
          rob_0_4_exception <= io_exception_dp_0;
        end
      end
      if (_GEN_19) begin
        rob_0_5_rd <= io_rd_dp_0;
        rob_0_5_rd_valid <= io_rd_valid_dp_0;
        rob_0_5_prd <= io_prd_dp_0;
        rob_0_5_pprd <= io_pprd_dp_0;
        rob_0_5_pred_update_en <= io_pred_update_en_dp_0;
        rob_0_5_br_type_pred <= io_br_type_pred_dp_0;
        rob_0_5_pc <= _rob_0_pc_T;
        rob_0_5_is_store <= io_is_store_dp_0;
        rob_0_5_is_priv_wrt <= _rob_0_is_priv_wrt_T_3;
        rob_0_5_is_priv_ls <= |(io_priv_vec_dp_0[12:10]);
        rob_0_5_inst <= io_inst_dp_0;
        rob_1_5_rd <= io_rd_dp_1;
        rob_1_5_rd_valid <= io_rd_valid_dp_1;
        rob_1_5_prd <= io_prd_dp_1;
        rob_1_5_pprd <= io_pprd_dp_1;
        rob_1_5_pred_update_en <= io_pred_update_en_dp_1;
        rob_1_5_br_type_pred <= io_br_type_pred_dp_1;
        rob_1_5_pc <= _rob_1_pc_T;
        rob_1_5_is_store <= io_is_store_dp_1;
        rob_1_5_is_priv_wrt <= _rob_1_is_priv_wrt_T_3;
        rob_1_5_is_priv_ls <= |(io_priv_vec_dp_1[12:10]);
        rob_1_5_inst <= io_inst_dp_1;
      end
      if (_GEN_129) begin
        rob_0_5_predict_fail <= io_predict_fail_wb_1;
        rob_0_5_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_0_5_predict_fail <= ~_GEN_19 & rob_0_5_predict_fail;
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_189) begin
        rob_0_5_branch_target <= _rob_branch_target_T_2;
        rob_0_5_rf_wdata <= io_rf_wdata_wb_3;
        rob_0_5_is_ucread <= io_is_ucread_wb_3;
        rob_0_5_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_0_5_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_159) begin
          rob_0_5_branch_target <= _rob_branch_target_T_1;
          rob_0_5_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_129) begin
          rob_0_5_branch_target <= io_branch_target_wb_1;
          rob_0_5_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_61)
          rob_0_5_rf_wdata <= io_rf_wdata_wb_0;
        rob_0_5_is_ucread <= ~(_GEN_159 | _GEN_129) & _GEN_201;
        if (_GEN_19) begin
          rob_0_5_allow_next_cmt <= allow_next_cmt_0;
          rob_0_5_exception <= io_exception_dp_0;
        end
      end
      if (_GEN_20) begin
        rob_0_6_rd <= io_rd_dp_0;
        rob_0_6_rd_valid <= io_rd_valid_dp_0;
        rob_0_6_prd <= io_prd_dp_0;
        rob_0_6_pprd <= io_pprd_dp_0;
        rob_0_6_pred_update_en <= io_pred_update_en_dp_0;
        rob_0_6_br_type_pred <= io_br_type_pred_dp_0;
        rob_0_6_pc <= _rob_0_pc_T;
        rob_0_6_is_store <= io_is_store_dp_0;
        rob_0_6_is_priv_wrt <= _rob_0_is_priv_wrt_T_3;
        rob_0_6_is_priv_ls <= |(io_priv_vec_dp_0[12:10]);
        rob_0_6_inst <= io_inst_dp_0;
        rob_1_6_rd <= io_rd_dp_1;
        rob_1_6_rd_valid <= io_rd_valid_dp_1;
        rob_1_6_prd <= io_prd_dp_1;
        rob_1_6_pprd <= io_pprd_dp_1;
        rob_1_6_pred_update_en <= io_pred_update_en_dp_1;
        rob_1_6_br_type_pred <= io_br_type_pred_dp_1;
        rob_1_6_pc <= _rob_1_pc_T;
        rob_1_6_is_store <= io_is_store_dp_1;
        rob_1_6_is_priv_wrt <= _rob_1_is_priv_wrt_T_3;
        rob_1_6_is_priv_ls <= |(io_priv_vec_dp_1[12:10]);
        rob_1_6_inst <= io_inst_dp_1;
      end
      if (_GEN_130) begin
        rob_0_6_predict_fail <= io_predict_fail_wb_1;
        rob_0_6_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_0_6_predict_fail <= ~_GEN_20 & rob_0_6_predict_fail;
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_190) begin
        rob_0_6_branch_target <= _rob_branch_target_T_2;
        rob_0_6_rf_wdata <= io_rf_wdata_wb_3;
        rob_0_6_is_ucread <= io_is_ucread_wb_3;
        rob_0_6_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_0_6_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_161) begin
          rob_0_6_branch_target <= _rob_branch_target_T_1;
          rob_0_6_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_130) begin
          rob_0_6_branch_target <= io_branch_target_wb_1;
          rob_0_6_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_63)
          rob_0_6_rf_wdata <= io_rf_wdata_wb_0;
        rob_0_6_is_ucread <= ~(_GEN_161 | _GEN_130) & _GEN_202;
        if (_GEN_20) begin
          rob_0_6_allow_next_cmt <= allow_next_cmt_0;
          rob_0_6_exception <= io_exception_dp_0;
        end
      end
      if (_GEN_21) begin
        rob_0_7_rd <= io_rd_dp_0;
        rob_0_7_rd_valid <= io_rd_valid_dp_0;
        rob_0_7_prd <= io_prd_dp_0;
        rob_0_7_pprd <= io_pprd_dp_0;
        rob_0_7_pred_update_en <= io_pred_update_en_dp_0;
        rob_0_7_br_type_pred <= io_br_type_pred_dp_0;
        rob_0_7_pc <= _rob_0_pc_T;
        rob_0_7_is_store <= io_is_store_dp_0;
        rob_0_7_is_priv_wrt <= _rob_0_is_priv_wrt_T_3;
        rob_0_7_is_priv_ls <= |(io_priv_vec_dp_0[12:10]);
        rob_0_7_inst <= io_inst_dp_0;
        rob_1_7_rd <= io_rd_dp_1;
        rob_1_7_rd_valid <= io_rd_valid_dp_1;
        rob_1_7_prd <= io_prd_dp_1;
        rob_1_7_pprd <= io_pprd_dp_1;
        rob_1_7_pred_update_en <= io_pred_update_en_dp_1;
        rob_1_7_br_type_pred <= io_br_type_pred_dp_1;
        rob_1_7_pc <= _rob_1_pc_T;
        rob_1_7_is_store <= io_is_store_dp_1;
        rob_1_7_is_priv_wrt <= _rob_1_is_priv_wrt_T_3;
        rob_1_7_is_priv_ls <= |(io_priv_vec_dp_1[12:10]);
        rob_1_7_inst <= io_inst_dp_1;
      end
      if (_GEN_131) begin
        rob_0_7_predict_fail <= io_predict_fail_wb_1;
        rob_0_7_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_0_7_predict_fail <= ~_GEN_21 & rob_0_7_predict_fail;
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_191) begin
        rob_0_7_branch_target <= _rob_branch_target_T_2;
        rob_0_7_rf_wdata <= io_rf_wdata_wb_3;
        rob_0_7_is_ucread <= io_is_ucread_wb_3;
        rob_0_7_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_0_7_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_163) begin
          rob_0_7_branch_target <= _rob_branch_target_T_1;
          rob_0_7_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_131) begin
          rob_0_7_branch_target <= io_branch_target_wb_1;
          rob_0_7_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_65)
          rob_0_7_rf_wdata <= io_rf_wdata_wb_0;
        rob_0_7_is_ucread <= ~(_GEN_163 | _GEN_131) & _GEN_203;
        if (_GEN_21) begin
          rob_0_7_allow_next_cmt <= allow_next_cmt_0;
          rob_0_7_exception <= io_exception_dp_0;
        end
      end
      if (_GEN_22) begin
        rob_0_8_rd <= io_rd_dp_0;
        rob_0_8_rd_valid <= io_rd_valid_dp_0;
        rob_0_8_prd <= io_prd_dp_0;
        rob_0_8_pprd <= io_pprd_dp_0;
        rob_0_8_pred_update_en <= io_pred_update_en_dp_0;
        rob_0_8_br_type_pred <= io_br_type_pred_dp_0;
        rob_0_8_pc <= _rob_0_pc_T;
        rob_0_8_is_store <= io_is_store_dp_0;
        rob_0_8_is_priv_wrt <= _rob_0_is_priv_wrt_T_3;
        rob_0_8_is_priv_ls <= |(io_priv_vec_dp_0[12:10]);
        rob_0_8_inst <= io_inst_dp_0;
        rob_1_8_rd <= io_rd_dp_1;
        rob_1_8_rd_valid <= io_rd_valid_dp_1;
        rob_1_8_prd <= io_prd_dp_1;
        rob_1_8_pprd <= io_pprd_dp_1;
        rob_1_8_pred_update_en <= io_pred_update_en_dp_1;
        rob_1_8_br_type_pred <= io_br_type_pred_dp_1;
        rob_1_8_pc <= _rob_1_pc_T;
        rob_1_8_is_store <= io_is_store_dp_1;
        rob_1_8_is_priv_wrt <= _rob_1_is_priv_wrt_T_3;
        rob_1_8_is_priv_ls <= |(io_priv_vec_dp_1[12:10]);
        rob_1_8_inst <= io_inst_dp_1;
      end
      if (_GEN_132) begin
        rob_0_8_predict_fail <= io_predict_fail_wb_1;
        rob_0_8_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_0_8_predict_fail <= ~_GEN_22 & rob_0_8_predict_fail;
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_192) begin
        rob_0_8_branch_target <= _rob_branch_target_T_2;
        rob_0_8_rf_wdata <= io_rf_wdata_wb_3;
        rob_0_8_is_ucread <= io_is_ucread_wb_3;
        rob_0_8_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_0_8_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_165) begin
          rob_0_8_branch_target <= _rob_branch_target_T_1;
          rob_0_8_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_132) begin
          rob_0_8_branch_target <= io_branch_target_wb_1;
          rob_0_8_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_67)
          rob_0_8_rf_wdata <= io_rf_wdata_wb_0;
        rob_0_8_is_ucread <= ~(_GEN_165 | _GEN_132) & _GEN_204;
        if (_GEN_22) begin
          rob_0_8_allow_next_cmt <= allow_next_cmt_0;
          rob_0_8_exception <= io_exception_dp_0;
        end
      end
      if (_GEN_23) begin
        rob_0_9_rd <= io_rd_dp_0;
        rob_0_9_rd_valid <= io_rd_valid_dp_0;
        rob_0_9_prd <= io_prd_dp_0;
        rob_0_9_pprd <= io_pprd_dp_0;
        rob_0_9_pred_update_en <= io_pred_update_en_dp_0;
        rob_0_9_br_type_pred <= io_br_type_pred_dp_0;
        rob_0_9_pc <= _rob_0_pc_T;
        rob_0_9_is_store <= io_is_store_dp_0;
        rob_0_9_is_priv_wrt <= _rob_0_is_priv_wrt_T_3;
        rob_0_9_is_priv_ls <= |(io_priv_vec_dp_0[12:10]);
        rob_0_9_inst <= io_inst_dp_0;
        rob_1_9_rd <= io_rd_dp_1;
        rob_1_9_rd_valid <= io_rd_valid_dp_1;
        rob_1_9_prd <= io_prd_dp_1;
        rob_1_9_pprd <= io_pprd_dp_1;
        rob_1_9_pred_update_en <= io_pred_update_en_dp_1;
        rob_1_9_br_type_pred <= io_br_type_pred_dp_1;
        rob_1_9_pc <= _rob_1_pc_T;
        rob_1_9_is_store <= io_is_store_dp_1;
        rob_1_9_is_priv_wrt <= _rob_1_is_priv_wrt_T_3;
        rob_1_9_is_priv_ls <= |(io_priv_vec_dp_1[12:10]);
        rob_1_9_inst <= io_inst_dp_1;
      end
      if (_GEN_133) begin
        rob_0_9_predict_fail <= io_predict_fail_wb_1;
        rob_0_9_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_0_9_predict_fail <= ~_GEN_23 & rob_0_9_predict_fail;
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_193) begin
        rob_0_9_branch_target <= _rob_branch_target_T_2;
        rob_0_9_rf_wdata <= io_rf_wdata_wb_3;
        rob_0_9_is_ucread <= io_is_ucread_wb_3;
        rob_0_9_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_0_9_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_167) begin
          rob_0_9_branch_target <= _rob_branch_target_T_1;
          rob_0_9_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_133) begin
          rob_0_9_branch_target <= io_branch_target_wb_1;
          rob_0_9_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_69)
          rob_0_9_rf_wdata <= io_rf_wdata_wb_0;
        rob_0_9_is_ucread <= ~(_GEN_167 | _GEN_133) & _GEN_205;
        if (_GEN_23) begin
          rob_0_9_allow_next_cmt <= allow_next_cmt_0;
          rob_0_9_exception <= io_exception_dp_0;
        end
      end
      if (_GEN_24) begin
        rob_0_10_rd <= io_rd_dp_0;
        rob_0_10_rd_valid <= io_rd_valid_dp_0;
        rob_0_10_prd <= io_prd_dp_0;
        rob_0_10_pprd <= io_pprd_dp_0;
        rob_0_10_pred_update_en <= io_pred_update_en_dp_0;
        rob_0_10_br_type_pred <= io_br_type_pred_dp_0;
        rob_0_10_pc <= _rob_0_pc_T;
        rob_0_10_is_store <= io_is_store_dp_0;
        rob_0_10_is_priv_wrt <= _rob_0_is_priv_wrt_T_3;
        rob_0_10_is_priv_ls <= |(io_priv_vec_dp_0[12:10]);
        rob_0_10_inst <= io_inst_dp_0;
        rob_1_10_rd <= io_rd_dp_1;
        rob_1_10_rd_valid <= io_rd_valid_dp_1;
        rob_1_10_prd <= io_prd_dp_1;
        rob_1_10_pprd <= io_pprd_dp_1;
        rob_1_10_pred_update_en <= io_pred_update_en_dp_1;
        rob_1_10_br_type_pred <= io_br_type_pred_dp_1;
        rob_1_10_pc <= _rob_1_pc_T;
        rob_1_10_is_store <= io_is_store_dp_1;
        rob_1_10_is_priv_wrt <= _rob_1_is_priv_wrt_T_3;
        rob_1_10_is_priv_ls <= |(io_priv_vec_dp_1[12:10]);
        rob_1_10_inst <= io_inst_dp_1;
      end
      if (_GEN_134) begin
        rob_0_10_predict_fail <= io_predict_fail_wb_1;
        rob_0_10_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_0_10_predict_fail <= ~_GEN_24 & rob_0_10_predict_fail;
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_194) begin
        rob_0_10_branch_target <= _rob_branch_target_T_2;
        rob_0_10_rf_wdata <= io_rf_wdata_wb_3;
        rob_0_10_is_ucread <= io_is_ucread_wb_3;
        rob_0_10_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_0_10_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_169) begin
          rob_0_10_branch_target <= _rob_branch_target_T_1;
          rob_0_10_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_134) begin
          rob_0_10_branch_target <= io_branch_target_wb_1;
          rob_0_10_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_71)
          rob_0_10_rf_wdata <= io_rf_wdata_wb_0;
        rob_0_10_is_ucread <= ~(_GEN_169 | _GEN_134) & _GEN_206;
        if (_GEN_24) begin
          rob_0_10_allow_next_cmt <= allow_next_cmt_0;
          rob_0_10_exception <= io_exception_dp_0;
        end
      end
      if (_GEN_25) begin
        rob_0_11_rd <= io_rd_dp_0;
        rob_0_11_rd_valid <= io_rd_valid_dp_0;
        rob_0_11_prd <= io_prd_dp_0;
        rob_0_11_pprd <= io_pprd_dp_0;
        rob_0_11_pred_update_en <= io_pred_update_en_dp_0;
        rob_0_11_br_type_pred <= io_br_type_pred_dp_0;
        rob_0_11_pc <= _rob_0_pc_T;
        rob_0_11_is_store <= io_is_store_dp_0;
        rob_0_11_is_priv_wrt <= _rob_0_is_priv_wrt_T_3;
        rob_0_11_is_priv_ls <= |(io_priv_vec_dp_0[12:10]);
        rob_0_11_inst <= io_inst_dp_0;
        rob_1_11_rd <= io_rd_dp_1;
        rob_1_11_rd_valid <= io_rd_valid_dp_1;
        rob_1_11_prd <= io_prd_dp_1;
        rob_1_11_pprd <= io_pprd_dp_1;
        rob_1_11_pred_update_en <= io_pred_update_en_dp_1;
        rob_1_11_br_type_pred <= io_br_type_pred_dp_1;
        rob_1_11_pc <= _rob_1_pc_T;
        rob_1_11_is_store <= io_is_store_dp_1;
        rob_1_11_is_priv_wrt <= _rob_1_is_priv_wrt_T_3;
        rob_1_11_is_priv_ls <= |(io_priv_vec_dp_1[12:10]);
        rob_1_11_inst <= io_inst_dp_1;
      end
      if (_GEN_135) begin
        rob_0_11_predict_fail <= io_predict_fail_wb_1;
        rob_0_11_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_0_11_predict_fail <= ~_GEN_25 & rob_0_11_predict_fail;
      if (io_inst_valid_wb_3 & ~(io_rob_index_wb_3[0]) & _GEN_195) begin
        rob_0_11_branch_target <= _rob_branch_target_T_2;
        rob_0_11_rf_wdata <= io_rf_wdata_wb_3;
        rob_0_11_is_ucread <= io_is_ucread_wb_3;
        rob_0_11_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_0_11_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_171) begin
          rob_0_11_branch_target <= _rob_branch_target_T_1;
          rob_0_11_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_135) begin
          rob_0_11_branch_target <= io_branch_target_wb_1;
          rob_0_11_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_73)
          rob_0_11_rf_wdata <= io_rf_wdata_wb_0;
        rob_0_11_is_ucread <= ~(_GEN_171 | _GEN_135) & _GEN_207;
        if (_GEN_25) begin
          rob_0_11_allow_next_cmt <= allow_next_cmt_0;
          rob_0_11_exception <= io_exception_dp_0;
        end
      end
      if (_GEN_136) begin
        rob_1_0_predict_fail <= io_predict_fail_wb_1;
        rob_1_0_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_1_0_predict_fail <= ~_GEN_14 & rob_1_0_predict_fail;
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_184) begin
        rob_1_0_branch_target <= _rob_branch_target_T_2;
        rob_1_0_rf_wdata <= io_rf_wdata_wb_3;
        rob_1_0_is_ucread <= io_is_ucread_wb_3;
        rob_1_0_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_1_0_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_172) begin
          rob_1_0_branch_target <= _rob_branch_target_T_1;
          rob_1_0_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_136) begin
          rob_1_0_branch_target <= io_branch_target_wb_1;
          rob_1_0_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_74)
          rob_1_0_rf_wdata <= io_rf_wdata_wb_0;
        rob_1_0_is_ucread <= ~(_GEN_172 | _GEN_136) & _GEN_208;
        if (_GEN_14) begin
          rob_1_0_allow_next_cmt <= allow_next_cmt_1;
          rob_1_0_exception <= io_exception_dp_1;
        end
      end
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0]) begin
        rob_1_0_complete <= _GEN_184 | _GEN_172 | _GEN_112;
        rob_1_1_complete <= _GEN_185 | _GEN_173 | _GEN_113;
        rob_1_2_complete <= _GEN_186 | _GEN_174 | _GEN_114;
        rob_1_3_complete <= _GEN_187 | _GEN_175 | _GEN_115;
        rob_1_4_complete <= _GEN_188 | _GEN_176 | _GEN_116;
        rob_1_5_complete <= _GEN_189 | _GEN_177 | _GEN_117;
        rob_1_6_complete <= _GEN_190 | _GEN_178 | _GEN_118;
        rob_1_7_complete <= _GEN_191 | _GEN_179 | _GEN_119;
        rob_1_8_complete <= _GEN_192 | _GEN_180 | _GEN_120;
        rob_1_9_complete <= _GEN_193 | _GEN_181 | _GEN_121;
        rob_1_10_complete <= _GEN_194 | _GEN_182 | _GEN_122;
        rob_1_11_complete <= _GEN_195 | _GEN_183 | _GEN_123;
      end
      else begin
        rob_1_0_complete <= _GEN_172 | _GEN_112;
        rob_1_1_complete <= _GEN_173 | _GEN_113;
        rob_1_2_complete <= _GEN_174 | _GEN_114;
        rob_1_3_complete <= _GEN_175 | _GEN_115;
        rob_1_4_complete <= _GEN_176 | _GEN_116;
        rob_1_5_complete <= _GEN_177 | _GEN_117;
        rob_1_6_complete <= _GEN_178 | _GEN_118;
        rob_1_7_complete <= _GEN_179 | _GEN_119;
        rob_1_8_complete <= _GEN_180 | _GEN_120;
        rob_1_9_complete <= _GEN_181 | _GEN_121;
        rob_1_10_complete <= _GEN_182 | _GEN_122;
        rob_1_11_complete <= _GEN_183 | _GEN_123;
      end
      if (_GEN_137) begin
        rob_1_1_predict_fail <= io_predict_fail_wb_1;
        rob_1_1_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_1_1_predict_fail <= ~_GEN_15 & rob_1_1_predict_fail;
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_185) begin
        rob_1_1_branch_target <= _rob_branch_target_T_2;
        rob_1_1_rf_wdata <= io_rf_wdata_wb_3;
        rob_1_1_is_ucread <= io_is_ucread_wb_3;
        rob_1_1_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_1_1_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_173) begin
          rob_1_1_branch_target <= _rob_branch_target_T_1;
          rob_1_1_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_137) begin
          rob_1_1_branch_target <= io_branch_target_wb_1;
          rob_1_1_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_75)
          rob_1_1_rf_wdata <= io_rf_wdata_wb_0;
        rob_1_1_is_ucread <= ~(_GEN_173 | _GEN_137) & _GEN_209;
        if (_GEN_15) begin
          rob_1_1_allow_next_cmt <= allow_next_cmt_1;
          rob_1_1_exception <= io_exception_dp_1;
        end
      end
      if (_GEN_138) begin
        rob_1_2_predict_fail <= io_predict_fail_wb_1;
        rob_1_2_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_1_2_predict_fail <= ~_GEN_16 & rob_1_2_predict_fail;
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_186) begin
        rob_1_2_branch_target <= _rob_branch_target_T_2;
        rob_1_2_rf_wdata <= io_rf_wdata_wb_3;
        rob_1_2_is_ucread <= io_is_ucread_wb_3;
        rob_1_2_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_1_2_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_174) begin
          rob_1_2_branch_target <= _rob_branch_target_T_1;
          rob_1_2_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_138) begin
          rob_1_2_branch_target <= io_branch_target_wb_1;
          rob_1_2_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_76)
          rob_1_2_rf_wdata <= io_rf_wdata_wb_0;
        rob_1_2_is_ucread <= ~(_GEN_174 | _GEN_138) & _GEN_210;
        if (_GEN_16) begin
          rob_1_2_allow_next_cmt <= allow_next_cmt_1;
          rob_1_2_exception <= io_exception_dp_1;
        end
      end
      if (_GEN_139) begin
        rob_1_3_predict_fail <= io_predict_fail_wb_1;
        rob_1_3_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_1_3_predict_fail <= ~_GEN_17 & rob_1_3_predict_fail;
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_187) begin
        rob_1_3_branch_target <= _rob_branch_target_T_2;
        rob_1_3_rf_wdata <= io_rf_wdata_wb_3;
        rob_1_3_is_ucread <= io_is_ucread_wb_3;
        rob_1_3_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_1_3_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_175) begin
          rob_1_3_branch_target <= _rob_branch_target_T_1;
          rob_1_3_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_139) begin
          rob_1_3_branch_target <= io_branch_target_wb_1;
          rob_1_3_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_77)
          rob_1_3_rf_wdata <= io_rf_wdata_wb_0;
        rob_1_3_is_ucread <= ~(_GEN_175 | _GEN_139) & _GEN_211;
        if (_GEN_17) begin
          rob_1_3_allow_next_cmt <= allow_next_cmt_1;
          rob_1_3_exception <= io_exception_dp_1;
        end
      end
      if (_GEN_140) begin
        rob_1_4_predict_fail <= io_predict_fail_wb_1;
        rob_1_4_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_1_4_predict_fail <= ~_GEN_18 & rob_1_4_predict_fail;
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_188) begin
        rob_1_4_branch_target <= _rob_branch_target_T_2;
        rob_1_4_rf_wdata <= io_rf_wdata_wb_3;
        rob_1_4_is_ucread <= io_is_ucread_wb_3;
        rob_1_4_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_1_4_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_176) begin
          rob_1_4_branch_target <= _rob_branch_target_T_1;
          rob_1_4_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_140) begin
          rob_1_4_branch_target <= io_branch_target_wb_1;
          rob_1_4_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_78)
          rob_1_4_rf_wdata <= io_rf_wdata_wb_0;
        rob_1_4_is_ucread <= ~(_GEN_176 | _GEN_140) & _GEN_212;
        if (_GEN_18) begin
          rob_1_4_allow_next_cmt <= allow_next_cmt_1;
          rob_1_4_exception <= io_exception_dp_1;
        end
      end
      if (_GEN_141) begin
        rob_1_5_predict_fail <= io_predict_fail_wb_1;
        rob_1_5_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_1_5_predict_fail <= ~_GEN_19 & rob_1_5_predict_fail;
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_189) begin
        rob_1_5_branch_target <= _rob_branch_target_T_2;
        rob_1_5_rf_wdata <= io_rf_wdata_wb_3;
        rob_1_5_is_ucread <= io_is_ucread_wb_3;
        rob_1_5_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_1_5_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_177) begin
          rob_1_5_branch_target <= _rob_branch_target_T_1;
          rob_1_5_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_141) begin
          rob_1_5_branch_target <= io_branch_target_wb_1;
          rob_1_5_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_79)
          rob_1_5_rf_wdata <= io_rf_wdata_wb_0;
        rob_1_5_is_ucread <= ~(_GEN_177 | _GEN_141) & _GEN_213;
        if (_GEN_19) begin
          rob_1_5_allow_next_cmt <= allow_next_cmt_1;
          rob_1_5_exception <= io_exception_dp_1;
        end
      end
      if (_GEN_142) begin
        rob_1_6_predict_fail <= io_predict_fail_wb_1;
        rob_1_6_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_1_6_predict_fail <= ~_GEN_20 & rob_1_6_predict_fail;
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_190) begin
        rob_1_6_branch_target <= _rob_branch_target_T_2;
        rob_1_6_rf_wdata <= io_rf_wdata_wb_3;
        rob_1_6_is_ucread <= io_is_ucread_wb_3;
        rob_1_6_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_1_6_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_178) begin
          rob_1_6_branch_target <= _rob_branch_target_T_1;
          rob_1_6_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_142) begin
          rob_1_6_branch_target <= io_branch_target_wb_1;
          rob_1_6_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_80)
          rob_1_6_rf_wdata <= io_rf_wdata_wb_0;
        rob_1_6_is_ucread <= ~(_GEN_178 | _GEN_142) & _GEN_214;
        if (_GEN_20) begin
          rob_1_6_allow_next_cmt <= allow_next_cmt_1;
          rob_1_6_exception <= io_exception_dp_1;
        end
      end
      if (_GEN_143) begin
        rob_1_7_predict_fail <= io_predict_fail_wb_1;
        rob_1_7_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_1_7_predict_fail <= ~_GEN_21 & rob_1_7_predict_fail;
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_191) begin
        rob_1_7_branch_target <= _rob_branch_target_T_2;
        rob_1_7_rf_wdata <= io_rf_wdata_wb_3;
        rob_1_7_is_ucread <= io_is_ucread_wb_3;
        rob_1_7_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_1_7_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_179) begin
          rob_1_7_branch_target <= _rob_branch_target_T_1;
          rob_1_7_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_143) begin
          rob_1_7_branch_target <= io_branch_target_wb_1;
          rob_1_7_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_81)
          rob_1_7_rf_wdata <= io_rf_wdata_wb_0;
        rob_1_7_is_ucread <= ~(_GEN_179 | _GEN_143) & _GEN_215;
        if (_GEN_21) begin
          rob_1_7_allow_next_cmt <= allow_next_cmt_1;
          rob_1_7_exception <= io_exception_dp_1;
        end
      end
      if (_GEN_144) begin
        rob_1_8_predict_fail <= io_predict_fail_wb_1;
        rob_1_8_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_1_8_predict_fail <= ~_GEN_22 & rob_1_8_predict_fail;
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_192) begin
        rob_1_8_branch_target <= _rob_branch_target_T_2;
        rob_1_8_rf_wdata <= io_rf_wdata_wb_3;
        rob_1_8_is_ucread <= io_is_ucread_wb_3;
        rob_1_8_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_1_8_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_180) begin
          rob_1_8_branch_target <= _rob_branch_target_T_1;
          rob_1_8_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_144) begin
          rob_1_8_branch_target <= io_branch_target_wb_1;
          rob_1_8_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_82)
          rob_1_8_rf_wdata <= io_rf_wdata_wb_0;
        rob_1_8_is_ucread <= ~(_GEN_180 | _GEN_144) & _GEN_216;
        if (_GEN_22) begin
          rob_1_8_allow_next_cmt <= allow_next_cmt_1;
          rob_1_8_exception <= io_exception_dp_1;
        end
      end
      if (_GEN_145) begin
        rob_1_9_predict_fail <= io_predict_fail_wb_1;
        rob_1_9_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_1_9_predict_fail <= ~_GEN_23 & rob_1_9_predict_fail;
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_193) begin
        rob_1_9_branch_target <= _rob_branch_target_T_2;
        rob_1_9_rf_wdata <= io_rf_wdata_wb_3;
        rob_1_9_is_ucread <= io_is_ucread_wb_3;
        rob_1_9_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_1_9_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_181) begin
          rob_1_9_branch_target <= _rob_branch_target_T_1;
          rob_1_9_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_145) begin
          rob_1_9_branch_target <= io_branch_target_wb_1;
          rob_1_9_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_83)
          rob_1_9_rf_wdata <= io_rf_wdata_wb_0;
        rob_1_9_is_ucread <= ~(_GEN_181 | _GEN_145) & _GEN_217;
        if (_GEN_23) begin
          rob_1_9_allow_next_cmt <= allow_next_cmt_1;
          rob_1_9_exception <= io_exception_dp_1;
        end
      end
      if (_GEN_146) begin
        rob_1_10_predict_fail <= io_predict_fail_wb_1;
        rob_1_10_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_1_10_predict_fail <= ~_GEN_24 & rob_1_10_predict_fail;
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_194) begin
        rob_1_10_branch_target <= _rob_branch_target_T_2;
        rob_1_10_rf_wdata <= io_rf_wdata_wb_3;
        rob_1_10_is_ucread <= io_is_ucread_wb_3;
        rob_1_10_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_1_10_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_182) begin
          rob_1_10_branch_target <= _rob_branch_target_T_1;
          rob_1_10_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_146) begin
          rob_1_10_branch_target <= io_branch_target_wb_1;
          rob_1_10_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_84)
          rob_1_10_rf_wdata <= io_rf_wdata_wb_0;
        rob_1_10_is_ucread <= ~(_GEN_182 | _GEN_146) & _GEN_218;
        if (_GEN_24) begin
          rob_1_10_allow_next_cmt <= allow_next_cmt_1;
          rob_1_10_exception <= io_exception_dp_1;
        end
      end
      if (_GEN_147) begin
        rob_1_11_predict_fail <= io_predict_fail_wb_1;
        rob_1_11_real_jump <= io_real_jump_wb_1;
      end
      else
        rob_1_11_predict_fail <= ~_GEN_25 & rob_1_11_predict_fail;
      if (io_inst_valid_wb_3 & io_rob_index_wb_3[0] & _GEN_195) begin
        rob_1_11_branch_target <= _rob_branch_target_T_2;
        rob_1_11_rf_wdata <= io_rf_wdata_wb_3;
        rob_1_11_is_ucread <= io_is_ucread_wb_3;
        rob_1_11_allow_next_cmt <= ~(io_exception_wb_3[7]);
        rob_1_11_exception <= io_exception_wb_3;
      end
      else begin
        if (_GEN_183) begin
          rob_1_11_branch_target <= _rob_branch_target_T_1;
          rob_1_11_rf_wdata <= io_rf_wdata_wb_2;
        end
        else if (_GEN_147) begin
          rob_1_11_branch_target <= io_branch_target_wb_1;
          rob_1_11_rf_wdata <= io_rf_wdata_wb_1;
        end
        else if (_GEN_85)
          rob_1_11_rf_wdata <= io_rf_wdata_wb_0;
        rob_1_11_is_ucread <= ~(_GEN_183 | _GEN_147) & _GEN_219;
        if (_GEN_25) begin
          rob_1_11_allow_next_cmt <= allow_next_cmt_1;
          rob_1_11_exception <= io_exception_dp_1;
        end
      end
      priv_buffer_valid <= ~(io_predict_fail_cmt_r[0]) & (priv_valid | priv_buffer_valid);
      if (io_predict_fail_cmt_r[0] | ~priv_valid) begin
      end
      else begin
        priv_buffer_priv_vec <= io_priv_vec_ex;
        priv_buffer_csr_addr <= io_csr_addr_ex;
      end
      interrupt_buffer <=
        r_0 | ~(interrupt_buffer[12]) ? io_interrupt_vec : interrupt_buffer;
      if (io_predict_fail_cmt_r[0] | predict_fail_cmt) begin
        head <= 5'h0;
        head_next <= 5'h1;
        tail <= 4'h0;
        elem_num_0_0 <= 5'h0;
        elem_num_0_1 <= 5'h0;
        elem_num_1_0 <= 5'h0;
        elem_num_1_1 <= 5'h0;
        elem_num_2_0 <= 5'h0;
        elem_num_2_1 <= 5'h0;
        elem_num_3_0 <= 5'h0;
        elem_num_3_1 <= 5'h0;
        elem_num_5_0 <= 5'h0;
        elem_num_5_1 <= 5'h0;
        elem_num_7_0 <= 5'h0;
        elem_num_7_1 <= 5'h0;
      end
      else begin
        if (_head_T_7 > 5'h17)
          head <= 5'(_head_T_7 + 5'h8);
        else
          head <= _head_T_7;
        if (_head_next_T_7 > 5'h17)
          head_next <= 5'(_head_next_T_7 + 5'h8);
        else
          head_next <= _head_next_T_7;
        if ({elem_num_1_1 == 5'hC, elem_num_1_0 == 5'hC} == 2'h0 & ~io_stall) begin
          if (_tail_T_3 == 4'hC)
            tail <= 4'h0;
          else
            tail <= _tail_T_3;
          elem_num_0_1 <= 5'(5'(elem_num_0_1 + _GEN_10) - _GEN_12);
          elem_num_1_1 <= 5'(5'(elem_num_1_1 + _GEN_10) - _GEN_12);
          elem_num_2_1 <= 5'(5'(elem_num_2_1 + _GEN_10) - _GEN_12);
          elem_num_3_1 <= 5'(5'(elem_num_3_1 + _GEN_10) - _GEN_12);
          elem_num_5_1 <= 5'(5'(elem_num_5_1 + _GEN_10) - _GEN_12);
          elem_num_7_1 <= 5'(5'(elem_num_7_1 + _GEN_10) - _GEN_12);
        end
        else begin
          elem_num_0_1 <= 5'(elem_num_0_1 - _GEN_12);
          elem_num_1_1 <= 5'(elem_num_1_1 - _GEN_12);
          elem_num_2_1 <= 5'(elem_num_2_1 - _GEN_12);
          elem_num_3_1 <= 5'(elem_num_3_1 - _GEN_12);
          elem_num_5_1 <= 5'(elem_num_5_1 - _GEN_12);
          elem_num_7_1 <= 5'(elem_num_7_1 - _GEN_12);
        end
        if (_GEN_13 & ~io_stall) begin
          elem_num_0_0 <= 5'(5'(elem_num_0_0 + _GEN_10) - _GEN_11);
          elem_num_1_0 <= 5'(5'(elem_num_1_0 + _GEN_10) - _GEN_11);
          elem_num_2_0 <= 5'(5'(elem_num_2_0 + _GEN_10) - _GEN_11);
          elem_num_3_0 <= 5'(5'(elem_num_3_0 + _GEN_10) - _GEN_11);
          elem_num_5_0 <= 5'(5'(elem_num_5_0 + _GEN_10) - _GEN_11);
          elem_num_7_0 <= 5'(5'(elem_num_7_0 + _GEN_10) - _GEN_11);
        end
        else begin
          elem_num_0_0 <= 5'(elem_num_0_0 - _GEN_11);
          elem_num_1_0 <= 5'(elem_num_1_0 - _GEN_11);
          elem_num_2_0 <= 5'(elem_num_2_0 - _GEN_11);
          elem_num_3_0 <= 5'(elem_num_3_0 - _GEN_11);
          elem_num_5_0 <= 5'(elem_num_5_0 - _GEN_11);
          elem_num_7_0 <= 5'(elem_num_7_0 - _GEN_11);
        end
      end
    end
    r_0 <= cmt_en_0;
    r_1 <= cmt_en_1;
    r_1_0 <= head;
    eentry_global <= io_eentry_global;
    io_predict_fail_cmt_r <= {10{predict_fail_cmt}};
    io_branch_target_cmt_r <=
      rob_update_item_exception[7] | (|(interrupt_buffer[11:0]))
        ? eentry_global
        : _branch_target_cmt_T_6;
    io_pred_update_en_cmt_r <= rob_update_item_pred_update_en;
    io_pred_branch_target_cmt_r <= csr_diff_wdata_cmt_1;
    io_pred_br_type_cmt_r <= cmt_en_0 ? _rob_update_item_T_br_type_pred : 2'h0;
    io_pred_pc_cmt_r <= 32'(rob_update_item_pc - 32'h4);
    io_pred_real_jump_cmt_r <= rob_update_item_real_jump;
    io_exception_cmt_r <= interrupt ? 8'h80 : rob_update_item_exception;
    is_store_cmt_bit_REG <= 1'h0;
    is_store_cmt_bit_REG_1 <= 1'h0;
    io_is_store_num_cmt_r <=
      2'({1'h0,
          _GEN_312[head[4:1]] & cmt_en_0 & ~(rob_commit_items_0_exception[7])
            & ~(rob_commit_items_0_is_priv_ls & ~is_store_cmt_bit_REG)}
         + {1'h0,
            _GEN_311[head_next[4:1]] & cmt_en_1 & ~(rob_commit_items_1_exception[7])
              & ~(rob_commit_items_1_is_priv_ls & ~is_store_cmt_bit_REG_1)});
    io_csr_addr_cmt_r <= priv_buffer_csr_addr;
    io_csr_wdata_cmt_r <= csr_diff_wdata_cmt_1;
    io_csr_we_cmt_r <= rob_update_item_is_priv_wrt & (|(priv_buffer_priv_vec[2:1]));
    io_is_eret_cmt_r <= rob_update_item_is_priv_wrt & priv_buffer_priv_vec[3];
    io_badv_cmt_r <= 32'(csr_diff_wdata_cmt_1 - 32'h4);
    io_idle_en_cmt_r <= rob_update_item_is_priv_wrt & priv_buffer_priv_vec[9];
    r_2_0 <= _GEN_313[head[4:1]] & ~(rob_commit_items_0_exception[7]);
    r_2_1 <= _GEN_314[head_next[4:1]] & ~(rob_commit_items_1_exception[7]);
    r_3_0 <= _GEN_315[head[4:1]];
    r_3_1 <= _GEN_316[head_next[4:1]];
    r_4_0 <= _GEN_317[head[4:1]];
    r_4_1 <= _GEN_318[head_next[4:1]];
    r_5_0 <= _GEN_319[head[4:1]];
    r_5_1 <= _GEN_320[head_next[4:1]];
    r_6_0 <= rob_commit_items_0_exception[7] | interrupt ? eentry_global : _pc_cmt_T_6;
    r_6_1 <= rob_commit_items_1_exception[7] | interrupt ? eentry_global : _pc_cmt_T_14;
    r_7_0 <= _GEN_321[head[4:1]];
    r_7_1 <= _GEN_322[head_next[4:1]];
    r_8_0 <= _GEN_323[head[4:1]] & cmt_en_0;
    r_8_1 <= _GEN_324[head_next[4:1]] & cmt_en_1;
    r_9_0 <= priv_buffer_csr_addr;
    r_9_1 <= priv_buffer_csr_addr;
    r_10_0 <= csr_diff_wdata_cmt_1;
    r_10_1 <= csr_diff_wdata_cmt_1;
    r_11_0 <= rob_commit_items_0_is_priv_wrt & (|(priv_buffer_priv_vec[2:1]));
    r_11_1 <= rob_commit_items_1_is_priv_wrt & (|(priv_buffer_priv_vec[2:1]));
    r_12_0 <= rob_commit_items_0_predict_fail & cmt_en_0;
    r_12_1 <= rob_commit_items_1_predict_fail & cmt_en_1;
    r_13_0 <= br_type_stat_0;
    r_13_1 <= br_type_stat_1;
    r_14_0 <= rob_commit_items_0_pred_update_en & cmt_en_0;
    r_14_1 <= rob_commit_items_1_pred_update_en & cmt_en_1;
    r_15_0 <= _GEN_325[head[4:1]];
    r_15_1 <= _GEN_326[head_next[4:1]];
  end // always @(posedge)
  assign io_rob_index_dp_0 = {tail, 1'h0};
  assign io_rob_index_dp_1 = {tail, 1'h1};
  assign io_full_2 = |{elem_num_2_1 == 5'hC, elem_num_2_0 == 5'hC};
  assign io_full_3 = |{elem_num_3_1 == 5'hC, elem_num_3_0 == 5'hC};
  assign io_full_5 = |{elem_num_5_1 == 5'hC, elem_num_5_0 == 5'hC};
  assign io_full_7 = |{elem_num_7_1 == 5'hC, elem_num_7_0 == 5'hC};
  assign io_cmt_en_0 = r_0;
  assign io_cmt_en_1 = r_1;
  assign io_prd_cmt_0 = r_4_0;
  assign io_prd_cmt_1 = r_4_1;
  assign io_rd_valid_cmt_0 = r_2_0;
  assign io_rd_valid_cmt_1 = r_2_1;
  assign io_pprd_cmt_0 = r_5_0;
  assign io_pprd_cmt_1 = r_5_1;
  assign io_is_store_num_cmt = io_is_store_num_cmt_r;
  assign io_predict_fail_cmt = io_predict_fail_cmt_r;
  assign io_pred_update_en_cmt = io_pred_update_en_cmt_r;
  assign io_pred_branch_target_cmt = io_pred_branch_target_cmt_r;
  assign io_pred_pc_cmt = io_pred_pc_cmt_r;
  assign io_pred_real_jump_cmt = io_pred_real_jump_cmt_r;
  assign io_pred_br_type_cmt = io_pred_br_type_cmt_r;
  assign io_csr_addr_cmt = io_csr_addr_cmt_r;
  assign io_csr_wdata_cmt = io_csr_wdata_cmt_r;
  assign io_csr_we_cmt = io_csr_we_cmt_r;
  assign io_rob_index_cmt_0 = r_1_0;
  assign io_badv_cmt = io_badv_cmt_r;
  assign io_exception_cmt = io_exception_cmt_r;
  assign io_is_eret_cmt = io_is_eret_cmt_r;
  assign io_idle_en_cmt = io_idle_en_cmt_r;
  assign io_is_ucread_cmt_0 = r_8_0;
  assign io_is_ucread_cmt_1 = r_8_1;
  assign io_rd_cmt_0 = r_3_0;
  assign io_rd_cmt_1 = r_3_1;
  assign io_rf_wdata_cmt_0 = r_7_0;
  assign io_rf_wdata_cmt_1 = r_7_1;
  assign io_branch_target_cmt = io_branch_target_cmt_r;
  assign io_pc_cmt_0 = r_6_0;
  assign io_pc_cmt_1 = r_6_1;
  assign io_csr_diff_addr_cmt_0 = r_9_0;
  assign io_csr_diff_addr_cmt_1 = r_9_1;
  assign io_csr_diff_wdata_cmt_0 = r_10_0;
  assign io_csr_diff_wdata_cmt_1 = r_10_1;
  assign io_csr_diff_we_cmt_0 = r_11_0;
  assign io_csr_diff_we_cmt_1 = r_11_1;
  assign io_inst_cmt_0 = r_15_0;
  assign io_inst_cmt_1 = r_15_1;
  assign io_predict_fail_stat_0 = r_12_0;
  assign io_predict_fail_stat_1 = r_12_1;
  assign io_br_type_stat_0 = r_13_0;
  assign io_br_type_stat_1 = r_13_1;
  assign io_is_br_stat_0 = r_14_0;
  assign io_is_br_stat_1 = r_14_1;
endmodule

