#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000016543f1acb0 .scope module, "SRAM_TB" "SRAM_TB" 2 11;
 .timescale -9 -12;
L_0000016543f6a370 .functor AND 1, v0000016543fb2050_0, v0000016543fb2410_0, C4<1>, C4<1>;
v0000016543fb2370_0 .net *"_ivl_0", 0 0, L_0000016543f6a370;  1 drivers
o0000016543f6f2e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000016543fb2690_0 name=_ivl_2
v0000016543fb2eb0_0 .var "addr", 15 0;
v0000016543fb2af0_0 .var "clk", 0 0;
v0000016543fb2050_0 .var "cs", 0 0;
RS_0000016543f6f138 .resolv tri, L_0000016543fb20f0, L_0000016543fb2550;
v0000016543fb2f50_0 .net8 "data", 7 0, RS_0000016543f6f138;  2 drivers
v0000016543fb2a50_0 .var "din", 7 0;
v0000016543fb24b0_0 .var "o_en", 0 0;
v0000016543fb2410_0 .var "wr_en", 0 0;
L_0000016543fb20f0 .functor MUXZ 8, o0000016543f6f2e8, v0000016543fb2a50_0, L_0000016543f6a370, C4<>;
S_0000016543f1ae40 .scope module, "sram_inst" "SINGLEPORT_SRAM_SYN" 2 56, 3 8 0, S_0000016543f1acb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "i_address";
    .port_info 2 /INPUT 1 "i_cs";
    .port_info 3 /INPUT 1 "i_wr_en";
    .port_info 4 /INPUT 1 "i_o_en";
    .port_info 5 /INOUT 8 "io_data";
P_0000016543f32fc0 .param/l "ADDR_WIDTH" 0 3 9, +C4<00000000000000000000000000010000>;
P_0000016543f32ff8 .param/l "DATA_WIDTH" 0 3 10, +C4<00000000000000000000000000001000>;
P_0000016543f33030 .param/l "RAM_DEPTH" 0 3 11, +C4<000000000000000000000000000000010000000000000000>;
L_0000016543f6a0d0 .functor AND 1, v0000016543fb2050_0, L_0000016543fb2910, C4<1>, C4<1>;
L_0000016543f6a140 .functor AND 1, L_0000016543f6a0d0, v0000016543fb24b0_0, C4<1>, C4<1>;
v0000016543f198a0_0 .net *"_ivl_1", 0 0, L_0000016543fb2910;  1 drivers
v0000016543f18a00_0 .net *"_ivl_2", 0 0, L_0000016543f6a0d0;  1 drivers
v0000016543f177b0_0 .net *"_ivl_4", 0 0, L_0000016543f6a140;  1 drivers
o0000016543f6f018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000016543f329d0_0 name=_ivl_6
v0000016543f32a70_0 .net "clk", 0 0, v0000016543fb2af0_0;  1 drivers
v0000016543f32b10_0 .net "i_address", 15 0, v0000016543fb2eb0_0;  1 drivers
v0000016543f32bb0_0 .net "i_cs", 0 0, v0000016543fb2050_0;  1 drivers
v0000016543f32c50_0 .net "i_o_en", 0 0, v0000016543fb24b0_0;  1 drivers
v0000016543f32cf0_0 .net "i_wr_en", 0 0, v0000016543fb2410_0;  1 drivers
v0000016543f32d90_0 .net8 "io_data", 7 0, RS_0000016543f6f138;  alias, 2 drivers
v0000016543f64820_0 .var "r_data_out", 7 0;
v0000016543fb2230 .array "r_mem", 65535 0, 7 0;
E_0000016543f67e60 .event posedge, v0000016543f32a70_0;
L_0000016543fb2910 .reduce/nor v0000016543fb2410_0;
L_0000016543fb2550 .functor MUXZ 8, o0000016543f6f018, v0000016543f64820_0, L_0000016543f6a140, C4<>;
    .scope S_0000016543f1ae40;
T_0 ;
    %wait E_0000016543f67e60;
    %load/vec4 v0000016543f32bb0_0;
    %load/vec4 v0000016543f32cf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000016543f32d90_0;
    %load/vec4 v0000016543f32b10_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016543fb2230, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000016543f32bb0_0;
    %load/vec4 v0000016543f32cf0_0;
    %nor/r;
    %and;
    %load/vec4 v0000016543f32c50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000016543f32b10_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000016543fb2230, 4;
    %assign/vec4 v0000016543f64820_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000016543f32b10_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v0000016543fb2230, 4;
    %load/vec4 v0000016543f32b10_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000016543fb2230, 0, 4;
    %load/vec4 v0000016543f64820_0;
    %assign/vec4 v0000016543f64820_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000016543f1acb0;
T_1 ;
    %vpi_call 2 22 "$dumpfile", "SRAM.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000016543f1acb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016543fb2af0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000016543f1acb0;
T_3 ;
    %delay 10000, 0;
    %load/vec4 v0000016543fb2af0_0;
    %inv;
    %store/vec4 v0000016543fb2af0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000016543f1acb0;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000016543fb2eb0_0, 0, 16;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000016543fb2a50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000016543fb2410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016543fb24b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016543fb2050_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 65536, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20000, 0;
    %load/vec4 v0000016543fb2eb0_0;
    %addi 1, 0, 16;
    %store/vec4 v0000016543fb2eb0_0, 0, 16;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000016543fb2410_0, 0, 1;
    %pushi/vec4 65536, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 20000, 0;
    %load/vec4 v0000016543fb2eb0_0;
    %subi 1, 0, 16;
    %store/vec4 v0000016543fb2eb0_0, 0, 16;
    %load/vec4 v0000016543fb2a50_0;
    %addi 1, 0, 8;
    %store/vec4 v0000016543fb2a50_0, 0, 8;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %delay 50000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SRAM_TB.v";
    "./SINGLEPORT_SRAM_SYN.v";
