# JK flip flop implement

Verilog implementation of basic "JK flip flop" with "reset"
positive edge triggered(clock)
Programmed in EDAplayground
