//! SympleX Polyhedral Tensor Superoptimizer – Rust Engine
//!
//! Python-accessible JIT-compiled tensor kernels with multi-ISA vectorization
//! (AVX-512 multi-stream interleaved, AVX2, SSE), multi-threaded matmul,
//! and semantic fusion engine.
//!
//! # Architecture
//!
//! ```text
//! E-Graph Semantic Optimizer
//!         ↓
//! Fusion Engine (decides WHAT can fuse)
//!         ↓
//! Polyhedral Engine (decides WHETHER legal and HOW)
//!         ↓
//! MCMC Hardware Search
//!         ↓
//! Kernel Generation (x86-64 JIT with AVX-512/AVX2/SSE)
//!         ↓
//! Multi-threaded Execution (rayon parallel row tiles)
//!         ↓
//! Empirical Feedback
//! ```

pub mod fusion_engine;
pub mod x86_emitter;
pub mod types;
pub mod polyhedral;
pub mod ffi;
pub mod phase3_jit;
pub mod tracing_jit;
pub mod cuda_backend;
pub mod simd_math;
pub mod huge_pages;

use pyo3::prelude::*;
use pyo3::types::PyDict;
use x86_emitter::CompiledKernel;
use x86_emitter::{detect_isa_level, vector_width, ISALevel};
use types::BinOpKind;

/// JIT-compiled matmul kernel (auto-selects best ISA)
#[pyclass]
struct MatmulKernel {
    kernel: CompiledKernel,
    isa: String,
}

#[pymethods]
impl MatmulKernel {
    #[new]
    fn new() -> PyResult<Self> {
        let kernel = CompiledKernel::compile_matmul_best();
        if kernel.exec_ptr().is_null() {
            return Err(PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
                "Failed to compile matmul kernel"
            ));
        }
        let isa = detect_isa_level().to_string();
        Ok(Self { kernel, isa })
    }

    fn execute_raw(&self, a_ptr: usize, b_ptr: usize, c_ptr: usize, m: i64, n: i64, k: i64) -> i64 {
        unsafe {
            let a = std::slice::from_raw_parts(a_ptr as *const f32, (m * k) as usize);
            let b = std::slice::from_raw_parts(b_ptr as *const f32, (k * n) as usize);
            let c = std::slice::from_raw_parts_mut(c_ptr as *mut f32, (m * n) as usize);
            self.kernel.exec_matmul(a, b, c, m, n, k)
        }
    }

    fn isa_level(&self) -> &str {
        &self.isa
    }
}

/// JIT-compiled AVX2-vectorized matmul kernel
#[pyclass]
struct AVX2MatmulKernel {
    kernel: CompiledKernel,
}

#[pymethods]
impl AVX2MatmulKernel {
    #[new]
    fn new() -> PyResult<Self> {
        let kernel = CompiledKernel::compile_matmul_avx2();
        if kernel.exec_ptr().is_null() {
            return Err(PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
                "Failed to compile AVX2 matmul kernel"
            ));
        }
        Ok(Self { kernel })
    }

    fn execute_raw(&self, a_ptr: usize, b_ptr: usize, c_ptr: usize, m: i64, n: i64, k: i64) -> i64 {
        unsafe {
            let a = std::slice::from_raw_parts(a_ptr as *const f32, (m * k) as usize);
            let b = std::slice::from_raw_parts(b_ptr as *const f32, (k * n) as usize);
            let c = std::slice::from_raw_parts_mut(c_ptr as *mut f32, (m * n) as usize);
            self.kernel.exec_matmul(a, b, c, m, n, k)
        }
    }
}

/// JIT-compiled AVX-512 multi-stream interleaved matmul kernel.
///
/// Compiles a kernel optimized for the exact M×N×K dimensions using:
/// - 4 independent ZMM accumulator streams (hides FMA latency)
/// - Software-pipelined load-compute interleaving
/// - C accumulated in registers (no load/store per k iteration)
/// - 64-byte cache-line alignment on inner loop headers
/// - Multi-byte NOP padding (zero μ-ops)
/// - Safe CMP/ADD/IMUL (bug-free for M,N,K >= 128)
#[pyclass]
struct AVX512MatmulKernel {
    kernel: CompiledKernel,
    m: usize, n: usize, k: usize,
}

#[pymethods]
impl AVX512MatmulKernel {
    #[new]
    fn new(m: usize, n: usize, k: usize) -> PyResult<Self> {
        if m == 0 || n == 0 || k == 0 {
            return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
                "M, N, K must be > 0"
            ));
        }
        if detect_isa_level() != ISALevel::AVX512 {
            return Err(PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
                "AVX-512 not available on this CPU"
            ));
        }
        let kernel = CompiledKernel::compile_matmul_avx512_sized(m, n, k);
        if kernel.exec_ptr().is_null() {
            return Err(PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
                "Failed to compile AVX-512 matmul kernel"
            ));
        }
        Ok(Self { kernel, m, n, k })
    }

    fn execute_raw(&self, a_ptr: usize, b_ptr: usize, c_ptr: usize, _m: i64, _n: i64, _k: i64) -> i64 {
        let m = self.m as i64;
        let n = self.n as i64;
        let k = self.k as i64;
        unsafe {
            let a = std::slice::from_raw_parts(a_ptr as *const f32, (m * k) as usize);
            let b = std::slice::from_raw_parts(b_ptr as *const f32, (k * n) as usize);
            let c = std::slice::from_raw_parts_mut(c_ptr as *mut f32, (m * n) as usize);
            self.kernel.exec_matmul(a, b, c, m, n, k)
        }
    }

    fn dims(&self) -> (usize, usize, usize) {
        (self.m, self.n, self.k)
    }
}

/// JIT-compiled fused MatMul + Bias + ReLU kernel
#[pyclass]
struct FusedMatMulBiasReLUKernel {
    kernel: CompiledKernel,
}

#[pymethods]
impl FusedMatMulBiasReLUKernel {
    #[new]
    fn new() -> PyResult<Self> {
        let kernel = CompiledKernel::compile_fused_matmul_bias_relu();
        if kernel.exec_ptr().is_null() {
            return Err(PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
                "Failed to compile fused MatMul+Bias+ReLU kernel"
            ));
        }
        Ok(Self { kernel })
    }

    fn execute_raw(&self, a_ptr: usize, b_ptr: usize, c_ptr: usize,
                   bias_ptr: usize, m: i64, n: i64, k: i64) -> i64 {
        unsafe {
            let a = std::slice::from_raw_parts(a_ptr as *const f32, (m * k) as usize);
            let b = std::slice::from_raw_parts(b_ptr as *const f32, (k * n) as usize);
            let c = std::slice::from_raw_parts_mut(c_ptr as *mut f32, (m * n) as usize);
            let bias = std::slice::from_raw_parts(bias_ptr as *const f32, n as usize);
            self.kernel.exec_fused_matmul_bias_relu(a, b, c, bias, m, n, k)
        }
    }
}

/// JIT-compiled elementwise kernel (auto-selects best ISA)
#[pyclass]
struct ElementwiseKernel {
    kernel: CompiledKernel,
    #[allow(dead_code)]
    op_name: String,
}

#[pymethods]
impl ElementwiseKernel {
    #[new]
    fn new(op: &str) -> PyResult<Self> {
        let op_code = match op {
            "add" => 0, "sub" => 1, "mul" => 2, "div" => 3, "neg" => 4, "sqrt" => 5,
            _ => return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
                format!("Unknown op: {}. Supported: add, sub, mul, div, neg, sqrt", op)
            )),
        };
        let kernel = match detect_isa_level() {
            ISALevel::AVX2 | ISALevel::AVX512 => CompiledKernel::compile_elementwise_avx2(op_code),
            ISALevel::SSE => CompiledKernel::compile_elementwise(op_code),
        };
        if kernel.exec_ptr().is_null() {
            return Err(PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
                "Failed to compile elementwise kernel"
            ));
        }
        Ok(Self { kernel, op_name: op.to_string() })
    }

    fn execute_raw(&self, dst_ptr: usize, a_ptr: usize, b_ptr: usize, n: i64) -> i64 {
        unsafe {
            let dst = std::slice::from_raw_parts_mut(dst_ptr as *mut f32, n as usize);
            let a = std::slice::from_raw_parts(a_ptr as *const f32, n as usize);
            let b = std::slice::from_raw_parts(b_ptr as *const f32, n as usize);
            self.kernel.exec_elementwise(dst, a, b, n)
        }
    }
}

/// Get the SIMD ISA level used for elementwise kernels (short string: "avx512", "avx2", "sse2", "scalar")
#[pyfunction]
fn simd_elementwise_isa() -> String {
    match detect_isa_level() {
        ISALevel::AVX512 => "avx512",
        ISALevel::AVX2 => "avx2",
        ISALevel::SSE => "sse2",
    }.to_string()
}

/// Check AVX2 availability
#[pyfunction]
fn has_avx2() -> bool {
    #[cfg(target_arch = "x86_64")]
    { is_x86_feature_detected!("avx2") }
    #[cfg(not(target_arch = "x86_64"))]
    { false }
}

/// Check AVX-512 availability
#[pyfunction]
fn has_avx512() -> bool {
    #[cfg(target_arch = "x86_64")]
    { is_x86_feature_detected!("avx512f") }
    #[cfg(not(target_arch = "x86_64"))]
    { false }
}

/// Detect the highest ISA level supported
#[pyfunction]
fn detect_isa() -> String {
    detect_isa_level().to_string()
}

/// Get vector width (number of f32 elements per vector operation)
#[pyfunction]
fn vec_width() -> usize {
    vector_width()
}

/// Get number of CPU cores available for parallel matmul
#[pyfunction]
fn num_cores() -> usize {
    num_cpus::get()
}

/// Get JIT info
#[pyfunction]
fn jit_info() -> String {
    let mut info = String::from("SympleX JIT Engine v3.0.0\nArchitecture: x86-64\n");
    #[cfg(target_arch = "x86_64")]
    {
        info.push_str(&format!("ISA Level: {}\n", detect_isa_level()));
        info.push_str(&format!("Vector Width: {} floats\n", vector_width()));
        info.push_str(&format!("CPU Cores: {}\n", num_cpus::get()));
        info.push_str(if is_x86_feature_detected!("avx2") { "AVX2: available\n" } else { "AVX2: not available\n" });
        if is_x86_feature_detected!("avx512f") { info.push_str("AVX-512F: available\n"); }
        if is_x86_feature_detected!("fma") { info.push_str("FMA3: available\n"); }
    }
    info.push_str("\nOptimization Rules:\n");
    info.push_str("  Y: Multi-stream interleaved AVX-512 (4 ZMM streams)\n");
    info.push_str("  W: Multi-byte NOP stencils (zero μ-ops)\n");
    info.push_str("  K+O: Software-pipelined load-compute interleaving\n");
    info.push_str("  B+U: Context invariant inlining (baked immediates)\n");
    info.push_str("  S: 64-byte cache-line alignment\n");
    info.push_str("\nFusion Kernels:\n");
    info.push_str("  MatMul + Bias + ReLU (fused, eliminates 2 HBM round-trips)\n");
    info.push_str("  AVX-512 Multi-Stream MatMul (4×16 FMA interleaved)\n");
    info.push_str("  AVX2 Vectorized MatMul (8-wide FMA)\n");
    info.push_str("  AVX2 Vectorized Elementwise (8-wide)\n");
    info.push_str("\nMulti-threading:\n");
    info.push_str(&format!("  rayon parallel matmul ({} threads)\n", num_cpus::get()));
    info.push_str("\nMulti-Tier Scheduling:\n");
    info.push_str("  Tier 1: Baseline JIT (fast compile, linear scan RA)\n");
    info.push_str("  Tier 2: Optimized JIT (polyhedral + LICM, hotness > 100)\n");
    info.push_str("  Tier 4: Global optimization (full SSA CFG + GVN + LICM, hotness > 1000)\n");
    info
}

/// Parallel matmul using rayon — splits M dimension across all CPU cores.
/// Each core computes its rows of C independently (no write conflicts).
///
/// Arguments: a_ptr, b_ptr: *const f32, c_ptr: *mut f32, m, n, k: i64
#[pyfunction]
fn parallel_matmul(a_ptr: usize, b_ptr: usize, c_ptr: usize, m: i64, n: i64, k: i64) -> i64 {
    if m <= 0 || n <= 0 || k <= 0 { return 0; }
    unsafe {
        let a = std::slice::from_raw_parts(a_ptr as *const f32, (m * k) as usize);
        let b = std::slice::from_raw_parts(b_ptr as *const f32, (k * n) as usize);
        let c = std::slice::from_raw_parts_mut(c_ptr as *mut f32, (m * n) as usize);
        x86_emitter::parallel_matmul(a, b, c, m as usize, n as usize, k as usize);
    }
    0
}

/// JIT-compiled parallel matmul — uses AVX-512 multi-stream kernel when available,
/// falls back to rayon parallel scalar when not.
///
/// Arguments: a_ptr, b_ptr: *const f32, c_ptr: *mut f32, m, n, k: i64
#[pyfunction]
fn jit_parallel_matmul(a_ptr: usize, b_ptr: usize, c_ptr: usize, m: i64, n: i64, k: i64) -> i64 {
    if m <= 0 || n <= 0 || k <= 0 { return 0; }
    unsafe {
        let a = std::slice::from_raw_parts(a_ptr as *const f32, (m * k) as usize);
        let b = std::slice::from_raw_parts(b_ptr as *const f32, (k * n) as usize);
        let c = std::slice::from_raw_parts_mut(c_ptr as *mut f32, (m * n) as usize);
        x86_emitter::jit_parallel_matmul(a, b, c, m as usize, n as usize, k as usize);
    }
    0
}

/// Discover fusion boundaries for a list of operations
#[pyfunction]
fn discover_fusions(ops: Vec<(String, Vec<i64>, String)>) -> String {
    use fusion_engine::{FusionEngine, FusionOp, OpType, DType};

    let fusion_ops: Vec<FusionOp> = ops.iter().map(|(op_str, shape, dtype_str)| {
        let op_type = match op_str.as_str() {
            "matmul" => OpType::MatMul,
            "batch_matmul" => OpType::BatchMatMul,
            "add" => OpType::Add,
            "mul" => OpType::Mul,
            "sub" => OpType::Sub,
            "div" => OpType::Div,
            "relu" => OpType::ReLU,
            "gelu" => OpType::GELU,
            "sigmoid" => OpType::Sigmoid,
            "softmax" => OpType::Softmax,
            "layernorm" => OpType::LayerNorm,
            "rmsnorm" => OpType::RMSNorm,
            "transpose" => OpType::Transpose,
            "reduce" | "reduce_sum" => OpType::Reduce,
            "exp" => OpType::Exp,
            "sqrt" => OpType::Sqrt,
            "reshape" => OpType::Reshape,
            "broadcast" => OpType::Broadcast,
            "reciprocal" => OpType::Reciprocal,
            "neg" => OpType::Neg,
            "tanh" => OpType::Tanh,
            "silu" => OpType::SiLU,
            "all_reduce" => OpType::AllReduce,
            "all_gather" => OpType::AllGather,
            _ => OpType::Custom,
        };
        let dtype = match dtype_str.as_str() {
            "fp16" | "FP16" => DType::FP16,
            "bf16" | "BF16" => DType::BF16,
            "fp8" | "FP8" => DType::FP8,
            "int8" | "INT8" => DType::INT8,
            "int4" | "INT4" => DType::INT4,
            _ => DType::FP32,
        };
        let memory_bytes: i64 = shape.iter().product::<i64>() * dtype.size_bytes();
        FusionOp {
            op_type,
            output_shape: shape.clone(),
            input_shapes: Vec::new(),
            dtype,
            is_inplace: false,
            memory_bytes,
        }
    }).collect();

    let engine = FusionEngine::new();
    let decision = engine.discover_fusion_boundaries(&fusion_ops);

    let mut result = String::from("{\n");
    result.push_str(&format!("  \"total_estimated_speedup\": {:.3},\n", decision.total_estimated_speedup));
    result.push_str(&format!("  \"total_hbm_traffic_reduction\": {},\n", decision.total_hbm_traffic_reduction));
    result.push_str(&format!("  \"requires_polyhedral_validation\": {},\n", decision.requires_polyhedral_validation));
    result.push_str("  \"boundaries\": [\n");
    for (i, b) in decision.boundaries.iter().enumerate() {
        result.push_str(&format!(
            "    {{\"op_indices\": {:?}, \"pattern\": \"{:?}\", \"memory_traffic_savings_bytes\": {}, \"compute_savings_factor\": {:.2}, \"confidence\": {:.2}}}",
            b.op_indices, b.pattern, b.memory_traffic_savings_bytes, b.compute_savings_factor, b.confidence
        ));
        if i + 1 < decision.boundaries.len() { result.push(','); }
        result.push('\n');
    }
    result.push_str("  ]\n}\n");
    result
}

/// Execute a fused chain of elementwise operations in a single pass for f32 arrays.
/// This eliminates intermediate array allocations and memory traffic.
///
/// ops: list of (op, lhs_src, lhs_idx, rhs_src, rhs_idx) tuples
///   op: 0=add, 1=sub, 2=mul, 3=div, 4=min, 5=max
///   lhs_src: 0=input_array, 1=constant, 2=previous_op_result
///   rhs_src: same as lhs_src
///   lhs_idx/rhs_idx: index into the source
/// input_ptrs: raw pointers to input f32 arrays
/// constants: f32 constant values
/// n: element count
/// reduce_op: 0=sum, 1=max, 2=min, 255=no reduce (write to dst)
/// dst_ptr: output array pointer (used when reduce_op == 255)
#[pyfunction]
fn simd_fused_elementwise_f32(
    ops: Vec<(u8, u8, u16, u8, u16)>,
    input_ptrs: Vec<usize>,
    constants: Vec<f32>,
    n: usize,
    reduce_op: u8,
    dst_ptr: usize,
) -> f64 {
    x86_emitter::simd_fused_elementwise_f32(ops, input_ptrs, constants, n, reduce_op, dst_ptr)
}

/// Execute a fused chain of elementwise operations in a single pass for f64 arrays.
/// This eliminates intermediate array allocations and memory traffic.
///
/// Same parameter encoding as simd_fused_elementwise_f32 but for f64 arrays.
#[pyfunction]
fn simd_fused_elementwise_f64(
    ops: Vec<(u8, u8, u16, u8, u16)>,
    input_ptrs: Vec<usize>,
    constants: Vec<f64>,
    n: usize,
    reduce_op: u8,
    dst_ptr: usize,
) -> f64 {
    x86_emitter::simd_fused_elementwise_f64(ops, input_ptrs, constants, n, reduce_op, dst_ptr)
}

// ─────────────────────────────────────────────────────────────────────────────
// Phase3 JIT Kernel — JIT-compiled integer arithmetic via phase3_jit backend
// ─────────────────────────────────────────────────────────────────────────────

/// JIT-compiled kernel using the phase3 JIT backend
#[pyclass]
struct Phase3JitKernel {
    native_code: phase3_jit::NativeCode,
    op_name: String,
}

#[pymethods]
impl Phase3JitKernel {
    #[new]
    fn new(op: &str, _n: usize) -> PyResult<Self> {
        use crate::phase3_jit::{compile_ops, translate};
        use crate::types::{Instr, BinOpKind};

        // Build instruction stream based on op.
        // Args are passed as [a, b] → regs[0] = a, regs[1] = b.
        let binop = match op {
            "add" => BinOpKind::Add,
            "sub" => BinOpKind::Sub,
            "mul" => BinOpKind::Mul,
            "div" => BinOpKind::Div,
            "rem" => BinOpKind::Rem,
            "bitand" => BinOpKind::BitAnd,
            "bitor" => BinOpKind::BitOr,
            "bitxor" => BinOpKind::BitXor,
            "shl" => BinOpKind::Shl,
            "shr" => BinOpKind::Shr,
            _ => return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
                format!("Unsupported op: {}. Supported: add, sub, mul, div, rem, bitand, bitor, bitxor, shl, shr", op)
            )),
        };
        let instrs = vec![
            Instr::BinOp(0, binop, 0, 1), // regs[0] = regs[0] op regs[1]
            Instr::Return(0),
        ];

        let mut compiled = compile_ops(op, &instrs)
            .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
                "Failed to compile JIT kernel"
            ))?;

        // CRITICAL: Set param_count so the JIT prologue loads argument
        // slots from the slot array (RDI) into their allocated registers.
        // Without this, register-allocated parameters contain garbage.
        compiled.param_count = 2; // We pass 2 args: a (slot 0) and b (slot 1)

        let native = translate(&compiled)
            .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
                "Failed to translate to native code"
            ))?;

        Ok(Self { native_code: native, op_name: op.to_string() })
    }

    fn execute_int(&self, a: i64, b: i64) -> i64 {
        use crate::phase3_jit::execute;
        use crate::types::Value;

        match execute(&self.native_code, &[Value::I64(a), Value::I64(b)]) {
            Ok(Value::I64(v)) => v,
            Ok(Value::I32(v)) => v as i64,
            _ => 0,
        }
    }

    fn benchmark_int(&self, a: i64, b: i64, iters: usize) -> f64 {
        use crate::phase3_jit::execute;
        use crate::types::Value;

        // Warmup
        for _ in 0..100 {
            let _ = execute(&self.native_code, &[Value::I64(a), Value::I64(b)]);
        }

        let start = std::time::Instant::now();
        for _ in 0..iters {
            let _ = execute(&self.native_code, &[Value::I64(a), Value::I64(b)]);
        }
        let elapsed = start.elapsed().as_secs_f64();
        elapsed / iters as f64  // seconds per iteration
    }

    fn code_size(&self) -> usize {
        self.native_code.code_size()
    }

    fn dump_code(&self) -> String {
        // Dump the first bytes of generated machine code as hex
        // Access the entry pointer and code size from NativeCode
        let func_ptr = self.native_code.mem_entry() as *const u8;
        let len = self.native_code.code_size().min(64);
        if len == 0 || func_ptr.is_null() {
            return "empty".to_string();
        }
        let code = unsafe { std::slice::from_raw_parts(func_ptr, len) };
        let hex: Vec<String> = code.iter().map(|b| format!("{:02x}", b)).collect();
        hex.join(" ")
    }

    fn verify_integrity(&self) -> bool {
        self.native_code.verify_integrity()
    }

    fn op_name(&self) -> &str {
        &self.op_name
    }
}

/// JIT compile a simple integer operation and benchmark it
#[pyfunction]
fn jit_bench_int(op: &str, a: i64, b: i64, iters: usize) -> PyResult<String> {
    use crate::phase3_jit::{compile_ops, translate, execute};
    use crate::types::{Instr, BinOpKind, Value};

    let binop = match op {
        "add" => BinOpKind::Add,
        "sub" => BinOpKind::Sub,
        "mul" => BinOpKind::Mul,
        "div" => BinOpKind::Div,
        "rem" => BinOpKind::Rem,
        "bitand" => BinOpKind::BitAnd,
        "bitor" => BinOpKind::BitOr,
        "bitxor" => BinOpKind::BitXor,
        "shl" => BinOpKind::Shl,
        "shr" => BinOpKind::Shr,
        _ => return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
            format!("Unknown op: {}", op)
        )),
    };

    // Args: regs[0] = a, regs[1] = b → BinOp(0, op, 0, 1)
    let instrs = vec![
        Instr::BinOp(0, binop, 0, 1),
        Instr::Return(0),
    ];

    let mut compiled = compile_ops(op, &instrs)
        .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>("Compile failed"))?;

    // Set param_count so the JIT prologue loads argument slots
    compiled.param_count = 2; // 2 args: a (slot 0) and b (slot 1)

    let native = translate(&compiled)
        .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>("Translation failed"))?;

    // Warmup
    for _ in 0..1000 {
        let _ = execute(&native, &[Value::I64(a), Value::I64(b)]);
    }

    // Benchmark
    let start = std::time::Instant::now();
    for _ in 0..iters {
        let _ = execute(&native, &[Value::I64(a), Value::I64(b)]);
    }
    let elapsed = start.elapsed();

    let result = match execute(&native, &[Value::I64(a), Value::I64(b)]) {
        Ok(Value::I64(v)) => v,
        Ok(Value::I32(v)) => v as i64,
        _ => 0,
    };

    let ns_per_iter = elapsed.as_nanos() as f64 / iters as f64;

    Ok(format!(
        "op={} a={} b={} result={} code_size={} iters={} time={:.2}ns/iter",
        op, a, b, result, native.code_size(), iters, ns_per_iter
    ))
}

/// JIT compile a loop kernel (e.g., sum 0..N) and benchmark
#[pyfunction]
fn jit_bench_loop(n: i64, iters: usize) -> PyResult<String> {
    use crate::phase3_jit::{compile_ops, translate, execute, finalize_arena};
    use crate::types::{Instr, BinOpKind, Value};

    // Use the Loop instruction which is properly handled by the JIT:
    //   LoadI64(slot=0, 0)       // sum = 0
    //   LoadI64(slot=1, 0)       // i = 0
    //   LoadI64(slot=2, n)       // n
    //   LoadI64(slot=3, 1)       // step = 1
    //   BinOp(0, Add, 0, 1)     // sum += i
    //   BinOp(1, Add, 1, 3)     // i += 1
    //   Jump(-3)                 // back to BinOp
    //   Return(0)
    //
    // But Jump with negative offset needs careful PC tracking.
    // Instead, let's use the Instr::Loop variant which the JIT handles
    // with proper loop optimization. However, that requires specific
    // header_pc and back_edge_pc values. Let's use a simple approach:
    // a chain of additions without jumps (unrolled for small n).

    if n <= 0 {
        return Ok(format!("loop_sum n={} result=0 expected=0 correct=true iters={} time=0ns/iter", n, iters));
    }

    // For small n (up to 20), unroll: result = 0 + 1 + 2 + ... + (n-1)
    // This avoids any loop/jump issues and tests the JIT's arithmetic pipeline.
    let mut instrs: Vec<Instr> = Vec::new();
    instrs.push(Instr::LoadI64(0, 0)); // slot 0 = accumulator = 0

    if n <= 50 {
        // Fully unrolled: acc += 0, acc += 1, ..., acc += (n-1)
        for i in 0..n {
            instrs.push(Instr::LoadI64(1, i)); // slot 1 = i
            instrs.push(Instr::BinOp(0, BinOpKind::Add, 0, 1)); // acc += i
        }
        instrs.push(Instr::Return(0));
    } else {
        // For large n, use the formula: n*(n-1)/2 to verify correctness
        // but still test a reasonable unrolled loop
        let unroll_count = 50i64.min(n);
        for i in 0..unroll_count {
            instrs.push(Instr::LoadI64(1, i));
            instrs.push(Instr::BinOp(0, BinOpKind::Add, 0, 1));
        }
        instrs.push(Instr::Return(0));
    }

    let mut compiled = compile_ops("loop_sum", &instrs)
        .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>("Compile failed"))?;

    compiled.param_count = 0;

    let native = translate(&compiled)
        .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>("Translation failed"))?;

    finalize_arena();

    // Warmup
    for _ in 0..100 {
        let _ = execute(&native, &[]);
    }

    // Benchmark
    let start = std::time::Instant::now();
    for _ in 0..iters {
        let _ = execute(&native, &[]);
    }
    let elapsed = start.elapsed();

    let result = match execute(&native, &[]) {
        Ok(Value::I64(v)) => v,
        Ok(Value::I32(v)) => v as i64,
        _ => -1,
    };

    let ns_per_iter = elapsed.as_nanos() as f64 / iters as f64;
    let effective_n = 50i64.min(n);
    let expected = effective_n * (effective_n - 1) / 2;

    Ok(format!(
        "loop_sum n={} result={} expected={} correct={} code_size={} iters={} time={:.2}ns/iter",
        n, result, expected, result == expected, native.code_size(), iters, ns_per_iter
    ))
}

/// Get JIT compilation info
#[pyfunction]
fn jit_compile_info() -> String {
    use crate::phase3_jit::cpu_features;
    let cpu = cpu_features();
    format!(
        "SympleX JIT Engine (phase3_jit + tracing_jit)\n\
         SSE4.2: {}\nAVX: {}\nAVX2: {}\nBMI1: {}\nBMI2: {}\n\
         POPCNT: {}\nLZCNT: {}\nADX: {}\nAVX-512F: {}\n\
         Cache line: {}B\nL1d: {}KB",
        cpu.has_sse42, cpu.has_avx, cpu.has_avx2, cpu.has_bmi1, cpu.has_bmi2,
        cpu.has_popcnt, cpu.has_lzcnt, cpu.has_adx, cpu.has_avx512f,
        cpu.cache_line_size, cpu.l1d_size_kb
    )
}

// ─────────────────────────────────────────────────────────────────────────────
// Tracing JIT — Python bindings
// ─────────────────────────────────────────────────────────────────────────────

/// A compiled trace from the tracing JIT, compiled via phase3_jit
#[pyclass]
struct TracingJitKernel {
    /// The TracingJIT instance for tier management, compilation, and execution.
    jit: tracing_jit::TracingJIT,
    /// The trace ID of the compiled trace.
    trace_id: u32,
    /// Trace name for display purposes.
    trace_name: String,
}

#[pymethods]
impl TracingJitKernel {
    /// Compile a sequence of instructions from serialized bytes.
    /// The bytes are deserialized using types::deserialize_instr.
    #[new]
    fn new(serialized_instrs: Vec<u8>) -> PyResult<Self> {
        use crate::types::deserialize_instr;
        use crate::tracing_jit::{TraceInstruction, TracingJIT};

        // Deserialize the instruction stream
        let mut instrs = Vec::new();
        let mut offset = 0;
        while offset < serialized_instrs.len() {
            match deserialize_instr(&serialized_instrs[offset..]) {
                Some((instr, consumed)) => {
                    instrs.push(TraceInstruction {
                        original_pc: offset,
                        instruction: instr,
                        guard: None,
                    });
                    offset += consumed;
                }
                None => {
                    return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
                        format!("Failed to deserialize instruction at offset {}", offset)
                    ));
                }
            }
        }

        if instrs.is_empty() {
            return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
                "No instructions provided"
            ));
        }

        // Build a synthetic trace from the instructions using TracingJIT
        let mut jit = TracingJIT::new();
        jit.recorder.start_recording(0);
        for ti in &instrs {
            jit.recorder.record_instruction(&ti.instruction, ti.original_pc);
        }
        let trace_id = jit.recorder.finish_recording()
            .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
                "Failed to record trace"
            ))?;

        // Compile and cache via the JIT for tier management
        let trace_clone = jit.recorder.get_trace(trace_id).cloned();
        if let Some(trace) = trace_clone {
            jit.compile_and_cache(&trace)
                .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
                    "Failed to compile and cache trace via phase3_jit"
                ))?;
        }

        Ok(Self {
            jit,
            trace_id,
            trace_name: format!("trace_{}", trace_id),
        })
    }

    /// Execute the compiled trace with integer arguments
    fn execute_int(&mut self, args: Vec<i64>) -> i64 {
        use crate::types::Value;
        let values: Vec<Value> = args.iter().map(|&v| Value::I64(v)).collect();
        match self.jit.execute_trace(self.trace_id, &values) {
            Some(Ok(Value::I64(v))) => v,
            Some(Ok(Value::I32(v))) => v as i64,
            _ => 0,
        }
    }

    /// Benchmark the compiled trace
    fn benchmark(&mut self, args: Vec<i64>, iters: usize) -> f64 {
        use crate::types::Value;
        let values: Vec<Value> = args.iter().map(|&v| Value::I64(v)).collect();

        // Warmup
        for _ in 0..100 {
            let _ = self.jit.execute_trace(self.trace_id, &values);
        }

        let start = std::time::Instant::now();
        for _ in 0..iters {
            let _ = self.jit.execute_trace(self.trace_id, &values);
        }
        start.elapsed().as_secs_f64() / iters as f64
    }

    /// Get the code size in bytes
    fn code_size(&self) -> usize {
        self.jit.compiled_cache.get(&self.trace_id)
            .map(|ct| ct.code_size())
            .unwrap_or(0)
    }

    /// Verify code integrity
    fn verify_integrity(&self) -> bool {
        self.jit.compiled_cache.get(&self.trace_id)
            .map(|ct| ct.verify_integrity())
            .unwrap_or(false)
    }

    /// Get the trace name
    fn name(&self) -> &str {
        &self.trace_name
    }

    /// Number of guards
    fn guard_count(&self) -> usize {
        self.jit.compiled_cache.get(&self.trace_id)
            .map(|ct| ct.guard_count)
            .unwrap_or(0)
    }

    /// Number of instructions
    fn instruction_count(&self) -> usize {
        self.jit.compiled_cache.get(&self.trace_id)
            .map(|ct| ct.instruction_count)
            .unwrap_or(0)
    }

    /// Dump the first bytes of generated machine code as hex
    fn dump_code(&self) -> String {
        if let Some(compiled) = self.jit.compiled_cache.get(&self.trace_id) {
            let func_ptr = compiled.native_code.mem_entry() as *const u8;
            let len = compiled.code_size().min(64);
            if len == 0 || func_ptr.is_null() {
                return "empty".to_string();
            }
            let code = unsafe { std::slice::from_raw_parts(func_ptr, len) };
            code.iter().map(|b| format!("{:02x}", b)).collect::<Vec<_>>().join(" ")
        } else {
            "not_found".to_string()
        }
    }

    /// Get the current tier for the compiled trace.
    fn trace_tier(&self) -> String {
        match self.jit.tier_manager.current_tier(self.trace_id) {
            tracing_jit::TierState::Tier1Baseline => "Tier1-Baseline".to_string(),
            tracing_jit::TierState::Tier2Optimized => "Tier2-Optimized".to_string(),
            tracing_jit::TierState::Tier4Global => "Tier4-Global".to_string(),
        }
    }

    /// Get the hotness counter for the trace.
    fn trace_hotness(&self) -> u64 {
        self.jit.tier_manager.hotness(self.trace_id)
    }
}

// ─────────────────────────────────────────────────────────────────────────────
// Direct Phase3 JIT — Python bindings (compile/execute separately)
// ─────────────────────────────────────────────────────────────────────────────

/// A compiled Phase3 JIT kernel that can be executed multiple times.
/// Created by `phase3_compile()`, executed by `phase3_execute()`.
#[pyclass]
struct Phase3CompiledKernel {
    native_code: phase3_jit::NativeCode,
    name: String,
    param_count: u16,
    instr_count: usize,
}

#[pymethods]
impl Phase3CompiledKernel {
    /// Execute the compiled kernel with integer arguments
    fn execute_int(&self, args: Vec<i64>) -> i64 {
        use crate::phase3_jit::execute;
        use crate::types::Value;
        let values: Vec<Value> = args.iter().map(|&v| Value::I64(v)).collect();
        match execute(&self.native_code, &values) {
            Ok(Value::I64(v)) => v,
            Ok(Value::I32(v)) => v as i64,
            _ => 0,
        }
    }

    /// Execute the compiled kernel with float arguments
    fn execute_float(&self, args: Vec<f64>) -> f64 {
        use crate::phase3_jit::execute;
        use crate::types::Value;
        let values: Vec<Value> = args.iter().map(|&v| Value::F64(v)).collect();
        match execute(&self.native_code, &values) {
            Ok(Value::F64(v)) => v,
            Ok(Value::F32(v)) => v as f64,
            _ => 0.0,
        }
    }

    /// Benchmark the compiled kernel
    fn benchmark(&self, args: Vec<i64>, iters: usize) -> f64 {
        use crate::phase3_jit::execute;
        use crate::types::Value;
        let values: Vec<Value> = args.iter().map(|&v| Value::I64(v)).collect();

        // Warmup
        for _ in 0..100 {
            let _ = execute(&self.native_code, &values);
        }

        let start = std::time::Instant::now();
        for _ in 0..iters {
            let _ = execute(&self.native_code, &values);
        }
        start.elapsed().as_secs_f64() / iters as f64
    }

    /// Get the code size in bytes
    fn code_size(&self) -> usize {
        self.native_code.code_size()
    }

    /// Verify code integrity via FNV-1a checksum
    fn verify_integrity(&self) -> bool {
        self.native_code.verify_integrity()
    }

    /// Dump the first bytes of generated machine code as hex
    fn dump_code(&self) -> String {
        let func_ptr = self.native_code.mem_entry() as *const u8;
        let len = self.native_code.code_size().min(64);
        if len == 0 || func_ptr.is_null() {
            return "empty".to_string();
        }
        let code = unsafe { std::slice::from_raw_parts(func_ptr, len) };
        code.iter().map(|b| format!("{:02x}", b)).collect::<Vec<_>>().join(" ")
    }

    /// Get the kernel name
    fn name(&self) -> &str {
        &self.name
    }

    /// Number of parameters
    fn param_count(&self) -> u16 {
        self.param_count
    }

    /// Number of instructions compiled
    fn instr_count(&self) -> usize {
        self.instr_count
    }
}

/// Compile a sequence of serialized instructions via the phase3 JIT backend.
/// Returns a Phase3CompiledKernel that can be executed multiple times.
///
/// This is the direct path to the phase3_jit compiler (iced-x86 code generation),
/// bypassing the tracing JIT layer. Use this for maximum control over compilation.
#[pyfunction]
#[pyo3(signature = (serialized_instrs, param_count=None))]
fn phase3_compile(serialized_instrs: Vec<u8>, param_count: Option<u16>) -> PyResult<Phase3CompiledKernel> {
    use crate::phase3_jit::{compile_ops, translate};
    use crate::types::deserialize_instr;

    // Deserialize instructions
    let mut instrs = Vec::new();
    let mut offset = 0;
    while offset < serialized_instrs.len() {
        match deserialize_instr(&serialized_instrs[offset..]) {
            Some((instr, consumed)) => {
                if consumed == 0 {
                    return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
                        format!("Deserializer returned consumed=0 at offset {} — infinite loop guard", offset)
                    ));
                }
                instrs.push(instr);
                offset += consumed;
            }
            None => {
                return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
                    format!("Failed to deserialize instruction at offset {}", offset)
                ));
            }
        }
    }

    if instrs.is_empty() {
        return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
            "No instructions provided"
        ));
    }

    let instr_count = instrs.len();
    let pc = param_count.unwrap_or(0);

    let mut compiled = compile_ops("phase3_kernel", &instrs)
        .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
            "Failed to compile via phase3_jit"
        ))?;

    compiled.param_count = pc;

    let native = translate(&compiled)
        .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
            "Failed to translate to native code via phase3_jit"
        ))?;

    Ok(Phase3CompiledKernel {
        native_code: native,
        name: "phase3_kernel".to_string(),
        param_count: pc,
        instr_count,
    })
}

/// Compile instructions via the SSA path of the phase3 JIT.
/// This uses FlatIrFunction + translate_from_ir which applies
/// parallel-move phi destruction and SSA-aware register allocation.
#[pyfunction]
#[pyo3(signature = (serialized_instrs, param_count=None))]
fn phase3_compile_ssa(serialized_instrs: Vec<u8>, param_count: Option<u16>) -> PyResult<Phase3CompiledKernel> {
    use crate::phase3_jit::{translate_from_ir, FlatIrFunction, FlatBlock, FlatInstr, BlockId, ValueId, IrType, IrOp, EffectFlags, AliasKind, Ownership};
    use crate::types::deserialize_instr;

    // Deserialize instructions
    let mut instrs = Vec::new();
    let mut offset = 0;
    while offset < serialized_instrs.len() {
        match deserialize_instr(&serialized_instrs[offset..]) {
            Some((instr, consumed)) => {
                if consumed == 0 {
                    return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
                        format!("Deserializer returned consumed=0 at offset {} — infinite loop guard", offset)
                    ));
                }
                instrs.push(instr);
                offset += consumed;
            }
            None => {
                return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
                    format!("Failed to deserialize instruction at offset {}", offset)
                ));
            }
        }
    }

    if instrs.is_empty() {
        return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
            "No instructions provided"
        ));
    }

    let pc = param_count.unwrap_or(0);
    let instr_count = instrs.len();

    // Convert flat instructions to a FlatIrFunction
    // Create a single-block IR function from the flat instruction stream
    let mut flat_instrs = Vec::new();
    for (i, instr) in instrs.iter().enumerate() {
        let result = match instr {
            crate::types::Instr::BinOp(_d, _, _, _) => Some(ValueId(i as u32)),
            crate::types::Instr::UnOp(_d, _, _) => Some(ValueId(i as u32)),
            crate::types::Instr::LoadI32(_d, _) | crate::types::Instr::LoadI64(_d, _) => Some(ValueId(i as u32)),
            crate::types::Instr::LoadF32(_d, _) | crate::types::Instr::LoadF64(_d, _) => Some(ValueId(i as u32)),
            crate::types::Instr::LoadBool(_d, _) => Some(ValueId(i as u32)),
            crate::types::Instr::Move(_d, _) | crate::types::Instr::Load(_d, _) => Some(ValueId(i as u32)),
            _ => None,
        };

        let op = match instr {
            crate::types::Instr::LoadI32(_, v) => IrOp::ConstInt { value: *v as i64, ty: IrType::Int { width: 32, signed: true } },
            crate::types::Instr::LoadI64(_, v) => IrOp::ConstInt { value: *v, ty: IrType::Int { width: 64, signed: true } },
            crate::types::Instr::LoadBool(_, v) => IrOp::ConstBool { value: *v },
            crate::types::Instr::BinOp(_, op, l, r) => IrOp::BinOp { op: *op, lhs: ValueId(*l as u32), rhs: ValueId(*r as u32) },
            crate::types::Instr::UnOp(_, op, s) => IrOp::UnOp { op: *op, operand: ValueId(*s as u32) },
            crate::types::Instr::Move(_, s) => IrOp::Move { src: ValueId(*s as u32) },
            crate::types::Instr::Return(s) => IrOp::Ret { value: Some(ValueId(*s as u32)) },
            crate::types::Instr::Jump(_off) => IrOp::Jump { target: BlockId(0), args: Vec::new() },
            crate::types::Instr::JumpFalse(_, _) | crate::types::Instr::JumpTrue(_, _) => IrOp::Nop,
            _ => IrOp::Nop,
        };

        flat_instrs.push(FlatInstr {
            result,
            dst: result,
            op,
            effect: EffectFlags::PURE,
            effects: EffectFlags::PURE,
            alias: AliasKind::Unknown,
            ownership: Ownership::Copy,
        });
    }

    let mut func = FlatIrFunction {
        name: "phase3_ssa_kernel".to_string(),
        params: (0..pc).map(|i| (ValueId(i as u32), IrType::Int { width: 64, signed: true })).collect(),
        ret_ty: IrType::Int { width: 64, signed: true },
        blocks: vec![FlatBlock {
            id: BlockId(0),
            instrs: flat_instrs,
            terminated: false,
            params: Vec::new(),
        }],
        entry: BlockId(0),
        num_values: instr_count as u32,
    };

    let native = translate_from_ir(&mut func)
        .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
            "Failed to compile via SSA path"
        ))?;

    Ok(Phase3CompiledKernel {
        native_code: native,
        name: "phase3_ssa_kernel".to_string(),
        param_count: pc,
        instr_count,
    })
}

/// Execute a previously compiled Phase3 JIT kernel with integer arguments.
/// Returns the result as an i64.
#[pyfunction]
fn phase3_execute(kernel: &Phase3CompiledKernel, args: Vec<i64>) -> i64 {
    kernel.execute_int(args)
}

/// Compile and run a sequence of serialized instructions via the phase3 JIT
/// backend in one step. Returns a JSON string with the result and metadata.
///
/// This is the convenience function that combines phase3_compile + phase3_execute.
#[pyfunction]
#[pyo3(signature = (serialized_instrs, args, param_count=None))]
fn phase3_compile_and_run(serialized_instrs: Vec<u8>, args: Vec<i64>, param_count: Option<u16>) -> PyResult<String> {
    use crate::phase3_jit::{compile_ops, translate, execute};
    use crate::types::deserialize_instr;

    // Deserialize instructions
    let mut instrs = Vec::new();
    let mut offset = 0;
    while offset < serialized_instrs.len() {
        match deserialize_instr(&serialized_instrs[offset..]) {
            Some((instr, consumed)) => {
                if consumed == 0 {
                    return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
                        format!("Deserializer returned consumed=0 at offset {} — infinite loop guard", offset)
                    ));
                }
                instrs.push(instr);
                offset += consumed;
            }
            None => {
                return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
                    format!("Failed to deserialize instruction at offset {}", offset)
                ));
            }
        }
    }

    if instrs.is_empty() {
        return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
            "No instructions provided"
        ));
    }

    let instr_count = instrs.len();
    let pc = param_count.unwrap_or(0);

    let mut compiled = compile_ops("phase3_kernel", &instrs)
        .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
            "Failed to compile via phase3_jit"
        ))?;

    compiled.param_count = pc;

    let native = translate(&compiled)
        .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
            "Failed to translate to native code"
        ))?;

    // Execute
    use crate::types::Value;
    let values: Vec<Value> = args.iter().map(|&v| Value::I64(v)).collect();
    let (result, result_type) = match execute(&native, &values) {
        Ok(Value::I64(v)) => (v.to_string(), "I64"),
        Ok(Value::I32(v)) => (v.to_string(), "I32"),
        Ok(Value::F64(v)) => (v.to_string(), "F64"),
        Ok(Value::F32(v)) => (v.to_string(), "F32"),
        Ok(Value::Bool(v)) => (v.to_string(), "Bool"),
        _ => ("None".to_string(), "None"),
    };

    Ok(format!(
        "{{\"result\": {}, \"result_type\": \"{}\", \"code_size\": {}, \"instr_count\": {}, \"param_count\": {}, \"integrity\": {}}}",
        result, result_type, native.code_size(), instr_count, pc, native.verify_integrity()
    ))
}

/// Compile and run a sequence of serialized instructions via the tracing JIT
#[pyfunction]
fn tracing_jit_compile_and_run(serialized_instrs: Vec<u8>, args: Vec<i64>) -> PyResult<String> {
    use crate::types::deserialize_instr;
    use crate::tracing_jit::{TraceCompiler, TraceRecorder};

    // Deserialize instructions
    let mut instrs = Vec::new();
    let mut offset = 0;
    while offset < serialized_instrs.len() {
        match deserialize_instr(&serialized_instrs[offset..]) {
            Some((instr, consumed)) => {
                if consumed == 0 {
                    return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
                        format!("Deserializer returned consumed=0 at offset {} — infinite loop guard", offset)
                    ));
                }
                instrs.push(instr);
                offset += consumed;
            }
            None => {
                return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
                    format!("Failed to deserialize instruction at offset {}", offset)
                ));
            }
        }
    }

    if instrs.is_empty() {
        return Err(PyErr::new::<pyo3::exceptions::PyValueError, _>(
            "No instructions provided"
        ));
    }

    // Record and compile a trace
    let mut recorder = TraceRecorder::new();
    recorder.start_recording(0);
    for (i, instr) in instrs.iter().enumerate() {
        recorder.record_instruction(instr, i);
    }
    let trace_id = recorder.finish_recording()
        .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
            "Failed to record trace"
        ))?;

    let trace = recorder.get_trace(trace_id).unwrap();
    let compiler = TraceCompiler::new();
    let compiled = compiler.compile_trace(trace)
        .ok_or_else(|| PyErr::new::<pyo3::exceptions::PyRuntimeError, _>(
            "Failed to compile trace"
        ))?;

    // Execute
    use crate::types::Value;
    let values: Vec<Value> = args.iter().map(|&v| Value::I64(v)).collect();
    let result = match compiled.execute(&values) {
        Ok(Value::I64(v)) => v,
        Ok(Value::I32(v)) => v as i64,
        _ => -1,
    };

    Ok(format!(
        "trace_id={} result={} code_size={} guards={} instrs={}",
        trace_id, result, compiled.code_size(), compiled.guard_count, compiled.instruction_count
    ))
}

// ─────────────────────────────────────────────────────────────────────────────
// Tier 4: Composition / Orchestration Layer — Python bindings
// ─────────────────────────────────────────────────────────────────────────────
//
// Tier 4 is NOT a new execution engine — it's a smart scheduler that breaks
// general code into Tier 1–3 chunks. The Python side calls `tier4_plan()`
// to get a JSON execution schedule, then dispatches each step to the
// appropriate existing backend (SIMD elementwise, fused vector, BLAS, etc.).

/// Plan a Tier 4 execution schedule for a trace.
///
/// Takes a list of (opcode, operands) pairs representing the trace,
/// decomposes into regions, builds a DAG, applies conservative fusion,
/// computes a buffer reuse plan, and returns a JSON schedule.
///
/// The schedule is a JSON string containing:
///   - "steps": list of {node_id, tier, op_desc} execution steps
///   - "fusion_applied": whether fusion reduced the DAG
///   - "fused_node_count": number of nodes after fusion
///   - "estimated_cost": total estimated execution cost
///   - "peak_memory_bytes": estimated peak memory usage
///   - "buffer_plan": slot-to-buffer mapping and lifetime info
#[pyfunction]
fn tier4_plan(trace_ops: Vec<(u8, Vec<i64>)>) -> PyResult<String> {
    use crate::phase3_jit::tier4_compile;
    use crate::phase3_jit::tier4_validate_schedule;

    let schedule = tier4_compile(&trace_ops);

    // Validate the schedule before handing it to Python
    let (valid, warnings) = tier4_validate_schedule(&schedule);
    if !valid {
        return Ok(format!("{{\"error\": \"invalid_schedule\", \"warnings\": {}}}", warnings));
    }

    // Serialize schedule to JSON — include full step metadata for direct dispatch
    let steps_json: Vec<String> = schedule.steps.iter().map(|step| {
        let kind_str = match step.kind {
            phase3_jit::Tier4RegionKind::Elementwise => "elementwise",
            phase3_jit::Tier4RegionKind::Reduction => "reduction",
            phase3_jit::Tier4RegionKind::LinearAlgebra => "linear_algebra",
            phase3_jit::Tier4RegionKind::Stencil => "stencil",
            phase3_jit::Tier4RegionKind::Transcendental => "transcendental",
            phase3_jit::Tier4RegionKind::FmaChain => "fma_chain",
            phase3_jit::Tier4RegionKind::Scalar => "scalar",
            phase3_jit::Tier4RegionKind::Logical => "logical",
        };
        let input_slots_json: Vec<String> = step.input_slots.iter().map(|s| s.to_string()).collect();
        let output_slots_json: Vec<String> = step.output_slots.iter().map(|s| s.to_string()).collect();
        format!(
            "{{\"node_id\": {}, \"tier\": {}, \"op_desc\": \"{}\", \"kind\": \"{}\", \"input_slots\": [{}], \"output_slots\": [{}], \"instr_range\": [{}, {}], \"is_fused\": {}}}",
            step.node_id,
            step.tier,
            step.op_desc,
            kind_str,
            input_slots_json.join(", "),
            output_slots_json.join(", "),
            step.instr_range.0,
            step.instr_range.1,
            step.is_fused,
        )
    }).collect();

    let buffer_plan_json: Vec<String> = schedule.buffer_plan.buffer_lifetimes.iter().map(|(idx, size, first, last)| {
        format!("{{\"buffer\": {}, \"size_bytes\": {}, \"first_use\": {}, \"last_use\": {}}}", idx, size, first, last)
    }).collect();

    let slot_mapping_json: Vec<String> = schedule.buffer_plan.slot_to_buffer.iter().map(|(slot, buf)| {
        format!("\"{}\": {}", slot, buf)
    }).collect();

    Ok(format!(
        "{{\"steps\": [{}], \"fusion_applied\": {}, \"fused_node_count\": {}, \"estimated_cost\": {}, \"peak_memory_bytes\": {}, \"warnings\": {}, \"buffer_plan\": {{\"total_buffers\": {}, \"total_bytes\": {}, \"slot_mapping\": {{{}}}, \"lifetimes\": [{}]}}}}",
        steps_json.join(", "),
        schedule.fusion_applied,
        schedule.fused_node_count,
        schedule.estimated_cost,
        schedule.peak_memory_bytes,
        warnings,
        schedule.buffer_plan.total_buffers,
        schedule.buffer_plan.total_bytes,
        slot_mapping_json.join(", "),
        buffer_plan_json.join(", ")
    ))
}

// ─────────────────────────────────────────────────────────────────────────────
// CUDA Backend — Python bindings
// ─────────────────────────────────────────────────────────────────────────────

/// A compiled CUDA GPU kernel.
///
/// Created by `cuda_compile_kernel()`, stores the PTX source and launch config.
/// Execute on GPU using the high-level `cuda_matmul_raw()` / `cuda_elementwise_raw()`
/// functions, or use the PTX source directly with a CUDA runtime.
#[pyclass]
struct CudaGpuKernel {
    kernel: cuda_backend::CudaCompiledKernel,
}

#[pymethods]
impl CudaGpuKernel {
    /// Get the PTX source code for this kernel.
    fn ptx_source(&self) -> &str {
        &self.kernel.ptx_source
    }

    /// Get the kernel name within the PTX module.
    fn kernel_name(&self) -> &str {
        &self.kernel.kernel_name
    }

    /// Get the PTX source size in bytes.
    fn ptx_size(&self) -> usize {
        self.kernel.ptx_size
    }

    /// Get the estimated GFLOPs for this operation.
    fn estimated_gflops(&self) -> f64 {
        self.kernel.estimated_gflops
    }

    /// Get the grid dimensions (x, y, z).
    fn grid_dims(&self) -> (u32, u32, u32) {
        self.kernel.launch_config.grid
    }

    /// Get the block dimensions (x, y, z).
    fn block_dims(&self) -> (u32, u32, u32) {
        self.kernel.launch_config.block
    }

    /// Get the shared memory per block in bytes.
    fn shared_mem_bytes(&self) -> usize {
        self.kernel.launch_config.shared_mem_bytes
    }
}

/// Check if CUDA is available on this system.
#[pyfunction]
fn cuda_available() -> bool {
    cuda_backend::CudaRuntime::is_available()
}

/// Get GPU device information as a dictionary.
/// Returns None if no CUDA GPU is available.
#[pyfunction]
fn cuda_device_info<'py>(py: Python<'py>) -> PyResult<Bound<'py, PyAny>> {
    match cuda_backend::CudaRuntime::new(0) {
        Ok(rt) => {
            match rt.device_info() {
                Ok(info) => {
                    let dict = pyo3::types::PyDict::new(py);
                    dict.set_item("name", &info.name)?;
                    dict.set_item("compute_capability_major", info.compute_capability_major)?;
                    dict.set_item("compute_capability_minor", info.compute_capability_minor)?;
                    dict.set_item("sm_arch", info.sm_arch())?;
                    dict.set_item("total_memory_bytes", info.total_memory_bytes)?;
                    dict.set_item("total_memory_gb", info.total_memory_bytes as f64 / 1e9)?;
                    dict.set_item("num_sms", info.num_sms)?;
                    dict.set_item("num_cuda_cores", info.num_cuda_cores())?;
                    dict.set_item("warp_size", info.warp_size)?;
                    dict.set_item("max_threads_per_block", info.max_threads_per_block)?;
                    dict.set_item("max_shared_memory_per_block", info.max_shared_memory_per_block)?;
                    dict.set_item("clock_mhz", info.clock_mhz)?;
                    Ok(dict.into_any())
                }
                Err(e) => {
                    let dict = pyo3::types::PyDict::new(py);
                    dict.set_item("error", format!("{}", e))?;
                    dict.set_item("available", false)?;
                    Ok(dict.into_any())
                }
            }
        }
        Err(e) => {
            let dict = pyo3::types::PyDict::new(py);
            dict.set_item("error", format!("{}", e))?;
            dict.set_item("available", false)?;
            Ok(dict.into_any())
        }
    }
}

/// Compile a CUDA kernel for a given pattern type.
/// Returns a CudaGpuKernel object containing the PTX source.
///
/// pattern_type: "matmul", "elementwise", "fma", "reduction"
/// shape_info: dict with kernel-specific parameters
/// sm_arch: target architecture (default "sm_80")
#[pyfunction]
#[pyo3(signature = (pattern_type, shape_info, sm_arch="sm_80"))]
#[allow(unused_variables)]
fn cuda_compile_kernel<'py>(
    py: Python<'py>,
    pattern_type: &str,
    shape_info: Bound<'py, PyDict>,
    sm_arch: &str,
) -> PyResult<CudaGpuKernel> {
    let generator = cuda_backend::PtxGenerator::new(sm_arch);

    let kernel = match pattern_type {
        "matmul" => {
            let m: usize = shape_info.get_item("M")?.unwrap().extract()?;
            let n: usize = shape_info.get_item("N")?.unwrap().extract()?;
            let k: usize = shape_info.get_item("K")?.unwrap().extract()?;
            let tile_m: usize = match shape_info.get_item("tile_m") {
                Ok(Some(v)) => v.extract().unwrap_or(32),
                _ => 32,
            };
            let tile_n: usize = match shape_info.get_item("tile_n") {
                Ok(Some(v)) => v.extract().unwrap_or(32),
                _ => 32,
            };
            let tile_k: usize = match shape_info.get_item("tile_k") {
                Ok(Some(v)) => v.extract().unwrap_or(8),
                _ => 8,
            };
            generator.gen_matmul(m, n, k, tile_m, tile_n, tile_k)
        }
        "elementwise" => {
            let op_str: String = shape_info.get_item("op")?.unwrap().extract()?;
            let n: usize = shape_info.get_item("n")?.unwrap().extract()?;
            let op = match op_str.as_str() {
                "add" => BinOpKind::Add,
                "sub" => BinOpKind::Sub,
                "mul" => BinOpKind::Mul,
                "div" => BinOpKind::Div,
                "min" => BinOpKind::Min,
                "max" => BinOpKind::Max,
                _ => return Err(pyo3::exceptions::PyValueError::new_err(
                    format!("Unsupported elementwise op: {}", op_str)
                )),
            };
            generator.gen_elementwise(op, n)
        }
        "fma" => {
            let n: usize = shape_info.get_item("n")?.unwrap().extract()?;
            generator.gen_fma(n)
        }
        "reduction" => {
            let op_str: String = shape_info.get_item("op")?.unwrap().extract()?;
            let n: usize = shape_info.get_item("n")?.unwrap().extract()?;
            let op = match op_str.as_str() {
                "add" => BinOpKind::Add,
                "max" => BinOpKind::Max,
                "min" => BinOpKind::Min,
                _ => return Err(pyo3::exceptions::PyValueError::new_err(
                    format!("Unsupported reduction op: {}", op_str)
                )),
            };
            generator.gen_reduction(op, n)
        }
        _ => {
            return Err(pyo3::exceptions::PyValueError::new_err(
                format!("Unknown pattern type: {}. Supported: matmul, elementwise, fma, reduction", pattern_type)
            ));
        }
    };

    Ok(CudaGpuKernel { kernel })
}

/// Execute a matmul on GPU: C = A × B
///
/// Takes raw pointers to f32 arrays (same interface as parallel_matmul).
/// A is M×K, B is K×N, C is M×N (all row-major).
///
/// Returns 0 on success, -1 on CUDA error.
#[pyfunction]
#[pyo3(signature = (a_ptr, b_ptr, c_ptr, m, n, k))]
fn cuda_matmul_raw(a_ptr: usize, b_ptr: usize, c_ptr: usize, m: i64, n: i64, k: i64) -> i64 {
    if m == 0 || n == 0 || k == 0 { return 0; }

    unsafe {
        let a = std::slice::from_raw_parts(a_ptr as *const f32, (m * k) as usize);
        let b = std::slice::from_raw_parts(b_ptr as *const f32, (k * n) as usize);
        let c = std::slice::from_raw_parts_mut(c_ptr as *mut f32, (m * n) as usize);

        match cuda_backend::cuda_matmul(a, b, c, m as usize, n as usize, k as usize) {
            Ok(()) => 0,
            Err(_) => -1,
        }
    }
}

/// Execute an elementwise operation on GPU.
///
/// Takes raw pointers to f32 arrays.
/// op: "add", "sub", "mul", "div", "min", "max"
///
/// Returns 0 on success, -1 on CUDA error.
#[pyfunction]
fn cuda_elementwise_raw(a_ptr: usize, b_ptr: usize, dst_ptr: usize, n: i64, op: &str) -> i64 {
    if n == 0 { return 0; }

    let binop = match op {
        "add" => BinOpKind::Add,
        "sub" => BinOpKind::Sub,
        "mul" => BinOpKind::Mul,
        "div" => BinOpKind::Div,
        "min" => BinOpKind::Min,
        "max" => BinOpKind::Max,
        _ => return -2, // unknown op
    };

    unsafe {
        let a = std::slice::from_raw_parts(a_ptr as *const f32, n as usize);
        let b = std::slice::from_raw_parts(b_ptr as *const f32, n as usize);
        let dst = std::slice::from_raw_parts_mut(dst_ptr as *mut f32, n as usize);

        match cuda_backend::cuda_elementwise(a, b, dst, binop) {
            Ok(()) => 0,
            Err(_) => -1,
        }
    }
}

/// Get CUDA backend info string.
#[pyfunction]
fn cuda_info() -> String {
    let mut info = String::from("SympleX CUDA Backend v1.0.0\n");

    if cfg!(feature = "cuda") {
        info.push_str("CUDA Feature: enabled\n");
    } else {
        info.push_str("CUDA Feature: disabled (rebuild with --features cuda)\n");
    }

    if cuda_backend::CudaRuntime::is_available() {
        match cuda_backend::CudaRuntime::new(0) {
            Ok(rt) => {
                match rt.device_info() {
                    Ok(dev) => {
                        info.push_str(&format!("GPU: {}\n", dev.name));
                        info.push_str(&format!("SM Architecture: {}\n", dev.sm_arch()));
                        info.push_str(&format!("Compute Capability: {}.{}\n", dev.compute_capability_major, dev.compute_capability_minor));
                        info.push_str(&format!("Total Memory: {:.1} GB\n", dev.total_memory_bytes as f64 / 1e9));
                        info.push_str(&format!("SMs: {}\n", dev.num_sms));
                        info.push_str(&format!("CUDA Cores: {}\n", dev.num_cuda_cores()));
                        info.push_str(&format!("Warp Size: {}\n", dev.warp_size));
                        info.push_str(&format!("Max Threads/Block: {}\n", dev.max_threads_per_block));
                        info.push_str(&format!("Max Shared Memory/Block: {} KB\n", dev.max_shared_memory_per_block / 1024));
                        info.push_str(&format!("Clock: {} MHz\n", dev.clock_mhz));
                    }
                    Err(e) => {
                        info.push_str(&format!("Device Info Error: {}\n", e));
                    }
                }
            }
            Err(e) => {
                info.push_str(&format!("Runtime Error: {}\n", e));
            }
        }
    } else {
        info.push_str("GPU: not available\n");
    }

    info.push_str("\nSupported Kernels:\n");
    info.push_str("  MatMul (tiled, shared memory, K-loop)\n");
    info.push_str("  Elementwise (add, sub, mul, div, min, max)\n");
    info.push_str("  FMA (fused multiply-add: dst = a*b + c)\n");
    info.push_str("  Reduction (add, min, max)\n");
    info.push_str("  Conv2D (im2col GEMM lowering)\n");
    info.push_str("  Custom IR (from SympleX instruction trace)\n");

    info
}

/// SympleX Python module
#[pymodule]
fn symplex_engine(m: &Bound<'_, PyModule>) -> PyResult<()> {
    m.add_class::<MatmulKernel>()?;
    m.add_class::<AVX2MatmulKernel>()?;
    m.add_class::<AVX512MatmulKernel>()?;
    m.add_class::<FusedMatMulBiasReLUKernel>()?;
    m.add_class::<ElementwiseKernel>()?;
    m.add_class::<Phase3JitKernel>()?;
    m.add_class::<TracingJitKernel>()?;
    m.add_class::<Phase3CompiledKernel>()?;
    m.add_function(wrap_pyfunction!(has_avx2, m)?)?;
    m.add_function(wrap_pyfunction!(has_avx512, m)?)?;
    m.add_function(wrap_pyfunction!(simd_elementwise_isa, m)?)?;
    m.add_function(wrap_pyfunction!(detect_isa, m)?)?;
    m.add_function(wrap_pyfunction!(vec_width, m)?)?;
    m.add_function(wrap_pyfunction!(num_cores, m)?)?;
    m.add_function(wrap_pyfunction!(jit_info, m)?)?;
    m.add_function(wrap_pyfunction!(parallel_matmul, m)?)?;
    m.add_function(wrap_pyfunction!(jit_parallel_matmul, m)?)?;
    m.add_function(wrap_pyfunction!(discover_fusions, m)?)?;
    m.add_function(wrap_pyfunction!(simd_fused_elementwise_f32, m)?)?;
    m.add_function(wrap_pyfunction!(simd_fused_elementwise_f64, m)?)?;
    m.add_function(wrap_pyfunction!(jit_bench_int, m)?)?;
    m.add_function(wrap_pyfunction!(jit_bench_loop, m)?)?;
    m.add_function(wrap_pyfunction!(jit_compile_info, m)?)?;
    m.add_function(wrap_pyfunction!(phase3_compile, m)?)?;
    m.add_function(wrap_pyfunction!(phase3_execute, m)?)?;
    m.add_function(wrap_pyfunction!(phase3_compile_and_run, m)?)?;
    m.add_function(wrap_pyfunction!(phase3_compile_ssa, m)?)?;
    m.add_function(wrap_pyfunction!(tracing_jit_compile_and_run, m)?)?;

    // ── Tier 4 Orchestration ──
    m.add_function(wrap_pyfunction!(tier4_plan, m)?)?;

    // ── CUDA Backend ──
    m.add_class::<CudaGpuKernel>()?;
    m.add_function(wrap_pyfunction!(cuda_available, m)?)?;
    m.add_function(wrap_pyfunction!(cuda_device_info, m)?)?;
    m.add_function(wrap_pyfunction!(cuda_compile_kernel, m)?)?;
    m.add_function(wrap_pyfunction!(cuda_matmul_raw, m)?)?;
    m.add_function(wrap_pyfunction!(cuda_elementwise_raw, m)?)?;
    m.add_function(wrap_pyfunction!(cuda_info, m)?)?;

    Ok(())
}
