#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat May 25 12:11:42 2024
# Process ID: 16656
# Current directory: e:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11112 E:\Adrian\LaboratoareVLSI\snapshot_laborator5\snapshot_laborator4\snapshot_laborator4.xpr
# Log file: e:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/vivado.log
# Journal file: e:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4\vivado.jou
# Running On: DESKTOP-F5QDMV4, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 16, Host memory: 16309 MB
#-----------------------------------------------------------
start_gui
open_project E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Adrian/snapshot_laborator4' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 1487.336 ; gain = 305.934
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj top_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sources_1/imports/snapshot_lab_4/work_v3/hdl/router.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-311] analyzing module router
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_base_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_packet.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_test_basic_addr_0.sv" into library xil_defaultlib
WARNING: [VRFC 10-5025] system function call '$psprintf' is not IEEE standard [../../../../snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_channel_out_monitor.sv:52]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.srcs/sim_1/imports/work_v3/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3597] non-void function 'display' called as a task without void casting [../../../../snapshot_laborator4.srcs/sim_1/imports/work_v3/svbt_data_in_generator.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_svbt_base_unit_sv_21984709...
Compiling package std.std
Compiling module xil_defaultlib.drv_cb
Compiling module xil_defaultlib.rcv_cb
Compiling module xil_defaultlib.reset_intf
Compiling module xil_defaultlib.drv_cb
Compiling module xil_defaultlib.rcv_cb
Compiling module xil_defaultlib.input_intf
Compiling module xil_defaultlib.drv_cb
Compiling module xil_defaultlib.rcv_cb
Compiling module xil_defaultlib.output_intf
Compiling module xil_defaultlib.demux
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.router
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Adrian/LaboratoareVLSI/snapshot_laborator5/snapshot_laborator4/snapshot_laborator4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
Begin TOP
Begin reset
End reset
[65000] DATA_IN_BFM Starting to drive packets...
[65000] DATA_IN_GENERATOR Starting to generate 15 packets...
[65000] DATA IN GEN : packet ID: 0 address is h'0, data length is 5, payload is  h'a5 h'21 h'49 h'ba h'c6,      parity is a5, delay is 8
[65000] DATA IN GEN : packet ID: 1 address is h'1, data length is 5, payload is  h'93 h'd7 h'f3 h'f5 h'cf,      parity is 98, delay is 7
[65000] DATA IN GEN : packet ID: 2 address is h'2, data length is 3, payload is  h'd2 h'b0 h'1d,      parity is 71, delay is 7
[65000] DATA IN GEN : packet ID: 3 address is h'2, data length is 3, payload is  h'1 h'a7 h'20,      parity is 88, delay is 6
[65000] DATA IN GEN : packet ID: 4 address is h'1, data length is 3, payload is  h'b3 h'fa h'ad,      parity is e9, delay is 9
[65000] DATA IN GEN : packet ID: 5 address is h'2, data length is 2, payload is  h'6f h'de,      parity is bb, delay is 1
[65000] DATA IN GEN : packet ID: 6 address is h'1, data length is 2, payload is  h'70 h'e8,      parity is 91, delay is 9
[65000] DATA IN GEN : packet ID: 7 address is h'1, data length is 4, payload is  h'b5 h'c6 h'7d h'ba,      parity is a5, delay is 9
[65000] DATA IN GEN : packet ID: 8 address is h'1, data length is 5, payload is  h'6b h'8 h'd7 h'3f h'99,      parity is 7, delay is 3
[65000] DATA IN GEN : packet ID: 9 address is h'2, data length is 4, payload is  h'ee h'a9 h'3d h'5f,      parity is 37, delay is 4
[65000] DATA IN GEN : packet ID: 10 address is h'2, data length is 4, payload is  h'1f h'd1 h'e8 h'b3,      parity is 87, delay is 5
[65000] DATA IN GEN : packet ID: 11 address is h'2, data length is 4, payload is  h'86 h'f9 h'b8 h'89,      parity is 5c, delay is 4
[65000] DATA IN GEN : packet ID: 12 address is h'1, data length is 5, payload is  h'66 h'40 h'1d h'52 h'bc,      parity is c0, delay is 9
[65000] DATA IN GEN : packet ID: 13 address is h'0, data length is 3, payload is  h'6b h'af h'31,      parity is f9, delay is 2
[65000] DATA IN GEN : packet ID: 14 address is h'2, data length is 3, payload is  h'0 h'57 h'a6,      parity is ff, delay is 3
[210000] DATA_IN_MONITOR: : packet ID: 0 address is h'0, data length is 5, payload is  h'a5 h'21 h'49 h'ba h'c6,      parity is a5, delay is 0
[250000] CHANNEL_OUT_MONITOR0 : packet ID: 0 address is h'0, data length is 5, payload is  h'a5 h'21 h'49 h'ba h'c6,      parity is a5, delay is 0
[350000] DATA_IN_MONITOR: : packet ID: 1 address is h'1, data length is 5, payload is  h'93 h'd7 h'f3 h'f5 h'cf,      parity is 98, delay is 0
[390000] CHANNEL_OUT_MONITOR1 : packet ID: 0 address is h'1, data length is 5, payload is  h'93 h'd7 h'f3 h'f5 h'cf,      parity is 98, delay is 0
[470000] DATA_IN_MONITOR: : packet ID: 2 address is h'2, data length is 3, payload is  h'd2 h'b0 h'1d,      parity is 71, delay is 0
[510000] CHANNEL_OUT_MONITOR2 : packet ID: 0 address is h'2, data length is 3, payload is  h'd2 h'b0 h'1d,      parity is 71, delay is 0
[580000] DATA_IN_MONITOR: : packet ID: 3 address is h'2, data length is 3, payload is  h'1 h'a7 h'20,      parity is 88, delay is 0
[620000] CHANNEL_OUT_MONITOR2 : packet ID: 1 address is h'2, data length is 3, payload is  h'1 h'a7 h'20,      parity is 88, delay is 0
[720000] DATA_IN_MONITOR: : packet ID: 4 address is h'1, data length is 3, payload is  h'b3 h'fa h'ad,      parity is e9, delay is 0
[760000] CHANNEL_OUT_MONITOR1 : packet ID: 1 address is h'1, data length is 3, payload is  h'b3 h'fa h'ad,      parity is e9, delay is 0
[770000] DATA_IN_MONITOR: : packet ID: 5 address is h'2, data length is 2, payload is  h'6f h'de,      parity is bb, delay is 0
[810000] CHANNEL_OUT_MONITOR2 : packet ID: 2 address is h'2, data length is 2, payload is  h'6f h'de,      parity is bb, delay is 0
[900000] DATA_IN_MONITOR: : packet ID: 6 address is h'1, data length is 2, payload is  h'70 h'e8,      parity is 91, delay is 0
[940000] CHANNEL_OUT_MONITOR1 : packet ID: 2 address is h'1, data length is 2, payload is  h'70 h'e8,      parity is 91, delay is 0
[1050000] DATA_IN_MONITOR: : packet ID: 7 address is h'1, data length is 4, payload is  h'b5 h'c6 h'7d h'ba,      parity is a5, delay is 0
[1090000] CHANNEL_OUT_MONITOR1 : packet ID: 3 address is h'1, data length is 4, payload is  h'b5 h'c6 h'7d h'ba,      parity is a5, delay is 0
[1150000] DATA_IN_MONITOR: : packet ID: 8 address is h'1, data length is 5, payload is  h'6b h'8 h'd7 h'3f h'99,      parity is 7, delay is 0
[1200000] CHANNEL_OUT_MONITOR1 : packet ID: 4 address is h'1, data length is 5, payload is  h'6b h'8 h'd7 h'3f h'99,      parity is 7, delay is 0
[1250000] DATA_IN_MONITOR: : packet ID: 9 address is h'2, data length is 4, payload is  h'ee h'a9 h'3d h'5f,      parity is 37, delay is 0
[1290000] CHANNEL_OUT_MONITOR2 : packet ID: 3 address is h'2, data length is 4, payload is  h'ee h'a9 h'3d h'5f,      parity is 37, delay is 0
[1360000] DATA_IN_MONITOR: : packet ID: 10 address is h'2, data length is 4, payload is  h'1f h'd1 h'e8 h'b3,      parity is 87, delay is 0
[1400000] CHANNEL_OUT_MONITOR2 : packet ID: 4 address is h'2, data length is 4, payload is  h'1f h'd1 h'e8 h'b3,      parity is 87, delay is 0
[1460000] DATA_IN_MONITOR: : packet ID: 11 address is h'2, data length is 4, payload is  h'86 h'f9 h'b8 h'89,      parity is 5c, delay is 0
[1500000] CHANNEL_OUT_MONITOR2 : packet ID: 5 address is h'2, data length is 4, payload is  h'86 h'f9 h'b8 h'89,      parity is 5c, delay is 0
[1620000] DATA_IN_MONITOR: : packet ID: 12 address is h'1, data length is 5, payload is  h'66 h'40 h'1d h'52 h'bc,      parity is c0, delay is 0
[1660000] CHANNEL_OUT_MONITOR1 : packet ID: 5 address is h'1, data length is 5, payload is  h'66 h'40 h'1d h'52 h'bc,      parity is c0, delay is 0
[1690000] DATA_IN_MONITOR: : packet ID: 13 address is h'0, data length is 3, payload is  h'6b h'af h'31,      parity is f9, delay is 0
[1730000] CHANNEL_OUT_MONITOR0 : packet ID: 1 address is h'0, data length is 3, payload is  h'6b h'af h'31,      parity is f9, delay is 0
[1770000] DATA_IN_MONITOR: : packet ID: 14 address is h'2, data length is 3, payload is  h'0 h'57 h'a6,      parity is ff, delay is 0
[1810000] CHANNEL_OUT_MONITOR2 : packet ID: 6 address is h'2, data length is 3, payload is  h'0 h'57 h'a6,      parity is ff, delay is 0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1565.617 ; gain = 47.141
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 25 12:30:44 2024...
