# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab_2.srcs/sources_1/new/add4.v" \
"../../../../lab_2.srcs/sources_1/new/addsub4.v" \
"../../../../lab_2.srcs/sources_1/new/calculator.v" \
"../../../../lab_2.srcs/sources_1/new/mult4.v" \
"../../../../lab_2.srcs/sources_1/new/mux10.v" \
"../../../../lab_2.srcs/sim_1/new/tb_lab2.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
