{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590440281585 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590440281586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 25 17:58:01 2020 " "Processing started: Mon May 25 17:58:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590440281586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440281586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2_E5 -c TP2_E5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440281586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590440281761 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590440281762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TP2_E5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file TP2_E5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TP2_E5 " "Found entity 1: TP2_E5" {  } { { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIR.v 1 1 " "Found 1 design units, including 1 entities, in source file MIR.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIR " "Found entity 1: MIR" {  } { { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Word_Register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Control_Word_Register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Word_Register " "Found entity 1: Control_Word_Register" {  } { { "Control_Word_Register.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Control_Word_Register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decode_Unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Decode_Unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decode_Unit " "Found entity 1: Decode_Unit" {  } { { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290583 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Decode_Test.bdf " "Can't analyze file -- file Decode_Test.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1590440290583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5B_to_6B.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 5B_to_6B.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 5B_to_6B " "Found entity 1: 5B_to_6B" {  } { { "5B_to_6B.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/5B_to_6B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Pre_Load_Block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Pre_Load_Block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pre_Load_Block " "Found entity 1: Pre_Load_Block" {  } { { "Pre_Load_Block.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Pre_Load_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/ALU.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Carry_Block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Carry_Block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Carry_Block " "Found entity 1: Carry_Block" {  } { { "Carry_Block.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Carry_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AND16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file AND16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AND16 " "Found entity 1: AND16" {  } { { "AND16.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/AND16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ON_When_16_Zeros.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ON_When_16_Zeros.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ON_When_16_Zeros " "Found entity 1: ON_When_16_Zeros" {  } { { "ON_When_16_Zeros.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/ON_When_16_Zeros.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instruction_Reg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Instruction_Reg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Reg " "Found entity 1: Instruction_Reg" {  } { { "Instruction_Reg.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Instruction_Reg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Instr_Separator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Instr_Separator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Instr_Separator " "Found entity 1: Instr_Separator" {  } { { "Instr_Separator.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Instr_Separator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Kmux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Kmux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Kmux " "Found entity 1: Kmux" {  } { { "Kmux.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Kmux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SubRoutine_Control_Block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file SubRoutine_Control_Block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SubRoutine_Control_Block " "Found entity 1: SubRoutine_Control_Block" {  } { { "SubRoutine_Control_Block.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/SubRoutine_Control_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290587 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Up_Down_3Bit_Counter.v " "Can't analyze file -- file Up_Down_3Bit_Counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1590440290587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP2_E5 " "Elaborating entity \"TP2_E5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590440290638 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "alu inst5 " "Block or symbol \"alu\" of instance \"inst5\" overlaps another block or symbol" {  } { { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 720 1160 1384 864 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1590440290643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instr_Separator Instr_Separator:inst2 " "Elaborating entity \"Instr_Separator\" for hierarchy \"Instr_Separator:inst2\"" {  } { { "TP2_E5.bdf" "inst2" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 496 792 480 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Reg Instruction_Reg:inst " "Elaborating entity \"Instruction_Reg\" for hierarchy \"Instruction_Reg:inst\"" {  } { { "TP2_E5.bdf" "inst" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 160 456 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74374 Instruction_Reg:inst\|74374:inst8 " "Elaborating entity \"74374\" for hierarchy \"Instruction_Reg:inst\|74374:inst8\"" {  } { { "Instruction_Reg.bdf" "inst8" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Instruction_Reg.bdf" { { 352 600 720 544 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction_Reg:inst\|74374:inst8 " "Elaborated megafunction instantiation \"Instruction_Reg:inst\|74374:inst8\"" {  } { { "Instruction_Reg.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Instruction_Reg.bdf" { { 352 600 720 544 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74377b Instruction_Reg:inst\|74377b:inst3 " "Elaborating entity \"74377b\" for hierarchy \"Instruction_Reg:inst\|74377b:inst3\"" {  } { { "Instruction_Reg.bdf" "inst3" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Instruction_Reg.bdf" { { 648 592 728 728 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Instruction_Reg:inst\|74377b:inst3 " "Elaborated megafunction instantiation \"Instruction_Reg:inst\|74377b:inst3\"" {  } { { "Instruction_Reg.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Instruction_Reg.bdf" { { 648 592 728 728 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enadff Instruction_Reg:inst\|74377b:inst3\|enadff:15 " "Elaborating entity \"enadff\" for hierarchy \"Instruction_Reg:inst\|74377b:inst3\|enadff:15\"" {  } { { "74377b.bdf" "15" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74377b.bdf" { { 304 288 352 384 "15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290660 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Instruction_Reg:inst\|74377b:inst3\|enadff:15 Instruction_Reg:inst\|74377b:inst3 " "Elaborated megafunction instantiation \"Instruction_Reg:inst\|74377b:inst3\|enadff:15\", which is child of megafunction instantiation \"Instruction_Reg:inst\|74377b:inst3\"" {  } { { "74377b.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74377b.bdf" { { 304 288 352 384 "15" "" } } } } { "Instruction_Reg.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Instruction_Reg.bdf" { { 648 592 728 728 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290661 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "return BSR.v(4) " "Verilog HDL Declaration warning at BSR.v(4): \"return\" is SystemVerilog-2005 keyword" {  } { { "BSR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/BSR.v" 4 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1590440290678 ""}
{ "Warning" "WSGN_SEARCH_FILE" "BSR.v 1 1 " "Using design file BSR.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BSR " "Found entity 1: BSR" {  } { { "BSR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/BSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290679 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1590440290679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BSR BSR:inst3 " "Elaborating entity \"BSR\" for hierarchy \"BSR:inst3\"" {  } { { "TP2_E5.bdf" "inst3" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 584 384 616 728 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 BSR.v(19) " "Verilog HDL assignment warning at BSR.v(19): truncated value with size 32 to match size of target (3)" {  } { { "BSR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/BSR.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590440290681 "|TP2_E5|BSR:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 BSR.v(27) " "Verilog HDL assignment warning at BSR.v(27): truncated value with size 32 to match size of target (3)" {  } { { "BSR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/BSR.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1590440290682 "|TP2_E5|BSR:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:inst12 " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:inst12\"" {  } { { "TP2_E5.bdf" "inst12" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 704 1440 1688 800 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290699 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data10\[2\] data10 " "Bus \"data10\[2\]\" found using same base name as \"data10\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 1152 360 406 1184 "data10\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590440290700 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data11\[2\] data11 " "Bus \"data11\[2\]\" found using same base name as \"data11\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 968 360 406 1008 "data11\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590440290700 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data12\[2\] data12 " "Bus \"data12\[2\]\" found using same base name as \"data12\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 784 368 414 824 "data12\[2\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590440290700 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data10\[1\] data10 " "Bus \"data10\[1\]\" found using same base name as \"data10\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 1216 384 430 1233 "data10\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590440290700 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data11\[1\] data11 " "Bus \"data11\[1\]\" found using same base name as \"data11\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 1040 376 422 1057 "data11\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590440290700 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "data12\[1\] data12 " "Bus \"data12\[1\]\" found using same base name as \"data12\", which might lead to a name conflict." {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 856 384 430 873 "data12\[1\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1590440290700 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data1 " "Converted elements in bus name \"data1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[0\] data10 " "Converted element name(s) from \"data1\[0\]\" to \"data10\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 2832 192 384 2849 "data1\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290700 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[2..0\] data12..0 " "Converted element name(s) from \"data1\[2..0\]\" to \"data12..0\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 2808 384 520 2825 "data1\[2 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290700 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[1\] data11 " "Converted element name(s) from \"data1\[1\]\" to \"data11\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 2856 368 408 2873 "data1\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290700 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data1\[2\] data12 " "Converted element name(s) from \"data1\[2\]\" to \"data12\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 2808 360 400 2825 "data1\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290700 ""}  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 2832 192 384 2849 "data1\[0\]" "" } { 2808 384 520 2825 "data1\[2 .. 0\]" "" } { 2856 368 408 2873 "data1\[1\]" "" } { 2808 360 400 2825 "data1\[2\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1590440290700 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data10 " "Converted elements in bus name \"data10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[0\] data100 " "Converted element name(s) from \"data10\[0\]\" to \"data100\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 1192 264 400 1209 "data10\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290700 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[2..0\] data102..0 " "Converted element name(s) from \"data10\[2..0\]\" to \"data102..0\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 1168 400 504 1185 "data10\[2 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290700 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[2\] data102 " "Converted element name(s) from \"data10\[2\]\" to \"data102\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 1152 360 406 1184 "data10\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290700 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data10\[1\] data101 " "Converted element name(s) from \"data10\[1\]\" to \"data101\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 1216 384 430 1233 "data10\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290700 ""}  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 1192 264 400 1209 "data10\[0\]" "" } { 1168 400 504 1185 "data10\[2 .. 0\]" "" } { 1152 360 406 1184 "data10\[2\]" "" } { 1216 384 430 1233 "data10\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1590440290700 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data11 " "Converted elements in bus name \"data11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[0\] data110 " "Converted element name(s) from \"data11\[0\]\" to \"data110\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 1016 272 392 1033 "data11\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290701 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[2..0\] data112..0 " "Converted element name(s) from \"data11\[2..0\]\" to \"data112..0\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 992 392 504 1009 "data11\[2 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290701 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[2\] data112 " "Converted element name(s) from \"data11\[2\]\" to \"data112\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 968 360 406 1008 "data11\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290701 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data11\[1\] data111 " "Converted element name(s) from \"data11\[1\]\" to \"data111\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 1040 376 422 1057 "data11\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290701 ""}  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 1016 272 392 1033 "data11\[0\]" "" } { 992 392 504 1009 "data11\[2 .. 0\]" "" } { 968 360 406 1008 "data11\[2\]" "" } { 1040 376 422 1057 "data11\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1590440290701 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "data12 " "Converted elements in bus name \"data12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[2..0\] data122..0 " "Converted element name(s) from \"data12\[2..0\]\" to \"data122..0\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 808 408 504 825 "data12\[2 .. 0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290701 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[0\] data120 " "Converted element name(s) from \"data12\[0\]\" to \"data120\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 832 280 408 849 "data12\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290701 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[2\] data122 " "Converted element name(s) from \"data12\[2\]\" to \"data122\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 784 368 414 824 "data12\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290701 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "data12\[1\] data121 " "Converted element name(s) from \"data12\[1\]\" to \"data121\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 856 384 430 873 "data12\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290701 ""}  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 808 408 504 825 "data12\[2 .. 0\]" "" } { 832 280 408 849 "data12\[0\]" "" } { 784 368 414 824 "data12\[2\]" "" } { 856 384 430 873 "data12\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1590440290701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Shifter:inst12\|MUX:inst " "Elaborating entity \"MUX\" for hierarchy \"Shifter:inst12\|MUX:inst\"" {  } { { "Shifter.bdf" "inst" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 216 504 616 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Shifter:inst12\|MUX:inst " "Elaborated megafunction instantiation \"Shifter:inst12\|MUX:inst\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 216 504 616 304 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shifter:inst12\|MUX:inst " "Instantiated megafunction \"Shifter:inst12\|MUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290711 ""}  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 216 504 616 304 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590440290711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Shifter:inst12\|MUX:inst\|lpm_mux:\$00001 " "Elaborating entity \"lpm_mux\" for hierarchy \"Shifter:inst12\|MUX:inst\|lpm_mux:\$00001\"" {  } { { "mux.tdf" "\$00001" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290732 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Shifter:inst12\|MUX:inst\|lpm_mux:\$00001 Shifter:inst12\|MUX:inst " "Elaborated megafunction instantiation \"Shifter:inst12\|MUX:inst\|lpm_mux:\$00001\", which is child of megafunction instantiation \"Shifter:inst12\|MUX:inst\"" {  } { { "mux.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/mux.tdf" 44 11 0 } } { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 216 504 616 304 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9rc " "Found entity 1: mux_9rc" {  } { { "db/mux_9rc.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/mux_9rc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9rc Shifter:inst12\|MUX:inst\|lpm_mux:\$00001\|mux_9rc:auto_generated " "Elaborating entity \"mux_9rc\" for hierarchy \"Shifter:inst12\|MUX:inst\|lpm_mux:\$00001\|mux_9rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Shifter:inst12\|MUX:inst1 " "Elaborating entity \"MUX\" for hierarchy \"Shifter:inst12\|MUX:inst1\"" {  } { { "Shifter.bdf" "inst1" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 424 504 616 512 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Shifter:inst12\|MUX:inst1 " "Elaborated megafunction instantiation \"Shifter:inst12\|MUX:inst1\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 424 504 616 512 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shifter:inst12\|MUX:inst1 " "Instantiated megafunction \"Shifter:inst12\|MUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290803 ""}  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 424 504 616 512 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590440290803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX Shifter:inst12\|MUX:inst15 " "Elaborating entity \"MUX\" for hierarchy \"Shifter:inst12\|MUX:inst15\"" {  } { { "Shifter.bdf" "inst15" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 2952 520 632 3040 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290847 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Shifter:inst12\|MUX:inst15 " "Elaborated megafunction instantiation \"Shifter:inst12\|MUX:inst15\"" {  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 2952 520 632 3040 "inst15" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Shifter:inst12\|MUX:inst15 " "Instantiated megafunction \"Shifter:inst12\|MUX:inst15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 3 " "Parameter \"WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHS 2 " "Parameter \"WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290848 ""}  } { { "Shifter.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Shifter.bdf" { { 2952 520 632 3040 "inst15" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590440290848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst5 " "Elaborating entity \"alu\" for hierarchy \"alu:inst5\"" {  } { { "TP2_E5.bdf" "inst5" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 720 1160 1384 864 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_Block Carry_Block:inst8 " "Elaborating entity \"Carry_Block\" for hierarchy \"Carry_Block:inst8\"" {  } { { "TP2_E5.bdf" "inst8" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 608 1176 1352 704 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Word_Register Control_Word_Register:inst11 " "Elaborating entity \"Control_Word_Register\" for hierarchy \"Control_Word_Register:inst11\"" {  } { { "TP2_E5.bdf" "inst11" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 1272 1568 512 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode_Unit Decode_Unit:inst7 " "Elaborating entity \"Decode_Unit\" for hierarchy \"Decode_Unit:inst7\"" {  } { { "TP2_E5.bdf" "inst7" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIR Decode_Unit:inst7\|MIR:inst " "Elaborating entity \"MIR\" for hierarchy \"Decode_Unit:inst7\|MIR:inst\"" {  } { { "Decode_Unit.bdf" "inst" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\"" {  } { { "MIR.v" "altsyncram_component" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\"" {  } { { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MIR.mif " "Parameter \"init_file\" = \"MIR.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 28 " "Parameter \"width_a\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290905 ""}  } { { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590440290905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tca1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tca1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tca1 " "Found entity 1: altsyncram_tca1" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tca1 Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated " "Elaborating entity \"altsyncram_tca1\" for hierarchy \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX Decode_Unit:inst7\|BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"Decode_Unit:inst7\|BUSMUX:inst5\"" {  } { { "Decode_Unit.bdf" "inst5" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 424 840 952 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decode_Unit:inst7\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"Decode_Unit:inst7\|BUSMUX:inst5\"" {  } { { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 424 840 952 512 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decode_Unit:inst7\|BUSMUX:inst5 " "Instantiated megafunction \"Decode_Unit:inst7\|BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590440290957 ""}  } { { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 424 840 952 512 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590440290957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Decode_Unit:inst7\|BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"Decode_Unit:inst7\|BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290958 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Decode_Unit:inst7\|BUSMUX:inst5\|lpm_mux:\$00000 Decode_Unit:inst7\|BUSMUX:inst5 " "Elaborated megafunction instantiation \"Decode_Unit:inst7\|BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"Decode_Unit:inst7\|BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/busmux.tdf" 44 13 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 424 840 952 512 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_crc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_crc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_crc " "Found entity 1: mux_crc" {  } { { "db/mux_crc.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/mux_crc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590440290995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440290995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_crc Decode_Unit:inst7\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_crc:auto_generated " "Elaborating entity \"mux_crc\" for hierarchy \"Decode_Unit:inst7\|BUSMUX:inst5\|lpm_mux:\$00000\|mux_crc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "5B_to_6B Decode_Unit:inst7\|5B_to_6B:inst8 " "Elaborating entity \"5B_to_6B\" for hierarchy \"Decode_Unit:inst7\|5B_to_6B:inst8\"" {  } { { "Decode_Unit.bdf" "inst8" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 456 648 816 552 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440290997 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[0\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[1\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[2\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 81 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[3\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 103 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[4\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[5\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[6\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[7\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[8\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[9\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 235 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[10\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 257 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[11\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 279 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[12\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[13\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 323 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[14\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[15\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 367 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[16\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[17\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[18\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 433 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[19\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[20\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 477 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[21\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 499 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[22\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[23\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 543 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[24\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[25\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[26\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 609 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[27\] " "Synthesized away node \"Decode_Unit:inst7\|MIR:inst\|altsyncram:altsyncram_component\|altsyncram_tca1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_tca1.tdf" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/db/altsyncram_tca1.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "MIR.v" "" { Text "/home/nicolas/Documents/Nico/Electronica5/EV20/MIR.v" 87 0 0 } } { "Decode_Unit.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/Decode_Unit.bdf" { { 312 496 712 456 "inst" "" } } } } { "TP2_E5.bdf" "" { Schematic "/home/nicolas/Documents/Nico/Electronica5/EV20/TP2_E5.bdf" { { 320 896 1168 480 "inst7" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1590440291083 "|TP2_E5|Decode_Unit:inst7|MIR:inst|altsyncram:altsyncram_component|altsyncram_tca1:auto_generated|ram_block1a27"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1590440291083 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1590440291083 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|42 Out_Instr_Reg\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|42\" to the node \"Out_Instr_Reg\[21\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|42 MIR_IN\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|42\" to the node \"MIR_IN\[6\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|43 Out_Instr_Reg\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|43\" to the node \"Out_Instr_Reg\[20\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|43 MIR_IN\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|43\" to the node \"MIR_IN\[5\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|44 Out_Instr_Reg\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|44\" to the node \"Out_Instr_Reg\[19\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|44 MIR_IN\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|44\" to the node \"MIR_IN\[4\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|45 Out_Instr_Reg\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|45\" to the node \"Out_Instr_Reg\[18\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|45 MIR_IN\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|45\" to the node \"MIR_IN\[3\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|46 Out_Instr_Reg\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|46\" to the node \"Out_Instr_Reg\[17\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|46 MIR_IN\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|46\" to the node \"MIR_IN\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|47 Out_Instr_Reg\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|47\" to the node \"Out_Instr_Reg\[16\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|47 MIR_IN\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|47\" to the node \"MIR_IN\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|42 Jmp_Opcode\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|42\" to the node \"Jmp_Opcode\[2\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 312 344 392 344 "42" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|43 Jmp_Opcode\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|43\" to the node \"Jmp_Opcode\[1\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 416 344 392 448 "43" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|44 Jmp_Opcode\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|44\" to the node \"Jmp_Opcode\[0\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 520 344 392 552 "44" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|45 Jump_PC_Val\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|45\" to the node \"Jump_PC_Val\[10\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 624 344 392 656 "45" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|46 Jump_PC_Val\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|46\" to the node \"Jump_PC_Val\[9\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 728 344 392 760 "46" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "Instruction_Reg:inst\|74374:inst8\|47 Jump_PC_Val\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"Instruction_Reg:inst\|74374:inst8\|47\" to the node \"Jump_PC_Val\[8\]\" into a wire" {  } { { "74374.bdf" "" { Schematic "/home/nicolas/intelFPGA_lite/19.1/quartus/libraries/others/maxplus2/74374.bdf" { { 832 344 392 864 "47" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1590440291508 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1590440291508 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590440291648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590440292343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590440292343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "409 " "Implemented 409 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "90 " "Implemented 90 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590440292404 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590440292404 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590440292404 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590440292404 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "965 " "Peak virtual memory: 965 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590440292417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 25 17:58:12 2020 " "Processing ended: Mon May 25 17:58:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590440292417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590440292417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590440292417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590440292417 ""}
